
uart_practice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040b8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08004288  08004288  00005288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042dc  080042dc  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080042dc  080042dc  000052dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042e4  080042e4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042e4  080042e4  000052e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042e8  080042e8  000052e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080042ec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08004354  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08004354  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009734  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b5d  00000000  00000000  0000f7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  00011330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000630  00000000  00000000  00011b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022235  00000000  00000000  00012188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000acb7  00000000  00000000  000343bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb41e  00000000  00000000  0003f074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a492  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027ac  00000000  00000000  0010a4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0010cc84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004270 	.word	0x08004270

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08004270 	.word	0x08004270

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <_write>:
static void MX_GPIO_Init(void);
static void MX_DMA_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, len*10);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	b299      	uxth	r1, r3
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	4613      	mov	r3, r2
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	4413      	add	r3, r2
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	460a      	mov	r2, r1
 80005bc:	68b9      	ldr	r1, [r7, #8]
 80005be:	4804      	ldr	r0, [pc, #16]	@ (80005d0 <_write+0x30>)
 80005c0:	f001 ff20 	bl	8002404 <HAL_UART_Transmit>
  return len;
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000084 	.word	0x20000084

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 face 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f812 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f000 f8ba 	bl	8000758 <MX_GPIO_Init>
  MX_DMA_Init();
 80005e4:	f000 f898 	bl	8000718 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005e8:	f000 f86c 	bl	80006c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)rxbuffer, DSIZE);
 80005ec:	2201      	movs	r2, #1
 80005ee:	4903      	ldr	r1, [pc, #12]	@ (80005fc <main+0x28>)
 80005f0:	4803      	ldr	r0, [pc, #12]	@ (8000600 <main+0x2c>)
 80005f2:	f001 ff92 	bl	800251a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f6:	bf00      	nop
 80005f8:	e7fd      	b.n	80005f6 <main+0x22>
 80005fa:	bf00      	nop
 80005fc:	2000012c 	.word	0x2000012c
 8000600:	20000084 	.word	0x20000084

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 031c 	add.w	r3, r7, #28
 800060e:	2234      	movs	r2, #52	@ 0x34
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f003 f813 	bl	800363e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 0308 	add.w	r3, r7, #8
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <SystemClock_Config+0xb8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a22      	ldr	r2, [pc, #136]	@ (80006bc <SystemClock_Config+0xb8>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <SystemClock_Config+0xb8>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000644:	2300      	movs	r3, #0
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	4b1d      	ldr	r3, [pc, #116]	@ (80006c0 <SystemClock_Config+0xbc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000650:	4a1b      	ldr	r2, [pc, #108]	@ (80006c0 <SystemClock_Config+0xbc>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000656:	6013      	str	r3, [r2, #0]
 8000658:	4b19      	ldr	r3, [pc, #100]	@ (80006c0 <SystemClock_Config+0xbc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000660:	603b      	str	r3, [r7, #0]
 8000662:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000670:	2300      	movs	r3, #0
 8000672:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	f107 031c 	add.w	r3, r7, #28
 8000678:	4618      	mov	r0, r3
 800067a:	f001 fbd5 	bl	8001e28 <HAL_RCC_OscConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000684:	f000 f8c0 	bl	8000808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000688:	230f      	movs	r3, #15
 800068a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 f8fc 	bl	80018a0 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006ae:	f000 f8ab 	bl	8000808 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	@ 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c8:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ca:	4a12      	ldr	r2, [pc, #72]	@ (8000714 <MX_USART2_UART_Init+0x50>)
 80006cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ce:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ea:	220c      	movs	r2, #12
 80006ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006fc:	f001 fe32 	bl	8002364 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000706:	f000 f87f 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000084 	.word	0x20000084
 8000714:	40004400 	.word	0x40004400

08000718 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_DMA_Init+0x3c>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a0b      	ldr	r2, [pc, #44]	@ (8000754 <MX_DMA_Init+0x3c>)
 8000728:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_DMA_Init+0x3c>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	2010      	movs	r0, #16
 8000740:	f000 fb67 	bl	8000e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000744:	2010      	movs	r0, #16
 8000746:	f000 fb80 	bl	8000e4a <HAL_NVIC_EnableIRQ>

}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40023800 	.word	0x40023800

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <MX_GPIO_Init+0x30>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a08      	ldr	r2, [pc, #32]	@ (8000788 <MX_GPIO_Init+0x30>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <MX_GPIO_Init+0x30>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800

0800078c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, (uint8_t*)rxbuffer, DSIZE);
 8000794:	2201      	movs	r2, #1
 8000796:	4918      	ldr	r1, [pc, #96]	@ (80007f8 <HAL_UART_RxCpltCallback+0x6c>)
 8000798:	4818      	ldr	r0, [pc, #96]	@ (80007fc <HAL_UART_RxCpltCallback+0x70>)
 800079a:	f001 febe 	bl	800251a <HAL_UART_Receive_IT>
	//HAL_UART_Receive_DMA(&huart2, (uint8_t*)rxbuffer, DSIZE);
	holder[counter++] = rxbuffer[0];
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <HAL_UART_RxCpltCallback+0x74>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	b2d1      	uxtb	r1, r2
 80007a6:	4a16      	ldr	r2, [pc, #88]	@ (8000800 <HAL_UART_RxCpltCallback+0x74>)
 80007a8:	7011      	strb	r1, [r2, #0]
 80007aa:	461a      	mov	r2, r3
 80007ac:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <HAL_UART_RxCpltCallback+0x6c>)
 80007ae:	7819      	ldrb	r1, [r3, #0]
 80007b0:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <HAL_UART_RxCpltCallback+0x78>)
 80007b2:	5499      	strb	r1, [r3, r2]
	if (holder[counter-1] == '\n'){
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_UART_RxCpltCallback+0x74>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	3b01      	subs	r3, #1
 80007ba:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <HAL_UART_RxCpltCallback+0x78>)
 80007bc:	5cd3      	ldrb	r3, [r2, r3]
 80007be:	2b0a      	cmp	r3, #10
 80007c0:	d116      	bne.n	80007f0 <HAL_UART_RxCpltCallback+0x64>
		printf(holder);
 80007c2:	4810      	ldr	r0, [pc, #64]	@ (8000804 <HAL_UART_RxCpltCallback+0x78>)
 80007c4:	f002 fee6 	bl	8003594 <iprintf>
		for (int i = 0; i <= counter+1; i++){
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	e007      	b.n	80007de <HAL_UART_RxCpltCallback+0x52>
			holder[i] = '\0';
 80007ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000804 <HAL_UART_RxCpltCallback+0x78>)
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	4413      	add	r3, r2
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i <= counter+1; i++){
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	3301      	adds	r3, #1
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <HAL_UART_RxCpltCallback+0x74>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	3301      	adds	r3, #1
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	ddf1      	ble.n	80007ce <HAL_UART_RxCpltCallback+0x42>
		}
		counter = 0;
 80007ea:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <HAL_UART_RxCpltCallback+0x74>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
	}
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	2000012c 	.word	0x2000012c
 80007fc:	20000084 	.word	0x20000084
 8000800:	2000016c 	.word	0x2000016c
 8000804:	20000130 	.word	0x20000130

08000808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800080c:	b672      	cpsid	i
}
 800080e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <Error_Handler+0x8>

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <HAL_MspInit+0x4c>)
 8000824:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000828:	6453      	str	r3, [r2, #68]	@ 0x44
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <HAL_MspInit+0x4c>)
 800082c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800082e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <HAL_MspInit+0x4c>)
 8000840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000844:	6413      	str	r3, [r2, #64]	@ 0x40
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_MspInit+0x4c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	@ 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a34      	ldr	r2, [pc, #208]	@ (8000954 <HAL_UART_MspInit+0xf0>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d161      	bne.n	800094a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b33      	ldr	r3, [pc, #204]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088e:	4a32      	ldr	r2, [pc, #200]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 8000890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000894:	6413      	str	r3, [r2, #64]	@ 0x40
 8000896:	4b30      	ldr	r3, [pc, #192]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b2c      	ldr	r3, [pc, #176]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b2:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <HAL_UART_MspInit+0xf4>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80008be:	230c      	movs	r3, #12
 80008c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ce:	2307      	movs	r3, #7
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	4820      	ldr	r0, [pc, #128]	@ (800095c <HAL_UART_MspInit+0xf8>)
 80008da:	f000 fe4d 	bl	8001578 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80008de:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 80008e0:	4a20      	ldr	r2, [pc, #128]	@ (8000964 <HAL_UART_MspInit+0x100>)
 80008e2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80008e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 80008e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80008ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008f8:	4b19      	ldr	r3, [pc, #100]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 80008fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008fe:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000900:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000902:	2200      	movs	r2, #0
 8000904:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000906:	4b16      	ldr	r3, [pc, #88]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800090c:	4b14      	ldr	r3, [pc, #80]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 800090e:	2200      	movs	r2, #0
 8000910:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000912:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000914:	2200      	movs	r2, #0
 8000916:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 800091a:	2200      	movs	r2, #0
 800091c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800091e:	4810      	ldr	r0, [pc, #64]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000920:	f000 faae 	bl	8000e80 <HAL_DMA_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800092a:	f7ff ff6d 	bl	8000808 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000932:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000934:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <HAL_UART_MspInit+0xfc>)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800093a:	2200      	movs	r2, #0
 800093c:	2100      	movs	r1, #0
 800093e:	2026      	movs	r0, #38	@ 0x26
 8000940:	f000 fa67 	bl	8000e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000944:	2026      	movs	r0, #38	@ 0x26
 8000946:	f000 fa80 	bl	8000e4a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800094a:	bf00      	nop
 800094c:	3728      	adds	r7, #40	@ 0x28
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40004400 	.word	0x40004400
 8000958:	40023800 	.word	0x40023800
 800095c:	40020000 	.word	0x40020000
 8000960:	200000cc 	.word	0x200000cc
 8000964:	40026088 	.word	0x40026088

08000968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <NMI_Handler+0x4>

08000970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <HardFault_Handler+0x4>

08000978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <MemManage_Handler+0x4>

08000980 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <UsageFault_Handler+0x4>

08000990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009be:	f000 f92d 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <DMA1_Stream5_IRQHandler+0x10>)
 80009ce:	f000 fb97 	bl	8001100 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	200000cc 	.word	0x200000cc

080009dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009e0:	4802      	ldr	r0, [pc, #8]	@ (80009ec <USART2_IRQHandler+0x10>)
 80009e2:	f001 fdbf 	bl	8002564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000084 	.word	0x20000084

080009f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	e00a      	b.n	8000a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a02:	f3af 8000 	nop.w
 8000a06:	4601      	mov	r1, r0
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	b2ca      	uxtb	r2, r1
 8000a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	3301      	adds	r3, #1
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	dbf0      	blt.n	8000a02 <_read+0x12>
  }

  return len;
 8000a20:	687b      	ldr	r3, [r7, #4]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a52:	605a      	str	r2, [r3, #4]
  return 0;
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <_isatty>:

int _isatty(int file)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b083      	sub	sp, #12
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
	...

08000a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <_sbrk+0x5c>)
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <_sbrk+0x60>)
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <_sbrk+0x64>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	@ (8000afc <_sbrk+0x68>)
 8000ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d207      	bcs.n	8000ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac4:	f002 fe0a 	bl	80036dc <__errno>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	220c      	movs	r2, #12
 8000acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	e009      	b.n	8000ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ada:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a05      	ldr	r2, [pc, #20]	@ (8000af8 <_sbrk+0x64>)
 8000ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20020000 	.word	0x20020000
 8000af4:	00000400 	.word	0x00000400
 8000af8:	20000170 	.word	0x20000170
 8000afc:	200002c8 	.word	0x200002c8

08000b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <SystemInit+0x20>)
 8000b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <SystemInit+0x20>)
 8000b0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
ldr   sp, =_estack      /* set stack pointer */
 8000b24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b5c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b28:	f7ff ffea 	bl	8000b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b2e:	490d      	ldr	r1, [pc, #52]	@ (8000b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b44:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b52:	f002 fdc9 	bl	80036e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b56:	f7ff fd3d 	bl	80005d4 <main>
  bx  lr    
 8000b5a:	4770      	bx	lr
ldr   sp, =_estack      /* set stack pointer */
 8000b5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b64:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b68:	080042ec 	.word	0x080042ec
  ldr r2, =_sbss
 8000b6c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b70:	200002c4 	.word	0x200002c4

08000b74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b74:	e7fe      	b.n	8000b74 <ADC_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb8 <HAL_Init+0x40>)
 8000b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b88:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b94:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a07      	ldr	r2, [pc, #28]	@ (8000bb8 <HAL_Init+0x40>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	f000 f92b 	bl	8000dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba6:	200f      	movs	r0, #15
 8000ba8:	f000 f808 	bl	8000bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bac:	f7ff fe32 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023c00 	.word	0x40023c00

08000bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <HAL_InitTick+0x54>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <HAL_InitTick+0x58>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 f943 	bl	8000e66 <HAL_SYSTICK_Config>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00e      	b.n	8000c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b0f      	cmp	r3, #15
 8000bee:	d80a      	bhi.n	8000c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	6879      	ldr	r1, [r7, #4]
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f000 f90b 	bl	8000e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	4a06      	ldr	r2, [pc, #24]	@ (8000c18 <HAL_InitTick+0x5c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
 8000c04:	e000      	b.n	8000c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000000 	.word	0x20000000
 8000c14:	20000008 	.word	0x20000008
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000174 	.word	0x20000174

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000174 	.word	0x20000174

08000c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca8:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <__NVIC_GetPriorityGrouping+0x18>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	f003 0307 	and.w	r3, r3, #7
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	db0b      	blt.n	8000cea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	f003 021f 	and.w	r2, r3, #31
 8000cd8:	4907      	ldr	r1, [pc, #28]	@ (8000cf8 <__NVIC_EnableIRQ+0x38>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	095b      	lsrs	r3, r3, #5
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000e100 	.word	0xe000e100

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	db0a      	blt.n	8000d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	490c      	ldr	r1, [pc, #48]	@ (8000d48 <__NVIC_SetPriority+0x4c>)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	0112      	lsls	r2, r2, #4
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	440b      	add	r3, r1
 8000d20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d24:	e00a      	b.n	8000d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4908      	ldr	r1, [pc, #32]	@ (8000d4c <__NVIC_SetPriority+0x50>)
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	3b04      	subs	r3, #4
 8000d34:	0112      	lsls	r2, r2, #4
 8000d36:	b2d2      	uxtb	r2, r2
 8000d38:	440b      	add	r3, r1
 8000d3a:	761a      	strb	r2, [r3, #24]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b089      	sub	sp, #36	@ 0x24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	f1c3 0307 	rsb	r3, r3, #7
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	bf28      	it	cs
 8000d6e:	2304      	movcs	r3, #4
 8000d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3304      	adds	r3, #4
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	d902      	bls.n	8000d80 <NVIC_EncodePriority+0x30>
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3b03      	subs	r3, #3
 8000d7e:	e000      	b.n	8000d82 <NVIC_EncodePriority+0x32>
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	f04f 32ff 	mov.w	r2, #4294967295
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43da      	mvns	r2, r3
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	401a      	ands	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d98:	f04f 31ff 	mov.w	r1, #4294967295
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000da2:	43d9      	mvns	r1, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	4313      	orrs	r3, r2
         );
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3724      	adds	r7, #36	@ 0x24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
	...

08000db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3b01      	subs	r3, #1
 8000dc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dc8:	d301      	bcc.n	8000dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e00f      	b.n	8000dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dce:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <SysTick_Config+0x40>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ddc:	f7ff ff8e 	bl	8000cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de0:	4b05      	ldr	r3, [pc, #20]	@ (8000df8 <SysTick_Config+0x40>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de6:	4b04      	ldr	r3, [pc, #16]	@ (8000df8 <SysTick_Config+0x40>)
 8000de8:	2207      	movs	r2, #7
 8000dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	e000e010 	.word	0xe000e010

08000dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff29 	bl	8000c5c <__NVIC_SetPriorityGrouping>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b086      	sub	sp, #24
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	4603      	mov	r3, r0
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	607a      	str	r2, [r7, #4]
 8000e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e24:	f7ff ff3e 	bl	8000ca4 <__NVIC_GetPriorityGrouping>
 8000e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	68b9      	ldr	r1, [r7, #8]
 8000e2e:	6978      	ldr	r0, [r7, #20]
 8000e30:	f7ff ff8e 	bl	8000d50 <NVIC_EncodePriority>
 8000e34:	4602      	mov	r2, r0
 8000e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff5d 	bl	8000cfc <__NVIC_SetPriority>
}
 8000e42:	bf00      	nop
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	4603      	mov	r3, r0
 8000e52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff31 	bl	8000cc0 <__NVIC_EnableIRQ>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ffa2 	bl	8000db8 <SysTick_Config>
 8000e74:	4603      	mov	r3, r0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000e8c:	f7ff feda 	bl	8000c44 <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e099      	b.n	8000fd0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f022 0201 	bic.w	r2, r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ebc:	e00f      	b.n	8000ede <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ebe:	f7ff fec1 	bl	8000c44 <HAL_GetTick>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	2b05      	cmp	r3, #5
 8000eca:	d908      	bls.n	8000ede <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2220      	movs	r2, #32
 8000ed0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e078      	b.n	8000fd0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1e8      	bne.n	8000ebe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	4b38      	ldr	r3, [pc, #224]	@ (8000fd8 <HAL_DMA_Init+0x158>)
 8000ef8:	4013      	ands	r3, r2
 8000efa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685a      	ldr	r2, [r3, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f34:	2b04      	cmp	r3, #4
 8000f36:	d107      	bne.n	8000f48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f40:	4313      	orrs	r3, r2
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	f023 0307 	bic.w	r3, r3, #7
 8000f5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	d117      	bne.n	8000fa2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f76:	697a      	ldr	r2, [r7, #20]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d00e      	beq.n	8000fa2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 fa7b 	bl	8001480 <DMA_CheckFifoParam>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d008      	beq.n	8000fa2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2240      	movs	r2, #64	@ 0x40
 8000f94:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e016      	b.n	8000fd0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 fa32 	bl	8001414 <DMA_CalcBaseAndBitshift>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fb8:	223f      	movs	r2, #63	@ 0x3f
 8000fba:	409a      	lsls	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3718      	adds	r7, #24
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	f010803f 	.word	0xf010803f

08000fdc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000fea:	f7ff fe2b 	bl	8000c44 <HAL_GetTick>
 8000fee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d008      	beq.n	800100e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2280      	movs	r2, #128	@ 0x80
 8001000:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e052      	b.n	80010b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 0216 	bic.w	r2, r2, #22
 800101c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	695a      	ldr	r2, [r3, #20]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800102c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	2b00      	cmp	r3, #0
 8001034:	d103      	bne.n	800103e <HAL_DMA_Abort+0x62>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800103a:	2b00      	cmp	r3, #0
 800103c:	d007      	beq.n	800104e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f022 0208 	bic.w	r2, r2, #8
 800104c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f022 0201 	bic.w	r2, r2, #1
 800105c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800105e:	e013      	b.n	8001088 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001060:	f7ff fdf0 	bl	8000c44 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b05      	cmp	r3, #5
 800106c:	d90c      	bls.n	8001088 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2220      	movs	r2, #32
 8001072:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2203      	movs	r2, #3
 8001078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e015      	b.n	80010b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1e4      	bne.n	8001060 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800109a:	223f      	movs	r2, #63	@ 0x3f
 800109c:	409a      	lsls	r2, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2201      	movs	r2, #1
 80010a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2200      	movs	r2, #0
 80010ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d004      	beq.n	80010da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2280      	movs	r2, #128	@ 0x80
 80010d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00c      	b.n	80010f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2205      	movs	r2, #5
 80010de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 0201 	bic.w	r2, r2, #1
 80010f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800110c:	4b8e      	ldr	r3, [pc, #568]	@ (8001348 <HAL_DMA_IRQHandler+0x248>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a8e      	ldr	r2, [pc, #568]	@ (800134c <HAL_DMA_IRQHandler+0x24c>)
 8001112:	fba2 2303 	umull	r2, r3, r2, r3
 8001116:	0a9b      	lsrs	r3, r3, #10
 8001118:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800112a:	2208      	movs	r2, #8
 800112c:	409a      	lsls	r2, r3
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4013      	ands	r3, r2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d01a      	beq.n	800116c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	2b00      	cmp	r3, #0
 8001142:	d013      	beq.n	800116c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f022 0204 	bic.w	r2, r2, #4
 8001152:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001158:	2208      	movs	r2, #8
 800115a:	409a      	lsls	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001164:	f043 0201 	orr.w	r2, r3, #1
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001170:	2201      	movs	r2, #1
 8001172:	409a      	lsls	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4013      	ands	r3, r2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d012      	beq.n	80011a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001186:	2b00      	cmp	r3, #0
 8001188:	d00b      	beq.n	80011a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800118e:	2201      	movs	r2, #1
 8001190:	409a      	lsls	r2, r3
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800119a:	f043 0202 	orr.w	r2, r3, #2
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011a6:	2204      	movs	r2, #4
 80011a8:	409a      	lsls	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d012      	beq.n	80011d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00b      	beq.n	80011d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011c4:	2204      	movs	r2, #4
 80011c6:	409a      	lsls	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011d0:	f043 0204 	orr.w	r2, r3, #4
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011dc:	2210      	movs	r2, #16
 80011de:	409a      	lsls	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d043      	beq.n	8001270 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d03c      	beq.n	8001270 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011fa:	2210      	movs	r2, #16
 80011fc:	409a      	lsls	r2, r3
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d018      	beq.n	8001242 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d108      	bne.n	8001230 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001222:	2b00      	cmp	r3, #0
 8001224:	d024      	beq.n	8001270 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	4798      	blx	r3
 800122e:	e01f      	b.n	8001270 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001234:	2b00      	cmp	r3, #0
 8001236:	d01b      	beq.n	8001270 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	4798      	blx	r3
 8001240:	e016      	b.n	8001270 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800124c:	2b00      	cmp	r3, #0
 800124e:	d107      	bne.n	8001260 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f022 0208 	bic.w	r2, r2, #8
 800125e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001274:	2220      	movs	r2, #32
 8001276:	409a      	lsls	r2, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4013      	ands	r3, r2
 800127c:	2b00      	cmp	r3, #0
 800127e:	f000 808f 	beq.w	80013a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 8087 	beq.w	80013a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001296:	2220      	movs	r2, #32
 8001298:	409a      	lsls	r2, r3
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b05      	cmp	r3, #5
 80012a8:	d136      	bne.n	8001318 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f022 0216 	bic.w	r2, r2, #22
 80012b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	695a      	ldr	r2, [r3, #20]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d103      	bne.n	80012da <HAL_DMA_IRQHandler+0x1da>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f022 0208 	bic.w	r2, r2, #8
 80012e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012ee:	223f      	movs	r2, #63	@ 0x3f
 80012f0:	409a      	lsls	r2, r3
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2201      	movs	r2, #1
 80012fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800130a:	2b00      	cmp	r3, #0
 800130c:	d07e      	beq.n	800140c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	4798      	blx	r3
        }
        return;
 8001316:	e079      	b.n	800140c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d01d      	beq.n	8001362 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10d      	bne.n	8001350 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001338:	2b00      	cmp	r3, #0
 800133a:	d031      	beq.n	80013a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	4798      	blx	r3
 8001344:	e02c      	b.n	80013a0 <HAL_DMA_IRQHandler+0x2a0>
 8001346:	bf00      	nop
 8001348:	20000000 	.word	0x20000000
 800134c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001354:	2b00      	cmp	r3, #0
 8001356:	d023      	beq.n	80013a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	4798      	blx	r3
 8001360:	e01e      	b.n	80013a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800136c:	2b00      	cmp	r3, #0
 800136e:	d10f      	bne.n	8001390 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 0210 	bic.w	r2, r2, #16
 800137e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2201      	movs	r2, #1
 8001384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d032      	beq.n	800140e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d022      	beq.n	80013fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2205      	movs	r2, #5
 80013b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3301      	adds	r3, #1
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d307      	bcc.n	80013e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f2      	bne.n	80013cc <HAL_DMA_IRQHandler+0x2cc>
 80013e6:	e000      	b.n	80013ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80013e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d005      	beq.n	800140e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	4798      	blx	r3
 800140a:	e000      	b.n	800140e <HAL_DMA_IRQHandler+0x30e>
        return;
 800140c:	bf00      	nop
    }
  }
}
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	3b10      	subs	r3, #16
 8001424:	4a14      	ldr	r2, [pc, #80]	@ (8001478 <DMA_CalcBaseAndBitshift+0x64>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	091b      	lsrs	r3, r3, #4
 800142c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800142e:	4a13      	ldr	r2, [pc, #76]	@ (800147c <DMA_CalcBaseAndBitshift+0x68>)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	4413      	add	r3, r2
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b03      	cmp	r3, #3
 8001440:	d909      	bls.n	8001456 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800144a:	f023 0303 	bic.w	r3, r3, #3
 800144e:	1d1a      	adds	r2, r3, #4
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	659a      	str	r2, [r3, #88]	@ 0x58
 8001454:	e007      	b.n	8001466 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800145e:	f023 0303 	bic.w	r3, r3, #3
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800146a:	4618      	mov	r0, r3
 800146c:	3714      	adds	r7, #20
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	aaaaaaab 	.word	0xaaaaaaab
 800147c:	080042a0 	.word	0x080042a0

08001480 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001488:	2300      	movs	r3, #0
 800148a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001490:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d11f      	bne.n	80014da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	2b03      	cmp	r3, #3
 800149e:	d856      	bhi.n	800154e <DMA_CheckFifoParam+0xce>
 80014a0:	a201      	add	r2, pc, #4	@ (adr r2, 80014a8 <DMA_CheckFifoParam+0x28>)
 80014a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a6:	bf00      	nop
 80014a8:	080014b9 	.word	0x080014b9
 80014ac:	080014cb 	.word	0x080014cb
 80014b0:	080014b9 	.word	0x080014b9
 80014b4:	0800154f 	.word	0x0800154f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d046      	beq.n	8001552 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80014c8:	e043      	b.n	8001552 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80014d2:	d140      	bne.n	8001556 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80014d8:	e03d      	b.n	8001556 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014e2:	d121      	bne.n	8001528 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d837      	bhi.n	800155a <DMA_CheckFifoParam+0xda>
 80014ea:	a201      	add	r2, pc, #4	@ (adr r2, 80014f0 <DMA_CheckFifoParam+0x70>)
 80014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f0:	08001501 	.word	0x08001501
 80014f4:	08001507 	.word	0x08001507
 80014f8:	08001501 	.word	0x08001501
 80014fc:	08001519 	.word	0x08001519
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	73fb      	strb	r3, [r7, #15]
      break;
 8001504:	e030      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d025      	beq.n	800155e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001516:	e022      	b.n	800155e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800151c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001520:	d11f      	bne.n	8001562 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001526:	e01c      	b.n	8001562 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2b02      	cmp	r3, #2
 800152c:	d903      	bls.n	8001536 <DMA_CheckFifoParam+0xb6>
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2b03      	cmp	r3, #3
 8001532:	d003      	beq.n	800153c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001534:	e018      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
      break;
 800153a:	e015      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00e      	beq.n	8001566 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	73fb      	strb	r3, [r7, #15]
      break;
 800154c:	e00b      	b.n	8001566 <DMA_CheckFifoParam+0xe6>
      break;
 800154e:	bf00      	nop
 8001550:	e00a      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;
 8001552:	bf00      	nop
 8001554:	e008      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;
 8001556:	bf00      	nop
 8001558:	e006      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;
 800155a:	bf00      	nop
 800155c:	e004      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;
 800155e:	bf00      	nop
 8001560:	e002      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;   
 8001562:	bf00      	nop
 8001564:	e000      	b.n	8001568 <DMA_CheckFifoParam+0xe8>
      break;
 8001566:	bf00      	nop
    }
  } 
  
  return status; 
 8001568:	7bfb      	ldrb	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop

08001578 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001578:	b480      	push	{r7}
 800157a:	b089      	sub	sp, #36	@ 0x24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
 8001592:	e165      	b.n	8001860 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001594:	2201      	movs	r2, #1
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	4013      	ands	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	f040 8154 	bne.w	800185a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f003 0303 	and.w	r3, r3, #3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d005      	beq.n	80015ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d130      	bne.n	800162c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	2203      	movs	r2, #3
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4013      	ands	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001600:	2201      	movs	r2, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4013      	ands	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	091b      	lsrs	r3, r3, #4
 8001616:	f003 0201 	and.w	r2, r3, #1
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4313      	orrs	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 0303 	and.w	r3, r3, #3
 8001634:	2b03      	cmp	r3, #3
 8001636:	d017      	beq.n	8001668 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	2203      	movs	r2, #3
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4313      	orrs	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f003 0303 	and.w	r3, r3, #3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d123      	bne.n	80016bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	08da      	lsrs	r2, r3, #3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3208      	adds	r2, #8
 800167c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001680:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	f003 0307 	and.w	r3, r3, #7
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	220f      	movs	r2, #15
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4013      	ands	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	691a      	ldr	r2, [r3, #16]
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	08da      	lsrs	r2, r3, #3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3208      	adds	r2, #8
 80016b6:	69b9      	ldr	r1, [r7, #24]
 80016b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	2203      	movs	r2, #3
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	43db      	mvns	r3, r3
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	4013      	ands	r3, r2
 80016d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 0203 	and.w	r2, r3, #3
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 80ae 	beq.w	800185a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	4b5d      	ldr	r3, [pc, #372]	@ (8001878 <HAL_GPIO_Init+0x300>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	4a5c      	ldr	r2, [pc, #368]	@ (8001878 <HAL_GPIO_Init+0x300>)
 8001708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800170c:	6453      	str	r3, [r2, #68]	@ 0x44
 800170e:	4b5a      	ldr	r3, [pc, #360]	@ (8001878 <HAL_GPIO_Init+0x300>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800171a:	4a58      	ldr	r2, [pc, #352]	@ (800187c <HAL_GPIO_Init+0x304>)
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	089b      	lsrs	r3, r3, #2
 8001720:	3302      	adds	r3, #2
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	220f      	movs	r2, #15
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4013      	ands	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a4f      	ldr	r2, [pc, #316]	@ (8001880 <HAL_GPIO_Init+0x308>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d025      	beq.n	8001792 <HAL_GPIO_Init+0x21a>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a4e      	ldr	r2, [pc, #312]	@ (8001884 <HAL_GPIO_Init+0x30c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d01f      	beq.n	800178e <HAL_GPIO_Init+0x216>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a4d      	ldr	r2, [pc, #308]	@ (8001888 <HAL_GPIO_Init+0x310>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d019      	beq.n	800178a <HAL_GPIO_Init+0x212>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a4c      	ldr	r2, [pc, #304]	@ (800188c <HAL_GPIO_Init+0x314>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d013      	beq.n	8001786 <HAL_GPIO_Init+0x20e>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a4b      	ldr	r2, [pc, #300]	@ (8001890 <HAL_GPIO_Init+0x318>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d00d      	beq.n	8001782 <HAL_GPIO_Init+0x20a>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a4a      	ldr	r2, [pc, #296]	@ (8001894 <HAL_GPIO_Init+0x31c>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d007      	beq.n	800177e <HAL_GPIO_Init+0x206>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a49      	ldr	r2, [pc, #292]	@ (8001898 <HAL_GPIO_Init+0x320>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d101      	bne.n	800177a <HAL_GPIO_Init+0x202>
 8001776:	2306      	movs	r3, #6
 8001778:	e00c      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 800177a:	2307      	movs	r3, #7
 800177c:	e00a      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 800177e:	2305      	movs	r3, #5
 8001780:	e008      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 8001782:	2304      	movs	r3, #4
 8001784:	e006      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 8001786:	2303      	movs	r3, #3
 8001788:	e004      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 800178a:	2302      	movs	r3, #2
 800178c:	e002      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 800178e:	2301      	movs	r3, #1
 8001790:	e000      	b.n	8001794 <HAL_GPIO_Init+0x21c>
 8001792:	2300      	movs	r3, #0
 8001794:	69fa      	ldr	r2, [r7, #28]
 8001796:	f002 0203 	and.w	r2, r2, #3
 800179a:	0092      	lsls	r2, r2, #2
 800179c:	4093      	lsls	r3, r2
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017a4:	4935      	ldr	r1, [pc, #212]	@ (800187c <HAL_GPIO_Init+0x304>)
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	089b      	lsrs	r3, r3, #2
 80017aa:	3302      	adds	r3, #2
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017b2:	4b3a      	ldr	r3, [pc, #232]	@ (800189c <HAL_GPIO_Init+0x324>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	43db      	mvns	r3, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4013      	ands	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d003      	beq.n	80017d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017d6:	4a31      	ldr	r2, [pc, #196]	@ (800189c <HAL_GPIO_Init+0x324>)
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017dc:	4b2f      	ldr	r3, [pc, #188]	@ (800189c <HAL_GPIO_Init+0x324>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d003      	beq.n	8001800 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001800:	4a26      	ldr	r2, [pc, #152]	@ (800189c <HAL_GPIO_Init+0x324>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001806:	4b25      	ldr	r3, [pc, #148]	@ (800189c <HAL_GPIO_Init+0x324>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800182a:	4a1c      	ldr	r2, [pc, #112]	@ (800189c <HAL_GPIO_Init+0x324>)
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001830:	4b1a      	ldr	r3, [pc, #104]	@ (800189c <HAL_GPIO_Init+0x324>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	43db      	mvns	r3, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4013      	ands	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d003      	beq.n	8001854 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001854:	4a11      	ldr	r2, [pc, #68]	@ (800189c <HAL_GPIO_Init+0x324>)
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3301      	adds	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	2b0f      	cmp	r3, #15
 8001864:	f67f ae96 	bls.w	8001594 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001868:	bf00      	nop
 800186a:	bf00      	nop
 800186c:	3724      	adds	r7, #36	@ 0x24
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	40013800 	.word	0x40013800
 8001880:	40020000 	.word	0x40020000
 8001884:	40020400 	.word	0x40020400
 8001888:	40020800 	.word	0x40020800
 800188c:	40020c00 	.word	0x40020c00
 8001890:	40021000 	.word	0x40021000
 8001894:	40021400 	.word	0x40021400
 8001898:	40021800 	.word	0x40021800
 800189c:	40013c00 	.word	0x40013c00

080018a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0cc      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018b4:	4b68      	ldr	r3, [pc, #416]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 030f 	and.w	r3, r3, #15
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d90c      	bls.n	80018dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b65      	ldr	r3, [pc, #404]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b63      	ldr	r3, [pc, #396]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d001      	beq.n	80018dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e0b8      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d020      	beq.n	800192a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f4:	4b59      	ldr	r3, [pc, #356]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	4a58      	ldr	r2, [pc, #352]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	2b00      	cmp	r3, #0
 800190a:	d005      	beq.n	8001918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800190c:	4b53      	ldr	r3, [pc, #332]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4a52      	ldr	r2, [pc, #328]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001918:	4b50      	ldr	r3, [pc, #320]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	494d      	ldr	r1, [pc, #308]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d044      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	4b47      	ldr	r3, [pc, #284]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d119      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e07f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d003      	beq.n	800195e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800195a:	2b03      	cmp	r3, #3
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e06f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e067      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800197e:	4b37      	ldr	r3, [pc, #220]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f023 0203 	bic.w	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4934      	ldr	r1, [pc, #208]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800198c:	4313      	orrs	r3, r2
 800198e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001990:	f7ff f958 	bl	8000c44 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001996:	e00a      	b.n	80019ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7ff f954 	bl	8000c44 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e04f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ae:	4b2b      	ldr	r3, [pc, #172]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f003 020c 	and.w	r2, r3, #12
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	429a      	cmp	r2, r3
 80019be:	d1eb      	bne.n	8001998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019c0:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 030f 	and.w	r3, r3, #15
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d20c      	bcs.n	80019e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d6:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e032      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d008      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f4:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4916      	ldr	r1, [pc, #88]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d009      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a12:	4b12      	ldr	r3, [pc, #72]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	490e      	ldr	r1, [pc, #56]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a26:	f000 f855 	bl	8001ad4 <HAL_RCC_GetSysClockFreq>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	490a      	ldr	r1, [pc, #40]	@ (8001a60 <HAL_RCC_ClockConfig+0x1c0>)
 8001a38:	5ccb      	ldrb	r3, [r1, r3]
 8001a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3e:	4a09      	ldr	r2, [pc, #36]	@ (8001a64 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff f8b8 	bl	8000bbc <HAL_InitTick>

  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40023c00 	.word	0x40023c00
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	08004288 	.word	0x08004288
 8001a64:	20000000 	.word	0x20000000
 8001a68:	20000004 	.word	0x20000004

08001a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000000 	.word	0x20000000

08001a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a88:	f7ff fff0 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	0a9b      	lsrs	r3, r3, #10
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	4903      	ldr	r1, [pc, #12]	@ (8001aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a9a:	5ccb      	ldrb	r3, [r1, r3]
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	08004298 	.word	0x08004298

08001aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ab0:	f7ff ffdc 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	0b5b      	lsrs	r3, r3, #13
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	4903      	ldr	r1, [pc, #12]	@ (8001ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ac2:	5ccb      	ldrb	r3, [r1, r3]
 8001ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	08004298 	.word	0x08004298

08001ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ad8:	b0a6      	sub	sp, #152	@ 0x98
 8001ada:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001afa:	4bc8      	ldr	r3, [pc, #800]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b0c      	cmp	r3, #12
 8001b04:	f200 817e 	bhi.w	8001e04 <HAL_RCC_GetSysClockFreq+0x330>
 8001b08:	a201      	add	r2, pc, #4	@ (adr r2, 8001b10 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0e:	bf00      	nop
 8001b10:	08001b45 	.word	0x08001b45
 8001b14:	08001e05 	.word	0x08001e05
 8001b18:	08001e05 	.word	0x08001e05
 8001b1c:	08001e05 	.word	0x08001e05
 8001b20:	08001b4d 	.word	0x08001b4d
 8001b24:	08001e05 	.word	0x08001e05
 8001b28:	08001e05 	.word	0x08001e05
 8001b2c:	08001e05 	.word	0x08001e05
 8001b30:	08001b55 	.word	0x08001b55
 8001b34:	08001e05 	.word	0x08001e05
 8001b38:	08001e05 	.word	0x08001e05
 8001b3c:	08001e05 	.word	0x08001e05
 8001b40:	08001cbf 	.word	0x08001cbf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b44:	4bb6      	ldr	r3, [pc, #728]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001b46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001b4a:	e15f      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b4c:	4bb5      	ldr	r3, [pc, #724]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x350>)
 8001b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001b52:	e15b      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b54:	4bb1      	ldr	r3, [pc, #708]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b60:	4bae      	ldr	r3, [pc, #696]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d031      	beq.n	8001bd0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b6c:	4bab      	ldr	r3, [pc, #684]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	099b      	lsrs	r3, r3, #6
 8001b72:	2200      	movs	r2, #0
 8001b74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001b76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001b78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001b80:	2300      	movs	r3, #0
 8001b82:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b84:	4ba7      	ldr	r3, [pc, #668]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x350>)
 8001b86:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b8a:	462a      	mov	r2, r5
 8001b8c:	fb03 f202 	mul.w	r2, r3, r2
 8001b90:	2300      	movs	r3, #0
 8001b92:	4621      	mov	r1, r4
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	4aa2      	ldr	r2, [pc, #648]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x350>)
 8001b9c:	4621      	mov	r1, r4
 8001b9e:	fba1 1202 	umull	r1, r2, r1, r2
 8001ba2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001ba4:	460a      	mov	r2, r1
 8001ba6:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001ba8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001baa:	4413      	add	r3, r2
 8001bac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001bb6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001bb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001bbc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001bc0:	f7fe fb76 	bl	80002b0 <__aeabi_uldivmod>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4613      	mov	r3, r2
 8001bca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001bce:	e064      	b.n	8001c9a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd0:	4b92      	ldr	r3, [pc, #584]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	099b      	lsrs	r3, r3, #6
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001bda:	657a      	str	r2, [r7, #84]	@ 0x54
 8001bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001be4:	2300      	movs	r3, #0
 8001be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001be8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001bec:	4622      	mov	r2, r4
 8001bee:	462b      	mov	r3, r5
 8001bf0:	f04f 0000 	mov.w	r0, #0
 8001bf4:	f04f 0100 	mov.w	r1, #0
 8001bf8:	0159      	lsls	r1, r3, #5
 8001bfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bfe:	0150      	lsls	r0, r2, #5
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4621      	mov	r1, r4
 8001c06:	1a51      	subs	r1, r2, r1
 8001c08:	6139      	str	r1, [r7, #16]
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	eb63 0301 	sbc.w	r3, r3, r1
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c1e:	4659      	mov	r1, fp
 8001c20:	018b      	lsls	r3, r1, #6
 8001c22:	4651      	mov	r1, sl
 8001c24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c28:	4651      	mov	r1, sl
 8001c2a:	018a      	lsls	r2, r1, #6
 8001c2c:	4651      	mov	r1, sl
 8001c2e:	ebb2 0801 	subs.w	r8, r2, r1
 8001c32:	4659      	mov	r1, fp
 8001c34:	eb63 0901 	sbc.w	r9, r3, r1
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c4c:	4690      	mov	r8, r2
 8001c4e:	4699      	mov	r9, r3
 8001c50:	4623      	mov	r3, r4
 8001c52:	eb18 0303 	adds.w	r3, r8, r3
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	462b      	mov	r3, r5
 8001c5a:	eb49 0303 	adc.w	r3, r9, r3
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	028b      	lsls	r3, r1, #10
 8001c70:	4621      	mov	r1, r4
 8001c72:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c76:	4621      	mov	r1, r4
 8001c78:	028a      	lsls	r2, r1, #10
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c82:	2200      	movs	r2, #0
 8001c84:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c86:	647a      	str	r2, [r7, #68]	@ 0x44
 8001c88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001c8c:	f7fe fb10 	bl	80002b0 <__aeabi_uldivmod>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4613      	mov	r3, r2
 8001c96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c9a:	4b60      	ldr	r3, [pc, #384]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	0c1b      	lsrs	r3, r3, #16
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001cac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001cb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001cbc:	e0a6      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cbe:	4b57      	ldr	r3, [pc, #348]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cca:	4b54      	ldr	r3, [pc, #336]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d02a      	beq.n	8001d2c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd6:	4b51      	ldr	r3, [pc, #324]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	099b      	lsrs	r3, r3, #6
 8001cdc:	2200      	movs	r2, #0
 8001cde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ce0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ce4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4b4e      	ldr	r3, [pc, #312]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x350>)
 8001cec:	fb03 f201 	mul.w	r2, r3, r1
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	fb00 f303 	mul.w	r3, r0, r3
 8001cf6:	4413      	add	r3, r2
 8001cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x350>)
 8001cfa:	fba0 1202 	umull	r1, r2, r0, r2
 8001cfe:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d00:	460a      	mov	r2, r1
 8001d02:	673a      	str	r2, [r7, #112]	@ 0x70
 8001d04:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001d06:	4413      	add	r3, r2
 8001d08:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d0e:	2200      	movs	r2, #0
 8001d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d12:	637a      	str	r2, [r7, #52]	@ 0x34
 8001d14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d18:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001d1c:	f7fe fac8 	bl	80002b0 <__aeabi_uldivmod>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4613      	mov	r3, r2
 8001d26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d2a:	e05b      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	099b      	lsrs	r3, r3, #6
 8001d32:	2200      	movs	r2, #0
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d3e:	623b      	str	r3, [r7, #32]
 8001d40:	2300      	movs	r3, #0
 8001d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d48:	4642      	mov	r2, r8
 8001d4a:	464b      	mov	r3, r9
 8001d4c:	f04f 0000 	mov.w	r0, #0
 8001d50:	f04f 0100 	mov.w	r1, #0
 8001d54:	0159      	lsls	r1, r3, #5
 8001d56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d5a:	0150      	lsls	r0, r2, #5
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	4641      	mov	r1, r8
 8001d62:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d66:	4649      	mov	r1, r9
 8001d68:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	f04f 0300 	mov.w	r3, #0
 8001d74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d80:	ebb2 040a 	subs.w	r4, r2, sl
 8001d84:	eb63 050b 	sbc.w	r5, r3, fp
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	00eb      	lsls	r3, r5, #3
 8001d92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d96:	00e2      	lsls	r2, r4, #3
 8001d98:	4614      	mov	r4, r2
 8001d9a:	461d      	mov	r5, r3
 8001d9c:	4643      	mov	r3, r8
 8001d9e:	18e3      	adds	r3, r4, r3
 8001da0:	603b      	str	r3, [r7, #0]
 8001da2:	464b      	mov	r3, r9
 8001da4:	eb45 0303 	adc.w	r3, r5, r3
 8001da8:	607b      	str	r3, [r7, #4]
 8001daa:	f04f 0200 	mov.w	r2, #0
 8001dae:	f04f 0300 	mov.w	r3, #0
 8001db2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001db6:	4629      	mov	r1, r5
 8001db8:	028b      	lsls	r3, r1, #10
 8001dba:	4621      	mov	r1, r4
 8001dbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	028a      	lsls	r2, r1, #10
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dcc:	2200      	movs	r2, #0
 8001dce:	61bb      	str	r3, [r7, #24]
 8001dd0:	61fa      	str	r2, [r7, #28]
 8001dd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd6:	f7fe fa6b 	bl	80002b0 <__aeabi_uldivmod>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4613      	mov	r3, r2
 8001de0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001de4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x348>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	0f1b      	lsrs	r3, r3, #28
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8001df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001df6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001e02:	e003      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e04:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001e0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3798      	adds	r7, #152	@ 0x98
 8001e14:	46bd      	mov	sp, r7
 8001e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	00f42400 	.word	0x00f42400
 8001e24:	017d7840 	.word	0x017d7840

08001e28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e28d      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	f000 8083 	beq.w	8001f4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e48:	4b94      	ldr	r3, [pc, #592]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
 8001e50:	2b04      	cmp	r3, #4
 8001e52:	d019      	beq.n	8001e88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e54:	4b91      	ldr	r3, [pc, #580]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d106      	bne.n	8001e6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e60:	4b8e      	ldr	r3, [pc, #568]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e6c:	d00c      	beq.n	8001e88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e6e:	4b8b      	ldr	r3, [pc, #556]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e76:	2b0c      	cmp	r3, #12
 8001e78:	d112      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e7a:	4b88      	ldr	r3, [pc, #544]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e86:	d10b      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e88:	4b84      	ldr	r3, [pc, #528]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d05b      	beq.n	8001f4c <HAL_RCC_OscConfig+0x124>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d157      	bne.n	8001f4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e25a      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ea8:	d106      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x90>
 8001eaa:	4b7c      	ldr	r3, [pc, #496]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a7b      	ldr	r2, [pc, #492]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	e01d      	b.n	8001ef4 <HAL_RCC_OscConfig+0xcc>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0xb4>
 8001ec2:	4b76      	ldr	r3, [pc, #472]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a75      	ldr	r2, [pc, #468]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b73      	ldr	r3, [pc, #460]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a72      	ldr	r2, [pc, #456]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e00b      	b.n	8001ef4 <HAL_RCC_OscConfig+0xcc>
 8001edc:	4b6f      	ldr	r3, [pc, #444]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a6e      	ldr	r2, [pc, #440]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a6b      	ldr	r2, [pc, #428]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001eee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d013      	beq.n	8001f24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efc:	f7fe fea2 	bl	8000c44 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f04:	f7fe fe9e 	bl	8000c44 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b64      	cmp	r3, #100	@ 0x64
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e21f      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	4b61      	ldr	r3, [pc, #388]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f0      	beq.n	8001f04 <HAL_RCC_OscConfig+0xdc>
 8001f22:	e014      	b.n	8001f4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f24:	f7fe fe8e 	bl	8000c44 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f2c:	f7fe fe8a 	bl	8000c44 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b64      	cmp	r3, #100	@ 0x64
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e20b      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3e:	4b57      	ldr	r3, [pc, #348]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x104>
 8001f4a:	e000      	b.n	8001f4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d06f      	beq.n	800203a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f5a:	4b50      	ldr	r3, [pc, #320]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 030c 	and.w	r3, r3, #12
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d017      	beq.n	8001f96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f66:	4b4d      	ldr	r3, [pc, #308]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d105      	bne.n	8001f7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f72:	4b4a      	ldr	r3, [pc, #296]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00b      	beq.n	8001f96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f7e:	4b47      	ldr	r3, [pc, #284]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f86:	2b0c      	cmp	r3, #12
 8001f88:	d11c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f8a:	4b44      	ldr	r3, [pc, #272]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d116      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f96:	4b41      	ldr	r3, [pc, #260]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <HAL_RCC_OscConfig+0x186>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d001      	beq.n	8001fae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e1d3      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fae:	4b3b      	ldr	r3, [pc, #236]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4937      	ldr	r1, [pc, #220]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc2:	e03a      	b.n	800203a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d020      	beq.n	800200e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fcc:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_RCC_OscConfig+0x278>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd2:	f7fe fe37 	bl	8000c44 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fda:	f7fe fe33 	bl	8000c44 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e1b4      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fec:	4b2b      	ldr	r3, [pc, #172]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff8:	4b28      	ldr	r3, [pc, #160]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4925      	ldr	r1, [pc, #148]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]
 800200c:	e015      	b.n	800203a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800200e:	4b24      	ldr	r3, [pc, #144]	@ (80020a0 <HAL_RCC_OscConfig+0x278>)
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7fe fe16 	bl	8000c44 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201c:	f7fe fe12 	bl	8000c44 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e193      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202e:	4b1b      	ldr	r3, [pc, #108]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1f0      	bne.n	800201c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d036      	beq.n	80020b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d016      	beq.n	800207c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <HAL_RCC_OscConfig+0x27c>)
 8002050:	2201      	movs	r2, #1
 8002052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002054:	f7fe fdf6 	bl	8000c44 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205c:	f7fe fdf2 	bl	8000c44 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e173      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800206e:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d0f0      	beq.n	800205c <HAL_RCC_OscConfig+0x234>
 800207a:	e01b      	b.n	80020b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800207c:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_OscConfig+0x27c>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002082:	f7fe fddf 	bl	8000c44 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002088:	e00e      	b.n	80020a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208a:	f7fe fddb 	bl	8000c44 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d907      	bls.n	80020a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e15c      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
 800209c:	40023800 	.word	0x40023800
 80020a0:	42470000 	.word	0x42470000
 80020a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020a8:	4b8a      	ldr	r3, [pc, #552]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80020aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1ea      	bne.n	800208a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 8097 	beq.w	80021f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020c6:	4b83      	ldr	r3, [pc, #524]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10f      	bne.n	80020f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	4b7f      	ldr	r3, [pc, #508]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a7e      	ldr	r2, [pc, #504]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80020dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	4b7c      	ldr	r3, [pc, #496]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ee:	2301      	movs	r3, #1
 80020f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f2:	4b79      	ldr	r3, [pc, #484]	@ (80022d8 <HAL_RCC_OscConfig+0x4b0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d118      	bne.n	8002130 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020fe:	4b76      	ldr	r3, [pc, #472]	@ (80022d8 <HAL_RCC_OscConfig+0x4b0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a75      	ldr	r2, [pc, #468]	@ (80022d8 <HAL_RCC_OscConfig+0x4b0>)
 8002104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210a:	f7fe fd9b 	bl	8000c44 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002112:	f7fe fd97 	bl	8000c44 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e118      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002124:	4b6c      	ldr	r3, [pc, #432]	@ (80022d8 <HAL_RCC_OscConfig+0x4b0>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d106      	bne.n	8002146 <HAL_RCC_OscConfig+0x31e>
 8002138:	4b66      	ldr	r3, [pc, #408]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800213a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213c:	4a65      	ldr	r2, [pc, #404]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6713      	str	r3, [r2, #112]	@ 0x70
 8002144:	e01c      	b.n	8002180 <HAL_RCC_OscConfig+0x358>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	2b05      	cmp	r3, #5
 800214c:	d10c      	bne.n	8002168 <HAL_RCC_OscConfig+0x340>
 800214e:	4b61      	ldr	r3, [pc, #388]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002152:	4a60      	ldr	r2, [pc, #384]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002154:	f043 0304 	orr.w	r3, r3, #4
 8002158:	6713      	str	r3, [r2, #112]	@ 0x70
 800215a:	4b5e      	ldr	r3, [pc, #376]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800215c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800215e:	4a5d      	ldr	r2, [pc, #372]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6713      	str	r3, [r2, #112]	@ 0x70
 8002166:	e00b      	b.n	8002180 <HAL_RCC_OscConfig+0x358>
 8002168:	4b5a      	ldr	r3, [pc, #360]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800216a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800216c:	4a59      	ldr	r2, [pc, #356]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800216e:	f023 0301 	bic.w	r3, r3, #1
 8002172:	6713      	str	r3, [r2, #112]	@ 0x70
 8002174:	4b57      	ldr	r3, [pc, #348]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002178:	4a56      	ldr	r2, [pc, #344]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800217a:	f023 0304 	bic.w	r3, r3, #4
 800217e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d015      	beq.n	80021b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002188:	f7fe fd5c 	bl	8000c44 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218e:	e00a      	b.n	80021a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002190:	f7fe fd58 	bl	8000c44 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800219e:	4293      	cmp	r3, r2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e0d7      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a6:	4b4b      	ldr	r3, [pc, #300]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80021a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0ee      	beq.n	8002190 <HAL_RCC_OscConfig+0x368>
 80021b2:	e014      	b.n	80021de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b4:	f7fe fd46 	bl	8000c44 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ba:	e00a      	b.n	80021d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021bc:	f7fe fd42 	bl	8000c44 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e0c1      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d2:	4b40      	ldr	r3, [pc, #256]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80021d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1ee      	bne.n	80021bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021de:	7dfb      	ldrb	r3, [r7, #23]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d105      	bne.n	80021f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e4:	4b3b      	ldr	r3, [pc, #236]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80021e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e8:	4a3a      	ldr	r2, [pc, #232]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80021ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f000 80ad 	beq.w	8002354 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021fa:	4b36      	ldr	r3, [pc, #216]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 030c 	and.w	r3, r3, #12
 8002202:	2b08      	cmp	r3, #8
 8002204:	d060      	beq.n	80022c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d145      	bne.n	800229a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800220e:	4b33      	ldr	r3, [pc, #204]	@ (80022dc <HAL_RCC_OscConfig+0x4b4>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7fe fd16 	bl	8000c44 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7fe fd12 	bl	8000c44 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e093      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800222e:	4b29      	ldr	r3, [pc, #164]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69da      	ldr	r2, [r3, #28]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a1b      	ldr	r3, [r3, #32]
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	019b      	lsls	r3, r3, #6
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002250:	085b      	lsrs	r3, r3, #1
 8002252:	3b01      	subs	r3, #1
 8002254:	041b      	lsls	r3, r3, #16
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225c:	061b      	lsls	r3, r3, #24
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002264:	071b      	lsls	r3, r3, #28
 8002266:	491b      	ldr	r1, [pc, #108]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4b4>)
 800226e:	2201      	movs	r2, #1
 8002270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002272:	f7fe fce7 	bl	8000c44 <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227a:	f7fe fce3 	bl	8000c44 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e064      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0f0      	beq.n	800227a <HAL_RCC_OscConfig+0x452>
 8002298:	e05c      	b.n	8002354 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <HAL_RCC_OscConfig+0x4b4>)
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe fcd0 	bl	8000c44 <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7fe fccc 	bl	8000c44 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e04d      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <HAL_RCC_OscConfig+0x4ac>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f0      	bne.n	80022a8 <HAL_RCC_OscConfig+0x480>
 80022c6:	e045      	b.n	8002354 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e040      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40007000 	.word	0x40007000
 80022dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002360 <HAL_RCC_OscConfig+0x538>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d030      	beq.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d129      	bne.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002306:	429a      	cmp	r2, r3
 8002308:	d122      	bne.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002310:	4013      	ands	r3, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002316:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002318:	4293      	cmp	r3, r2
 800231a:	d119      	bne.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	085b      	lsrs	r3, r3, #1
 8002328:	3b01      	subs	r3, #1
 800232a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800232c:	429a      	cmp	r2, r3
 800232e:	d10f      	bne.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800233c:	429a      	cmp	r2, r3
 800233e:	d107      	bne.n	8002350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e000      	b.n	8002356 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023800 	.word	0x40023800

08002364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e042      	b.n	80023fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7fe fa6a 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2224      	movs	r2, #36	@ 0x24
 8002394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fdbd 	bl	8002f28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2220      	movs	r2, #32
 80023e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08a      	sub	sp, #40	@ 0x28
 8002408:	af02      	add	r7, sp, #8
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	603b      	str	r3, [r7, #0]
 8002410:	4613      	mov	r3, r2
 8002412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b20      	cmp	r3, #32
 8002422:	d175      	bne.n	8002510 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d002      	beq.n	8002430 <HAL_UART_Transmit+0x2c>
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e06e      	b.n	8002512 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2221      	movs	r2, #33	@ 0x21
 800243e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002442:	f7fe fbff 	bl	8000c44 <HAL_GetTick>
 8002446:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	88fa      	ldrh	r2, [r7, #6]
 800244c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	88fa      	ldrh	r2, [r7, #6]
 8002452:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245c:	d108      	bne.n	8002470 <HAL_UART_Transmit+0x6c>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d104      	bne.n	8002470 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	61bb      	str	r3, [r7, #24]
 800246e:	e003      	b.n	8002478 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002478:	e02e      	b.n	80024d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2200      	movs	r2, #0
 8002482:	2180      	movs	r1, #128	@ 0x80
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 fb1f 	bl	8002ac8 <UART_WaitOnFlagUntilTimeout>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e03a      	b.n	8002512 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10b      	bne.n	80024ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	3302      	adds	r3, #2
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e007      	b.n	80024ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	781a      	ldrb	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	3301      	adds	r3, #1
 80024c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	3b01      	subs	r3, #1
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024dc:	b29b      	uxth	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1cb      	bne.n	800247a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	2200      	movs	r2, #0
 80024ea:	2140      	movs	r1, #64	@ 0x40
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 faeb 	bl	8002ac8 <UART_WaitOnFlagUntilTimeout>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d005      	beq.n	8002504 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e006      	b.n	8002512 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	e000      	b.n	8002512 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002510:	2302      	movs	r3, #2
  }
}
 8002512:	4618      	mov	r0, r3
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b084      	sub	sp, #16
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	4613      	mov	r3, r2
 8002526:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b20      	cmp	r3, #32
 8002532:	d112      	bne.n	800255a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <HAL_UART_Receive_IT+0x26>
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e00b      	b.n	800255c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800254a:	88fb      	ldrh	r3, [r7, #6]
 800254c:	461a      	mov	r2, r3
 800254e:	68b9      	ldr	r1, [r7, #8]
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 fb12 	bl	8002b7a <UART_Start_Receive_IT>
 8002556:	4603      	mov	r3, r0
 8002558:	e000      	b.n	800255c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800255a:	2302      	movs	r3, #2
  }
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b0ba      	sub	sp, #232	@ 0xe8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800258a:	2300      	movs	r3, #0
 800258c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002590:	2300      	movs	r3, #0
 8002592:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80025a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10f      	bne.n	80025ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025ae:	f003 0320 	and.w	r3, r3, #32
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <HAL_UART_IRQHandler+0x66>
 80025b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fbf2 	bl	8002dac <UART_Receive_IT>
      return;
 80025c8:	e25b      	b.n	8002a82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80025ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 80de 	beq.w	8002790 <HAL_UART_IRQHandler+0x22c>
 80025d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d106      	bne.n	80025ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80025e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80d1 	beq.w	8002790 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80025ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_UART_IRQHandler+0xae>
 80025fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	f043 0201 	orr.w	r2, r3, #1
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00b      	beq.n	8002636 <HAL_UART_IRQHandler+0xd2>
 800261e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d005      	beq.n	8002636 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262e:	f043 0202 	orr.w	r2, r3, #2
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_UART_IRQHandler+0xf6>
 8002642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002652:	f043 0204 	orr.w	r2, r3, #4
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800265a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d011      	beq.n	800268a <HAL_UART_IRQHandler+0x126>
 8002666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800266a:	f003 0320 	and.w	r3, r3, #32
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d005      	beq.n	800268a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	f043 0208 	orr.w	r2, r3, #8
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 81f2 	beq.w	8002a78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d008      	beq.n	80026b2 <HAL_UART_IRQHandler+0x14e>
 80026a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026a4:	f003 0320 	and.w	r3, r3, #32
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 fb7d 	bl	8002dac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026bc:	2b40      	cmp	r3, #64	@ 0x40
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d103      	bne.n	80026de <HAL_UART_IRQHandler+0x17a>
 80026d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d04f      	beq.n	800277e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 fa85 	bl	8002bee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ee:	2b40      	cmp	r3, #64	@ 0x40
 80026f0:	d141      	bne.n	8002776 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	3314      	adds	r3, #20
 80026f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002700:	e853 3f00 	ldrex	r3, [r3]
 8002704:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002708:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800270c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002710:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	3314      	adds	r3, #20
 800271a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800271e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002722:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002726:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800272a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800272e:	e841 2300 	strex	r3, r2, [r1]
 8002732:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002736:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1d9      	bne.n	80026f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002742:	2b00      	cmp	r3, #0
 8002744:	d013      	beq.n	800276e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800274a:	4a7e      	ldr	r2, [pc, #504]	@ (8002944 <HAL_UART_IRQHandler+0x3e0>)
 800274c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002752:	4618      	mov	r0, r3
 8002754:	f7fe fcb2 	bl	80010bc <HAL_DMA_Abort_IT>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d016      	beq.n	800278c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002768:	4610      	mov	r0, r2
 800276a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800276c:	e00e      	b.n	800278c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f994 	bl	8002a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002774:	e00a      	b.n	800278c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f990 	bl	8002a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800277c:	e006      	b.n	800278c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f98c 	bl	8002a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800278a:	e175      	b.n	8002a78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800278c:	bf00      	nop
    return;
 800278e:	e173      	b.n	8002a78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002794:	2b01      	cmp	r3, #1
 8002796:	f040 814f 	bne.w	8002a38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800279a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 8148 	beq.w	8002a38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80027a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8141 	beq.w	8002a38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027b6:	2300      	movs	r3, #0
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027d6:	2b40      	cmp	r3, #64	@ 0x40
 80027d8:	f040 80b6 	bne.w	8002948 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80027e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 8145 	beq.w	8002a7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80027f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80027fa:	429a      	cmp	r2, r3
 80027fc:	f080 813e 	bcs.w	8002a7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002806:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002812:	f000 8088 	beq.w	8002926 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	330c      	adds	r3, #12
 800281c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002820:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002824:	e853 3f00 	ldrex	r3, [r3]
 8002828:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800282c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002830:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002834:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	330c      	adds	r3, #12
 800283e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002842:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002846:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800284a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800284e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002852:	e841 2300 	strex	r3, r2, [r1]
 8002856:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800285a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1d9      	bne.n	8002816 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	3314      	adds	r3, #20
 8002868:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800286c:	e853 3f00 	ldrex	r3, [r3]
 8002870:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002872:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002874:	f023 0301 	bic.w	r3, r3, #1
 8002878:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	3314      	adds	r3, #20
 8002882:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002886:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800288a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800288c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800288e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002892:	e841 2300 	strex	r3, r2, [r1]
 8002896:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002898:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1e1      	bne.n	8002862 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3314      	adds	r3, #20
 80028a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028a8:	e853 3f00 	ldrex	r3, [r3]
 80028ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80028ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	3314      	adds	r3, #20
 80028be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80028c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80028c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80028ca:	e841 2300 	strex	r3, r2, [r1]
 80028ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80028d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1e3      	bne.n	800289e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2220      	movs	r2, #32
 80028da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	330c      	adds	r3, #12
 80028ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028ee:	e853 3f00 	ldrex	r3, [r3]
 80028f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80028f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f6:	f023 0310 	bic.w	r3, r3, #16
 80028fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	330c      	adds	r3, #12
 8002904:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002908:	65ba      	str	r2, [r7, #88]	@ 0x58
 800290a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800290c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800290e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002910:	e841 2300 	strex	r3, r2, [r1]
 8002914:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e3      	bne.n	80028e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002920:	4618      	mov	r0, r3
 8002922:	f7fe fb5b 	bl	8000fdc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2202      	movs	r2, #2
 800292a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002934:	b29b      	uxth	r3, r3
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	b29b      	uxth	r3, r3
 800293a:	4619      	mov	r1, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f8b7 	bl	8002ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002942:	e09b      	b.n	8002a7c <HAL_UART_IRQHandler+0x518>
 8002944:	08002cb5 	.word	0x08002cb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002950:	b29b      	uxth	r3, r3
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800295c:	b29b      	uxth	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 808e 	beq.w	8002a80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 8089 	beq.w	8002a80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	330c      	adds	r3, #12
 8002974:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002978:	e853 3f00 	ldrex	r3, [r3]
 800297c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800297e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002984:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	330c      	adds	r3, #12
 800298e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002992:	647a      	str	r2, [r7, #68]	@ 0x44
 8002994:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002996:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002998:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800299a:	e841 2300 	strex	r3, r2, [r1]
 800299e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80029a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1e3      	bne.n	800296e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3314      	adds	r3, #20
 80029ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	e853 3f00 	ldrex	r3, [r3]
 80029b4:	623b      	str	r3, [r7, #32]
   return(result);
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	f023 0301 	bic.w	r3, r3, #1
 80029bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3314      	adds	r3, #20
 80029c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80029ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80029cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029d2:	e841 2300 	strex	r3, r2, [r1]
 80029d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80029d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1e3      	bne.n	80029a6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2220      	movs	r2, #32
 80029e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	330c      	adds	r3, #12
 80029f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	e853 3f00 	ldrex	r3, [r3]
 80029fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f023 0310 	bic.w	r3, r3, #16
 8002a02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	330c      	adds	r3, #12
 8002a0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002a10:	61fa      	str	r2, [r7, #28]
 8002a12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	69b9      	ldr	r1, [r7, #24]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e3      	bne.n	80029ec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a2e:	4619      	mov	r1, r3
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f83d 	bl	8002ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a36:	e023      	b.n	8002a80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d009      	beq.n	8002a58 <HAL_UART_IRQHandler+0x4f4>
 8002a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 f943 	bl	8002cdc <UART_Transmit_IT>
    return;
 8002a56:	e014      	b.n	8002a82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00e      	beq.n	8002a82 <HAL_UART_IRQHandler+0x51e>
 8002a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d008      	beq.n	8002a82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f983 	bl	8002d7c <UART_EndTransmit_IT>
    return;
 8002a76:	e004      	b.n	8002a82 <HAL_UART_IRQHandler+0x51e>
    return;
 8002a78:	bf00      	nop
 8002a7a:	e002      	b.n	8002a82 <HAL_UART_IRQHandler+0x51e>
      return;
 8002a7c:	bf00      	nop
 8002a7e:	e000      	b.n	8002a82 <HAL_UART_IRQHandler+0x51e>
      return;
 8002a80:	bf00      	nop
  }
}
 8002a82:	37e8      	adds	r7, #232	@ 0xe8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ad8:	e03b      	b.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae0:	d037      	beq.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae2:	f7fe f8af 	bl	8000c44 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	6a3a      	ldr	r2, [r7, #32]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d302      	bcc.n	8002af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e03a      	b.n	8002b72 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d023      	beq.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b80      	cmp	r3, #128	@ 0x80
 8002b0e:	d020      	beq.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b40      	cmp	r3, #64	@ 0x40
 8002b14:	d01d      	beq.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0308 	and.w	r3, r3, #8
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d116      	bne.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	617b      	str	r3, [r7, #20]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	617b      	str	r3, [r7, #20]
 8002b38:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 f857 	bl	8002bee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2208      	movs	r2, #8
 8002b44:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00f      	b.n	8002b72 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	68ba      	ldr	r2, [r7, #8]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	bf0c      	ite	eq
 8002b62:	2301      	moveq	r3, #1
 8002b64:	2300      	movne	r3, #0
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d0b4      	beq.n	8002ada <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b085      	sub	sp, #20
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	60f8      	str	r0, [r7, #12]
 8002b82:	60b9      	str	r1, [r7, #8]
 8002b84:	4613      	mov	r3, r2
 8002b86:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	88fa      	ldrh	r2, [r7, #6]
 8002b92:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	88fa      	ldrh	r2, [r7, #6]
 8002b98:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2222      	movs	r2, #34	@ 0x22
 8002ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d007      	beq.n	8002bc0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bbe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	695a      	ldr	r2, [r3, #20]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0201 	orr.w	r2, r2, #1
 8002bce:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0220 	orr.w	r2, r2, #32
 8002bde:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b095      	sub	sp, #84	@ 0x54
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c00:	e853 3f00 	ldrex	r3, [r3]
 8002c04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	330c      	adds	r3, #12
 8002c14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c16:	643a      	str	r2, [r7, #64]	@ 0x40
 8002c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c1e:	e841 2300 	strex	r3, r2, [r1]
 8002c22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e5      	bne.n	8002bf6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3314      	adds	r3, #20
 8002c30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	e853 3f00 	ldrex	r3, [r3]
 8002c38:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	f023 0301 	bic.w	r3, r3, #1
 8002c40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	3314      	adds	r3, #20
 8002c48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c52:	e841 2300 	strex	r3, r2, [r1]
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1e5      	bne.n	8002c2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d119      	bne.n	8002c9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	330c      	adds	r3, #12
 8002c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	e853 3f00 	ldrex	r3, [r3]
 8002c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f023 0310 	bic.w	r3, r3, #16
 8002c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	330c      	adds	r3, #12
 8002c84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c86:	61ba      	str	r2, [r7, #24]
 8002c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c8a:	6979      	ldr	r1, [r7, #20]
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	e841 2300 	strex	r3, r2, [r1]
 8002c92:	613b      	str	r3, [r7, #16]
   return(result);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1e5      	bne.n	8002c66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ca8:	bf00      	nop
 8002caa:	3754      	adds	r7, #84	@ 0x54
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f7ff fee4 	bl	8002a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b21      	cmp	r3, #33	@ 0x21
 8002cee:	d13e      	bne.n	8002d6e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf8:	d114      	bne.n	8002d24 <UART_Transmit_IT+0x48>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d110      	bne.n	8002d24 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d16:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	1c9a      	adds	r2, r3, #2
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	621a      	str	r2, [r3, #32]
 8002d22:	e008      	b.n	8002d36 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	1c59      	adds	r1, r3, #1
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6211      	str	r1, [r2, #32]
 8002d2e:	781a      	ldrb	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	4619      	mov	r1, r3
 8002d44:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10f      	bne.n	8002d6a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e000      	b.n	8002d70 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d6e:	2302      	movs	r3, #2
  }
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d92:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff fe73 	bl	8002a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08c      	sub	sp, #48	@ 0x30
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b22      	cmp	r3, #34	@ 0x22
 8002dbe:	f040 80ae 	bne.w	8002f1e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dca:	d117      	bne.n	8002dfc <UART_Receive_IT+0x50>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d113      	bne.n	8002dfc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	1c9a      	adds	r2, r3, #2
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dfa:	e026      	b.n	8002e4a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002e02:	2300      	movs	r3, #0
 8002e04:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e0e:	d007      	beq.n	8002e20 <UART_Receive_IT+0x74>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <UART_Receive_IT+0x82>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d106      	bne.n	8002e2e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e2a:	701a      	strb	r2, [r3, #0]
 8002e2c:	e008      	b.n	8002e40 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	4619      	mov	r1, r3
 8002e58:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d15d      	bne.n	8002f1a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0220 	bic.w	r2, r2, #32
 8002e6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0201 	bic.w	r2, r2, #1
 8002e8c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d135      	bne.n	8002f10 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	330c      	adds	r3, #12
 8002eb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	e853 3f00 	ldrex	r3, [r3]
 8002eb8:	613b      	str	r3, [r7, #16]
   return(result);
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	f023 0310 	bic.w	r3, r3, #16
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eca:	623a      	str	r2, [r7, #32]
 8002ecc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ece:	69f9      	ldr	r1, [r7, #28]
 8002ed0:	6a3a      	ldr	r2, [r7, #32]
 8002ed2:	e841 2300 	strex	r3, r2, [r1]
 8002ed6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1e5      	bne.n	8002eaa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0310 	and.w	r3, r3, #16
 8002ee8:	2b10      	cmp	r3, #16
 8002eea:	d10a      	bne.n	8002f02 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f06:	4619      	mov	r1, r3
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff fdd1 	bl	8002ab0 <HAL_UARTEx_RxEventCallback>
 8002f0e:	e002      	b.n	8002f16 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f7fd fc3b 	bl	800078c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	e002      	b.n	8002f20 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e000      	b.n	8002f20 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
  }
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3730      	adds	r7, #48	@ 0x30
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f2c:	b0c0      	sub	sp, #256	@ 0x100
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f44:	68d9      	ldr	r1, [r3, #12]
 8002f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	ea40 0301 	orr.w	r3, r0, r1
 8002f50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f80:	f021 010c 	bic.w	r1, r1, #12
 8002f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa2:	6999      	ldr	r1, [r3, #24]
 8002fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	ea40 0301 	orr.w	r3, r0, r1
 8002fae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	4b8f      	ldr	r3, [pc, #572]	@ (80031f4 <UART_SetConfig+0x2cc>)
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d005      	beq.n	8002fc8 <UART_SetConfig+0xa0>
 8002fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80031f8 <UART_SetConfig+0x2d0>)
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d104      	bne.n	8002fd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fc8:	f7fe fd70 	bl	8001aac <HAL_RCC_GetPCLK2Freq>
 8002fcc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fd0:	e003      	b.n	8002fda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fd2:	f7fe fd57 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8002fd6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fe4:	f040 810c 	bne.w	8003200 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fe8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fec:	2200      	movs	r2, #0
 8002fee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ff2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ff6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ffa:	4622      	mov	r2, r4
 8002ffc:	462b      	mov	r3, r5
 8002ffe:	1891      	adds	r1, r2, r2
 8003000:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003002:	415b      	adcs	r3, r3
 8003004:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003006:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800300a:	4621      	mov	r1, r4
 800300c:	eb12 0801 	adds.w	r8, r2, r1
 8003010:	4629      	mov	r1, r5
 8003012:	eb43 0901 	adc.w	r9, r3, r1
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800302a:	4690      	mov	r8, r2
 800302c:	4699      	mov	r9, r3
 800302e:	4623      	mov	r3, r4
 8003030:	eb18 0303 	adds.w	r3, r8, r3
 8003034:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003038:	462b      	mov	r3, r5
 800303a:	eb49 0303 	adc.w	r3, r9, r3
 800303e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800304e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003052:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003056:	460b      	mov	r3, r1
 8003058:	18db      	adds	r3, r3, r3
 800305a:	653b      	str	r3, [r7, #80]	@ 0x50
 800305c:	4613      	mov	r3, r2
 800305e:	eb42 0303 	adc.w	r3, r2, r3
 8003062:	657b      	str	r3, [r7, #84]	@ 0x54
 8003064:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003068:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800306c:	f7fd f920 	bl	80002b0 <__aeabi_uldivmod>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4b61      	ldr	r3, [pc, #388]	@ (80031fc <UART_SetConfig+0x2d4>)
 8003076:	fba3 2302 	umull	r2, r3, r3, r2
 800307a:	095b      	lsrs	r3, r3, #5
 800307c:	011c      	lsls	r4, r3, #4
 800307e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003082:	2200      	movs	r2, #0
 8003084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003088:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800308c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003090:	4642      	mov	r2, r8
 8003092:	464b      	mov	r3, r9
 8003094:	1891      	adds	r1, r2, r2
 8003096:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003098:	415b      	adcs	r3, r3
 800309a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800309c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030a0:	4641      	mov	r1, r8
 80030a2:	eb12 0a01 	adds.w	sl, r2, r1
 80030a6:	4649      	mov	r1, r9
 80030a8:	eb43 0b01 	adc.w	fp, r3, r1
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030c0:	4692      	mov	sl, r2
 80030c2:	469b      	mov	fp, r3
 80030c4:	4643      	mov	r3, r8
 80030c6:	eb1a 0303 	adds.w	r3, sl, r3
 80030ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030ce:	464b      	mov	r3, r9
 80030d0:	eb4b 0303 	adc.w	r3, fp, r3
 80030d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030ec:	460b      	mov	r3, r1
 80030ee:	18db      	adds	r3, r3, r3
 80030f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80030f2:	4613      	mov	r3, r2
 80030f4:	eb42 0303 	adc.w	r3, r2, r3
 80030f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80030fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003102:	f7fd f8d5 	bl	80002b0 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4611      	mov	r1, r2
 800310c:	4b3b      	ldr	r3, [pc, #236]	@ (80031fc <UART_SetConfig+0x2d4>)
 800310e:	fba3 2301 	umull	r2, r3, r3, r1
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	2264      	movs	r2, #100	@ 0x64
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	1acb      	subs	r3, r1, r3
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003122:	4b36      	ldr	r3, [pc, #216]	@ (80031fc <UART_SetConfig+0x2d4>)
 8003124:	fba3 2302 	umull	r2, r3, r3, r2
 8003128:	095b      	lsrs	r3, r3, #5
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003130:	441c      	add	r4, r3
 8003132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003136:	2200      	movs	r2, #0
 8003138:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800313c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003140:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003144:	4642      	mov	r2, r8
 8003146:	464b      	mov	r3, r9
 8003148:	1891      	adds	r1, r2, r2
 800314a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800314c:	415b      	adcs	r3, r3
 800314e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003150:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003154:	4641      	mov	r1, r8
 8003156:	1851      	adds	r1, r2, r1
 8003158:	6339      	str	r1, [r7, #48]	@ 0x30
 800315a:	4649      	mov	r1, r9
 800315c:	414b      	adcs	r3, r1
 800315e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800316c:	4659      	mov	r1, fp
 800316e:	00cb      	lsls	r3, r1, #3
 8003170:	4651      	mov	r1, sl
 8003172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003176:	4651      	mov	r1, sl
 8003178:	00ca      	lsls	r2, r1, #3
 800317a:	4610      	mov	r0, r2
 800317c:	4619      	mov	r1, r3
 800317e:	4603      	mov	r3, r0
 8003180:	4642      	mov	r2, r8
 8003182:	189b      	adds	r3, r3, r2
 8003184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003188:	464b      	mov	r3, r9
 800318a:	460a      	mov	r2, r1
 800318c:	eb42 0303 	adc.w	r3, r2, r3
 8003190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031a8:	460b      	mov	r3, r1
 80031aa:	18db      	adds	r3, r3, r3
 80031ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031ae:	4613      	mov	r3, r2
 80031b0:	eb42 0303 	adc.w	r3, r2, r3
 80031b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031be:	f7fd f877 	bl	80002b0 <__aeabi_uldivmod>
 80031c2:	4602      	mov	r2, r0
 80031c4:	460b      	mov	r3, r1
 80031c6:	4b0d      	ldr	r3, [pc, #52]	@ (80031fc <UART_SetConfig+0x2d4>)
 80031c8:	fba3 1302 	umull	r1, r3, r3, r2
 80031cc:	095b      	lsrs	r3, r3, #5
 80031ce:	2164      	movs	r1, #100	@ 0x64
 80031d0:	fb01 f303 	mul.w	r3, r1, r3
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	3332      	adds	r3, #50	@ 0x32
 80031da:	4a08      	ldr	r2, [pc, #32]	@ (80031fc <UART_SetConfig+0x2d4>)
 80031dc:	fba2 2303 	umull	r2, r3, r2, r3
 80031e0:	095b      	lsrs	r3, r3, #5
 80031e2:	f003 0207 	and.w	r2, r3, #7
 80031e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4422      	add	r2, r4
 80031ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031f0:	e106      	b.n	8003400 <UART_SetConfig+0x4d8>
 80031f2:	bf00      	nop
 80031f4:	40011000 	.word	0x40011000
 80031f8:	40011400 	.word	0x40011400
 80031fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003200:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003204:	2200      	movs	r2, #0
 8003206:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800320a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800320e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003212:	4642      	mov	r2, r8
 8003214:	464b      	mov	r3, r9
 8003216:	1891      	adds	r1, r2, r2
 8003218:	6239      	str	r1, [r7, #32]
 800321a:	415b      	adcs	r3, r3
 800321c:	627b      	str	r3, [r7, #36]	@ 0x24
 800321e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003222:	4641      	mov	r1, r8
 8003224:	1854      	adds	r4, r2, r1
 8003226:	4649      	mov	r1, r9
 8003228:	eb43 0501 	adc.w	r5, r3, r1
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	00eb      	lsls	r3, r5, #3
 8003236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800323a:	00e2      	lsls	r2, r4, #3
 800323c:	4614      	mov	r4, r2
 800323e:	461d      	mov	r5, r3
 8003240:	4643      	mov	r3, r8
 8003242:	18e3      	adds	r3, r4, r3
 8003244:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003248:	464b      	mov	r3, r9
 800324a:	eb45 0303 	adc.w	r3, r5, r3
 800324e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800325e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	f04f 0300 	mov.w	r3, #0
 800326a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800326e:	4629      	mov	r1, r5
 8003270:	008b      	lsls	r3, r1, #2
 8003272:	4621      	mov	r1, r4
 8003274:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003278:	4621      	mov	r1, r4
 800327a:	008a      	lsls	r2, r1, #2
 800327c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003280:	f7fd f816 	bl	80002b0 <__aeabi_uldivmod>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4b60      	ldr	r3, [pc, #384]	@ (800340c <UART_SetConfig+0x4e4>)
 800328a:	fba3 2302 	umull	r2, r3, r3, r2
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	011c      	lsls	r4, r3, #4
 8003292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003296:	2200      	movs	r2, #0
 8003298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800329c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032a4:	4642      	mov	r2, r8
 80032a6:	464b      	mov	r3, r9
 80032a8:	1891      	adds	r1, r2, r2
 80032aa:	61b9      	str	r1, [r7, #24]
 80032ac:	415b      	adcs	r3, r3
 80032ae:	61fb      	str	r3, [r7, #28]
 80032b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032b4:	4641      	mov	r1, r8
 80032b6:	1851      	adds	r1, r2, r1
 80032b8:	6139      	str	r1, [r7, #16]
 80032ba:	4649      	mov	r1, r9
 80032bc:	414b      	adcs	r3, r1
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032cc:	4659      	mov	r1, fp
 80032ce:	00cb      	lsls	r3, r1, #3
 80032d0:	4651      	mov	r1, sl
 80032d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032d6:	4651      	mov	r1, sl
 80032d8:	00ca      	lsls	r2, r1, #3
 80032da:	4610      	mov	r0, r2
 80032dc:	4619      	mov	r1, r3
 80032de:	4603      	mov	r3, r0
 80032e0:	4642      	mov	r2, r8
 80032e2:	189b      	adds	r3, r3, r2
 80032e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032e8:	464b      	mov	r3, r9
 80032ea:	460a      	mov	r2, r1
 80032ec:	eb42 0303 	adc.w	r3, r2, r3
 80032f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800330c:	4649      	mov	r1, r9
 800330e:	008b      	lsls	r3, r1, #2
 8003310:	4641      	mov	r1, r8
 8003312:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003316:	4641      	mov	r1, r8
 8003318:	008a      	lsls	r2, r1, #2
 800331a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800331e:	f7fc ffc7 	bl	80002b0 <__aeabi_uldivmod>
 8003322:	4602      	mov	r2, r0
 8003324:	460b      	mov	r3, r1
 8003326:	4611      	mov	r1, r2
 8003328:	4b38      	ldr	r3, [pc, #224]	@ (800340c <UART_SetConfig+0x4e4>)
 800332a:	fba3 2301 	umull	r2, r3, r3, r1
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	2264      	movs	r2, #100	@ 0x64
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	1acb      	subs	r3, r1, r3
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	3332      	adds	r3, #50	@ 0x32
 800333c:	4a33      	ldr	r2, [pc, #204]	@ (800340c <UART_SetConfig+0x4e4>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003348:	441c      	add	r4, r3
 800334a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800334e:	2200      	movs	r2, #0
 8003350:	673b      	str	r3, [r7, #112]	@ 0x70
 8003352:	677a      	str	r2, [r7, #116]	@ 0x74
 8003354:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003358:	4642      	mov	r2, r8
 800335a:	464b      	mov	r3, r9
 800335c:	1891      	adds	r1, r2, r2
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	415b      	adcs	r3, r3
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003368:	4641      	mov	r1, r8
 800336a:	1851      	adds	r1, r2, r1
 800336c:	6039      	str	r1, [r7, #0]
 800336e:	4649      	mov	r1, r9
 8003370:	414b      	adcs	r3, r1
 8003372:	607b      	str	r3, [r7, #4]
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003380:	4659      	mov	r1, fp
 8003382:	00cb      	lsls	r3, r1, #3
 8003384:	4651      	mov	r1, sl
 8003386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800338a:	4651      	mov	r1, sl
 800338c:	00ca      	lsls	r2, r1, #3
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	4603      	mov	r3, r0
 8003394:	4642      	mov	r2, r8
 8003396:	189b      	adds	r3, r3, r2
 8003398:	66bb      	str	r3, [r7, #104]	@ 0x68
 800339a:	464b      	mov	r3, r9
 800339c:	460a      	mov	r2, r1
 800339e:	eb42 0303 	adc.w	r3, r2, r3
 80033a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80033ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033bc:	4649      	mov	r1, r9
 80033be:	008b      	lsls	r3, r1, #2
 80033c0:	4641      	mov	r1, r8
 80033c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033c6:	4641      	mov	r1, r8
 80033c8:	008a      	lsls	r2, r1, #2
 80033ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033ce:	f7fc ff6f 	bl	80002b0 <__aeabi_uldivmod>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <UART_SetConfig+0x4e4>)
 80033d8:	fba3 1302 	umull	r1, r3, r3, r2
 80033dc:	095b      	lsrs	r3, r3, #5
 80033de:	2164      	movs	r1, #100	@ 0x64
 80033e0:	fb01 f303 	mul.w	r3, r1, r3
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	3332      	adds	r3, #50	@ 0x32
 80033ea:	4a08      	ldr	r2, [pc, #32]	@ (800340c <UART_SetConfig+0x4e4>)
 80033ec:	fba2 2303 	umull	r2, r3, r2, r3
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	f003 020f 	and.w	r2, r3, #15
 80033f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4422      	add	r2, r4
 80033fe:	609a      	str	r2, [r3, #8]
}
 8003400:	bf00      	nop
 8003402:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003406:	46bd      	mov	sp, r7
 8003408:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800340c:	51eb851f 	.word	0x51eb851f

08003410 <std>:
 8003410:	2300      	movs	r3, #0
 8003412:	b510      	push	{r4, lr}
 8003414:	4604      	mov	r4, r0
 8003416:	e9c0 3300 	strd	r3, r3, [r0]
 800341a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800341e:	6083      	str	r3, [r0, #8]
 8003420:	8181      	strh	r1, [r0, #12]
 8003422:	6643      	str	r3, [r0, #100]	@ 0x64
 8003424:	81c2      	strh	r2, [r0, #14]
 8003426:	6183      	str	r3, [r0, #24]
 8003428:	4619      	mov	r1, r3
 800342a:	2208      	movs	r2, #8
 800342c:	305c      	adds	r0, #92	@ 0x5c
 800342e:	f000 f906 	bl	800363e <memset>
 8003432:	4b0d      	ldr	r3, [pc, #52]	@ (8003468 <std+0x58>)
 8003434:	6263      	str	r3, [r4, #36]	@ 0x24
 8003436:	4b0d      	ldr	r3, [pc, #52]	@ (800346c <std+0x5c>)
 8003438:	62a3      	str	r3, [r4, #40]	@ 0x28
 800343a:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <std+0x60>)
 800343c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800343e:	4b0d      	ldr	r3, [pc, #52]	@ (8003474 <std+0x64>)
 8003440:	6323      	str	r3, [r4, #48]	@ 0x30
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <std+0x68>)
 8003444:	6224      	str	r4, [r4, #32]
 8003446:	429c      	cmp	r4, r3
 8003448:	d006      	beq.n	8003458 <std+0x48>
 800344a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800344e:	4294      	cmp	r4, r2
 8003450:	d002      	beq.n	8003458 <std+0x48>
 8003452:	33d0      	adds	r3, #208	@ 0xd0
 8003454:	429c      	cmp	r4, r3
 8003456:	d105      	bne.n	8003464 <std+0x54>
 8003458:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800345c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003460:	f000 b966 	b.w	8003730 <__retarget_lock_init_recursive>
 8003464:	bd10      	pop	{r4, pc}
 8003466:	bf00      	nop
 8003468:	080035b9 	.word	0x080035b9
 800346c:	080035db 	.word	0x080035db
 8003470:	08003613 	.word	0x08003613
 8003474:	08003637 	.word	0x08003637
 8003478:	20000178 	.word	0x20000178

0800347c <stdio_exit_handler>:
 800347c:	4a02      	ldr	r2, [pc, #8]	@ (8003488 <stdio_exit_handler+0xc>)
 800347e:	4903      	ldr	r1, [pc, #12]	@ (800348c <stdio_exit_handler+0x10>)
 8003480:	4803      	ldr	r0, [pc, #12]	@ (8003490 <stdio_exit_handler+0x14>)
 8003482:	f000 b869 	b.w	8003558 <_fwalk_sglue>
 8003486:	bf00      	nop
 8003488:	2000000c 	.word	0x2000000c
 800348c:	08003fd1 	.word	0x08003fd1
 8003490:	2000001c 	.word	0x2000001c

08003494 <cleanup_stdio>:
 8003494:	6841      	ldr	r1, [r0, #4]
 8003496:	4b0c      	ldr	r3, [pc, #48]	@ (80034c8 <cleanup_stdio+0x34>)
 8003498:	4299      	cmp	r1, r3
 800349a:	b510      	push	{r4, lr}
 800349c:	4604      	mov	r4, r0
 800349e:	d001      	beq.n	80034a4 <cleanup_stdio+0x10>
 80034a0:	f000 fd96 	bl	8003fd0 <_fflush_r>
 80034a4:	68a1      	ldr	r1, [r4, #8]
 80034a6:	4b09      	ldr	r3, [pc, #36]	@ (80034cc <cleanup_stdio+0x38>)
 80034a8:	4299      	cmp	r1, r3
 80034aa:	d002      	beq.n	80034b2 <cleanup_stdio+0x1e>
 80034ac:	4620      	mov	r0, r4
 80034ae:	f000 fd8f 	bl	8003fd0 <_fflush_r>
 80034b2:	68e1      	ldr	r1, [r4, #12]
 80034b4:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <cleanup_stdio+0x3c>)
 80034b6:	4299      	cmp	r1, r3
 80034b8:	d004      	beq.n	80034c4 <cleanup_stdio+0x30>
 80034ba:	4620      	mov	r0, r4
 80034bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034c0:	f000 bd86 	b.w	8003fd0 <_fflush_r>
 80034c4:	bd10      	pop	{r4, pc}
 80034c6:	bf00      	nop
 80034c8:	20000178 	.word	0x20000178
 80034cc:	200001e0 	.word	0x200001e0
 80034d0:	20000248 	.word	0x20000248

080034d4 <global_stdio_init.part.0>:
 80034d4:	b510      	push	{r4, lr}
 80034d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <global_stdio_init.part.0+0x30>)
 80034d8:	4c0b      	ldr	r4, [pc, #44]	@ (8003508 <global_stdio_init.part.0+0x34>)
 80034da:	4a0c      	ldr	r2, [pc, #48]	@ (800350c <global_stdio_init.part.0+0x38>)
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	4620      	mov	r0, r4
 80034e0:	2200      	movs	r2, #0
 80034e2:	2104      	movs	r1, #4
 80034e4:	f7ff ff94 	bl	8003410 <std>
 80034e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80034ec:	2201      	movs	r2, #1
 80034ee:	2109      	movs	r1, #9
 80034f0:	f7ff ff8e 	bl	8003410 <std>
 80034f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80034f8:	2202      	movs	r2, #2
 80034fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034fe:	2112      	movs	r1, #18
 8003500:	f7ff bf86 	b.w	8003410 <std>
 8003504:	200002b0 	.word	0x200002b0
 8003508:	20000178 	.word	0x20000178
 800350c:	0800347d 	.word	0x0800347d

08003510 <__sfp_lock_acquire>:
 8003510:	4801      	ldr	r0, [pc, #4]	@ (8003518 <__sfp_lock_acquire+0x8>)
 8003512:	f000 b90e 	b.w	8003732 <__retarget_lock_acquire_recursive>
 8003516:	bf00      	nop
 8003518:	200002b9 	.word	0x200002b9

0800351c <__sfp_lock_release>:
 800351c:	4801      	ldr	r0, [pc, #4]	@ (8003524 <__sfp_lock_release+0x8>)
 800351e:	f000 b909 	b.w	8003734 <__retarget_lock_release_recursive>
 8003522:	bf00      	nop
 8003524:	200002b9 	.word	0x200002b9

08003528 <__sinit>:
 8003528:	b510      	push	{r4, lr}
 800352a:	4604      	mov	r4, r0
 800352c:	f7ff fff0 	bl	8003510 <__sfp_lock_acquire>
 8003530:	6a23      	ldr	r3, [r4, #32]
 8003532:	b11b      	cbz	r3, 800353c <__sinit+0x14>
 8003534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003538:	f7ff bff0 	b.w	800351c <__sfp_lock_release>
 800353c:	4b04      	ldr	r3, [pc, #16]	@ (8003550 <__sinit+0x28>)
 800353e:	6223      	str	r3, [r4, #32]
 8003540:	4b04      	ldr	r3, [pc, #16]	@ (8003554 <__sinit+0x2c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f5      	bne.n	8003534 <__sinit+0xc>
 8003548:	f7ff ffc4 	bl	80034d4 <global_stdio_init.part.0>
 800354c:	e7f2      	b.n	8003534 <__sinit+0xc>
 800354e:	bf00      	nop
 8003550:	08003495 	.word	0x08003495
 8003554:	200002b0 	.word	0x200002b0

08003558 <_fwalk_sglue>:
 8003558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800355c:	4607      	mov	r7, r0
 800355e:	4688      	mov	r8, r1
 8003560:	4614      	mov	r4, r2
 8003562:	2600      	movs	r6, #0
 8003564:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003568:	f1b9 0901 	subs.w	r9, r9, #1
 800356c:	d505      	bpl.n	800357a <_fwalk_sglue+0x22>
 800356e:	6824      	ldr	r4, [r4, #0]
 8003570:	2c00      	cmp	r4, #0
 8003572:	d1f7      	bne.n	8003564 <_fwalk_sglue+0xc>
 8003574:	4630      	mov	r0, r6
 8003576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800357a:	89ab      	ldrh	r3, [r5, #12]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d907      	bls.n	8003590 <_fwalk_sglue+0x38>
 8003580:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003584:	3301      	adds	r3, #1
 8003586:	d003      	beq.n	8003590 <_fwalk_sglue+0x38>
 8003588:	4629      	mov	r1, r5
 800358a:	4638      	mov	r0, r7
 800358c:	47c0      	blx	r8
 800358e:	4306      	orrs	r6, r0
 8003590:	3568      	adds	r5, #104	@ 0x68
 8003592:	e7e9      	b.n	8003568 <_fwalk_sglue+0x10>

08003594 <iprintf>:
 8003594:	b40f      	push	{r0, r1, r2, r3}
 8003596:	b507      	push	{r0, r1, r2, lr}
 8003598:	4906      	ldr	r1, [pc, #24]	@ (80035b4 <iprintf+0x20>)
 800359a:	ab04      	add	r3, sp, #16
 800359c:	6808      	ldr	r0, [r1, #0]
 800359e:	f853 2b04 	ldr.w	r2, [r3], #4
 80035a2:	6881      	ldr	r1, [r0, #8]
 80035a4:	9301      	str	r3, [sp, #4]
 80035a6:	f000 f9e9 	bl	800397c <_vfiprintf_r>
 80035aa:	b003      	add	sp, #12
 80035ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80035b0:	b004      	add	sp, #16
 80035b2:	4770      	bx	lr
 80035b4:	20000018 	.word	0x20000018

080035b8 <__sread>:
 80035b8:	b510      	push	{r4, lr}
 80035ba:	460c      	mov	r4, r1
 80035bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035c0:	f000 f868 	bl	8003694 <_read_r>
 80035c4:	2800      	cmp	r0, #0
 80035c6:	bfab      	itete	ge
 80035c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80035ca:	89a3      	ldrhlt	r3, [r4, #12]
 80035cc:	181b      	addge	r3, r3, r0
 80035ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80035d2:	bfac      	ite	ge
 80035d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80035d6:	81a3      	strhlt	r3, [r4, #12]
 80035d8:	bd10      	pop	{r4, pc}

080035da <__swrite>:
 80035da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035de:	461f      	mov	r7, r3
 80035e0:	898b      	ldrh	r3, [r1, #12]
 80035e2:	05db      	lsls	r3, r3, #23
 80035e4:	4605      	mov	r5, r0
 80035e6:	460c      	mov	r4, r1
 80035e8:	4616      	mov	r6, r2
 80035ea:	d505      	bpl.n	80035f8 <__swrite+0x1e>
 80035ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f0:	2302      	movs	r3, #2
 80035f2:	2200      	movs	r2, #0
 80035f4:	f000 f83c 	bl	8003670 <_lseek_r>
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003602:	81a3      	strh	r3, [r4, #12]
 8003604:	4632      	mov	r2, r6
 8003606:	463b      	mov	r3, r7
 8003608:	4628      	mov	r0, r5
 800360a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800360e:	f000 b853 	b.w	80036b8 <_write_r>

08003612 <__sseek>:
 8003612:	b510      	push	{r4, lr}
 8003614:	460c      	mov	r4, r1
 8003616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800361a:	f000 f829 	bl	8003670 <_lseek_r>
 800361e:	1c43      	adds	r3, r0, #1
 8003620:	89a3      	ldrh	r3, [r4, #12]
 8003622:	bf15      	itete	ne
 8003624:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003626:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800362a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800362e:	81a3      	strheq	r3, [r4, #12]
 8003630:	bf18      	it	ne
 8003632:	81a3      	strhne	r3, [r4, #12]
 8003634:	bd10      	pop	{r4, pc}

08003636 <__sclose>:
 8003636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800363a:	f000 b809 	b.w	8003650 <_close_r>

0800363e <memset>:
 800363e:	4402      	add	r2, r0
 8003640:	4603      	mov	r3, r0
 8003642:	4293      	cmp	r3, r2
 8003644:	d100      	bne.n	8003648 <memset+0xa>
 8003646:	4770      	bx	lr
 8003648:	f803 1b01 	strb.w	r1, [r3], #1
 800364c:	e7f9      	b.n	8003642 <memset+0x4>
	...

08003650 <_close_r>:
 8003650:	b538      	push	{r3, r4, r5, lr}
 8003652:	4d06      	ldr	r5, [pc, #24]	@ (800366c <_close_r+0x1c>)
 8003654:	2300      	movs	r3, #0
 8003656:	4604      	mov	r4, r0
 8003658:	4608      	mov	r0, r1
 800365a:	602b      	str	r3, [r5, #0]
 800365c:	f7fd f9e5 	bl	8000a2a <_close>
 8003660:	1c43      	adds	r3, r0, #1
 8003662:	d102      	bne.n	800366a <_close_r+0x1a>
 8003664:	682b      	ldr	r3, [r5, #0]
 8003666:	b103      	cbz	r3, 800366a <_close_r+0x1a>
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	bd38      	pop	{r3, r4, r5, pc}
 800366c:	200002b4 	.word	0x200002b4

08003670 <_lseek_r>:
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	4d07      	ldr	r5, [pc, #28]	@ (8003690 <_lseek_r+0x20>)
 8003674:	4604      	mov	r4, r0
 8003676:	4608      	mov	r0, r1
 8003678:	4611      	mov	r1, r2
 800367a:	2200      	movs	r2, #0
 800367c:	602a      	str	r2, [r5, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	f7fd f9fa 	bl	8000a78 <_lseek>
 8003684:	1c43      	adds	r3, r0, #1
 8003686:	d102      	bne.n	800368e <_lseek_r+0x1e>
 8003688:	682b      	ldr	r3, [r5, #0]
 800368a:	b103      	cbz	r3, 800368e <_lseek_r+0x1e>
 800368c:	6023      	str	r3, [r4, #0]
 800368e:	bd38      	pop	{r3, r4, r5, pc}
 8003690:	200002b4 	.word	0x200002b4

08003694 <_read_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	4d07      	ldr	r5, [pc, #28]	@ (80036b4 <_read_r+0x20>)
 8003698:	4604      	mov	r4, r0
 800369a:	4608      	mov	r0, r1
 800369c:	4611      	mov	r1, r2
 800369e:	2200      	movs	r2, #0
 80036a0:	602a      	str	r2, [r5, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	f7fd f9a4 	bl	80009f0 <_read>
 80036a8:	1c43      	adds	r3, r0, #1
 80036aa:	d102      	bne.n	80036b2 <_read_r+0x1e>
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	b103      	cbz	r3, 80036b2 <_read_r+0x1e>
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	bd38      	pop	{r3, r4, r5, pc}
 80036b4:	200002b4 	.word	0x200002b4

080036b8 <_write_r>:
 80036b8:	b538      	push	{r3, r4, r5, lr}
 80036ba:	4d07      	ldr	r5, [pc, #28]	@ (80036d8 <_write_r+0x20>)
 80036bc:	4604      	mov	r4, r0
 80036be:	4608      	mov	r0, r1
 80036c0:	4611      	mov	r1, r2
 80036c2:	2200      	movs	r2, #0
 80036c4:	602a      	str	r2, [r5, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f7fc ff6a 	bl	80005a0 <_write>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d102      	bne.n	80036d6 <_write_r+0x1e>
 80036d0:	682b      	ldr	r3, [r5, #0]
 80036d2:	b103      	cbz	r3, 80036d6 <_write_r+0x1e>
 80036d4:	6023      	str	r3, [r4, #0]
 80036d6:	bd38      	pop	{r3, r4, r5, pc}
 80036d8:	200002b4 	.word	0x200002b4

080036dc <__errno>:
 80036dc:	4b01      	ldr	r3, [pc, #4]	@ (80036e4 <__errno+0x8>)
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000018 	.word	0x20000018

080036e8 <__libc_init_array>:
 80036e8:	b570      	push	{r4, r5, r6, lr}
 80036ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003720 <__libc_init_array+0x38>)
 80036ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003724 <__libc_init_array+0x3c>)
 80036ee:	1b64      	subs	r4, r4, r5
 80036f0:	10a4      	asrs	r4, r4, #2
 80036f2:	2600      	movs	r6, #0
 80036f4:	42a6      	cmp	r6, r4
 80036f6:	d109      	bne.n	800370c <__libc_init_array+0x24>
 80036f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003728 <__libc_init_array+0x40>)
 80036fa:	4c0c      	ldr	r4, [pc, #48]	@ (800372c <__libc_init_array+0x44>)
 80036fc:	f000 fdb8 	bl	8004270 <_init>
 8003700:	1b64      	subs	r4, r4, r5
 8003702:	10a4      	asrs	r4, r4, #2
 8003704:	2600      	movs	r6, #0
 8003706:	42a6      	cmp	r6, r4
 8003708:	d105      	bne.n	8003716 <__libc_init_array+0x2e>
 800370a:	bd70      	pop	{r4, r5, r6, pc}
 800370c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003710:	4798      	blx	r3
 8003712:	3601      	adds	r6, #1
 8003714:	e7ee      	b.n	80036f4 <__libc_init_array+0xc>
 8003716:	f855 3b04 	ldr.w	r3, [r5], #4
 800371a:	4798      	blx	r3
 800371c:	3601      	adds	r6, #1
 800371e:	e7f2      	b.n	8003706 <__libc_init_array+0x1e>
 8003720:	080042e4 	.word	0x080042e4
 8003724:	080042e4 	.word	0x080042e4
 8003728:	080042e4 	.word	0x080042e4
 800372c:	080042e8 	.word	0x080042e8

08003730 <__retarget_lock_init_recursive>:
 8003730:	4770      	bx	lr

08003732 <__retarget_lock_acquire_recursive>:
 8003732:	4770      	bx	lr

08003734 <__retarget_lock_release_recursive>:
 8003734:	4770      	bx	lr
	...

08003738 <_free_r>:
 8003738:	b538      	push	{r3, r4, r5, lr}
 800373a:	4605      	mov	r5, r0
 800373c:	2900      	cmp	r1, #0
 800373e:	d041      	beq.n	80037c4 <_free_r+0x8c>
 8003740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003744:	1f0c      	subs	r4, r1, #4
 8003746:	2b00      	cmp	r3, #0
 8003748:	bfb8      	it	lt
 800374a:	18e4      	addlt	r4, r4, r3
 800374c:	f000 f8e0 	bl	8003910 <__malloc_lock>
 8003750:	4a1d      	ldr	r2, [pc, #116]	@ (80037c8 <_free_r+0x90>)
 8003752:	6813      	ldr	r3, [r2, #0]
 8003754:	b933      	cbnz	r3, 8003764 <_free_r+0x2c>
 8003756:	6063      	str	r3, [r4, #4]
 8003758:	6014      	str	r4, [r2, #0]
 800375a:	4628      	mov	r0, r5
 800375c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003760:	f000 b8dc 	b.w	800391c <__malloc_unlock>
 8003764:	42a3      	cmp	r3, r4
 8003766:	d908      	bls.n	800377a <_free_r+0x42>
 8003768:	6820      	ldr	r0, [r4, #0]
 800376a:	1821      	adds	r1, r4, r0
 800376c:	428b      	cmp	r3, r1
 800376e:	bf01      	itttt	eq
 8003770:	6819      	ldreq	r1, [r3, #0]
 8003772:	685b      	ldreq	r3, [r3, #4]
 8003774:	1809      	addeq	r1, r1, r0
 8003776:	6021      	streq	r1, [r4, #0]
 8003778:	e7ed      	b.n	8003756 <_free_r+0x1e>
 800377a:	461a      	mov	r2, r3
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	b10b      	cbz	r3, 8003784 <_free_r+0x4c>
 8003780:	42a3      	cmp	r3, r4
 8003782:	d9fa      	bls.n	800377a <_free_r+0x42>
 8003784:	6811      	ldr	r1, [r2, #0]
 8003786:	1850      	adds	r0, r2, r1
 8003788:	42a0      	cmp	r0, r4
 800378a:	d10b      	bne.n	80037a4 <_free_r+0x6c>
 800378c:	6820      	ldr	r0, [r4, #0]
 800378e:	4401      	add	r1, r0
 8003790:	1850      	adds	r0, r2, r1
 8003792:	4283      	cmp	r3, r0
 8003794:	6011      	str	r1, [r2, #0]
 8003796:	d1e0      	bne.n	800375a <_free_r+0x22>
 8003798:	6818      	ldr	r0, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	6053      	str	r3, [r2, #4]
 800379e:	4408      	add	r0, r1
 80037a0:	6010      	str	r0, [r2, #0]
 80037a2:	e7da      	b.n	800375a <_free_r+0x22>
 80037a4:	d902      	bls.n	80037ac <_free_r+0x74>
 80037a6:	230c      	movs	r3, #12
 80037a8:	602b      	str	r3, [r5, #0]
 80037aa:	e7d6      	b.n	800375a <_free_r+0x22>
 80037ac:	6820      	ldr	r0, [r4, #0]
 80037ae:	1821      	adds	r1, r4, r0
 80037b0:	428b      	cmp	r3, r1
 80037b2:	bf04      	itt	eq
 80037b4:	6819      	ldreq	r1, [r3, #0]
 80037b6:	685b      	ldreq	r3, [r3, #4]
 80037b8:	6063      	str	r3, [r4, #4]
 80037ba:	bf04      	itt	eq
 80037bc:	1809      	addeq	r1, r1, r0
 80037be:	6021      	streq	r1, [r4, #0]
 80037c0:	6054      	str	r4, [r2, #4]
 80037c2:	e7ca      	b.n	800375a <_free_r+0x22>
 80037c4:	bd38      	pop	{r3, r4, r5, pc}
 80037c6:	bf00      	nop
 80037c8:	200002c0 	.word	0x200002c0

080037cc <sbrk_aligned>:
 80037cc:	b570      	push	{r4, r5, r6, lr}
 80037ce:	4e0f      	ldr	r6, [pc, #60]	@ (800380c <sbrk_aligned+0x40>)
 80037d0:	460c      	mov	r4, r1
 80037d2:	6831      	ldr	r1, [r6, #0]
 80037d4:	4605      	mov	r5, r0
 80037d6:	b911      	cbnz	r1, 80037de <sbrk_aligned+0x12>
 80037d8:	f000 fcb6 	bl	8004148 <_sbrk_r>
 80037dc:	6030      	str	r0, [r6, #0]
 80037de:	4621      	mov	r1, r4
 80037e0:	4628      	mov	r0, r5
 80037e2:	f000 fcb1 	bl	8004148 <_sbrk_r>
 80037e6:	1c43      	adds	r3, r0, #1
 80037e8:	d103      	bne.n	80037f2 <sbrk_aligned+0x26>
 80037ea:	f04f 34ff 	mov.w	r4, #4294967295
 80037ee:	4620      	mov	r0, r4
 80037f0:	bd70      	pop	{r4, r5, r6, pc}
 80037f2:	1cc4      	adds	r4, r0, #3
 80037f4:	f024 0403 	bic.w	r4, r4, #3
 80037f8:	42a0      	cmp	r0, r4
 80037fa:	d0f8      	beq.n	80037ee <sbrk_aligned+0x22>
 80037fc:	1a21      	subs	r1, r4, r0
 80037fe:	4628      	mov	r0, r5
 8003800:	f000 fca2 	bl	8004148 <_sbrk_r>
 8003804:	3001      	adds	r0, #1
 8003806:	d1f2      	bne.n	80037ee <sbrk_aligned+0x22>
 8003808:	e7ef      	b.n	80037ea <sbrk_aligned+0x1e>
 800380a:	bf00      	nop
 800380c:	200002bc 	.word	0x200002bc

08003810 <_malloc_r>:
 8003810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003814:	1ccd      	adds	r5, r1, #3
 8003816:	f025 0503 	bic.w	r5, r5, #3
 800381a:	3508      	adds	r5, #8
 800381c:	2d0c      	cmp	r5, #12
 800381e:	bf38      	it	cc
 8003820:	250c      	movcc	r5, #12
 8003822:	2d00      	cmp	r5, #0
 8003824:	4606      	mov	r6, r0
 8003826:	db01      	blt.n	800382c <_malloc_r+0x1c>
 8003828:	42a9      	cmp	r1, r5
 800382a:	d904      	bls.n	8003836 <_malloc_r+0x26>
 800382c:	230c      	movs	r3, #12
 800382e:	6033      	str	r3, [r6, #0]
 8003830:	2000      	movs	r0, #0
 8003832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003836:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800390c <_malloc_r+0xfc>
 800383a:	f000 f869 	bl	8003910 <__malloc_lock>
 800383e:	f8d8 3000 	ldr.w	r3, [r8]
 8003842:	461c      	mov	r4, r3
 8003844:	bb44      	cbnz	r4, 8003898 <_malloc_r+0x88>
 8003846:	4629      	mov	r1, r5
 8003848:	4630      	mov	r0, r6
 800384a:	f7ff ffbf 	bl	80037cc <sbrk_aligned>
 800384e:	1c43      	adds	r3, r0, #1
 8003850:	4604      	mov	r4, r0
 8003852:	d158      	bne.n	8003906 <_malloc_r+0xf6>
 8003854:	f8d8 4000 	ldr.w	r4, [r8]
 8003858:	4627      	mov	r7, r4
 800385a:	2f00      	cmp	r7, #0
 800385c:	d143      	bne.n	80038e6 <_malloc_r+0xd6>
 800385e:	2c00      	cmp	r4, #0
 8003860:	d04b      	beq.n	80038fa <_malloc_r+0xea>
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	4639      	mov	r1, r7
 8003866:	4630      	mov	r0, r6
 8003868:	eb04 0903 	add.w	r9, r4, r3
 800386c:	f000 fc6c 	bl	8004148 <_sbrk_r>
 8003870:	4581      	cmp	r9, r0
 8003872:	d142      	bne.n	80038fa <_malloc_r+0xea>
 8003874:	6821      	ldr	r1, [r4, #0]
 8003876:	1a6d      	subs	r5, r5, r1
 8003878:	4629      	mov	r1, r5
 800387a:	4630      	mov	r0, r6
 800387c:	f7ff ffa6 	bl	80037cc <sbrk_aligned>
 8003880:	3001      	adds	r0, #1
 8003882:	d03a      	beq.n	80038fa <_malloc_r+0xea>
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	442b      	add	r3, r5
 8003888:	6023      	str	r3, [r4, #0]
 800388a:	f8d8 3000 	ldr.w	r3, [r8]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	bb62      	cbnz	r2, 80038ec <_malloc_r+0xdc>
 8003892:	f8c8 7000 	str.w	r7, [r8]
 8003896:	e00f      	b.n	80038b8 <_malloc_r+0xa8>
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	1b52      	subs	r2, r2, r5
 800389c:	d420      	bmi.n	80038e0 <_malloc_r+0xd0>
 800389e:	2a0b      	cmp	r2, #11
 80038a0:	d917      	bls.n	80038d2 <_malloc_r+0xc2>
 80038a2:	1961      	adds	r1, r4, r5
 80038a4:	42a3      	cmp	r3, r4
 80038a6:	6025      	str	r5, [r4, #0]
 80038a8:	bf18      	it	ne
 80038aa:	6059      	strne	r1, [r3, #4]
 80038ac:	6863      	ldr	r3, [r4, #4]
 80038ae:	bf08      	it	eq
 80038b0:	f8c8 1000 	streq.w	r1, [r8]
 80038b4:	5162      	str	r2, [r4, r5]
 80038b6:	604b      	str	r3, [r1, #4]
 80038b8:	4630      	mov	r0, r6
 80038ba:	f000 f82f 	bl	800391c <__malloc_unlock>
 80038be:	f104 000b 	add.w	r0, r4, #11
 80038c2:	1d23      	adds	r3, r4, #4
 80038c4:	f020 0007 	bic.w	r0, r0, #7
 80038c8:	1ac2      	subs	r2, r0, r3
 80038ca:	bf1c      	itt	ne
 80038cc:	1a1b      	subne	r3, r3, r0
 80038ce:	50a3      	strne	r3, [r4, r2]
 80038d0:	e7af      	b.n	8003832 <_malloc_r+0x22>
 80038d2:	6862      	ldr	r2, [r4, #4]
 80038d4:	42a3      	cmp	r3, r4
 80038d6:	bf0c      	ite	eq
 80038d8:	f8c8 2000 	streq.w	r2, [r8]
 80038dc:	605a      	strne	r2, [r3, #4]
 80038de:	e7eb      	b.n	80038b8 <_malloc_r+0xa8>
 80038e0:	4623      	mov	r3, r4
 80038e2:	6864      	ldr	r4, [r4, #4]
 80038e4:	e7ae      	b.n	8003844 <_malloc_r+0x34>
 80038e6:	463c      	mov	r4, r7
 80038e8:	687f      	ldr	r7, [r7, #4]
 80038ea:	e7b6      	b.n	800385a <_malloc_r+0x4a>
 80038ec:	461a      	mov	r2, r3
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	42a3      	cmp	r3, r4
 80038f2:	d1fb      	bne.n	80038ec <_malloc_r+0xdc>
 80038f4:	2300      	movs	r3, #0
 80038f6:	6053      	str	r3, [r2, #4]
 80038f8:	e7de      	b.n	80038b8 <_malloc_r+0xa8>
 80038fa:	230c      	movs	r3, #12
 80038fc:	6033      	str	r3, [r6, #0]
 80038fe:	4630      	mov	r0, r6
 8003900:	f000 f80c 	bl	800391c <__malloc_unlock>
 8003904:	e794      	b.n	8003830 <_malloc_r+0x20>
 8003906:	6005      	str	r5, [r0, #0]
 8003908:	e7d6      	b.n	80038b8 <_malloc_r+0xa8>
 800390a:	bf00      	nop
 800390c:	200002c0 	.word	0x200002c0

08003910 <__malloc_lock>:
 8003910:	4801      	ldr	r0, [pc, #4]	@ (8003918 <__malloc_lock+0x8>)
 8003912:	f7ff bf0e 	b.w	8003732 <__retarget_lock_acquire_recursive>
 8003916:	bf00      	nop
 8003918:	200002b8 	.word	0x200002b8

0800391c <__malloc_unlock>:
 800391c:	4801      	ldr	r0, [pc, #4]	@ (8003924 <__malloc_unlock+0x8>)
 800391e:	f7ff bf09 	b.w	8003734 <__retarget_lock_release_recursive>
 8003922:	bf00      	nop
 8003924:	200002b8 	.word	0x200002b8

08003928 <__sfputc_r>:
 8003928:	6893      	ldr	r3, [r2, #8]
 800392a:	3b01      	subs	r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	b410      	push	{r4}
 8003930:	6093      	str	r3, [r2, #8]
 8003932:	da08      	bge.n	8003946 <__sfputc_r+0x1e>
 8003934:	6994      	ldr	r4, [r2, #24]
 8003936:	42a3      	cmp	r3, r4
 8003938:	db01      	blt.n	800393e <__sfputc_r+0x16>
 800393a:	290a      	cmp	r1, #10
 800393c:	d103      	bne.n	8003946 <__sfputc_r+0x1e>
 800393e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003942:	f000 bb6d 	b.w	8004020 <__swbuf_r>
 8003946:	6813      	ldr	r3, [r2, #0]
 8003948:	1c58      	adds	r0, r3, #1
 800394a:	6010      	str	r0, [r2, #0]
 800394c:	7019      	strb	r1, [r3, #0]
 800394e:	4608      	mov	r0, r1
 8003950:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003954:	4770      	bx	lr

08003956 <__sfputs_r>:
 8003956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003958:	4606      	mov	r6, r0
 800395a:	460f      	mov	r7, r1
 800395c:	4614      	mov	r4, r2
 800395e:	18d5      	adds	r5, r2, r3
 8003960:	42ac      	cmp	r4, r5
 8003962:	d101      	bne.n	8003968 <__sfputs_r+0x12>
 8003964:	2000      	movs	r0, #0
 8003966:	e007      	b.n	8003978 <__sfputs_r+0x22>
 8003968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800396c:	463a      	mov	r2, r7
 800396e:	4630      	mov	r0, r6
 8003970:	f7ff ffda 	bl	8003928 <__sfputc_r>
 8003974:	1c43      	adds	r3, r0, #1
 8003976:	d1f3      	bne.n	8003960 <__sfputs_r+0xa>
 8003978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800397c <_vfiprintf_r>:
 800397c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003980:	460d      	mov	r5, r1
 8003982:	b09d      	sub	sp, #116	@ 0x74
 8003984:	4614      	mov	r4, r2
 8003986:	4698      	mov	r8, r3
 8003988:	4606      	mov	r6, r0
 800398a:	b118      	cbz	r0, 8003994 <_vfiprintf_r+0x18>
 800398c:	6a03      	ldr	r3, [r0, #32]
 800398e:	b90b      	cbnz	r3, 8003994 <_vfiprintf_r+0x18>
 8003990:	f7ff fdca 	bl	8003528 <__sinit>
 8003994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003996:	07d9      	lsls	r1, r3, #31
 8003998:	d405      	bmi.n	80039a6 <_vfiprintf_r+0x2a>
 800399a:	89ab      	ldrh	r3, [r5, #12]
 800399c:	059a      	lsls	r2, r3, #22
 800399e:	d402      	bmi.n	80039a6 <_vfiprintf_r+0x2a>
 80039a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039a2:	f7ff fec6 	bl	8003732 <__retarget_lock_acquire_recursive>
 80039a6:	89ab      	ldrh	r3, [r5, #12]
 80039a8:	071b      	lsls	r3, r3, #28
 80039aa:	d501      	bpl.n	80039b0 <_vfiprintf_r+0x34>
 80039ac:	692b      	ldr	r3, [r5, #16]
 80039ae:	b99b      	cbnz	r3, 80039d8 <_vfiprintf_r+0x5c>
 80039b0:	4629      	mov	r1, r5
 80039b2:	4630      	mov	r0, r6
 80039b4:	f000 fb72 	bl	800409c <__swsetup_r>
 80039b8:	b170      	cbz	r0, 80039d8 <_vfiprintf_r+0x5c>
 80039ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039bc:	07dc      	lsls	r4, r3, #31
 80039be:	d504      	bpl.n	80039ca <_vfiprintf_r+0x4e>
 80039c0:	f04f 30ff 	mov.w	r0, #4294967295
 80039c4:	b01d      	add	sp, #116	@ 0x74
 80039c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ca:	89ab      	ldrh	r3, [r5, #12]
 80039cc:	0598      	lsls	r0, r3, #22
 80039ce:	d4f7      	bmi.n	80039c0 <_vfiprintf_r+0x44>
 80039d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039d2:	f7ff feaf 	bl	8003734 <__retarget_lock_release_recursive>
 80039d6:	e7f3      	b.n	80039c0 <_vfiprintf_r+0x44>
 80039d8:	2300      	movs	r3, #0
 80039da:	9309      	str	r3, [sp, #36]	@ 0x24
 80039dc:	2320      	movs	r3, #32
 80039de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80039e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80039e6:	2330      	movs	r3, #48	@ 0x30
 80039e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003b98 <_vfiprintf_r+0x21c>
 80039ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039f0:	f04f 0901 	mov.w	r9, #1
 80039f4:	4623      	mov	r3, r4
 80039f6:	469a      	mov	sl, r3
 80039f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039fc:	b10a      	cbz	r2, 8003a02 <_vfiprintf_r+0x86>
 80039fe:	2a25      	cmp	r2, #37	@ 0x25
 8003a00:	d1f9      	bne.n	80039f6 <_vfiprintf_r+0x7a>
 8003a02:	ebba 0b04 	subs.w	fp, sl, r4
 8003a06:	d00b      	beq.n	8003a20 <_vfiprintf_r+0xa4>
 8003a08:	465b      	mov	r3, fp
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	4629      	mov	r1, r5
 8003a0e:	4630      	mov	r0, r6
 8003a10:	f7ff ffa1 	bl	8003956 <__sfputs_r>
 8003a14:	3001      	adds	r0, #1
 8003a16:	f000 80a7 	beq.w	8003b68 <_vfiprintf_r+0x1ec>
 8003a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a1c:	445a      	add	r2, fp
 8003a1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a20:	f89a 3000 	ldrb.w	r3, [sl]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 809f 	beq.w	8003b68 <_vfiprintf_r+0x1ec>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a34:	f10a 0a01 	add.w	sl, sl, #1
 8003a38:	9304      	str	r3, [sp, #16]
 8003a3a:	9307      	str	r3, [sp, #28]
 8003a3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a40:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a42:	4654      	mov	r4, sl
 8003a44:	2205      	movs	r2, #5
 8003a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a4a:	4853      	ldr	r0, [pc, #332]	@ (8003b98 <_vfiprintf_r+0x21c>)
 8003a4c:	f7fc fbe0 	bl	8000210 <memchr>
 8003a50:	9a04      	ldr	r2, [sp, #16]
 8003a52:	b9d8      	cbnz	r0, 8003a8c <_vfiprintf_r+0x110>
 8003a54:	06d1      	lsls	r1, r2, #27
 8003a56:	bf44      	itt	mi
 8003a58:	2320      	movmi	r3, #32
 8003a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a5e:	0713      	lsls	r3, r2, #28
 8003a60:	bf44      	itt	mi
 8003a62:	232b      	movmi	r3, #43	@ 0x2b
 8003a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a68:	f89a 3000 	ldrb.w	r3, [sl]
 8003a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a6e:	d015      	beq.n	8003a9c <_vfiprintf_r+0x120>
 8003a70:	9a07      	ldr	r2, [sp, #28]
 8003a72:	4654      	mov	r4, sl
 8003a74:	2000      	movs	r0, #0
 8003a76:	f04f 0c0a 	mov.w	ip, #10
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a80:	3b30      	subs	r3, #48	@ 0x30
 8003a82:	2b09      	cmp	r3, #9
 8003a84:	d94b      	bls.n	8003b1e <_vfiprintf_r+0x1a2>
 8003a86:	b1b0      	cbz	r0, 8003ab6 <_vfiprintf_r+0x13a>
 8003a88:	9207      	str	r2, [sp, #28]
 8003a8a:	e014      	b.n	8003ab6 <_vfiprintf_r+0x13a>
 8003a8c:	eba0 0308 	sub.w	r3, r0, r8
 8003a90:	fa09 f303 	lsl.w	r3, r9, r3
 8003a94:	4313      	orrs	r3, r2
 8003a96:	9304      	str	r3, [sp, #16]
 8003a98:	46a2      	mov	sl, r4
 8003a9a:	e7d2      	b.n	8003a42 <_vfiprintf_r+0xc6>
 8003a9c:	9b03      	ldr	r3, [sp, #12]
 8003a9e:	1d19      	adds	r1, r3, #4
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	9103      	str	r1, [sp, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bfbb      	ittet	lt
 8003aa8:	425b      	neglt	r3, r3
 8003aaa:	f042 0202 	orrlt.w	r2, r2, #2
 8003aae:	9307      	strge	r3, [sp, #28]
 8003ab0:	9307      	strlt	r3, [sp, #28]
 8003ab2:	bfb8      	it	lt
 8003ab4:	9204      	strlt	r2, [sp, #16]
 8003ab6:	7823      	ldrb	r3, [r4, #0]
 8003ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8003aba:	d10a      	bne.n	8003ad2 <_vfiprintf_r+0x156>
 8003abc:	7863      	ldrb	r3, [r4, #1]
 8003abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ac0:	d132      	bne.n	8003b28 <_vfiprintf_r+0x1ac>
 8003ac2:	9b03      	ldr	r3, [sp, #12]
 8003ac4:	1d1a      	adds	r2, r3, #4
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	9203      	str	r2, [sp, #12]
 8003aca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003ace:	3402      	adds	r4, #2
 8003ad0:	9305      	str	r3, [sp, #20]
 8003ad2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003ba8 <_vfiprintf_r+0x22c>
 8003ad6:	7821      	ldrb	r1, [r4, #0]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	4650      	mov	r0, sl
 8003adc:	f7fc fb98 	bl	8000210 <memchr>
 8003ae0:	b138      	cbz	r0, 8003af2 <_vfiprintf_r+0x176>
 8003ae2:	9b04      	ldr	r3, [sp, #16]
 8003ae4:	eba0 000a 	sub.w	r0, r0, sl
 8003ae8:	2240      	movs	r2, #64	@ 0x40
 8003aea:	4082      	lsls	r2, r0
 8003aec:	4313      	orrs	r3, r2
 8003aee:	3401      	adds	r4, #1
 8003af0:	9304      	str	r3, [sp, #16]
 8003af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af6:	4829      	ldr	r0, [pc, #164]	@ (8003b9c <_vfiprintf_r+0x220>)
 8003af8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003afc:	2206      	movs	r2, #6
 8003afe:	f7fc fb87 	bl	8000210 <memchr>
 8003b02:	2800      	cmp	r0, #0
 8003b04:	d03f      	beq.n	8003b86 <_vfiprintf_r+0x20a>
 8003b06:	4b26      	ldr	r3, [pc, #152]	@ (8003ba0 <_vfiprintf_r+0x224>)
 8003b08:	bb1b      	cbnz	r3, 8003b52 <_vfiprintf_r+0x1d6>
 8003b0a:	9b03      	ldr	r3, [sp, #12]
 8003b0c:	3307      	adds	r3, #7
 8003b0e:	f023 0307 	bic.w	r3, r3, #7
 8003b12:	3308      	adds	r3, #8
 8003b14:	9303      	str	r3, [sp, #12]
 8003b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b18:	443b      	add	r3, r7
 8003b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b1c:	e76a      	b.n	80039f4 <_vfiprintf_r+0x78>
 8003b1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b22:	460c      	mov	r4, r1
 8003b24:	2001      	movs	r0, #1
 8003b26:	e7a8      	b.n	8003a7a <_vfiprintf_r+0xfe>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	3401      	adds	r4, #1
 8003b2c:	9305      	str	r3, [sp, #20]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f04f 0c0a 	mov.w	ip, #10
 8003b34:	4620      	mov	r0, r4
 8003b36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b3a:	3a30      	subs	r2, #48	@ 0x30
 8003b3c:	2a09      	cmp	r2, #9
 8003b3e:	d903      	bls.n	8003b48 <_vfiprintf_r+0x1cc>
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0c6      	beq.n	8003ad2 <_vfiprintf_r+0x156>
 8003b44:	9105      	str	r1, [sp, #20]
 8003b46:	e7c4      	b.n	8003ad2 <_vfiprintf_r+0x156>
 8003b48:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e7f0      	b.n	8003b34 <_vfiprintf_r+0x1b8>
 8003b52:	ab03      	add	r3, sp, #12
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	462a      	mov	r2, r5
 8003b58:	4b12      	ldr	r3, [pc, #72]	@ (8003ba4 <_vfiprintf_r+0x228>)
 8003b5a:	a904      	add	r1, sp, #16
 8003b5c:	4630      	mov	r0, r6
 8003b5e:	f3af 8000 	nop.w
 8003b62:	4607      	mov	r7, r0
 8003b64:	1c78      	adds	r0, r7, #1
 8003b66:	d1d6      	bne.n	8003b16 <_vfiprintf_r+0x19a>
 8003b68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b6a:	07d9      	lsls	r1, r3, #31
 8003b6c:	d405      	bmi.n	8003b7a <_vfiprintf_r+0x1fe>
 8003b6e:	89ab      	ldrh	r3, [r5, #12]
 8003b70:	059a      	lsls	r2, r3, #22
 8003b72:	d402      	bmi.n	8003b7a <_vfiprintf_r+0x1fe>
 8003b74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b76:	f7ff fddd 	bl	8003734 <__retarget_lock_release_recursive>
 8003b7a:	89ab      	ldrh	r3, [r5, #12]
 8003b7c:	065b      	lsls	r3, r3, #25
 8003b7e:	f53f af1f 	bmi.w	80039c0 <_vfiprintf_r+0x44>
 8003b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b84:	e71e      	b.n	80039c4 <_vfiprintf_r+0x48>
 8003b86:	ab03      	add	r3, sp, #12
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	462a      	mov	r2, r5
 8003b8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ba4 <_vfiprintf_r+0x228>)
 8003b8e:	a904      	add	r1, sp, #16
 8003b90:	4630      	mov	r0, r6
 8003b92:	f000 f879 	bl	8003c88 <_printf_i>
 8003b96:	e7e4      	b.n	8003b62 <_vfiprintf_r+0x1e6>
 8003b98:	080042a8 	.word	0x080042a8
 8003b9c:	080042b2 	.word	0x080042b2
 8003ba0:	00000000 	.word	0x00000000
 8003ba4:	08003957 	.word	0x08003957
 8003ba8:	080042ae 	.word	0x080042ae

08003bac <_printf_common>:
 8003bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb0:	4616      	mov	r6, r2
 8003bb2:	4698      	mov	r8, r3
 8003bb4:	688a      	ldr	r2, [r1, #8]
 8003bb6:	690b      	ldr	r3, [r1, #16]
 8003bb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	bfb8      	it	lt
 8003bc0:	4613      	movlt	r3, r2
 8003bc2:	6033      	str	r3, [r6, #0]
 8003bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bc8:	4607      	mov	r7, r0
 8003bca:	460c      	mov	r4, r1
 8003bcc:	b10a      	cbz	r2, 8003bd2 <_printf_common+0x26>
 8003bce:	3301      	adds	r3, #1
 8003bd0:	6033      	str	r3, [r6, #0]
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	0699      	lsls	r1, r3, #26
 8003bd6:	bf42      	ittt	mi
 8003bd8:	6833      	ldrmi	r3, [r6, #0]
 8003bda:	3302      	addmi	r3, #2
 8003bdc:	6033      	strmi	r3, [r6, #0]
 8003bde:	6825      	ldr	r5, [r4, #0]
 8003be0:	f015 0506 	ands.w	r5, r5, #6
 8003be4:	d106      	bne.n	8003bf4 <_printf_common+0x48>
 8003be6:	f104 0a19 	add.w	sl, r4, #25
 8003bea:	68e3      	ldr	r3, [r4, #12]
 8003bec:	6832      	ldr	r2, [r6, #0]
 8003bee:	1a9b      	subs	r3, r3, r2
 8003bf0:	42ab      	cmp	r3, r5
 8003bf2:	dc26      	bgt.n	8003c42 <_printf_common+0x96>
 8003bf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bf8:	6822      	ldr	r2, [r4, #0]
 8003bfa:	3b00      	subs	r3, #0
 8003bfc:	bf18      	it	ne
 8003bfe:	2301      	movne	r3, #1
 8003c00:	0692      	lsls	r2, r2, #26
 8003c02:	d42b      	bmi.n	8003c5c <_printf_common+0xb0>
 8003c04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c08:	4641      	mov	r1, r8
 8003c0a:	4638      	mov	r0, r7
 8003c0c:	47c8      	blx	r9
 8003c0e:	3001      	adds	r0, #1
 8003c10:	d01e      	beq.n	8003c50 <_printf_common+0xa4>
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	6922      	ldr	r2, [r4, #16]
 8003c16:	f003 0306 	and.w	r3, r3, #6
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	bf02      	ittt	eq
 8003c1e:	68e5      	ldreq	r5, [r4, #12]
 8003c20:	6833      	ldreq	r3, [r6, #0]
 8003c22:	1aed      	subeq	r5, r5, r3
 8003c24:	68a3      	ldr	r3, [r4, #8]
 8003c26:	bf0c      	ite	eq
 8003c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c2c:	2500      	movne	r5, #0
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	bfc4      	itt	gt
 8003c32:	1a9b      	subgt	r3, r3, r2
 8003c34:	18ed      	addgt	r5, r5, r3
 8003c36:	2600      	movs	r6, #0
 8003c38:	341a      	adds	r4, #26
 8003c3a:	42b5      	cmp	r5, r6
 8003c3c:	d11a      	bne.n	8003c74 <_printf_common+0xc8>
 8003c3e:	2000      	movs	r0, #0
 8003c40:	e008      	b.n	8003c54 <_printf_common+0xa8>
 8003c42:	2301      	movs	r3, #1
 8003c44:	4652      	mov	r2, sl
 8003c46:	4641      	mov	r1, r8
 8003c48:	4638      	mov	r0, r7
 8003c4a:	47c8      	blx	r9
 8003c4c:	3001      	adds	r0, #1
 8003c4e:	d103      	bne.n	8003c58 <_printf_common+0xac>
 8003c50:	f04f 30ff 	mov.w	r0, #4294967295
 8003c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c58:	3501      	adds	r5, #1
 8003c5a:	e7c6      	b.n	8003bea <_printf_common+0x3e>
 8003c5c:	18e1      	adds	r1, r4, r3
 8003c5e:	1c5a      	adds	r2, r3, #1
 8003c60:	2030      	movs	r0, #48	@ 0x30
 8003c62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c66:	4422      	add	r2, r4
 8003c68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c70:	3302      	adds	r3, #2
 8003c72:	e7c7      	b.n	8003c04 <_printf_common+0x58>
 8003c74:	2301      	movs	r3, #1
 8003c76:	4622      	mov	r2, r4
 8003c78:	4641      	mov	r1, r8
 8003c7a:	4638      	mov	r0, r7
 8003c7c:	47c8      	blx	r9
 8003c7e:	3001      	adds	r0, #1
 8003c80:	d0e6      	beq.n	8003c50 <_printf_common+0xa4>
 8003c82:	3601      	adds	r6, #1
 8003c84:	e7d9      	b.n	8003c3a <_printf_common+0x8e>
	...

08003c88 <_printf_i>:
 8003c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c8c:	7e0f      	ldrb	r7, [r1, #24]
 8003c8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c90:	2f78      	cmp	r7, #120	@ 0x78
 8003c92:	4691      	mov	r9, r2
 8003c94:	4680      	mov	r8, r0
 8003c96:	460c      	mov	r4, r1
 8003c98:	469a      	mov	sl, r3
 8003c9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c9e:	d807      	bhi.n	8003cb0 <_printf_i+0x28>
 8003ca0:	2f62      	cmp	r7, #98	@ 0x62
 8003ca2:	d80a      	bhi.n	8003cba <_printf_i+0x32>
 8003ca4:	2f00      	cmp	r7, #0
 8003ca6:	f000 80d2 	beq.w	8003e4e <_printf_i+0x1c6>
 8003caa:	2f58      	cmp	r7, #88	@ 0x58
 8003cac:	f000 80b9 	beq.w	8003e22 <_printf_i+0x19a>
 8003cb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cb8:	e03a      	b.n	8003d30 <_printf_i+0xa8>
 8003cba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cbe:	2b15      	cmp	r3, #21
 8003cc0:	d8f6      	bhi.n	8003cb0 <_printf_i+0x28>
 8003cc2:	a101      	add	r1, pc, #4	@ (adr r1, 8003cc8 <_printf_i+0x40>)
 8003cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cc8:	08003d21 	.word	0x08003d21
 8003ccc:	08003d35 	.word	0x08003d35
 8003cd0:	08003cb1 	.word	0x08003cb1
 8003cd4:	08003cb1 	.word	0x08003cb1
 8003cd8:	08003cb1 	.word	0x08003cb1
 8003cdc:	08003cb1 	.word	0x08003cb1
 8003ce0:	08003d35 	.word	0x08003d35
 8003ce4:	08003cb1 	.word	0x08003cb1
 8003ce8:	08003cb1 	.word	0x08003cb1
 8003cec:	08003cb1 	.word	0x08003cb1
 8003cf0:	08003cb1 	.word	0x08003cb1
 8003cf4:	08003e35 	.word	0x08003e35
 8003cf8:	08003d5f 	.word	0x08003d5f
 8003cfc:	08003def 	.word	0x08003def
 8003d00:	08003cb1 	.word	0x08003cb1
 8003d04:	08003cb1 	.word	0x08003cb1
 8003d08:	08003e57 	.word	0x08003e57
 8003d0c:	08003cb1 	.word	0x08003cb1
 8003d10:	08003d5f 	.word	0x08003d5f
 8003d14:	08003cb1 	.word	0x08003cb1
 8003d18:	08003cb1 	.word	0x08003cb1
 8003d1c:	08003df7 	.word	0x08003df7
 8003d20:	6833      	ldr	r3, [r6, #0]
 8003d22:	1d1a      	adds	r2, r3, #4
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6032      	str	r2, [r6, #0]
 8003d28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d30:	2301      	movs	r3, #1
 8003d32:	e09d      	b.n	8003e70 <_printf_i+0x1e8>
 8003d34:	6833      	ldr	r3, [r6, #0]
 8003d36:	6820      	ldr	r0, [r4, #0]
 8003d38:	1d19      	adds	r1, r3, #4
 8003d3a:	6031      	str	r1, [r6, #0]
 8003d3c:	0606      	lsls	r6, r0, #24
 8003d3e:	d501      	bpl.n	8003d44 <_printf_i+0xbc>
 8003d40:	681d      	ldr	r5, [r3, #0]
 8003d42:	e003      	b.n	8003d4c <_printf_i+0xc4>
 8003d44:	0645      	lsls	r5, r0, #25
 8003d46:	d5fb      	bpl.n	8003d40 <_printf_i+0xb8>
 8003d48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d4c:	2d00      	cmp	r5, #0
 8003d4e:	da03      	bge.n	8003d58 <_printf_i+0xd0>
 8003d50:	232d      	movs	r3, #45	@ 0x2d
 8003d52:	426d      	negs	r5, r5
 8003d54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d58:	4859      	ldr	r0, [pc, #356]	@ (8003ec0 <_printf_i+0x238>)
 8003d5a:	230a      	movs	r3, #10
 8003d5c:	e011      	b.n	8003d82 <_printf_i+0xfa>
 8003d5e:	6821      	ldr	r1, [r4, #0]
 8003d60:	6833      	ldr	r3, [r6, #0]
 8003d62:	0608      	lsls	r0, r1, #24
 8003d64:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d68:	d402      	bmi.n	8003d70 <_printf_i+0xe8>
 8003d6a:	0649      	lsls	r1, r1, #25
 8003d6c:	bf48      	it	mi
 8003d6e:	b2ad      	uxthmi	r5, r5
 8003d70:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d72:	4853      	ldr	r0, [pc, #332]	@ (8003ec0 <_printf_i+0x238>)
 8003d74:	6033      	str	r3, [r6, #0]
 8003d76:	bf14      	ite	ne
 8003d78:	230a      	movne	r3, #10
 8003d7a:	2308      	moveq	r3, #8
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d82:	6866      	ldr	r6, [r4, #4]
 8003d84:	60a6      	str	r6, [r4, #8]
 8003d86:	2e00      	cmp	r6, #0
 8003d88:	bfa2      	ittt	ge
 8003d8a:	6821      	ldrge	r1, [r4, #0]
 8003d8c:	f021 0104 	bicge.w	r1, r1, #4
 8003d90:	6021      	strge	r1, [r4, #0]
 8003d92:	b90d      	cbnz	r5, 8003d98 <_printf_i+0x110>
 8003d94:	2e00      	cmp	r6, #0
 8003d96:	d04b      	beq.n	8003e30 <_printf_i+0x1a8>
 8003d98:	4616      	mov	r6, r2
 8003d9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d9e:	fb03 5711 	mls	r7, r3, r1, r5
 8003da2:	5dc7      	ldrb	r7, [r0, r7]
 8003da4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003da8:	462f      	mov	r7, r5
 8003daa:	42bb      	cmp	r3, r7
 8003dac:	460d      	mov	r5, r1
 8003dae:	d9f4      	bls.n	8003d9a <_printf_i+0x112>
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d10b      	bne.n	8003dcc <_printf_i+0x144>
 8003db4:	6823      	ldr	r3, [r4, #0]
 8003db6:	07df      	lsls	r7, r3, #31
 8003db8:	d508      	bpl.n	8003dcc <_printf_i+0x144>
 8003dba:	6923      	ldr	r3, [r4, #16]
 8003dbc:	6861      	ldr	r1, [r4, #4]
 8003dbe:	4299      	cmp	r1, r3
 8003dc0:	bfde      	ittt	le
 8003dc2:	2330      	movle	r3, #48	@ 0x30
 8003dc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003dc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dcc:	1b92      	subs	r2, r2, r6
 8003dce:	6122      	str	r2, [r4, #16]
 8003dd0:	f8cd a000 	str.w	sl, [sp]
 8003dd4:	464b      	mov	r3, r9
 8003dd6:	aa03      	add	r2, sp, #12
 8003dd8:	4621      	mov	r1, r4
 8003dda:	4640      	mov	r0, r8
 8003ddc:	f7ff fee6 	bl	8003bac <_printf_common>
 8003de0:	3001      	adds	r0, #1
 8003de2:	d14a      	bne.n	8003e7a <_printf_i+0x1f2>
 8003de4:	f04f 30ff 	mov.w	r0, #4294967295
 8003de8:	b004      	add	sp, #16
 8003dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	f043 0320 	orr.w	r3, r3, #32
 8003df4:	6023      	str	r3, [r4, #0]
 8003df6:	4833      	ldr	r0, [pc, #204]	@ (8003ec4 <_printf_i+0x23c>)
 8003df8:	2778      	movs	r7, #120	@ 0x78
 8003dfa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	6831      	ldr	r1, [r6, #0]
 8003e02:	061f      	lsls	r7, r3, #24
 8003e04:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e08:	d402      	bmi.n	8003e10 <_printf_i+0x188>
 8003e0a:	065f      	lsls	r7, r3, #25
 8003e0c:	bf48      	it	mi
 8003e0e:	b2ad      	uxthmi	r5, r5
 8003e10:	6031      	str	r1, [r6, #0]
 8003e12:	07d9      	lsls	r1, r3, #31
 8003e14:	bf44      	itt	mi
 8003e16:	f043 0320 	orrmi.w	r3, r3, #32
 8003e1a:	6023      	strmi	r3, [r4, #0]
 8003e1c:	b11d      	cbz	r5, 8003e26 <_printf_i+0x19e>
 8003e1e:	2310      	movs	r3, #16
 8003e20:	e7ac      	b.n	8003d7c <_printf_i+0xf4>
 8003e22:	4827      	ldr	r0, [pc, #156]	@ (8003ec0 <_printf_i+0x238>)
 8003e24:	e7e9      	b.n	8003dfa <_printf_i+0x172>
 8003e26:	6823      	ldr	r3, [r4, #0]
 8003e28:	f023 0320 	bic.w	r3, r3, #32
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	e7f6      	b.n	8003e1e <_printf_i+0x196>
 8003e30:	4616      	mov	r6, r2
 8003e32:	e7bd      	b.n	8003db0 <_printf_i+0x128>
 8003e34:	6833      	ldr	r3, [r6, #0]
 8003e36:	6825      	ldr	r5, [r4, #0]
 8003e38:	6961      	ldr	r1, [r4, #20]
 8003e3a:	1d18      	adds	r0, r3, #4
 8003e3c:	6030      	str	r0, [r6, #0]
 8003e3e:	062e      	lsls	r6, r5, #24
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	d501      	bpl.n	8003e48 <_printf_i+0x1c0>
 8003e44:	6019      	str	r1, [r3, #0]
 8003e46:	e002      	b.n	8003e4e <_printf_i+0x1c6>
 8003e48:	0668      	lsls	r0, r5, #25
 8003e4a:	d5fb      	bpl.n	8003e44 <_printf_i+0x1bc>
 8003e4c:	8019      	strh	r1, [r3, #0]
 8003e4e:	2300      	movs	r3, #0
 8003e50:	6123      	str	r3, [r4, #16]
 8003e52:	4616      	mov	r6, r2
 8003e54:	e7bc      	b.n	8003dd0 <_printf_i+0x148>
 8003e56:	6833      	ldr	r3, [r6, #0]
 8003e58:	1d1a      	adds	r2, r3, #4
 8003e5a:	6032      	str	r2, [r6, #0]
 8003e5c:	681e      	ldr	r6, [r3, #0]
 8003e5e:	6862      	ldr	r2, [r4, #4]
 8003e60:	2100      	movs	r1, #0
 8003e62:	4630      	mov	r0, r6
 8003e64:	f7fc f9d4 	bl	8000210 <memchr>
 8003e68:	b108      	cbz	r0, 8003e6e <_printf_i+0x1e6>
 8003e6a:	1b80      	subs	r0, r0, r6
 8003e6c:	6060      	str	r0, [r4, #4]
 8003e6e:	6863      	ldr	r3, [r4, #4]
 8003e70:	6123      	str	r3, [r4, #16]
 8003e72:	2300      	movs	r3, #0
 8003e74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e78:	e7aa      	b.n	8003dd0 <_printf_i+0x148>
 8003e7a:	6923      	ldr	r3, [r4, #16]
 8003e7c:	4632      	mov	r2, r6
 8003e7e:	4649      	mov	r1, r9
 8003e80:	4640      	mov	r0, r8
 8003e82:	47d0      	blx	sl
 8003e84:	3001      	adds	r0, #1
 8003e86:	d0ad      	beq.n	8003de4 <_printf_i+0x15c>
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	079b      	lsls	r3, r3, #30
 8003e8c:	d413      	bmi.n	8003eb6 <_printf_i+0x22e>
 8003e8e:	68e0      	ldr	r0, [r4, #12]
 8003e90:	9b03      	ldr	r3, [sp, #12]
 8003e92:	4298      	cmp	r0, r3
 8003e94:	bfb8      	it	lt
 8003e96:	4618      	movlt	r0, r3
 8003e98:	e7a6      	b.n	8003de8 <_printf_i+0x160>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	4632      	mov	r2, r6
 8003e9e:	4649      	mov	r1, r9
 8003ea0:	4640      	mov	r0, r8
 8003ea2:	47d0      	blx	sl
 8003ea4:	3001      	adds	r0, #1
 8003ea6:	d09d      	beq.n	8003de4 <_printf_i+0x15c>
 8003ea8:	3501      	adds	r5, #1
 8003eaa:	68e3      	ldr	r3, [r4, #12]
 8003eac:	9903      	ldr	r1, [sp, #12]
 8003eae:	1a5b      	subs	r3, r3, r1
 8003eb0:	42ab      	cmp	r3, r5
 8003eb2:	dcf2      	bgt.n	8003e9a <_printf_i+0x212>
 8003eb4:	e7eb      	b.n	8003e8e <_printf_i+0x206>
 8003eb6:	2500      	movs	r5, #0
 8003eb8:	f104 0619 	add.w	r6, r4, #25
 8003ebc:	e7f5      	b.n	8003eaa <_printf_i+0x222>
 8003ebe:	bf00      	nop
 8003ec0:	080042b9 	.word	0x080042b9
 8003ec4:	080042ca 	.word	0x080042ca

08003ec8 <__sflush_r>:
 8003ec8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed0:	0716      	lsls	r6, r2, #28
 8003ed2:	4605      	mov	r5, r0
 8003ed4:	460c      	mov	r4, r1
 8003ed6:	d454      	bmi.n	8003f82 <__sflush_r+0xba>
 8003ed8:	684b      	ldr	r3, [r1, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	dc02      	bgt.n	8003ee4 <__sflush_r+0x1c>
 8003ede:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	dd48      	ble.n	8003f76 <__sflush_r+0xae>
 8003ee4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ee6:	2e00      	cmp	r6, #0
 8003ee8:	d045      	beq.n	8003f76 <__sflush_r+0xae>
 8003eea:	2300      	movs	r3, #0
 8003eec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003ef0:	682f      	ldr	r7, [r5, #0]
 8003ef2:	6a21      	ldr	r1, [r4, #32]
 8003ef4:	602b      	str	r3, [r5, #0]
 8003ef6:	d030      	beq.n	8003f5a <__sflush_r+0x92>
 8003ef8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003efa:	89a3      	ldrh	r3, [r4, #12]
 8003efc:	0759      	lsls	r1, r3, #29
 8003efe:	d505      	bpl.n	8003f0c <__sflush_r+0x44>
 8003f00:	6863      	ldr	r3, [r4, #4]
 8003f02:	1ad2      	subs	r2, r2, r3
 8003f04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003f06:	b10b      	cbz	r3, 8003f0c <__sflush_r+0x44>
 8003f08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003f0a:	1ad2      	subs	r2, r2, r3
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f10:	6a21      	ldr	r1, [r4, #32]
 8003f12:	4628      	mov	r0, r5
 8003f14:	47b0      	blx	r6
 8003f16:	1c43      	adds	r3, r0, #1
 8003f18:	89a3      	ldrh	r3, [r4, #12]
 8003f1a:	d106      	bne.n	8003f2a <__sflush_r+0x62>
 8003f1c:	6829      	ldr	r1, [r5, #0]
 8003f1e:	291d      	cmp	r1, #29
 8003f20:	d82b      	bhi.n	8003f7a <__sflush_r+0xb2>
 8003f22:	4a2a      	ldr	r2, [pc, #168]	@ (8003fcc <__sflush_r+0x104>)
 8003f24:	410a      	asrs	r2, r1
 8003f26:	07d6      	lsls	r6, r2, #31
 8003f28:	d427      	bmi.n	8003f7a <__sflush_r+0xb2>
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	6062      	str	r2, [r4, #4]
 8003f2e:	04d9      	lsls	r1, r3, #19
 8003f30:	6922      	ldr	r2, [r4, #16]
 8003f32:	6022      	str	r2, [r4, #0]
 8003f34:	d504      	bpl.n	8003f40 <__sflush_r+0x78>
 8003f36:	1c42      	adds	r2, r0, #1
 8003f38:	d101      	bne.n	8003f3e <__sflush_r+0x76>
 8003f3a:	682b      	ldr	r3, [r5, #0]
 8003f3c:	b903      	cbnz	r3, 8003f40 <__sflush_r+0x78>
 8003f3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003f40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f42:	602f      	str	r7, [r5, #0]
 8003f44:	b1b9      	cbz	r1, 8003f76 <__sflush_r+0xae>
 8003f46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f4a:	4299      	cmp	r1, r3
 8003f4c:	d002      	beq.n	8003f54 <__sflush_r+0x8c>
 8003f4e:	4628      	mov	r0, r5
 8003f50:	f7ff fbf2 	bl	8003738 <_free_r>
 8003f54:	2300      	movs	r3, #0
 8003f56:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f58:	e00d      	b.n	8003f76 <__sflush_r+0xae>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	47b0      	blx	r6
 8003f60:	4602      	mov	r2, r0
 8003f62:	1c50      	adds	r0, r2, #1
 8003f64:	d1c9      	bne.n	8003efa <__sflush_r+0x32>
 8003f66:	682b      	ldr	r3, [r5, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0c6      	beq.n	8003efa <__sflush_r+0x32>
 8003f6c:	2b1d      	cmp	r3, #29
 8003f6e:	d001      	beq.n	8003f74 <__sflush_r+0xac>
 8003f70:	2b16      	cmp	r3, #22
 8003f72:	d11e      	bne.n	8003fb2 <__sflush_r+0xea>
 8003f74:	602f      	str	r7, [r5, #0]
 8003f76:	2000      	movs	r0, #0
 8003f78:	e022      	b.n	8003fc0 <__sflush_r+0xf8>
 8003f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f7e:	b21b      	sxth	r3, r3
 8003f80:	e01b      	b.n	8003fba <__sflush_r+0xf2>
 8003f82:	690f      	ldr	r7, [r1, #16]
 8003f84:	2f00      	cmp	r7, #0
 8003f86:	d0f6      	beq.n	8003f76 <__sflush_r+0xae>
 8003f88:	0793      	lsls	r3, r2, #30
 8003f8a:	680e      	ldr	r6, [r1, #0]
 8003f8c:	bf08      	it	eq
 8003f8e:	694b      	ldreq	r3, [r1, #20]
 8003f90:	600f      	str	r7, [r1, #0]
 8003f92:	bf18      	it	ne
 8003f94:	2300      	movne	r3, #0
 8003f96:	eba6 0807 	sub.w	r8, r6, r7
 8003f9a:	608b      	str	r3, [r1, #8]
 8003f9c:	f1b8 0f00 	cmp.w	r8, #0
 8003fa0:	dde9      	ble.n	8003f76 <__sflush_r+0xae>
 8003fa2:	6a21      	ldr	r1, [r4, #32]
 8003fa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003fa6:	4643      	mov	r3, r8
 8003fa8:	463a      	mov	r2, r7
 8003faa:	4628      	mov	r0, r5
 8003fac:	47b0      	blx	r6
 8003fae:	2800      	cmp	r0, #0
 8003fb0:	dc08      	bgt.n	8003fc4 <__sflush_r+0xfc>
 8003fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fba:	81a3      	strh	r3, [r4, #12]
 8003fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fc4:	4407      	add	r7, r0
 8003fc6:	eba8 0800 	sub.w	r8, r8, r0
 8003fca:	e7e7      	b.n	8003f9c <__sflush_r+0xd4>
 8003fcc:	dfbffffe 	.word	0xdfbffffe

08003fd0 <_fflush_r>:
 8003fd0:	b538      	push	{r3, r4, r5, lr}
 8003fd2:	690b      	ldr	r3, [r1, #16]
 8003fd4:	4605      	mov	r5, r0
 8003fd6:	460c      	mov	r4, r1
 8003fd8:	b913      	cbnz	r3, 8003fe0 <_fflush_r+0x10>
 8003fda:	2500      	movs	r5, #0
 8003fdc:	4628      	mov	r0, r5
 8003fde:	bd38      	pop	{r3, r4, r5, pc}
 8003fe0:	b118      	cbz	r0, 8003fea <_fflush_r+0x1a>
 8003fe2:	6a03      	ldr	r3, [r0, #32]
 8003fe4:	b90b      	cbnz	r3, 8003fea <_fflush_r+0x1a>
 8003fe6:	f7ff fa9f 	bl	8003528 <__sinit>
 8003fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f3      	beq.n	8003fda <_fflush_r+0xa>
 8003ff2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ff4:	07d0      	lsls	r0, r2, #31
 8003ff6:	d404      	bmi.n	8004002 <_fflush_r+0x32>
 8003ff8:	0599      	lsls	r1, r3, #22
 8003ffa:	d402      	bmi.n	8004002 <_fflush_r+0x32>
 8003ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ffe:	f7ff fb98 	bl	8003732 <__retarget_lock_acquire_recursive>
 8004002:	4628      	mov	r0, r5
 8004004:	4621      	mov	r1, r4
 8004006:	f7ff ff5f 	bl	8003ec8 <__sflush_r>
 800400a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800400c:	07da      	lsls	r2, r3, #31
 800400e:	4605      	mov	r5, r0
 8004010:	d4e4      	bmi.n	8003fdc <_fflush_r+0xc>
 8004012:	89a3      	ldrh	r3, [r4, #12]
 8004014:	059b      	lsls	r3, r3, #22
 8004016:	d4e1      	bmi.n	8003fdc <_fflush_r+0xc>
 8004018:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800401a:	f7ff fb8b 	bl	8003734 <__retarget_lock_release_recursive>
 800401e:	e7dd      	b.n	8003fdc <_fflush_r+0xc>

08004020 <__swbuf_r>:
 8004020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004022:	460e      	mov	r6, r1
 8004024:	4614      	mov	r4, r2
 8004026:	4605      	mov	r5, r0
 8004028:	b118      	cbz	r0, 8004032 <__swbuf_r+0x12>
 800402a:	6a03      	ldr	r3, [r0, #32]
 800402c:	b90b      	cbnz	r3, 8004032 <__swbuf_r+0x12>
 800402e:	f7ff fa7b 	bl	8003528 <__sinit>
 8004032:	69a3      	ldr	r3, [r4, #24]
 8004034:	60a3      	str	r3, [r4, #8]
 8004036:	89a3      	ldrh	r3, [r4, #12]
 8004038:	071a      	lsls	r2, r3, #28
 800403a:	d501      	bpl.n	8004040 <__swbuf_r+0x20>
 800403c:	6923      	ldr	r3, [r4, #16]
 800403e:	b943      	cbnz	r3, 8004052 <__swbuf_r+0x32>
 8004040:	4621      	mov	r1, r4
 8004042:	4628      	mov	r0, r5
 8004044:	f000 f82a 	bl	800409c <__swsetup_r>
 8004048:	b118      	cbz	r0, 8004052 <__swbuf_r+0x32>
 800404a:	f04f 37ff 	mov.w	r7, #4294967295
 800404e:	4638      	mov	r0, r7
 8004050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	6922      	ldr	r2, [r4, #16]
 8004056:	1a98      	subs	r0, r3, r2
 8004058:	6963      	ldr	r3, [r4, #20]
 800405a:	b2f6      	uxtb	r6, r6
 800405c:	4283      	cmp	r3, r0
 800405e:	4637      	mov	r7, r6
 8004060:	dc05      	bgt.n	800406e <__swbuf_r+0x4e>
 8004062:	4621      	mov	r1, r4
 8004064:	4628      	mov	r0, r5
 8004066:	f7ff ffb3 	bl	8003fd0 <_fflush_r>
 800406a:	2800      	cmp	r0, #0
 800406c:	d1ed      	bne.n	800404a <__swbuf_r+0x2a>
 800406e:	68a3      	ldr	r3, [r4, #8]
 8004070:	3b01      	subs	r3, #1
 8004072:	60a3      	str	r3, [r4, #8]
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	6022      	str	r2, [r4, #0]
 800407a:	701e      	strb	r6, [r3, #0]
 800407c:	6962      	ldr	r2, [r4, #20]
 800407e:	1c43      	adds	r3, r0, #1
 8004080:	429a      	cmp	r2, r3
 8004082:	d004      	beq.n	800408e <__swbuf_r+0x6e>
 8004084:	89a3      	ldrh	r3, [r4, #12]
 8004086:	07db      	lsls	r3, r3, #31
 8004088:	d5e1      	bpl.n	800404e <__swbuf_r+0x2e>
 800408a:	2e0a      	cmp	r6, #10
 800408c:	d1df      	bne.n	800404e <__swbuf_r+0x2e>
 800408e:	4621      	mov	r1, r4
 8004090:	4628      	mov	r0, r5
 8004092:	f7ff ff9d 	bl	8003fd0 <_fflush_r>
 8004096:	2800      	cmp	r0, #0
 8004098:	d0d9      	beq.n	800404e <__swbuf_r+0x2e>
 800409a:	e7d6      	b.n	800404a <__swbuf_r+0x2a>

0800409c <__swsetup_r>:
 800409c:	b538      	push	{r3, r4, r5, lr}
 800409e:	4b29      	ldr	r3, [pc, #164]	@ (8004144 <__swsetup_r+0xa8>)
 80040a0:	4605      	mov	r5, r0
 80040a2:	6818      	ldr	r0, [r3, #0]
 80040a4:	460c      	mov	r4, r1
 80040a6:	b118      	cbz	r0, 80040b0 <__swsetup_r+0x14>
 80040a8:	6a03      	ldr	r3, [r0, #32]
 80040aa:	b90b      	cbnz	r3, 80040b0 <__swsetup_r+0x14>
 80040ac:	f7ff fa3c 	bl	8003528 <__sinit>
 80040b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040b4:	0719      	lsls	r1, r3, #28
 80040b6:	d422      	bmi.n	80040fe <__swsetup_r+0x62>
 80040b8:	06da      	lsls	r2, r3, #27
 80040ba:	d407      	bmi.n	80040cc <__swsetup_r+0x30>
 80040bc:	2209      	movs	r2, #9
 80040be:	602a      	str	r2, [r5, #0]
 80040c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040c4:	81a3      	strh	r3, [r4, #12]
 80040c6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ca:	e033      	b.n	8004134 <__swsetup_r+0x98>
 80040cc:	0758      	lsls	r0, r3, #29
 80040ce:	d512      	bpl.n	80040f6 <__swsetup_r+0x5a>
 80040d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040d2:	b141      	cbz	r1, 80040e6 <__swsetup_r+0x4a>
 80040d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80040d8:	4299      	cmp	r1, r3
 80040da:	d002      	beq.n	80040e2 <__swsetup_r+0x46>
 80040dc:	4628      	mov	r0, r5
 80040de:	f7ff fb2b 	bl	8003738 <_free_r>
 80040e2:	2300      	movs	r3, #0
 80040e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80040e6:	89a3      	ldrh	r3, [r4, #12]
 80040e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80040ec:	81a3      	strh	r3, [r4, #12]
 80040ee:	2300      	movs	r3, #0
 80040f0:	6063      	str	r3, [r4, #4]
 80040f2:	6923      	ldr	r3, [r4, #16]
 80040f4:	6023      	str	r3, [r4, #0]
 80040f6:	89a3      	ldrh	r3, [r4, #12]
 80040f8:	f043 0308 	orr.w	r3, r3, #8
 80040fc:	81a3      	strh	r3, [r4, #12]
 80040fe:	6923      	ldr	r3, [r4, #16]
 8004100:	b94b      	cbnz	r3, 8004116 <__swsetup_r+0x7a>
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800410c:	d003      	beq.n	8004116 <__swsetup_r+0x7a>
 800410e:	4621      	mov	r1, r4
 8004110:	4628      	mov	r0, r5
 8004112:	f000 f84f 	bl	80041b4 <__smakebuf_r>
 8004116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800411a:	f013 0201 	ands.w	r2, r3, #1
 800411e:	d00a      	beq.n	8004136 <__swsetup_r+0x9a>
 8004120:	2200      	movs	r2, #0
 8004122:	60a2      	str	r2, [r4, #8]
 8004124:	6962      	ldr	r2, [r4, #20]
 8004126:	4252      	negs	r2, r2
 8004128:	61a2      	str	r2, [r4, #24]
 800412a:	6922      	ldr	r2, [r4, #16]
 800412c:	b942      	cbnz	r2, 8004140 <__swsetup_r+0xa4>
 800412e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004132:	d1c5      	bne.n	80040c0 <__swsetup_r+0x24>
 8004134:	bd38      	pop	{r3, r4, r5, pc}
 8004136:	0799      	lsls	r1, r3, #30
 8004138:	bf58      	it	pl
 800413a:	6962      	ldrpl	r2, [r4, #20]
 800413c:	60a2      	str	r2, [r4, #8]
 800413e:	e7f4      	b.n	800412a <__swsetup_r+0x8e>
 8004140:	2000      	movs	r0, #0
 8004142:	e7f7      	b.n	8004134 <__swsetup_r+0x98>
 8004144:	20000018 	.word	0x20000018

08004148 <_sbrk_r>:
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4d06      	ldr	r5, [pc, #24]	@ (8004164 <_sbrk_r+0x1c>)
 800414c:	2300      	movs	r3, #0
 800414e:	4604      	mov	r4, r0
 8004150:	4608      	mov	r0, r1
 8004152:	602b      	str	r3, [r5, #0]
 8004154:	f7fc fc9e 	bl	8000a94 <_sbrk>
 8004158:	1c43      	adds	r3, r0, #1
 800415a:	d102      	bne.n	8004162 <_sbrk_r+0x1a>
 800415c:	682b      	ldr	r3, [r5, #0]
 800415e:	b103      	cbz	r3, 8004162 <_sbrk_r+0x1a>
 8004160:	6023      	str	r3, [r4, #0]
 8004162:	bd38      	pop	{r3, r4, r5, pc}
 8004164:	200002b4 	.word	0x200002b4

08004168 <__swhatbuf_r>:
 8004168:	b570      	push	{r4, r5, r6, lr}
 800416a:	460c      	mov	r4, r1
 800416c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004170:	2900      	cmp	r1, #0
 8004172:	b096      	sub	sp, #88	@ 0x58
 8004174:	4615      	mov	r5, r2
 8004176:	461e      	mov	r6, r3
 8004178:	da0d      	bge.n	8004196 <__swhatbuf_r+0x2e>
 800417a:	89a3      	ldrh	r3, [r4, #12]
 800417c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004180:	f04f 0100 	mov.w	r1, #0
 8004184:	bf14      	ite	ne
 8004186:	2340      	movne	r3, #64	@ 0x40
 8004188:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800418c:	2000      	movs	r0, #0
 800418e:	6031      	str	r1, [r6, #0]
 8004190:	602b      	str	r3, [r5, #0]
 8004192:	b016      	add	sp, #88	@ 0x58
 8004194:	bd70      	pop	{r4, r5, r6, pc}
 8004196:	466a      	mov	r2, sp
 8004198:	f000 f848 	bl	800422c <_fstat_r>
 800419c:	2800      	cmp	r0, #0
 800419e:	dbec      	blt.n	800417a <__swhatbuf_r+0x12>
 80041a0:	9901      	ldr	r1, [sp, #4]
 80041a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80041a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80041aa:	4259      	negs	r1, r3
 80041ac:	4159      	adcs	r1, r3
 80041ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041b2:	e7eb      	b.n	800418c <__swhatbuf_r+0x24>

080041b4 <__smakebuf_r>:
 80041b4:	898b      	ldrh	r3, [r1, #12]
 80041b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041b8:	079d      	lsls	r5, r3, #30
 80041ba:	4606      	mov	r6, r0
 80041bc:	460c      	mov	r4, r1
 80041be:	d507      	bpl.n	80041d0 <__smakebuf_r+0x1c>
 80041c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	6123      	str	r3, [r4, #16]
 80041c8:	2301      	movs	r3, #1
 80041ca:	6163      	str	r3, [r4, #20]
 80041cc:	b003      	add	sp, #12
 80041ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041d0:	ab01      	add	r3, sp, #4
 80041d2:	466a      	mov	r2, sp
 80041d4:	f7ff ffc8 	bl	8004168 <__swhatbuf_r>
 80041d8:	9f00      	ldr	r7, [sp, #0]
 80041da:	4605      	mov	r5, r0
 80041dc:	4639      	mov	r1, r7
 80041de:	4630      	mov	r0, r6
 80041e0:	f7ff fb16 	bl	8003810 <_malloc_r>
 80041e4:	b948      	cbnz	r0, 80041fa <__smakebuf_r+0x46>
 80041e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041ea:	059a      	lsls	r2, r3, #22
 80041ec:	d4ee      	bmi.n	80041cc <__smakebuf_r+0x18>
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	f043 0302 	orr.w	r3, r3, #2
 80041f6:	81a3      	strh	r3, [r4, #12]
 80041f8:	e7e2      	b.n	80041c0 <__smakebuf_r+0xc>
 80041fa:	89a3      	ldrh	r3, [r4, #12]
 80041fc:	6020      	str	r0, [r4, #0]
 80041fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004202:	81a3      	strh	r3, [r4, #12]
 8004204:	9b01      	ldr	r3, [sp, #4]
 8004206:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800420a:	b15b      	cbz	r3, 8004224 <__smakebuf_r+0x70>
 800420c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004210:	4630      	mov	r0, r6
 8004212:	f000 f81d 	bl	8004250 <_isatty_r>
 8004216:	b128      	cbz	r0, 8004224 <__smakebuf_r+0x70>
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	f023 0303 	bic.w	r3, r3, #3
 800421e:	f043 0301 	orr.w	r3, r3, #1
 8004222:	81a3      	strh	r3, [r4, #12]
 8004224:	89a3      	ldrh	r3, [r4, #12]
 8004226:	431d      	orrs	r5, r3
 8004228:	81a5      	strh	r5, [r4, #12]
 800422a:	e7cf      	b.n	80041cc <__smakebuf_r+0x18>

0800422c <_fstat_r>:
 800422c:	b538      	push	{r3, r4, r5, lr}
 800422e:	4d07      	ldr	r5, [pc, #28]	@ (800424c <_fstat_r+0x20>)
 8004230:	2300      	movs	r3, #0
 8004232:	4604      	mov	r4, r0
 8004234:	4608      	mov	r0, r1
 8004236:	4611      	mov	r1, r2
 8004238:	602b      	str	r3, [r5, #0]
 800423a:	f7fc fc02 	bl	8000a42 <_fstat>
 800423e:	1c43      	adds	r3, r0, #1
 8004240:	d102      	bne.n	8004248 <_fstat_r+0x1c>
 8004242:	682b      	ldr	r3, [r5, #0]
 8004244:	b103      	cbz	r3, 8004248 <_fstat_r+0x1c>
 8004246:	6023      	str	r3, [r4, #0]
 8004248:	bd38      	pop	{r3, r4, r5, pc}
 800424a:	bf00      	nop
 800424c:	200002b4 	.word	0x200002b4

08004250 <_isatty_r>:
 8004250:	b538      	push	{r3, r4, r5, lr}
 8004252:	4d06      	ldr	r5, [pc, #24]	@ (800426c <_isatty_r+0x1c>)
 8004254:	2300      	movs	r3, #0
 8004256:	4604      	mov	r4, r0
 8004258:	4608      	mov	r0, r1
 800425a:	602b      	str	r3, [r5, #0]
 800425c:	f7fc fc01 	bl	8000a62 <_isatty>
 8004260:	1c43      	adds	r3, r0, #1
 8004262:	d102      	bne.n	800426a <_isatty_r+0x1a>
 8004264:	682b      	ldr	r3, [r5, #0]
 8004266:	b103      	cbz	r3, 800426a <_isatty_r+0x1a>
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	bd38      	pop	{r3, r4, r5, pc}
 800426c:	200002b4 	.word	0x200002b4

08004270 <_init>:
 8004270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004272:	bf00      	nop
 8004274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004276:	bc08      	pop	{r3}
 8004278:	469e      	mov	lr, r3
 800427a:	4770      	bx	lr

0800427c <_fini>:
 800427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427e:	bf00      	nop
 8004280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004282:	bc08      	pop	{r3}
 8004284:	469e      	mov	lr, r3
 8004286:	4770      	bx	lr
