//program counter
module pc(
	input wire clk,
	input wire rst_n,
	input wire [31:0] pc_next,
	output reg [31:0] pc_out
);
	always @(posedge clk or negedge rst_n) begin
		if(!rst_n)
			pc_out <=32'd0;
		else
			pc_out <= pc_next;
	end
endmodule
