
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                         162
     $mux                          175

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== stage1_parameter_buffer_18_2_16_42_2688 ===

   Number of wires:                154
   Number of wire bits:           2703
   Number of public wires:         152
   Number of public wire bits:    2639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           32
     $and                            1
     $eq                            14
     $mul                           31

=== weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wcxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wfxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wixr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Wixr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Woxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== weight_buffer_18_9_42_2_2688Woxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                           12
     $dff                           24

=== design hierarchy ===

   stage1_parameter_buffer_18_2_16_42_2688      1
     counter_41_1                    0
     counter_63_2                    0
     weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Wcxr_real_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Wfxr_real_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Wixr_imag_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Wixr_real_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Woxr_imag_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_42_2_2688Woxr_real_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0

   Number of wires:                154
   Number of wire bits:           2703
   Number of public wires:         152
   Number of public wire bits:    2639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           32
     $and                            1
     $eq                            14
     $mul                           31

