
*** Running vivado
    with args -log system_util_wfifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_wfifo_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_util_wfifo_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1373.145 ; gain = 7.207
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/wr_rd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/adc_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/bd/system/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado.2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top system_util_wfifo_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1373.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_util_wfifo_0_0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/synth/system_util_wfifo_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_wfifo' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/b0db/util_wfifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (1#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_wfifo' (2#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/b0db/util_wfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_wfifo_0_0' (3#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/synth/system_util_wfifo_0_0.v:57]
WARNING: [Synth 8-7129] Port din_valid_4 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_5 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_6 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_7 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[0] in module util_wfifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1373.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1373.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc] for cell 'inst'
Parsing XDC File [D:/zc706_ad9361/zc706_ad9361.runs/system_util_wfifo_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zc706_ad9361/zc706_ad9361.runs/system_util_wfifo_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1457.391 ; gain = 0.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/din_ovf_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_wfifo_0_0/util_wfifo_constr.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/zc706_ad9361/zc706_ad9361.runs/system_util_wfifo_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port din_valid_4 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_5 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[2] in module util_wfifo is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |     6|
|3     |LUT3     |     4|
|4     |LUT4     |     8|
|5     |LUT5     |     4|
|6     |LUT6     |     4|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    31|
|9     |FDPE     |     1|
|10    |FDRE     |    85|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1457.391 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 1457.391 ; gain = 84.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1457.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1472.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 262814c9
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:23 . Memory (MB): peak = 1472.289 ; gain = 99.145
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_util_wfifo_0_0_synth_1/system_util_wfifo_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_util_wfifo_0_0, cache-ID = deac2317deec0a9f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_util_wfifo_0_0_synth_1/system_util_wfifo_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_util_wfifo_0_0_utilization_synth.rpt -pb system_util_wfifo_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 17:24:40 2025...
