

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Nov 11 20:36:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |    10251|    10251|        22|         10|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 10, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.51>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 25 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add3 = alloca i32 1"   --->   Operation 26 'alloca' 'add3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add164 = alloca i32 1"   --->   Operation 27 'alloca' 'add164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 29 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln17"   --->   Operation 30 'read' 'zext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln21"   --->   Operation 31 'read' 'bitcast_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln22"   --->   Operation 32 'read' 'bitcast_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17_cast = zext i10 %zext_ln17_read"   --->   Operation 33 'zext' 'zext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %n"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %bitcast_ln22_read, i32 %add164"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %bitcast_ln21_read, i32 %add3"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %index"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_1 = load i11 %n" [DFT/dft.cpp:19]   --->   Operation 42 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%imag_op_addr = getelementptr i32 %imag_op, i64 0, i64 %zext_ln17_cast" [DFT/dft.cpp:22]   --->   Operation 43 'getelementptr' 'imag_op_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%real_op_addr = getelementptr i32 %real_op, i64 0, i64 %zext_ln17_cast" [DFT/dft.cpp:21]   --->   Operation 44 'getelementptr' 'real_op_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln19 = icmp_eq  i11 %n_1, i11 1024" [DFT/dft.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%add_ln19 = add i11 %n_1, i11 1" [DFT/dft.cpp:19]   --->   Operation 48 'add' 'add_ln19' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc17.exitStub" [DFT/dft.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%index_load = load i10 %index" [DFT/dft.cpp:20]   --->   Operation 50 'load' 'index_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%n_cast2 = zext i11 %n_1" [DFT/dft.cpp:19]   --->   Operation 51 'zext' 'n_cast2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln20 = add i10 %index_load, i10 %trunc_ln_read" [DFT/dft.cpp:20]   --->   Operation 52 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %n_cast2" [DFT/dft.cpp:21]   --->   Operation 53 'getelementptr' 'real_sample_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:21]   --->   Operation 54 'load' 'real_sample_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %index_load" [DFT/dft.cpp:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln21" [DFT/dft.cpp:21]   --->   Operation 56 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:21]   --->   Operation 57 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln21" [DFT/dft.cpp:22]   --->   Operation 58 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:22]   --->   Operation 59 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_1 : Operation 60 [1/1] (1.88ns)   --->   "%ifzero = icmp_eq  i11 %add_ln19, i11 1024" [DFT/dft.cpp:19]   --->   Operation 60 'icmp' 'ifzero' <Predicate = (!icmp_ln19)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %ifzero, void %ifFalse, void %ifTrue" [DFT/dft.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln19 = store i11 %add_ln19, i11 %n" [DFT/dft.cpp:19]   --->   Operation 62 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20, i10 %index" [DFT/dft.cpp:20]   --->   Operation 63 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:21]   --->   Operation 64 'load' 'real_sample_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:21]   --->   Operation 65 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:22]   --->   Operation 66 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %real_sample_load" [DFT/dft.cpp:21]   --->   Operation 67 'bitcast' 'bitcast_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 68 [8/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 68 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 69 [7/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 69 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [8/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 70 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 71 [6/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 71 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [7/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 72 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 73 [5/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 73 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [6/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 75 [4/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 75 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [5/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 76 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 77 [3/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 77 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [4/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 78 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 79 [2/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 79 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [3/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 80 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 81 [1/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln21_2, i32 %cos_coefficients_table_load" [DFT/dft.cpp:21]   --->   Operation 81 'fmul' 'mul6' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [2/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 82 'fmul' 'mul' <Predicate = (!icmp_ln19)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%add3_load = load i32 %add3" [DFT/dft.cpp:21]   --->   Operation 83 'load' 'add3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [10/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln21_2, i32 %sin_coefficients_table_load" [DFT/dft.cpp:22]   --->   Operation 85 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%add164_load = load i32 %add164" [DFT/dft.cpp:22]   --->   Operation 86 'load' 'add164_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [9/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 88 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 89 [8/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 89 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 90 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 91 [7/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 92 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 93 [6/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 93 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 95 [5/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 95 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 97 [4/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 97 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 98 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 99 [3/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 99 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 100 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 100 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 101 [2/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 102 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 103 [1/10] (3.35ns)   --->   "%add = fadd i32 %add3_load, i32 %mul6" [DFT/dft.cpp:21]   --->   Operation 103 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 104 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [DFT/dft.cpp:7]   --->   Operation 105 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 106 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %add164_load, i32 %mul" [DFT/dft.cpp:22]   --->   Operation 106 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %add" [DFT/dft.cpp:21]   --->   Operation 107 'bitcast' 'bitcast_ln21_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_1, i10 %real_op_addr" [DFT/dft.cpp:21]   --->   Operation 108 'store' 'store_ln21' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %add, i32 %add3" [DFT/dft.cpp:21]   --->   Operation 109 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %add1" [DFT/dft.cpp:22]   --->   Operation 110 'bitcast' 'bitcast_ln22_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %bitcast_ln22_1, i10 %imag_op_addr" [DFT/dft.cpp:22]   --->   Operation 111 'store' 'store_ln22' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 112 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add1, i32 %add164" [DFT/dft.cpp:22]   --->   Operation 113 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	'alloca' operation ('n') [13]  (0 ns)
	'load' operation ('n', DFT/dft.cpp:19) on local variable 'n' [28]  (0 ns)
	'add' operation ('add_ln19', DFT/dft.cpp:19) [34]  (1.64 ns)
	'icmp' operation ('ifzero', DFT/dft.cpp:19) [55]  (1.88 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_sample_load', DFT/dft.cpp:21) on array 'real_sample' [44]  (3.25 ns)

 <State 3>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 5>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 6>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:21) [49]  (2.57 ns)

 <State 11>: 3.36ns
The critical path consists of the following:
	'load' operation ('add3_load', DFT/dft.cpp:21) on local variable 'add3' [38]  (0 ns)
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 12>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 13>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 14>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 15>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 16>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 17>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 18>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 19>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 20>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add', DFT/dft.cpp:21) [50]  (3.36 ns)

 <State 21>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add1', DFT/dft.cpp:22) [54]  (3.36 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln22', DFT/dft.cpp:22) of variable 'bitcast_ln22_1', DFT/dft.cpp:22 on array 'imag_op' [61]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
