

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Thu Jul 27 01:34:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha2561_fu_69                          |sha2561                          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_sha256_Pipeline_1_fu_77                |sha256_Pipeline_1                |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82  |sha256_Pipeline_VITIS_LOOP_64_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88  |sha256_Pipeline_VITIS_LOOP_89_3  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      587|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    22934|   124432|    0|
|Memory               |        0|     -|        8|        9|    0|
|Multiplexer          |        -|     -|        -|      168|    -|
|Register             |        -|     -|      531|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    23473|   125196|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|       28|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |grp_sha2561_fu_69                          |sha2561                          |        0|   0|  22389|  109272|    0|
    |grp_sha256_Pipeline_1_fu_77                |sha256_Pipeline_1                |        0|   0|      9|      52|    0|
    |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82  |sha256_Pipeline_VITIS_LOOP_64_1  |        0|   0|      8|    5450|    0|
    |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88  |sha256_Pipeline_VITIS_LOOP_89_3  |        0|   0|    528|    9658|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |Total                                      |                                 |        0|   0|  22934|  124432|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signature_U  |signature_RAM_AUTO_1R1W  |        0|  8|   9|    0|    64|    8|     1|          512|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  8|   9|    0|    64|    8|     1|          512|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |grp_sha2561_fu_69_output_r_TREADY  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_on_subcall_done    |        or|   0|  0|    2|           1|           1|
    |ap_block_state9                    |        or|   0|  0|    2|           1|           1|
    |or_ln174_fu_112_p2                 |        or|   0|  0|  581|         582|         576|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  587|         585|         579|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  54|         10|    1|         10|
    |input_r_TREADY_int_regslice   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice   |  14|          3|  584|       1752|
    |output_r_TVALID_int_regslice  |  14|          3|    1|          3|
    |signature_address0            |  20|          4|    6|         24|
    |signature_ce0                 |  20|          4|    1|          4|
    |signature_d0                  |  14|          3|    8|         24|
    |signature_we0                 |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 168|         34|  604|       1824|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                               |    9|   0|    9|          0|
    |buf_tid_V_reg_154                                       |    6|   0|    6|          0|
    |grp_sha2561_fu_69_ap_start_reg                          |    1|   0|    1|          0|
    |grp_sha256_Pipeline_1_fu_77_ap_start_reg                |    1|   0|    1|          0|
    |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88_ap_start_reg  |    1|   0|    1|          0|
    |hash_tdata_V_reg_149                                    |  512|   0|  512|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   |  531|   0|  531|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|        sha256|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|        sha256|  return value|
|input_r_TDATA    |   in|  584|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|  584|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

