
main course2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017b0  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001978  08001978  00011978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001988  08001988  000200d8  2**0
                  CONTENTS
  4 .ARM          00000000  08001988  08001988  000200d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001988  08001988  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001988  08001988  00011988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800198c  0800198c  0001198c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08001990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  200000d8  08001a68  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08001a68  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004611  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e6e  00000000  00000000  00024719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000288  00000000  00000000  00025588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001d0  00000000  00000000  00025810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b356  00000000  00000000  000259e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000048b0  00000000  00000000  00040d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a01ae  00000000  00000000  000455e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5794  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000007e0  00000000  00000000  000e57e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000d8 	.word	0x200000d8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08001960 	.word	0x08001960

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000dc 	.word	0x200000dc
 8000204:	08001960 	.word	0x08001960

08000208 <__aeabi_dmul>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800020e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000216:	bf1d      	ittte	ne
 8000218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800021c:	ea94 0f0c 	teqne	r4, ip
 8000220:	ea95 0f0c 	teqne	r5, ip
 8000224:	f000 f8de 	bleq	80003e4 <__aeabi_dmul+0x1dc>
 8000228:	442c      	add	r4, r5
 800022a:	ea81 0603 	eor.w	r6, r1, r3
 800022e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000232:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000236:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023a:	bf18      	it	ne
 800023c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000240:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000244:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000248:	d038      	beq.n	80002bc <__aeabi_dmul+0xb4>
 800024a:	fba0 ce02 	umull	ip, lr, r0, r2
 800024e:	f04f 0500 	mov.w	r5, #0
 8000252:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000256:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800025a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800025e:	f04f 0600 	mov.w	r6, #0
 8000262:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000266:	f09c 0f00 	teq	ip, #0
 800026a:	bf18      	it	ne
 800026c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000270:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000274:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000278:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800027c:	d204      	bcs.n	8000288 <__aeabi_dmul+0x80>
 800027e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000282:	416d      	adcs	r5, r5
 8000284:	eb46 0606 	adc.w	r6, r6, r6
 8000288:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800028c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000290:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000294:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000298:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800029c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002a0:	bf88      	it	hi
 80002a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002a6:	d81e      	bhi.n	80002e6 <__aeabi_dmul+0xde>
 80002a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002c0:	ea46 0101 	orr.w	r1, r6, r1
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	ea81 0103 	eor.w	r1, r1, r3
 80002cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d0:	bfc2      	ittt	gt
 80002d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002da:	bd70      	popgt	{r4, r5, r6, pc}
 80002dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002e0:	f04f 0e00 	mov.w	lr, #0
 80002e4:	3c01      	subs	r4, #1
 80002e6:	f300 80ab 	bgt.w	8000440 <__aeabi_dmul+0x238>
 80002ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ee:	bfde      	ittt	le
 80002f0:	2000      	movle	r0, #0
 80002f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002f6:	bd70      	pople	{r4, r5, r6, pc}
 80002f8:	f1c4 0400 	rsb	r4, r4, #0
 80002fc:	3c20      	subs	r4, #32
 80002fe:	da35      	bge.n	800036c <__aeabi_dmul+0x164>
 8000300:	340c      	adds	r4, #12
 8000302:	dc1b      	bgt.n	800033c <__aeabi_dmul+0x134>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f305 	lsl.w	r3, r0, r5
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f205 	lsl.w	r2, r1, r5
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	fa21 f604 	lsr.w	r6, r1, r4
 800032c:	eb42 0106 	adc.w	r1, r2, r6
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 040c 	rsb	r4, r4, #12
 8000340:	f1c4 0520 	rsb	r5, r4, #32
 8000344:	fa00 f304 	lsl.w	r3, r0, r4
 8000348:	fa20 f005 	lsr.w	r0, r0, r5
 800034c:	fa01 f204 	lsl.w	r2, r1, r4
 8000350:	ea40 0002 	orr.w	r0, r0, r2
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f1c4 0520 	rsb	r5, r4, #32
 8000370:	fa00 f205 	lsl.w	r2, r0, r5
 8000374:	ea4e 0e02 	orr.w	lr, lr, r2
 8000378:	fa20 f304 	lsr.w	r3, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea43 0302 	orr.w	r3, r3, r2
 8000384:	fa21 f004 	lsr.w	r0, r1, r4
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	fa21 f204 	lsr.w	r2, r1, r4
 8000390:	ea20 0002 	bic.w	r0, r0, r2
 8000394:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f094 0f00 	teq	r4, #0
 80003a8:	d10f      	bne.n	80003ca <__aeabi_dmul+0x1c2>
 80003aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ae:	0040      	lsls	r0, r0, #1
 80003b0:	eb41 0101 	adc.w	r1, r1, r1
 80003b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3c01      	subeq	r4, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1a6>
 80003be:	ea41 0106 	orr.w	r1, r1, r6
 80003c2:	f095 0f00 	teq	r5, #0
 80003c6:	bf18      	it	ne
 80003c8:	4770      	bxne	lr
 80003ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	eb43 0303 	adc.w	r3, r3, r3
 80003d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3d01      	subeq	r5, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1c6>
 80003de:	ea43 0306 	orr.w	r3, r3, r6
 80003e2:	4770      	bx	lr
 80003e4:	ea94 0f0c 	teq	r4, ip
 80003e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ec:	bf18      	it	ne
 80003ee:	ea95 0f0c 	teqne	r5, ip
 80003f2:	d00c      	beq.n	800040e <__aeabi_dmul+0x206>
 80003f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f8:	bf18      	it	ne
 80003fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fe:	d1d1      	bne.n	80003a4 <__aeabi_dmul+0x19c>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000408:	f04f 0000 	mov.w	r0, #0
 800040c:	bd70      	pop	{r4, r5, r6, pc}
 800040e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000412:	bf06      	itte	eq
 8000414:	4610      	moveq	r0, r2
 8000416:	4619      	moveq	r1, r3
 8000418:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041c:	d019      	beq.n	8000452 <__aeabi_dmul+0x24a>
 800041e:	ea94 0f0c 	teq	r4, ip
 8000422:	d102      	bne.n	800042a <__aeabi_dmul+0x222>
 8000424:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000428:	d113      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800042a:	ea95 0f0c 	teq	r5, ip
 800042e:	d105      	bne.n	800043c <__aeabi_dmul+0x234>
 8000430:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000434:	bf1c      	itt	ne
 8000436:	4610      	movne	r0, r2
 8000438:	4619      	movne	r1, r3
 800043a:	d10a      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800043c:	ea81 0103 	eor.w	r1, r1, r3
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000448:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800044c:	f04f 0000 	mov.w	r0, #0
 8000450:	bd70      	pop	{r4, r5, r6, pc}
 8000452:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000456:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800045a:	bd70      	pop	{r4, r5, r6, pc}

0800045c <__aeabi_drsub>:
 800045c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e002      	b.n	8000468 <__adddf3>
 8000462:	bf00      	nop

08000464 <__aeabi_dsub>:
 8000464:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000468 <__adddf3>:
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000472:	ea94 0f05 	teq	r4, r5
 8000476:	bf08      	it	eq
 8000478:	ea90 0f02 	teqeq	r0, r2
 800047c:	bf1f      	itttt	ne
 800047e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000482:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048e:	f000 80e2 	beq.w	8000656 <__adddf3+0x1ee>
 8000492:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049a:	bfb8      	it	lt
 800049c:	426d      	neglt	r5, r5
 800049e:	dd0c      	ble.n	80004ba <__adddf3+0x52>
 80004a0:	442c      	add	r4, r5
 80004a2:	ea80 0202 	eor.w	r2, r0, r2
 80004a6:	ea81 0303 	eor.w	r3, r1, r3
 80004aa:	ea82 0000 	eor.w	r0, r2, r0
 80004ae:	ea83 0101 	eor.w	r1, r3, r1
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	2d36      	cmp	r5, #54	; 0x36
 80004bc:	bf88      	it	hi
 80004be:	bd30      	pophi	{r4, r5, pc}
 80004c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d0:	d002      	beq.n	80004d8 <__adddf3+0x70>
 80004d2:	4240      	negs	r0, r0
 80004d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x84>
 80004e6:	4252      	negs	r2, r2
 80004e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ec:	ea94 0f05 	teq	r4, r5
 80004f0:	f000 80a7 	beq.w	8000642 <__adddf3+0x1da>
 80004f4:	f1a4 0401 	sub.w	r4, r4, #1
 80004f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004fc:	db0d      	blt.n	800051a <__adddf3+0xb2>
 80004fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000502:	fa22 f205 	lsr.w	r2, r2, r5
 8000506:	1880      	adds	r0, r0, r2
 8000508:	f141 0100 	adc.w	r1, r1, #0
 800050c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000510:	1880      	adds	r0, r0, r2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	4159      	adcs	r1, r3
 8000518:	e00e      	b.n	8000538 <__adddf3+0xd0>
 800051a:	f1a5 0520 	sub.w	r5, r5, #32
 800051e:	f10e 0e20 	add.w	lr, lr, #32
 8000522:	2a01      	cmp	r2, #1
 8000524:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000528:	bf28      	it	cs
 800052a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	18c0      	adds	r0, r0, r3
 8000534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	d507      	bpl.n	800054e <__adddf3+0xe6>
 800053e:	f04f 0e00 	mov.w	lr, #0
 8000542:	f1dc 0c00 	rsbs	ip, ip, #0
 8000546:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054a:	eb6e 0101 	sbc.w	r1, lr, r1
 800054e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000552:	d31b      	bcc.n	800058c <__adddf3+0x124>
 8000554:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000558:	d30c      	bcc.n	8000574 <__adddf3+0x10c>
 800055a:	0849      	lsrs	r1, r1, #1
 800055c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000560:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000564:	f104 0401 	add.w	r4, r4, #1
 8000568:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800056c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000570:	f080 809a 	bcs.w	80006a8 <__adddf3+0x240>
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	ea41 0105 	orr.w	r1, r1, r5
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000590:	4140      	adcs	r0, r0
 8000592:	eb41 0101 	adc.w	r1, r1, r1
 8000596:	3c01      	subs	r4, #1
 8000598:	bf28      	it	cs
 800059a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800059e:	d2e9      	bcs.n	8000574 <__adddf3+0x10c>
 80005a0:	f091 0f00 	teq	r1, #0
 80005a4:	bf04      	itt	eq
 80005a6:	4601      	moveq	r1, r0
 80005a8:	2000      	moveq	r0, #0
 80005aa:	fab1 f381 	clz	r3, r1
 80005ae:	bf08      	it	eq
 80005b0:	3320      	addeq	r3, #32
 80005b2:	f1a3 030b 	sub.w	r3, r3, #11
 80005b6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ba:	da0c      	bge.n	80005d6 <__adddf3+0x16e>
 80005bc:	320c      	adds	r2, #12
 80005be:	dd08      	ble.n	80005d2 <__adddf3+0x16a>
 80005c0:	f102 0c14 	add.w	ip, r2, #20
 80005c4:	f1c2 020c 	rsb	r2, r2, #12
 80005c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005cc:	fa21 f102 	lsr.w	r1, r1, r2
 80005d0:	e00c      	b.n	80005ec <__adddf3+0x184>
 80005d2:	f102 0214 	add.w	r2, r2, #20
 80005d6:	bfd8      	it	le
 80005d8:	f1c2 0c20 	rsble	ip, r2, #32
 80005dc:	fa01 f102 	lsl.w	r1, r1, r2
 80005e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e4:	bfdc      	itt	le
 80005e6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ea:	4090      	lslle	r0, r2
 80005ec:	1ae4      	subs	r4, r4, r3
 80005ee:	bfa2      	ittt	ge
 80005f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f4:	4329      	orrge	r1, r5
 80005f6:	bd30      	popge	{r4, r5, pc}
 80005f8:	ea6f 0404 	mvn.w	r4, r4
 80005fc:	3c1f      	subs	r4, #31
 80005fe:	da1c      	bge.n	800063a <__adddf3+0x1d2>
 8000600:	340c      	adds	r4, #12
 8000602:	dc0e      	bgt.n	8000622 <__adddf3+0x1ba>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0220 	rsb	r2, r4, #32
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f302 	lsl.w	r3, r1, r2
 8000614:	ea40 0003 	orr.w	r0, r0, r3
 8000618:	fa21 f304 	lsr.w	r3, r1, r4
 800061c:	ea45 0103 	orr.w	r1, r5, r3
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f1c4 040c 	rsb	r4, r4, #12
 8000626:	f1c4 0220 	rsb	r2, r4, #32
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 f304 	lsl.w	r3, r1, r4
 8000632:	ea40 0003 	orr.w	r0, r0, r3
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	fa21 f004 	lsr.w	r0, r1, r4
 800063e:	4629      	mov	r1, r5
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f094 0f00 	teq	r4, #0
 8000646:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800064a:	bf06      	itte	eq
 800064c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000650:	3401      	addeq	r4, #1
 8000652:	3d01      	subne	r5, #1
 8000654:	e74e      	b.n	80004f4 <__adddf3+0x8c>
 8000656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065a:	bf18      	it	ne
 800065c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000660:	d029      	beq.n	80006b6 <__adddf3+0x24e>
 8000662:	ea94 0f05 	teq	r4, r5
 8000666:	bf08      	it	eq
 8000668:	ea90 0f02 	teqeq	r0, r2
 800066c:	d005      	beq.n	800067a <__adddf3+0x212>
 800066e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000672:	bf04      	itt	eq
 8000674:	4619      	moveq	r1, r3
 8000676:	4610      	moveq	r0, r2
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea91 0f03 	teq	r1, r3
 800067e:	bf1e      	ittt	ne
 8000680:	2100      	movne	r1, #0
 8000682:	2000      	movne	r0, #0
 8000684:	bd30      	popne	{r4, r5, pc}
 8000686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068a:	d105      	bne.n	8000698 <__adddf3+0x230>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	4149      	adcs	r1, r1
 8000690:	bf28      	it	cs
 8000692:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd30      	pop	{r4, r5, pc}
 8000698:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800069c:	bf3c      	itt	cc
 800069e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006a2:	bd30      	popcc	{r4, r5, pc}
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006b0:	f04f 0000 	mov.w	r0, #0
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ba:	bf1a      	itte	ne
 80006bc:	4619      	movne	r1, r3
 80006be:	4610      	movne	r0, r2
 80006c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c4:	bf1c      	itt	ne
 80006c6:	460b      	movne	r3, r1
 80006c8:	4602      	movne	r2, r0
 80006ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ce:	bf06      	itte	eq
 80006d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d4:	ea91 0f03 	teqeq	r1, r3
 80006d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	bf00      	nop

080006e0 <__aeabi_ui2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f04f 0500 	mov.w	r5, #0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e750      	b.n	80005a0 <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_i2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000714:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000718:	bf48      	it	mi
 800071a:	4240      	negmi	r0, r0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e73e      	b.n	80005a0 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_f2d>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072a:	ea4f 0131 	mov.w	r1, r1, rrx
 800072e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000732:	bf1f      	itttt	ne
 8000734:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000738:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800073c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000740:	4770      	bxne	lr
 8000742:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000746:	bf08      	it	eq
 8000748:	4770      	bxeq	lr
 800074a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800074e:	bf04      	itt	eq
 8000750:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 7460 	mov.w	r4, #896	; 0x380
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	e71c      	b.n	80005a0 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_ul2d>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	b530      	push	{r4, r5, lr}
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	e00a      	b.n	800078e <__aeabi_l2d+0x16>

08000778 <__aeabi_l2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000786:	d502      	bpl.n	800078e <__aeabi_l2d+0x16>
 8000788:	4240      	negs	r0, r0
 800078a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000792:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000796:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079a:	f43f aed8 	beq.w	800054e <__adddf3+0xe6>
 800079e:	f04f 0203 	mov.w	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ae:	bf18      	it	ne
 80007b0:	3203      	addne	r2, #3
 80007b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b6:	f1c2 0320 	rsb	r3, r2, #32
 80007ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80007be:	fa20 f002 	lsr.w	r0, r0, r2
 80007c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c6:	ea40 000e 	orr.w	r0, r0, lr
 80007ca:	fa21 f102 	lsr.w	r1, r1, r2
 80007ce:	4414      	add	r4, r2
 80007d0:	e6bd      	b.n	800054e <__adddf3+0xe6>
 80007d2:	bf00      	nop

080007d4 <__aeabi_d2f>:
 80007d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007dc:	bf24      	itt	cs
 80007de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007e6:	d90d      	bls.n	8000804 <__aeabi_d2f+0x30>
 80007e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007fc:	bf08      	it	eq
 80007fe:	f020 0001 	biceq.w	r0, r0, #1
 8000802:	4770      	bx	lr
 8000804:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000808:	d121      	bne.n	800084e <__aeabi_d2f+0x7a>
 800080a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800080e:	bfbc      	itt	lt
 8000810:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000814:	4770      	bxlt	lr
 8000816:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800081a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800081e:	f1c2 0218 	rsb	r2, r2, #24
 8000822:	f1c2 0c20 	rsb	ip, r2, #32
 8000826:	fa10 f30c 	lsls.w	r3, r0, ip
 800082a:	fa20 f002 	lsr.w	r0, r0, r2
 800082e:	bf18      	it	ne
 8000830:	f040 0001 	orrne.w	r0, r0, #1
 8000834:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000838:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800083c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000840:	ea40 000c 	orr.w	r0, r0, ip
 8000844:	fa23 f302 	lsr.w	r3, r3, r2
 8000848:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800084c:	e7cc      	b.n	80007e8 <__aeabi_d2f+0x14>
 800084e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000852:	d107      	bne.n	8000864 <__aeabi_d2f+0x90>
 8000854:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000858:	bf1e      	ittt	ne
 800085a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800085e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000862:	4770      	bxne	lr
 8000864:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000868:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800086c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop

08000874 <DMA2_Stream0_IRQHandler>:
void set_shifts(void);
void protect_software(void);
void integral_protect(void);

void DMA2_Stream0_IRQHandler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
    TIC = DWT->CYCCNT;
 800087a:	4b59      	ldr	r3, [pc, #356]	; (80009e0 <DMA2_Stream0_IRQHandler+0x16c>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	4a59      	ldr	r2, [pc, #356]	; (80009e4 <DMA2_Stream0_IRQHandler+0x170>)
 8000880:	6013      	str	r3, [r2, #0]
	// Сброс флага прерывания DMA2_Stream0 по окончанию передачи данных.
    DMA2->LIFCR |= DMA_LIFCR_CTCIF0;
 8000882:	4b59      	ldr	r3, [pc, #356]	; (80009e8 <DMA2_Stream0_IRQHandler+0x174>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	4a58      	ldr	r2, [pc, #352]	; (80009e8 <DMA2_Stream0_IRQHandler+0x174>)
 8000888:	f043 0320 	orr.w	r3, r3, #32
 800088c:	6093      	str	r3, [r2, #8]

    // Ожидание выполнения всех инструкций в конвейере (pipeline).
    // __ISB();

    // Пересчёт значений из ADC_Buffer в физические величины.
    shift_and_scale();
 800088e:	f000 f8c5 	bl	8000a1c <shift_and_scale>

    // Программные защиты.
    protect_software();
 8000892:	f000 f97f 	bl	8000b94 <protect_software>

    // Автоопределение смещений.
    set_shifts();
 8000896:	f000 f93f 	bl	8000b18 <set_shifts>

    static unsigned int cnt =0;

    cnt ++;
 800089a:	4b54      	ldr	r3, [pc, #336]	; (80009ec <DMA2_Stream0_IRQHandler+0x178>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	3301      	adds	r3, #1
 80008a0:	4a52      	ldr	r2, [pc, #328]	; (80009ec <DMA2_Stream0_IRQHandler+0x178>)
 80008a2:	6013      	str	r3, [r2, #0]
    if(cnt<50)	//50=(0.01/2)*FS
 80008a4:	4b51      	ldr	r3, [pc, #324]	; (80009ec <DMA2_Stream0_IRQHandler+0x178>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	2b31      	cmp	r3, #49	; 0x31
 80008aa:	d803      	bhi.n	80008b4 <DMA2_Stream0_IRQHandler+0x40>
    	REF_CONTROLLER = 3.5F;
 80008ac:	4b50      	ldr	r3, [pc, #320]	; (80009f0 <DMA2_Stream0_IRQHandler+0x17c>)
 80008ae:	4a51      	ldr	r2, [pc, #324]	; (80009f4 <DMA2_Stream0_IRQHandler+0x180>)
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	e00a      	b.n	80008ca <DMA2_Stream0_IRQHandler+0x56>
    else if (cnt<100)
 80008b4:	4b4d      	ldr	r3, [pc, #308]	; (80009ec <DMA2_Stream0_IRQHandler+0x178>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b63      	cmp	r3, #99	; 0x63
 80008ba:	d803      	bhi.n	80008c4 <DMA2_Stream0_IRQHandler+0x50>
    	REF_CONTROLLER = 4.5F;
 80008bc:	4b4c      	ldr	r3, [pc, #304]	; (80009f0 <DMA2_Stream0_IRQHandler+0x17c>)
 80008be:	4a4e      	ldr	r2, [pc, #312]	; (80009f8 <DMA2_Stream0_IRQHandler+0x184>)
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	e002      	b.n	80008ca <DMA2_Stream0_IRQHandler+0x56>
    else
    	cnt=0;
 80008c4:	4b49      	ldr	r3, [pc, #292]	; (80009ec <DMA2_Stream0_IRQHandler+0x178>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]

    //уСТАВКА ТОКА
    REF_CONTROLLER = 4.F;
 80008ca:	4b49      	ldr	r3, [pc, #292]	; (80009f0 <DMA2_Stream0_IRQHandler+0x17c>)
 80008cc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80008d0:	601a      	str	r2, [r3, #0]
    // Линейный задатчик уставки тока реактора.
  //  float iL_ramp = Linear_Ramp(&LINEAR_RAMP, REF_CONTROLLER);

    // Ошибка регулирования тока реактора.
    float error = REF_CONTROLLER - Boost_Measure.data.iL;
 80008d2:	4b47      	ldr	r3, [pc, #284]	; (80009f0 <DMA2_Stream0_IRQHandler+0x17c>)
 80008d4:	ed93 7a00 	vldr	s14, [r3]
 80008d8:	4b48      	ldr	r3, [pc, #288]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 80008da:	edd3 7a03 	vldr	s15, [r3, #12]
 80008de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008e2:	edc7 7a05 	vstr	s15, [r7, #20]

    // Расчёт ПИД-регулятора тока реактора.
    float out = PID_Controller(&Boost_Control.pid_current, error);
 80008e6:	ed97 0a05 	vldr	s0, [r7, #20]
 80008ea:	4845      	ldr	r0, [pc, #276]	; (8000a00 <DMA2_Stream0_IRQHandler+0x18c>)
 80008ec:	f000 fa87 	bl	8000dfe <PID_Controller>
 80008f0:	ed87 0a04 	vstr	s0, [r7, #16]

    // Выводим переменную на ЦАП2.

    float dac2_data = out;
 80008f4:	693b      	ldr	r3, [r7, #16]
 80008f6:	60fb      	str	r3, [r7, #12]
    //Boost_Measure.dac[1].data = out;

    // Расчёт коэффициента заполнения.
    Boost_Control.duty = out + Boost_Measure.data.inj*(0.04f/1.65f);
 80008f8:	4b40      	ldr	r3, [pc, #256]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 80008fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80008fe:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000a04 <DMA2_Stream0_IRQHandler+0x190>
 8000902:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000906:	edd7 7a04 	vldr	s15, [r7, #16]
 800090a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800090e:	4b3e      	ldr	r3, [pc, #248]	; (8000a08 <DMA2_Stream0_IRQHandler+0x194>)
 8000910:	edc3 7a00 	vstr	s15, [r3]

    // Выводим переменную на ЦАП1.
    float dac1_data = Boost_Control.duty;
 8000914:	4b3c      	ldr	r3, [pc, #240]	; (8000a08 <DMA2_Stream0_IRQHandler+0x194>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	60bb      	str	r3, [r7, #8]
    //Boost_Measure.dac[0].data = Boost_Control.duty;

    // Регистр сравнения: ARR * (коэфф. заполнения).
    TIM8->CCR1 = TIM8->ARR * LIMIT(Boost_Control.duty, Boost_Protect.sat.duty_min, Boost_Protect.sat.duty_max);
 800091a:	4b3c      	ldr	r3, [pc, #240]	; (8000a0c <DMA2_Stream0_IRQHandler+0x198>)
 800091c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800091e:	ee07 3a90 	vmov	s15, r3
 8000922:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000926:	4b38      	ldr	r3, [pc, #224]	; (8000a08 <DMA2_Stream0_IRQHandler+0x194>)
 8000928:	edd3 6a00 	vldr	s13, [r3]
 800092c:	4b38      	ldr	r3, [pc, #224]	; (8000a10 <DMA2_Stream0_IRQHandler+0x19c>)
 800092e:	edd3 7a07 	vldr	s15, [r3, #28]
 8000932:	eef4 6ae7 	vcmpe.f32	s13, s15
 8000936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800093a:	d503      	bpl.n	8000944 <DMA2_Stream0_IRQHandler+0xd0>
 800093c:	4b34      	ldr	r3, [pc, #208]	; (8000a10 <DMA2_Stream0_IRQHandler+0x19c>)
 800093e:	edd3 7a07 	vldr	s15, [r3, #28]
 8000942:	e011      	b.n	8000968 <DMA2_Stream0_IRQHandler+0xf4>
 8000944:	4b30      	ldr	r3, [pc, #192]	; (8000a08 <DMA2_Stream0_IRQHandler+0x194>)
 8000946:	edd3 6a00 	vldr	s13, [r3]
 800094a:	4b31      	ldr	r3, [pc, #196]	; (8000a10 <DMA2_Stream0_IRQHandler+0x19c>)
 800094c:	edd3 7a08 	vldr	s15, [r3, #32]
 8000950:	eef4 6ae7 	vcmpe.f32	s13, s15
 8000954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000958:	dd03      	ble.n	8000962 <DMA2_Stream0_IRQHandler+0xee>
 800095a:	4b2d      	ldr	r3, [pc, #180]	; (8000a10 <DMA2_Stream0_IRQHandler+0x19c>)
 800095c:	edd3 7a08 	vldr	s15, [r3, #32]
 8000960:	e002      	b.n	8000968 <DMA2_Stream0_IRQHandler+0xf4>
 8000962:	4b29      	ldr	r3, [pc, #164]	; (8000a08 <DMA2_Stream0_IRQHandler+0x194>)
 8000964:	edd3 7a00 	vldr	s15, [r3]
 8000968:	ee67 7a87 	vmul.f32	s15, s15, s14
 800096c:	4b27      	ldr	r3, [pc, #156]	; (8000a0c <DMA2_Stream0_IRQHandler+0x198>)
 800096e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000972:	ee17 2a90 	vmov	r2, s15
 8000976:	635a      	str	r2, [r3, #52]	; 0x34

    // Пересчитываем внутренние переменные в значения регистров ЦАП1 и ЦАП2.
    unsigned int dac1 = Boost_Measure.dac[0].scale * dac1_data + Boost_Measure.dac[0].shift;
 8000978:	4b20      	ldr	r3, [pc, #128]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 800097a:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800097e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000986:	4b1d      	ldr	r3, [pc, #116]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 8000988:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800098c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000994:	ee17 3a90 	vmov	r3, s15
 8000998:	607b      	str	r3, [r7, #4]
    unsigned int dac2 = Boost_Measure.dac[1].scale * dac2_data + Boost_Measure.dac[1].shift;
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 800099c:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80009a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80009a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009a8:	4b14      	ldr	r3, [pc, #80]	; (80009fc <DMA2_Stream0_IRQHandler+0x188>)
 80009aa:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80009ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009b6:	ee17 3a90 	vmov	r3, s15
 80009ba:	603b      	str	r3, [r7, #0]

   // unsigned int dac1 = Boost_Measure.dac[0].scale * Boost_Measure.dac[0].data + Boost_Measure.dac[0].shift;
   // unsigned int dac2 = Boost_Measure.dac[1].scale * Boost_Measure.dac[1].data + Boost_Measure.dac[1].shift;

    // Запись чисел в ЦАП1 и ЦАП2.
    DAC->DHR12RD = dac1 | (dac2 << 16);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	041a      	lsls	r2, r3, #16
 80009c0:	4914      	ldr	r1, [pc, #80]	; (8000a14 <DMA2_Stream0_IRQHandler+0x1a0>)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	620b      	str	r3, [r1, #32]

    TOC = DWT->CYCCNT-TIC;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <DMA2_Stream0_IRQHandler+0x16c>)
 80009ca:	685a      	ldr	r2, [r3, #4]
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <DMA2_Stream0_IRQHandler+0x170>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	4a11      	ldr	r2, [pc, #68]	; (8000a18 <DMA2_Stream0_IRQHandler+0x1a4>)
 80009d4:	6013      	str	r3, [r2, #0]
}
 80009d6:	bf00      	nop
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	e0001000 	.word	0xe0001000
 80009e4:	200000f8 	.word	0x200000f8
 80009e8:	40026400 	.word	0x40026400
 80009ec:	20000100 	.word	0x20000100
 80009f0:	200000f4 	.word	0x200000f4
 80009f4:	40600000 	.word	0x40600000
 80009f8:	40900000 	.word	0x40900000
 80009fc:	20000034 	.word	0x20000034
 8000a00:	20000004 	.word	0x20000004
 8000a04:	3cc6980c 	.word	0x3cc6980c
 8000a08:	20000000 	.word	0x20000000
 8000a0c:	40010400 	.word	0x40010400
 8000a10:	200000b0 	.word	0x200000b0
 8000a14:	40007400 	.word	0x40007400
 8000a18:	200000fc 	.word	0x200000fc

08000a1c <shift_and_scale>:
/**
 * \brief       Функция пересчёта значений физических величин.
 *
 */
void shift_and_scale(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
    extern volatile unsigned int ADC_Buffer[];

    Boost_Measure.data.inj = Boost_Measure.scale.inj * ADC_Buffer[0] + Boost_Measure.shift.inj;
 8000a20:	4b3b      	ldr	r3, [pc, #236]	; (8000b10 <shift_and_scale+0xf4>)
 8000a22:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8000a26:	4b3b      	ldr	r3, [pc, #236]	; (8000b14 <shift_and_scale+0xf8>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	ee07 3a90 	vmov	s15, r3
 8000a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a36:	4b36      	ldr	r3, [pc, #216]	; (8000b10 <shift_and_scale+0xf4>)
 8000a38:	edd3 7a07 	vldr	s15, [r3, #28]
 8000a3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a40:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <shift_and_scale+0xf4>)
 8000a42:	edc3 7a01 	vstr	s15, [r3, #4]
    Boost_Measure.data.u2 = Boost_Measure.scale.u2 * ADC_Buffer[1] + Boost_Measure.shift.u2;
 8000a46:	4b32      	ldr	r3, [pc, #200]	; (8000b10 <shift_and_scale+0xf4>)
 8000a48:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8000a4c:	4b31      	ldr	r3, [pc, #196]	; (8000b14 <shift_and_scale+0xf8>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	ee07 3a90 	vmov	s15, r3
 8000a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a5c:	4b2c      	ldr	r3, [pc, #176]	; (8000b10 <shift_and_scale+0xf4>)
 8000a5e:	edd3 7a08 	vldr	s15, [r3, #32]
 8000a62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a66:	4b2a      	ldr	r3, [pc, #168]	; (8000b10 <shift_and_scale+0xf4>)
 8000a68:	edc3 7a02 	vstr	s15, [r3, #8]
    Boost_Measure.data.iL = Boost_Measure.scale.iL * ADC_Buffer[2] + Boost_Measure.shift.iL;
 8000a6c:	4b28      	ldr	r3, [pc, #160]	; (8000b10 <shift_and_scale+0xf4>)
 8000a6e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8000a72:	4b28      	ldr	r3, [pc, #160]	; (8000b14 <shift_and_scale+0xf8>)
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	ee07 3a90 	vmov	s15, r3
 8000a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a82:	4b23      	ldr	r3, [pc, #140]	; (8000b10 <shift_and_scale+0xf4>)
 8000a84:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a8c:	4b20      	ldr	r3, [pc, #128]	; (8000b10 <shift_and_scale+0xf4>)
 8000a8e:	edc3 7a03 	vstr	s15, [r3, #12]
    Boost_Measure.data.temperature = Boost_Measure.scale.temperature * ADC_Buffer[3] + Boost_Measure.shift.temperature;
 8000a92:	4b1f      	ldr	r3, [pc, #124]	; (8000b10 <shift_and_scale+0xf4>)
 8000a94:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8000a98:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <shift_and_scale+0xf8>)
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	ee07 3a90 	vmov	s15, r3
 8000aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <shift_and_scale+0xf4>)
 8000aaa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000aae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <shift_and_scale+0xf4>)
 8000ab4:	edc3 7a04 	vstr	s15, [r3, #16]
    Boost_Measure.data.u1 = Boost_Measure.scale.u1 * ADC_Buffer[4] + Boost_Measure.shift.u1;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <shift_and_scale+0xf4>)
 8000aba:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000abe:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <shift_and_scale+0xf8>)
 8000ac0:	691b      	ldr	r3, [r3, #16]
 8000ac2:	ee07 3a90 	vmov	s15, r3
 8000ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <shift_and_scale+0xf4>)
 8000ad0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad8:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <shift_and_scale+0xf4>)
 8000ada:	edc3 7a05 	vstr	s15, [r3, #20]
    Boost_Measure.data.in = Boost_Measure.scale.in * ADC_Buffer[5] + Boost_Measure.shift.in;
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <shift_and_scale+0xf4>)
 8000ae0:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8000ae4:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <shift_and_scale+0xf8>)
 8000ae6:	695b      	ldr	r3, [r3, #20]
 8000ae8:	ee07 3a90 	vmov	s15, r3
 8000aec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000af0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af4:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <shift_and_scale+0xf4>)
 8000af6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000afa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000afe:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <shift_and_scale+0xf4>)
 8000b00:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000034 	.word	0x20000034
 8000b14:	20000104 	.word	0x20000104

08000b18 <set_shifts>:
/**
 * \brief       Функция автоопределения смещений для АЦП.
 *
 */
void set_shifts(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
    if (Boost_Measure.count == 0)
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <set_shifts+0x74>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d02e      	beq.n	8000b82 <set_shifts+0x6a>
        return;

    // Обнуление текущего смещения и суммы при старте алгоритма автоопределения смещения.
    if (Boost_Measure.count == SET_SHIFTS_MAX_COUNT)
 8000b24:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <set_shifts+0x74>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d107      	bne.n	8000b40 <set_shifts+0x28>
        Boost_Measure.shift.inj = Boost_Measure.sum.inj = 0;
 8000b30:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <set_shifts+0x74>)
 8000b32:	f04f 0200 	mov.w	r2, #0
 8000b36:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <set_shifts+0x74>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3c:	4a13      	ldr	r2, [pc, #76]	; (8000b8c <set_shifts+0x74>)
 8000b3e:	61d3      	str	r3, [r2, #28]

    // Накапливаем сумму.
    Boost_Measure.sum.inj += Boost_Measure.data.inj * (1.f / SET_SHIFTS_MAX_COUNT);
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <set_shifts+0x74>)
 8000b42:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <set_shifts+0x74>)
 8000b48:	edd3 7a01 	vldr	s15, [r3, #4]
 8000b4c:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000b90 <set_shifts+0x78>
 8000b50:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b58:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <set_shifts+0x74>)
 8000b5a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    // Декремент счётчика и проверка окончания автоопределения смещений.
    if (--Boost_Measure.count == 0)
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <set_shifts+0x74>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	4a09      	ldr	r2, [pc, #36]	; (8000b8c <set_shifts+0x74>)
 8000b66:	6013      	str	r3, [r2, #0]
 8000b68:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <set_shifts+0x74>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d109      	bne.n	8000b84 <set_shifts+0x6c>
        Boost_Measure.shift.inj = -Boost_Measure.sum.inj;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <set_shifts+0x74>)
 8000b72:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8000b76:	eef1 7a67 	vneg.f32	s15, s15
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <set_shifts+0x74>)
 8000b7c:	edc3 7a07 	vstr	s15, [r3, #28]
 8000b80:	e000      	b.n	8000b84 <set_shifts+0x6c>
        return;
 8000b82:	bf00      	nop
}
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	20000034 	.word	0x20000034
 8000b90:	37a7c5ac 	.word	0x37a7c5ac

08000b94 <protect_software>:
/**
 * \brief       Функция программных защит.
 *
 */
void protect_software(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
    // Защита по максимальному току реактора.
    if (Boost_Measure.data.iL > Boost_Protect.iL_max)
 8000b98:	4b27      	ldr	r3, [pc, #156]	; (8000c38 <protect_software+0xa4>)
 8000b9a:	ed93 7a03 	vldr	s14, [r3, #12]
 8000b9e:	4b27      	ldr	r3, [pc, #156]	; (8000c3c <protect_software+0xa8>)
 8000ba0:	edd3 7a00 	vldr	s15, [r3]
 8000ba4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bac:	dd07      	ble.n	8000bbe <protect_software+0x2a>
    {
        timer_PWM_Off();
 8000bae:	f000 fe79 	bl	80018a4 <timer_PWM_Off>
        GPIOD->ODR |= 1 << 2;
 8000bb2:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <protect_software+0xac>)
 8000bb4:	695b      	ldr	r3, [r3, #20]
 8000bb6:	4a22      	ldr	r2, [pc, #136]	; (8000c40 <protect_software+0xac>)
 8000bb8:	f043 0304 	orr.w	r3, r3, #4
 8000bbc:	6153      	str	r3, [r2, #20]
    }

    // Защита по максимальному выходному току.
    if (Boost_Measure.data.in > Boost_Protect.in_max)
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <protect_software+0xa4>)
 8000bc0:	ed93 7a06 	vldr	s14, [r3, #24]
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	; (8000c3c <protect_software+0xa8>)
 8000bc6:	edd3 7a01 	vldr	s15, [r3, #4]
 8000bca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd2:	dd07      	ble.n	8000be4 <protect_software+0x50>
    {
        timer_PWM_Off();
 8000bd4:	f000 fe66 	bl	80018a4 <timer_PWM_Off>
        GPIOD->ODR |= 1 << 3;
 8000bd8:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <protect_software+0xac>)
 8000bda:	695b      	ldr	r3, [r3, #20]
 8000bdc:	4a18      	ldr	r2, [pc, #96]	; (8000c40 <protect_software+0xac>)
 8000bde:	f043 0308 	orr.w	r3, r3, #8
 8000be2:	6153      	str	r3, [r2, #20]
    }

    // Защита по максимальному входному напряжению.
    if (Boost_Measure.data.u1 > Boost_Protect.u1_max)
 8000be4:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <protect_software+0xa4>)
 8000be6:	ed93 7a05 	vldr	s14, [r3, #20]
 8000bea:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <protect_software+0xa8>)
 8000bec:	edd3 7a02 	vldr	s15, [r3, #8]
 8000bf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf8:	dd07      	ble.n	8000c0a <protect_software+0x76>
    {
        timer_PWM_Off();
 8000bfa:	f000 fe53 	bl	80018a4 <timer_PWM_Off>
        GPIOD->ODR |= 1 << 4;
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <protect_software+0xac>)
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	4a0f      	ldr	r2, [pc, #60]	; (8000c40 <protect_software+0xac>)
 8000c04:	f043 0310 	orr.w	r3, r3, #16
 8000c08:	6153      	str	r3, [r2, #20]
    }

    // Защита по максимальному выходному напряжению.
    if (Boost_Measure.data.u2 > Boost_Protect.u2_max)
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <protect_software+0xa4>)
 8000c0c:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c10:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <protect_software+0xa8>)
 8000c12:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1e:	dd07      	ble.n	8000c30 <protect_software+0x9c>
    {
        timer_PWM_Off();
 8000c20:	f000 fe40 	bl	80018a4 <timer_PWM_Off>
        GPIOD->ODR |= 1 << 5;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <protect_software+0xac>)
 8000c26:	695b      	ldr	r3, [r3, #20]
 8000c28:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <protect_software+0xac>)
 8000c2a:	f043 0320 	orr.w	r3, r3, #32
 8000c2e:	6153      	str	r3, [r2, #20]
    }

    // Интегрально-токовая защита.
    integral_protect();
 8000c30:	f000 f80a 	bl	8000c48 <integral_protect>
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000034 	.word	0x20000034
 8000c3c:	200000b0 	.word	0x200000b0
 8000c40:	40020c00 	.word	0x40020c00
 8000c44:	00000000 	.word	0x00000000

08000c48 <integral_protect>:
/**
 * \brief       Функция интегрально-токовой защиты по току реактора (входному току).
 *
 */
void integral_protect(void)
{
 8000c48:	b5b0      	push	{r4, r5, r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
    // Разница между током реактора и его номинальным значением.
    float x = Boost_Measure.data.iL - Boost_Protect.iL_n;
 8000c4e:	4b2a      	ldr	r3, [pc, #168]	; (8000cf8 <integral_protect+0xb0>)
 8000c50:	ed93 7a03 	vldr	s14, [r3, #12]
 8000c54:	4b29      	ldr	r3, [pc, #164]	; (8000cfc <integral_protect+0xb4>)
 8000c56:	edd3 7a06 	vldr	s15, [r3, #24]
 8000c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c5e:	edc7 7a01 	vstr	s15, [r7, #4]

    // Расчёт выхода интегратора (суммы).
    Boost_Protect.iL_int_sum = Boost_Protect.iL_int_sum + x * TS;
 8000c62:	4b26      	ldr	r3, [pc, #152]	; (8000cfc <integral_protect+0xb4>)
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fd5c 	bl	8000724 <__aeabi_f2d>
 8000c6c:	4604      	mov	r4, r0
 8000c6e:	460d      	mov	r5, r1
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff fd57 	bl	8000724 <__aeabi_f2d>
 8000c76:	a31e      	add	r3, pc, #120	; (adr r3, 8000cf0 <integral_protect+0xa8>)
 8000c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c7c:	f7ff fac4 	bl	8000208 <__aeabi_dmul>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	4620      	mov	r0, r4
 8000c86:	4629      	mov	r1, r5
 8000c88:	f7ff fbee 	bl	8000468 <__adddf3>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4610      	mov	r0, r2
 8000c92:	4619      	mov	r1, r3
 8000c94:	f7ff fd9e 	bl	80007d4 <__aeabi_d2f>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	4a18      	ldr	r2, [pc, #96]	; (8000cfc <integral_protect+0xb4>)
 8000c9c:	6113      	str	r3, [r2, #16]

    // Обнуляем интегратор (сумму) в нормальном режиме работы.
    if (Boost_Protect.iL_int_sum < 0)
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <integral_protect+0xb4>)
 8000ca0:	edd3 7a04 	vldr	s15, [r3, #16]
 8000ca4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cac:	d504      	bpl.n	8000cb8 <integral_protect+0x70>
        Boost_Protect.iL_int_sum = 0;
 8000cae:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <integral_protect+0xb4>)
 8000cb0:	f04f 0200 	mov.w	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]
    {
        Boost_Protect.iL_int_sum = 0;
        timer_PWM_Off();
        GPIOD->ODR |= 1 << 1;
    }
}
 8000cb6:	e017      	b.n	8000ce8 <integral_protect+0xa0>
    else if (Boost_Protect.iL_int_sum > Boost_Protect.iL_int_max)
 8000cb8:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <integral_protect+0xb4>)
 8000cba:	ed93 7a04 	vldr	s14, [r3, #16]
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <integral_protect+0xb4>)
 8000cc0:	edd3 7a05 	vldr	s15, [r3, #20]
 8000cc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ccc:	dc00      	bgt.n	8000cd0 <integral_protect+0x88>
}
 8000cce:	e00b      	b.n	8000ce8 <integral_protect+0xa0>
        Boost_Protect.iL_int_sum = 0;
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	; (8000cfc <integral_protect+0xb4>)
 8000cd2:	f04f 0200 	mov.w	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
        timer_PWM_Off();
 8000cd8:	f000 fde4 	bl	80018a4 <timer_PWM_Off>
        GPIOD->ODR |= 1 << 1;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <integral_protect+0xb8>)
 8000cde:	695b      	ldr	r3, [r3, #20]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	; (8000d00 <integral_protect+0xb8>)
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	6153      	str	r3, [r2, #20]
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bdb0      	pop	{r4, r5, r7, pc}
 8000cf0:	88e368f1 	.word	0x88e368f1
 8000cf4:	3ee4f8b5 	.word	0x3ee4f8b5
 8000cf8:	20000034 	.word	0x20000034
 8000cfc:	200000b0 	.word	0x200000b0
 8000d00:	40020c00 	.word	0x40020c00

08000d04 <Trapezoidal_Integrator>:
 *
 * \return      y: сумму интегратора (выход).
 *
 */
float Trapezoidal_Integrator(Integrator_Struct * integrator, float x)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	ed87 0a00 	vstr	s0, [r7]
    // out[n] = s[n-1] + x[n] * k.
    float out = LIMIT(integrator->sum + x * integrator->k, integrator->sat.min, integrator->sat.max);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	edd3 6a00 	vldr	s13, [r3]
 8000d1c:	edd7 7a00 	vldr	s15, [r7]
 8000d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d36:	d503      	bpl.n	8000d40 <Trapezoidal_Integrator+0x3c>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d3e:	e023      	b.n	8000d88 <Trapezoidal_Integrator+0x84>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	edd3 6a00 	vldr	s13, [r3]
 8000d4c:	edd7 7a00 	vldr	s15, [r7]
 8000d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d66:	dd03      	ble.n	8000d70 <Trapezoidal_Integrator+0x6c>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d6e:	e00b      	b.n	8000d88 <Trapezoidal_Integrator+0x84>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	edd3 6a00 	vldr	s13, [r3]
 8000d7c:	edd7 7a00 	vldr	s15, [r7]
 8000d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d88:	edc7 7a03 	vstr	s15, [r7, #12]

    // s[n] = out[n] + x[n] * k.
    integrator->sum = out + x * integrator->k;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	ed93 7a00 	vldr	s14, [r3]
 8000d92:	edd7 7a00 	vldr	s15, [r7]
 8000d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	edc3 7a01 	vstr	s15, [r3, #4]

    return out;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	ee07 3a90 	vmov	s15, r3
}
 8000dae:	eeb0 0a67 	vmov.f32	s0, s15
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <BackwardEuler_Diff>:
 *
 * \return      y: выход дифференциатора.
 *
 */
float BackwardEuler_Diff(Diff_Struct * diff, float x)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	ed87 0a00 	vstr	s0, [r7]
    // y[n] = (x[n] - x[n-1]) * k.
    float out = (x - diff->xz) * diff->k;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	edd3 7a01 	vldr	s15, [r3, #4]
 8000dce:	ed97 7a00 	vldr	s14, [r7]
 8000dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	edd3 7a00 	vldr	s15, [r3]
 8000ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000de0:	edc7 7a03 	vstr	s15, [r7, #12]

    // Сохраняем текущее значение x для следующего расчёта.
    diff->xz = x;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	605a      	str	r2, [r3, #4]

    return out;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	ee07 3a90 	vmov	s15, r3
}
 8000df0:	eeb0 0a67 	vmov.f32	s0, s15
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <PID_Controller>:
 *
 * \return      y: выход регулятора.
 *
 */
float PID_Controller(PID_Controller_Struct * pid, float x)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b086      	sub	sp, #24
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
 8000e06:	ed87 0a00 	vstr	s0, [r7]
    // Расчёт пропорциональной части.
    float out_p = x * pid->kp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	edd3 7a00 	vldr	s15, [r3]
 8000e10:	ed97 7a00 	vldr	s14, [r7]
 8000e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e18:	edc7 7a05 	vstr	s15, [r7, #20]

    // Расчёт интегральной части.
    float out_i = Trapezoidal_Integrator(&pid->integrator, x);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3308      	adds	r3, #8
 8000e20:	ed97 0a00 	vldr	s0, [r7]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff ff6d 	bl	8000d04 <Trapezoidal_Integrator>
 8000e2a:	ed87 0a04 	vstr	s0, [r7, #16]

    // Расчёт дифференциальной части.
    float out_d = BackwardEuler_Diff(&pid->diff, x);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	331c      	adds	r3, #28
 8000e32:	ed97 0a00 	vldr	s0, [r7]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ffc0 	bl	8000dbc <BackwardEuler_Diff>
 8000e3c:	ed87 0a03 	vstr	s0, [r7, #12]

    return LIMIT(out_p + out_i + out_d, pid->sat.min, pid->sat.max);
 8000e40:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e44:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000e5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e62:	d503      	bpl.n	8000e6c <PID_Controller+0x6e>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000e6a:	e01f      	b.n	8000eac <PID_Controller+0xae>
 8000e6c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e70:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e78:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000e86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8e:	dd03      	ble.n	8000e98 <PID_Controller+0x9a>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000e96:	e009      	b.n	8000eac <PID_Controller+0xae>
 8000e98:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ea0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ea4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000eac:	eeb0 0a67 	vmov.f32	s0, s15
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <main>:
#include "control.h"

volatile float TEMPERATURE;

int main(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
    // Включение DWT (счётчик тактов, Program Counter)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Armv7-M Architecture Reference Manual, p. C1-706.
 8000ebe:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <main+0xa0>)
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	4a25      	ldr	r2, [pc, #148]	; (8000f58 <main+0xa0>)
 8000ec4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ec8:	60d3      	str	r3, [r2, #12]
    DWT->LAR = 0xC5ACCE55;                          // ARM CoreSight Architecture Specification (v3.0), p. B2-61.
 8000eca:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <main+0xa4>)
 8000ecc:	4a24      	ldr	r2, [pc, #144]	; (8000f60 <main+0xa8>)
 8000ece:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
    DWT->CYCCNT = 0;                                // Armv7-M Architecture Reference Manual, p. C1-731.
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <main+0xa4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Armv7-M Architecture Reference Manual, p. C1-740.
 8000ed8:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <main+0xa4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a1f      	ldr	r2, [pc, #124]	; (8000f5c <main+0xa4>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee4:	b672      	cpsid	i
}
 8000ee6:	bf00      	nop
    // Глобальное отключение прерываний.
    __disable_irq();

    //init_INTERRUPT();

    init_INTERRUPT();
 8000ee8:	f000 fb8d 	bl	8001606 <init_INTERRUPT>
    init_RCC();
 8000eec:	f000 fbf4 	bl	80016d8 <init_RCC>
    init_DAC();
 8000ef0:	f000 f996 	bl	8001220 <init_DAC>
    init_GPIO();
 8000ef4:	f000 f9f8 	bl	80012e8 <init_GPIO>
    init_DMA();
 8000ef8:	f000 f9aa 	bl	8001250 <init_DMA>
    init_ADC();
 8000efc:	f000 f8cc 	bl	8001098 <init_ADC>
    init_TIMER8();
 8000f00:	f000 fc7e 	bl	8001800 <init_TIMER8>

    // Ожидание включения периферии.
    for(int i = 0; i < 5000; i++);
 8000f04:	2300      	movs	r3, #0
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	e002      	b.n	8000f10 <main+0x58>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f241 3287 	movw	r2, #4999	; 0x1387
 8000f16:	4293      	cmp	r3, r2
 8000f18:	ddf7      	ble.n	8000f0a <main+0x52>
  __ASM volatile ("cpsie i" : : : "memory");
 8000f1a:	b662      	cpsie	i
}
 8000f1c:	bf00      	nop
    {
        //for(int i = 0; i < 100000; i++);
        //GPIOD->ODR ^= 1 << 1;

        // Проверяем PB1 (SW1) на ноль.
        if (!(GPIOB->IDR & (1 << 1)))
 8000f1e:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <main+0xac>)
 8000f20:	691b      	ldr	r3, [r3, #16]
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d103      	bne.n	8000f32 <main+0x7a>
            Boost_Measure.count = SET_SHIFTS_MAX_COUNT;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <main+0xb0>)
 8000f2c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000f30:	601a      	str	r2, [r3, #0]

        // Проверяем PB2 (SW2) на ноль.
        if (!(GPIOB->IDR & (1 << 2)))
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <main+0xac>)
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1ef      	bne.n	8000f1e <main+0x66>
        {
            extern float REF_CONTROLLER;

            REF_CONTROLLER = IL_REF_1;
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <main+0xb4>)
 8000f40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f44:	601a      	str	r2, [r3, #0]

            timer_PWM_On();
 8000f46:	f000 fc9d 	bl	8001884 <timer_PWM_On>
            GPIOD->ODR &= ~((1 << 1) | (1 << 2) | (1 << 3) | (1 << 4) | (1 << 5));
 8000f4a:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <main+0xb8>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	4a08      	ldr	r2, [pc, #32]	; (8000f70 <main+0xb8>)
 8000f50:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8000f54:	6153      	str	r3, [r2, #20]
        if (!(GPIOB->IDR & (1 << 1)))
 8000f56:	e7e2      	b.n	8000f1e <main+0x66>
 8000f58:	e000edf0 	.word	0xe000edf0
 8000f5c:	e0001000 	.word	0xe0001000
 8000f60:	c5acce55 	.word	0xc5acce55
 8000f64:	40020400 	.word	0x40020400
 8000f68:	20000034 	.word	0x20000034
 8000f6c:	200000f4 	.word	0x200000f4
 8000f70:	40020c00 	.word	0x40020c00

08000f74 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <SystemInit+0x20>)
 8000f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f7e:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <SystemInit+0x20>)
 8000f80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	2300      	movs	r3, #0
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	2302      	movs	r3, #2
 8000fb0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000fb2:	4b34      	ldr	r3, [pc, #208]	; (8001084 <SystemCoreClockUpdate+0xec>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	f003 030c 	and.w	r3, r3, #12
 8000fba:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	2b08      	cmp	r3, #8
 8000fc0:	d011      	beq.n	8000fe6 <SystemCoreClockUpdate+0x4e>
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	2b08      	cmp	r3, #8
 8000fc6:	d844      	bhi.n	8001052 <SystemCoreClockUpdate+0xba>
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <SystemCoreClockUpdate+0x3e>
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d004      	beq.n	8000fde <SystemCoreClockUpdate+0x46>
 8000fd4:	e03d      	b.n	8001052 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 8000fd8:	4a2c      	ldr	r2, [pc, #176]	; (800108c <SystemCoreClockUpdate+0xf4>)
 8000fda:	601a      	str	r2, [r3, #0]
      break;
 8000fdc:	e03d      	b.n	800105a <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000fde:	4b2a      	ldr	r3, [pc, #168]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 8000fe0:	4a2b      	ldr	r2, [pc, #172]	; (8001090 <SystemCoreClockUpdate+0xf8>)
 8000fe2:	601a      	str	r2, [r3, #0]
      break;
 8000fe4:	e039      	b.n	800105a <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000fe6:	4b27      	ldr	r3, [pc, #156]	; (8001084 <SystemCoreClockUpdate+0xec>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	0d9b      	lsrs	r3, r3, #22
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	; (8001084 <SystemCoreClockUpdate+0xec>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ffa:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d00c      	beq.n	800101c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001002:	4a23      	ldr	r2, [pc, #140]	; (8001090 <SystemCoreClockUpdate+0xf8>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	fbb2 f3f3 	udiv	r3, r2, r3
 800100a:	4a1e      	ldr	r2, [pc, #120]	; (8001084 <SystemCoreClockUpdate+0xec>)
 800100c:	6852      	ldr	r2, [r2, #4]
 800100e:	0992      	lsrs	r2, r2, #6
 8001010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001014:	fb02 f303 	mul.w	r3, r2, r3
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e00b      	b.n	8001034 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800101c:	4a1b      	ldr	r2, [pc, #108]	; (800108c <SystemCoreClockUpdate+0xf4>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	fbb2 f3f3 	udiv	r3, r2, r3
 8001024:	4a17      	ldr	r2, [pc, #92]	; (8001084 <SystemCoreClockUpdate+0xec>)
 8001026:	6852      	ldr	r2, [r2, #4]
 8001028:	0992      	lsrs	r2, r2, #6
 800102a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800102e:	fb02 f303 	mul.w	r3, r2, r3
 8001032:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <SystemCoreClockUpdate+0xec>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	0c1b      	lsrs	r3, r3, #16
 800103a:	f003 0303 	and.w	r3, r3, #3
 800103e:	3301      	adds	r3, #1
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	fbb2 f3f3 	udiv	r3, r2, r3
 800104c:	4a0e      	ldr	r2, [pc, #56]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 800104e:	6013      	str	r3, [r2, #0]
      break;
 8001050:	e003      	b.n	800105a <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8001052:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 8001054:	4a0d      	ldr	r2, [pc, #52]	; (800108c <SystemCoreClockUpdate+0xf4>)
 8001056:	601a      	str	r2, [r3, #0]
      break;
 8001058:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800105a:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <SystemCoreClockUpdate+0xec>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	091b      	lsrs	r3, r3, #4
 8001060:	f003 030f 	and.w	r3, r3, #15
 8001064:	4a0b      	ldr	r2, [pc, #44]	; (8001094 <SystemCoreClockUpdate+0xfc>)
 8001066:	5cd3      	ldrb	r3, [r2, r3]
 8001068:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800106a:	4b07      	ldr	r3, [pc, #28]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	4a04      	ldr	r2, [pc, #16]	; (8001088 <SystemCoreClockUpdate+0xf0>)
 8001076:	6013      	str	r3, [r2, #0]
}
 8001078:	bf00      	nop
 800107a:	371c      	adds	r7, #28
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	40023800 	.word	0x40023800
 8001088:	200000d4 	.word	0x200000d4
 800108c:	00f42400 	.word	0x00f42400
 8001090:	017d7840 	.word	0x017d7840
 8001094:	08001978 	.word	0x08001978

08001098 <init_ADC>:

#include "stm32f7xx.h"
#include "adc.h"

void init_ADC(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
    // Вкл. тактирования модулей ADC1,2,3.
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800109c:	4b5b      	ldr	r3, [pc, #364]	; (800120c <init_ADC+0x174>)
 800109e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a0:	4a5a      	ldr	r2, [pc, #360]	; (800120c <init_ADC+0x174>)
 80010a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a6:	6453      	str	r3, [r2, #68]	; 0x44
    RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 80010a8:	4b58      	ldr	r3, [pc, #352]	; (800120c <init_ADC+0x174>)
 80010aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ac:	4a57      	ldr	r2, [pc, #348]	; (800120c <init_ADC+0x174>)
 80010ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b2:	6453      	str	r3, [r2, #68]	; 0x44
    RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
 80010b4:	4b55      	ldr	r3, [pc, #340]	; (800120c <init_ADC+0x174>)
 80010b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b8:	4a54      	ldr	r2, [pc, #336]	; (800120c <init_ADC+0x174>)
 80010ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010be:	6453      	str	r3, [r2, #68]	; 0x44

    // Вкл. ADC1,2,3.
    ADC1->CR2 |= ADC_CR2_ADON;
 80010c0:	4b53      	ldr	r3, [pc, #332]	; (8001210 <init_ADC+0x178>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	4a52      	ldr	r2, [pc, #328]	; (8001210 <init_ADC+0x178>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6093      	str	r3, [r2, #8]
    ADC2->CR2 |= ADC_CR2_ADON;
 80010cc:	4b51      	ldr	r3, [pc, #324]	; (8001214 <init_ADC+0x17c>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	4a50      	ldr	r2, [pc, #320]	; (8001214 <init_ADC+0x17c>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6093      	str	r3, [r2, #8]
    ADC3->CR2 |= ADC_CR2_ADON;
 80010d8:	4b4f      	ldr	r3, [pc, #316]	; (8001218 <init_ADC+0x180>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	4a4e      	ldr	r2, [pc, #312]	; (8001218 <init_ADC+0x180>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6093      	str	r3, [r2, #8]

    // Выбираем каналы АЦП для первого преобразования.
    ADC1->SQR3 |= 3;    // Сигнал инжекции.
 80010e4:	4b4a      	ldr	r3, [pc, #296]	; (8001210 <init_ADC+0x178>)
 80010e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e8:	4a49      	ldr	r2, [pc, #292]	; (8001210 <init_ADC+0x178>)
 80010ea:	f043 0303 	orr.w	r3, r3, #3
 80010ee:	6353      	str	r3, [r2, #52]	; 0x34
    ADC2->SQR3 |= 0;    // Выходное напряжение.
 80010f0:	4b48      	ldr	r3, [pc, #288]	; (8001214 <init_ADC+0x17c>)
 80010f2:	4a48      	ldr	r2, [pc, #288]	; (8001214 <init_ADC+0x17c>)
 80010f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f6:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->SQR3 |= 14;   // Ток реактора.
 80010f8:	4b47      	ldr	r3, [pc, #284]	; (8001218 <init_ADC+0x180>)
 80010fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010fc:	4a46      	ldr	r2, [pc, #280]	; (8001218 <init_ADC+0x180>)
 80010fe:	f043 030e 	orr.w	r3, r3, #14
 8001102:	6353      	str	r3, [r2, #52]	; 0x34

    // Выбираем каналы АЦП для второго преобразования.
    ADC1->SQR3 |= 18 << 5;  // Температура.
 8001104:	4b42      	ldr	r3, [pc, #264]	; (8001210 <init_ADC+0x178>)
 8001106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001108:	4a41      	ldr	r2, [pc, #260]	; (8001210 <init_ADC+0x178>)
 800110a:	f443 7310 	orr.w	r3, r3, #576	; 0x240
 800110e:	6353      	str	r3, [r2, #52]	; 0x34
    ADC2->SQR3 |= 13 << 5;  // Входное напряжение.
 8001110:	4b40      	ldr	r3, [pc, #256]	; (8001214 <init_ADC+0x17c>)
 8001112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001114:	4a3f      	ldr	r2, [pc, #252]	; (8001214 <init_ADC+0x17c>)
 8001116:	f443 73d0 	orr.w	r3, r3, #416	; 0x1a0
 800111a:	6353      	str	r3, [r2, #52]	; 0x34
    ADC3->SQR3 |= 12 << 5;  // Выходной ток.
 800111c:	4b3e      	ldr	r3, [pc, #248]	; (8001218 <init_ADC+0x180>)
 800111e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001120:	4a3d      	ldr	r2, [pc, #244]	; (8001218 <init_ADC+0x180>)
 8001122:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001126:	6353      	str	r3, [r2, #52]	; 0x34

    // Количество преобразований = 2.
    ADC1->SQR1 |= 1 << 20;
 8001128:	4b39      	ldr	r3, [pc, #228]	; (8001210 <init_ADC+0x178>)
 800112a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112c:	4a38      	ldr	r2, [pc, #224]	; (8001210 <init_ADC+0x178>)
 800112e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001132:	62d3      	str	r3, [r2, #44]	; 0x2c
    ADC2->SQR1 |= 1 << 20;
 8001134:	4b37      	ldr	r3, [pc, #220]	; (8001214 <init_ADC+0x17c>)
 8001136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001138:	4a36      	ldr	r2, [pc, #216]	; (8001214 <init_ADC+0x17c>)
 800113a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800113e:	62d3      	str	r3, [r2, #44]	; 0x2c
    ADC3->SQR1 |= 1 << 20;
 8001140:	4b35      	ldr	r3, [pc, #212]	; (8001218 <init_ADC+0x180>)
 8001142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001144:	4a34      	ldr	r2, [pc, #208]	; (8001218 <init_ADC+0x180>)
 8001146:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800114a:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Вкл. режима сканирования.
    ADC1->CR1 |= ADC_CR1_SCAN;
 800114c:	4b30      	ldr	r3, [pc, #192]	; (8001210 <init_ADC+0x178>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	4a2f      	ldr	r2, [pc, #188]	; (8001210 <init_ADC+0x178>)
 8001152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001156:	6053      	str	r3, [r2, #4]
    ADC2->CR1 |= ADC_CR1_SCAN;
 8001158:	4b2e      	ldr	r3, [pc, #184]	; (8001214 <init_ADC+0x17c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	4a2d      	ldr	r2, [pc, #180]	; (8001214 <init_ADC+0x17c>)
 800115e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001162:	6053      	str	r3, [r2, #4]
    ADC3->CR1 |= ADC_CR1_SCAN;
 8001164:	4b2c      	ldr	r3, [pc, #176]	; (8001218 <init_ADC+0x180>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	4a2b      	ldr	r2, [pc, #172]	; (8001218 <init_ADC+0x180>)
 800116a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800116e:	6053      	str	r3, [r2, #4]

    // Устанавливаем период выборки равным 15 циклов.
    ADC1->SMPR1 |= ADC_SMPR1_SMP18_0;
 8001170:	4b27      	ldr	r3, [pc, #156]	; (8001210 <init_ADC+0x178>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	4a26      	ldr	r2, [pc, #152]	; (8001210 <init_ADC+0x178>)
 8001176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800117a:	60d3      	str	r3, [r2, #12]
    ADC1->SMPR2 |= ADC_SMPR2_SMP3_0;
 800117c:	4b24      	ldr	r3, [pc, #144]	; (8001210 <init_ADC+0x178>)
 800117e:	691b      	ldr	r3, [r3, #16]
 8001180:	4a23      	ldr	r2, [pc, #140]	; (8001210 <init_ADC+0x178>)
 8001182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001186:	6113      	str	r3, [r2, #16]

    ADC2->SMPR2 |= ADC_SMPR2_SMP0_0;
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <init_ADC+0x17c>)
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	4a21      	ldr	r2, [pc, #132]	; (8001214 <init_ADC+0x17c>)
 800118e:	f043 0301 	orr.w	r3, r3, #1
 8001192:	6113      	str	r3, [r2, #16]
    ADC2->SMPR1 |= ADC_SMPR1_SMP13_0;
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <init_ADC+0x17c>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <init_ADC+0x17c>)
 800119a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800119e:	60d3      	str	r3, [r2, #12]

    ADC3->SMPR1 |= ADC_SMPR1_SMP14_0;
 80011a0:	4b1d      	ldr	r3, [pc, #116]	; (8001218 <init_ADC+0x180>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <init_ADC+0x180>)
 80011a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011aa:	60d3      	str	r3, [r2, #12]
    ADC3->SMPR1 |= ADC_SMPR1_SMP12_0;
 80011ac:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <init_ADC+0x180>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	4a19      	ldr	r2, [pc, #100]	; (8001218 <init_ADC+0x180>)
 80011b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011b6:	60d3      	str	r3, [r2, #12]

    // Вкл. запуск АЦП от сигнала TIM8 TRGO.
    ADC1->CR2 |= ADC_CR2_EXTSEL_0 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;
 80011b8:	4b15      	ldr	r3, [pc, #84]	; (8001210 <init_ADC+0x178>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a14      	ldr	r2, [pc, #80]	; (8001210 <init_ADC+0x178>)
 80011be:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80011c2:	6093      	str	r3, [r2, #8]

    // Запуск АЦП от TIM8 TRGO по нарастающему фронту.
    ADC1->CR2 |= ADC_CR2_EXTEN_0;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <init_ADC+0x178>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	4a11      	ldr	r2, [pc, #68]	; (8001210 <init_ADC+0x178>)
 80011ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ce:	6093      	str	r3, [r2, #8]

    // Вкл. температурного датчика.
    ADC->CCR |= ADC_CCR_TSVREFE;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <init_ADC+0x184>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	4a11      	ldr	r2, [pc, #68]	; (800121c <init_ADC+0x184>)
 80011d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011da:	6053      	str	r3, [r2, #4]

    // Режим работы АЦП с DMA = 1.
    ADC->CCR |= ADC_CCR_DMA_0;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <init_ADC+0x184>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	4a0e      	ldr	r2, [pc, #56]	; (800121c <init_ADC+0x184>)
 80011e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e6:	6053      	str	r3, [r2, #4]

    // Вкл. запуск запросов к DMA по окончанию преобразований.
    ADC->CCR |= ADC_CCR_DDS;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <init_ADC+0x184>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	4a0b      	ldr	r2, [pc, #44]	; (800121c <init_ADC+0x184>)
 80011ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011f2:	6053      	str	r3, [r2, #4]

    // Режим Triple ADC Mode.
    ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_4;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <init_ADC+0x184>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	4a08      	ldr	r2, [pc, #32]	; (800121c <init_ADC+0x184>)
 80011fa:	f043 0316 	orr.w	r3, r3, #22
 80011fe:	6053      	str	r3, [r2, #4]
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40012000 	.word	0x40012000
 8001214:	40012100 	.word	0x40012100
 8001218:	40012200 	.word	0x40012200
 800121c:	40012300 	.word	0x40012300

08001220 <init_DAC>:

#include "stm32f7xx.h"
#include "dac.h"

void init_DAC(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
    // Вкл. тактирование ЦАП.
    RCC->APB1ENR |= RCC_APB1ENR_DACEN;
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <init_DAC+0x28>)
 8001226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <init_DAC+0x28>)
 800122a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800122e:	6413      	str	r3, [r2, #64]	; 0x40

    // Вкл. ЦАП1 и ЦАП2.
    DAC->CR |= DAC_CR_EN1 | DAC_CR_EN2;
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <init_DAC+0x2c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a05      	ldr	r2, [pc, #20]	; (800124c <init_DAC+0x2c>)
 8001236:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800123a:	6013      	str	r3, [r2, #0]
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800
 800124c:	40007400 	.word	0x40007400

08001250 <init_DMA>:
#include "dma.h"

volatile unsigned int ADC_Buffer[6];

void init_DMA(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
    // Вкл. тактирование на DMA2.
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <init_DMA+0x88>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001258:	4a1f      	ldr	r2, [pc, #124]	; (80012d8 <init_DMA+0x88>)
 800125a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800125e:	6313      	str	r3, [r2, #48]	; 0x30

    // Настраиваем адрес источника данных (АЦП).
    DMA2_Stream0->PAR = (unsigned int)&(ADC->CDR);
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <init_DMA+0x8c>)
 8001262:	4a1f      	ldr	r2, [pc, #124]	; (80012e0 <init_DMA+0x90>)
 8001264:	609a      	str	r2, [r3, #8]

    // Настраиваем адрес места назначения (массив).
    DMA2_Stream0->M0AR = (unsigned int)&ADC_Buffer[0];
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <init_DMA+0x8c>)
 8001268:	4a1e      	ldr	r2, [pc, #120]	; (80012e4 <init_DMA+0x94>)
 800126a:	60da      	str	r2, [r3, #12]

    // Количество пересылаемых данных.
    DMA2_Stream0->NDTR = 6;
 800126c:	4b1b      	ldr	r3, [pc, #108]	; (80012dc <init_DMA+0x8c>)
 800126e:	2206      	movs	r2, #6
 8001270:	605a      	str	r2, [r3, #4]

    // Выбираем канал 0.
    DMA2_Stream0->CR |= 0 << 25;
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <init_DMA+0x8c>)
 8001274:	4a19      	ldr	r2, [pc, #100]	; (80012dc <init_DMA+0x8c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6013      	str	r3, [r2, #0]

    // Установка приоритета при выборе потоков DMA для передачи
    // данных по шине данных = very high.
    DMA2_Stream0->CR |= DMA_SxCR_PL_0 | DMA_SxCR_PL_1;
 800127a:	4b18      	ldr	r3, [pc, #96]	; (80012dc <init_DMA+0x8c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a17      	ldr	r2, [pc, #92]	; (80012dc <init_DMA+0x8c>)
 8001280:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001284:	6013      	str	r3, [r2, #0]

    // Размер данных в источнике (АЦП) = 32 бита.
    DMA2_Stream0->CR |= DMA_SxCR_PSIZE_1;
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <init_DMA+0x8c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a14      	ldr	r2, [pc, #80]	; (80012dc <init_DMA+0x8c>)
 800128c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001290:	6013      	str	r3, [r2, #0]

    // Размер данных в месте назначения (массив) = 32 бита.
    DMA2_Stream0->CR |= DMA_SxCR_MSIZE_1;
 8001292:	4b12      	ldr	r3, [pc, #72]	; (80012dc <init_DMA+0x8c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a11      	ldr	r2, [pc, #68]	; (80012dc <init_DMA+0x8c>)
 8001298:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129c:	6013      	str	r3, [r2, #0]

    // Вкл. увеличение адрес в месте назначения (массив) при последовательной записи элементов.
    DMA2_Stream0->CR |= DMA_SxCR_MINC;
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <init_DMA+0x8c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <init_DMA+0x8c>)
 80012a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a8:	6013      	str	r3, [r2, #0]

    // Вкл. режим цикличной (непрерывной) передачи.
    DMA2_Stream0->CR |= DMA_SxCR_CIRC;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <init_DMA+0x8c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a0b      	ldr	r2, [pc, #44]	; (80012dc <init_DMA+0x8c>)
 80012b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b4:	6013      	str	r3, [r2, #0]

    // Вкл. прерывание по окончанию передачи.
    DMA2_Stream0->CR |= DMA_SxCR_TCIE;
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <init_DMA+0x8c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a08      	ldr	r2, [pc, #32]	; (80012dc <init_DMA+0x8c>)
 80012bc:	f043 0310 	orr.w	r3, r3, #16
 80012c0:	6013      	str	r3, [r2, #0]

    // Вкл. DMA2 Stream0.
    DMA2_Stream0->CR |= DMA_SxCR_EN;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <init_DMA+0x8c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a05      	ldr	r2, [pc, #20]	; (80012dc <init_DMA+0x8c>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	6013      	str	r3, [r2, #0]
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40026410 	.word	0x40026410
 80012e0:	40012308 	.word	0x40012308
 80012e4:	20000104 	.word	0x20000104

080012e8 <init_GPIO>:
void init_GPIO_Output(GPIO_TypeDef * gpio, unsigned int pin);
void init_GPIO_AFunction(GPIO_TypeDef * gpio, unsigned int pin, unsigned int AF);
void init_GPIO_Analog(GPIO_TypeDef * gpio, unsigned int pin);

void init_GPIO(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80012ec:	4b37      	ldr	r3, [pc, #220]	; (80013cc <init_GPIO+0xe4>)
 80012ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f0:	4a36      	ldr	r2, [pc, #216]	; (80013cc <init_GPIO+0xe4>)
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80012f8:	4b34      	ldr	r3, [pc, #208]	; (80013cc <init_GPIO+0xe4>)
 80012fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fc:	4a33      	ldr	r2, [pc, #204]	; (80013cc <init_GPIO+0xe4>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8001304:	4b31      	ldr	r3, [pc, #196]	; (80013cc <init_GPIO+0xe4>)
 8001306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001308:	4a30      	ldr	r2, [pc, #192]	; (80013cc <init_GPIO+0xe4>)
 800130a:	f043 0308 	orr.w	r3, r3, #8
 800130e:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001310:	4b2e      	ldr	r3, [pc, #184]	; (80013cc <init_GPIO+0xe4>)
 8001312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001314:	4a2d      	ldr	r2, [pc, #180]	; (80013cc <init_GPIO+0xe4>)
 8001316:	f043 0301 	orr.w	r3, r3, #1
 800131a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 800131c:	4b2b      	ldr	r3, [pc, #172]	; (80013cc <init_GPIO+0xe4>)
 800131e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001320:	4a2a      	ldr	r2, [pc, #168]	; (80013cc <init_GPIO+0xe4>)
 8001322:	f043 0320 	orr.w	r3, r3, #32
 8001326:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
 8001328:	4b28      	ldr	r3, [pc, #160]	; (80013cc <init_GPIO+0xe4>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132c:	4a27      	ldr	r2, [pc, #156]	; (80013cc <init_GPIO+0xe4>)
 800132e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001332:	6313      	str	r3, [r2, #48]	; 0x30

    // Светодиоды.
    init_GPIO_Output(GPIOD, 1);     // HL1.
 8001334:	2101      	movs	r1, #1
 8001336:	4826      	ldr	r0, [pc, #152]	; (80013d0 <init_GPIO+0xe8>)
 8001338:	f000 f854 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 2);     // HL2.
 800133c:	2102      	movs	r1, #2
 800133e:	4824      	ldr	r0, [pc, #144]	; (80013d0 <init_GPIO+0xe8>)
 8001340:	f000 f850 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 3);     // HL3.
 8001344:	2103      	movs	r1, #3
 8001346:	4822      	ldr	r0, [pc, #136]	; (80013d0 <init_GPIO+0xe8>)
 8001348:	f000 f84c 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 4);     // HL4.
 800134c:	2104      	movs	r1, #4
 800134e:	4820      	ldr	r0, [pc, #128]	; (80013d0 <init_GPIO+0xe8>)
 8001350:	f000 f848 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 5);     // HL5.
 8001354:	2105      	movs	r1, #5
 8001356:	481e      	ldr	r0, [pc, #120]	; (80013d0 <init_GPIO+0xe8>)
 8001358:	f000 f844 	bl	80013e4 <init_GPIO_Output>

    // Тестовые выводы.
    init_GPIO_Output(GPIOD, 6);     // X5.
 800135c:	2106      	movs	r1, #6
 800135e:	481c      	ldr	r0, [pc, #112]	; (80013d0 <init_GPIO+0xe8>)
 8001360:	f000 f840 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 7);     // X6.
 8001364:	2107      	movs	r1, #7
 8001366:	481a      	ldr	r0, [pc, #104]	; (80013d0 <init_GPIO+0xe8>)
 8001368:	f000 f83c 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 9);     // X7.
 800136c:	2109      	movs	r1, #9
 800136e:	4819      	ldr	r0, [pc, #100]	; (80013d4 <init_GPIO+0xec>)
 8001370:	f000 f838 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 10);    // X8.
 8001374:	210a      	movs	r1, #10
 8001376:	4817      	ldr	r0, [pc, #92]	; (80013d4 <init_GPIO+0xec>)
 8001378:	f000 f834 	bl	80013e4 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 11);    // X9.
 800137c:	210b      	movs	r1, #11
 800137e:	4815      	ldr	r0, [pc, #84]	; (80013d4 <init_GPIO+0xec>)
 8001380:	f000 f830 	bl	80013e4 <init_GPIO_Output>

    // Выход TIM8 CH1.
    init_GPIO_AFunction(GPIOC, 6, 3);
 8001384:	2203      	movs	r2, #3
 8001386:	2106      	movs	r1, #6
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <init_GPIO+0xf0>)
 800138a:	f000 f840 	bl	800140e <init_GPIO_AFunction>

    init_GPIO_Analog(GPIOA, 0);     // Выходное напряжение.
 800138e:	2100      	movs	r1, #0
 8001390:	4812      	ldr	r0, [pc, #72]	; (80013dc <init_GPIO+0xf4>)
 8001392:	f000 f875 	bl	8001480 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOC, 2);     // Выходной ток.
 8001396:	2102      	movs	r1, #2
 8001398:	480f      	ldr	r0, [pc, #60]	; (80013d8 <init_GPIO+0xf0>)
 800139a:	f000 f871 	bl	8001480 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOC, 3);     // Входное напряжение.
 800139e:	2103      	movs	r1, #3
 80013a0:	480d      	ldr	r0, [pc, #52]	; (80013d8 <init_GPIO+0xf0>)
 80013a2:	f000 f86d 	bl	8001480 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOF, 4);     // Ток дросселя (входной ток).
 80013a6:	2104      	movs	r1, #4
 80013a8:	480d      	ldr	r0, [pc, #52]	; (80013e0 <init_GPIO+0xf8>)
 80013aa:	f000 f869 	bl	8001480 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOA, 3);     // Сигнал инжекции (для частотных характеристик).
 80013ae:	2103      	movs	r1, #3
 80013b0:	480a      	ldr	r0, [pc, #40]	; (80013dc <init_GPIO+0xf4>)
 80013b2:	f000 f865 	bl	8001480 <init_GPIO_Analog>

    init_GPIO_Analog(GPIOA, 4);     // ЦАП1.
 80013b6:	2104      	movs	r1, #4
 80013b8:	4808      	ldr	r0, [pc, #32]	; (80013dc <init_GPIO+0xf4>)
 80013ba:	f000 f861 	bl	8001480 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOA, 5);     // ЦАП2.
 80013be:	2105      	movs	r1, #5
 80013c0:	4806      	ldr	r0, [pc, #24]	; (80013dc <init_GPIO+0xf4>)
 80013c2:	f000 f85d 	bl	8001480 <init_GPIO_Analog>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020c00 	.word	0x40020c00
 80013d4:	40021800 	.word	0x40021800
 80013d8:	40020800 	.word	0x40020800
 80013dc:	40020000 	.word	0x40020000
 80013e0:	40021400 	.word	0x40021400

080013e4 <init_GPIO_Output>:

void init_GPIO_Output(GPIO_TypeDef * gpio, unsigned int pin)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
    gpio->MODER |= 1 << (2*pin);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	0052      	lsls	r2, r2, #1
 80013f6:	2101      	movs	r1, #1
 80013f8:	fa01 f202 	lsl.w	r2, r1, r2
 80013fc:	431a      	orrs	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	601a      	str	r2, [r3, #0]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <init_GPIO_AFunction>:

void init_GPIO_AFunction(GPIO_TypeDef * gpio, unsigned int pin, unsigned int AF)
{
 800140e:	b480      	push	{r7}
 8001410:	b085      	sub	sp, #20
 8001412:	af00      	add	r7, sp, #0
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
    if (pin < 8)
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	2b07      	cmp	r3, #7
 800141e:	d80a      	bhi.n	8001436 <init_GPIO_AFunction+0x28>
        gpio->AFR[0] |= AF << (4*pin);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6a1a      	ldr	r2, [r3, #32]
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	6879      	ldr	r1, [r7, #4]
 800142a:	fa01 f303 	lsl.w	r3, r1, r3
 800142e:	431a      	orrs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	621a      	str	r2, [r3, #32]
 8001434:	e00a      	b.n	800144c <init_GPIO_AFunction+0x3e>
    else
        gpio->AFR[1] |= AF << (4*(pin - 8));
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3b08      	subs	r3, #8
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	431a      	orrs	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	625a      	str	r2, [r3, #36]	; 0x24

    gpio->MODER |= 2 << (2*pin);
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	0052      	lsls	r2, r2, #1
 8001454:	2102      	movs	r1, #2
 8001456:	fa01 f202 	lsl.w	r2, r1, r2
 800145a:	431a      	orrs	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	601a      	str	r2, [r3, #0]
    gpio->OSPEEDR |= 3 << (2*pin);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	0052      	lsls	r2, r2, #1
 8001468:	2103      	movs	r1, #3
 800146a:	fa01 f202 	lsl.w	r2, r1, r2
 800146e:	431a      	orrs	r2, r3
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	609a      	str	r2, [r3, #8]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <init_GPIO_Analog>:

void init_GPIO_Analog(GPIO_TypeDef * gpio, unsigned int pin)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
    gpio->MODER |= 3 << (2*pin);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	0052      	lsls	r2, r2, #1
 8001492:	2103      	movs	r1, #3
 8001494:	fa01 f202 	lsl.w	r2, r1, r2
 8001498:	431a      	orrs	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	601a      	str	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014bc:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <__NVIC_SetPriorityGrouping+0x40>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014c8:	4013      	ands	r3, r2
 80014ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <__NVIC_SetPriorityGrouping+0x44>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014da:	4a04      	ldr	r2, [pc, #16]	; (80014ec <__NVIC_SetPriorityGrouping+0x40>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60d3      	str	r3, [r2, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00
 80014f0:	05fa0000 	.word	0x05fa0000

080014f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <__NVIC_GetPriorityGrouping+0x18>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	f003 0307 	and.w	r3, r3, #7
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	db0b      	blt.n	800153a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	f003 021f 	and.w	r2, r3, #31
 8001528:	4907      	ldr	r1, [pc, #28]	; (8001548 <__NVIC_EnableIRQ+0x38>)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	095b      	lsrs	r3, r3, #5
 8001530:	2001      	movs	r0, #1
 8001532:	fa00 f202 	lsl.w	r2, r0, r2
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000e100 	.word	0xe000e100

0800154c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	6039      	str	r1, [r7, #0]
 8001556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155c:	2b00      	cmp	r3, #0
 800155e:	db0a      	blt.n	8001576 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	490c      	ldr	r1, [pc, #48]	; (8001598 <__NVIC_SetPriority+0x4c>)
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	0112      	lsls	r2, r2, #4
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	440b      	add	r3, r1
 8001570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001574:	e00a      	b.n	800158c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4908      	ldr	r1, [pc, #32]	; (800159c <__NVIC_SetPriority+0x50>)
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	3b04      	subs	r3, #4
 8001584:	0112      	lsls	r2, r2, #4
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	440b      	add	r3, r1
 800158a:	761a      	strb	r2, [r3, #24]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000e100 	.word	0xe000e100
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b089      	sub	sp, #36	; 0x24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f1c3 0307 	rsb	r3, r3, #7
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	bf28      	it	cs
 80015be:	2304      	movcs	r3, #4
 80015c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3304      	adds	r3, #4
 80015c6:	2b06      	cmp	r3, #6
 80015c8:	d902      	bls.n	80015d0 <NVIC_EncodePriority+0x30>
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3b03      	subs	r3, #3
 80015ce:	e000      	b.n	80015d2 <NVIC_EncodePriority+0x32>
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d4:	f04f 32ff 	mov.w	r2, #4294967295
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43da      	mvns	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	401a      	ands	r2, r3
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	fa01 f303 	lsl.w	r3, r1, r3
 80015f2:	43d9      	mvns	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f8:	4313      	orrs	r3, r2
         );
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3724      	adds	r7, #36	; 0x24
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <init_INTERRUPT>:

#include "stm32f7xx.h"
#include "interrupt.h"

void init_INTERRUPT(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	af00      	add	r7, sp, #0
    // Выбор варианта группирования прерываний 3 (16 групп по 16 подприоритет).
    NVIC_SetPriorityGrouping(3);
 800160a:	2003      	movs	r0, #3
 800160c:	f7ff ff4e 	bl	80014ac <__NVIC_SetPriorityGrouping>

    // Включаем прерываний TIM8_UP_TIM13 в NVIC.
    //NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);

    // Установка приоритет прерывания DMA2_Stream0_IRQn: группа 2, подприоритет 1.
    NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 1));
 8001610:	f7ff ff70 	bl	80014f4 <__NVIC_GetPriorityGrouping>
 8001614:	4603      	mov	r3, r0
 8001616:	2201      	movs	r2, #1
 8001618:	2102      	movs	r1, #2
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ffc0 	bl	80015a0 <NVIC_EncodePriority>
 8001620:	4603      	mov	r3, r0
 8001622:	4619      	mov	r1, r3
 8001624:	2038      	movs	r0, #56	; 0x38
 8001626:	f7ff ff91 	bl	800154c <__NVIC_SetPriority>

    // Включаем прерываний DMA2_Stream0_IRQn в NVIC.
    NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800162a:	2038      	movs	r0, #56	; 0x38
 800162c:	f7ff ff70 	bl	8001510 <__NVIC_EnableIRQ>
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
    // Сброс флага прерывания TIM8 по обновлению.
    TIM8->SR &= ~TIM_SR_UIF;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <TIM8_UP_TIM13_IRQHandler+0x20>)
 800163a:	691b      	ldr	r3, [r3, #16]
 800163c:	4a05      	ldr	r2, [pc, #20]	; (8001654 <TIM8_UP_TIM13_IRQHandler+0x20>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6113      	str	r3, [r2, #16]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001644:	f3bf 8f6f 	isb	sy
}
 8001648:	bf00      	nop
    __ISB();

    //GPIOD->ODR ^= 1 << 6;
    //GPIOD->ODR ^= GPIO_ODR_OD6;
    //GPIOD->ODR = GPIOD->ODR ^ (1 << 6);
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	40010400 	.word	0x40010400

08001658 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800165c:	f3bf 8f4f 	dsb	sy
}
 8001660:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001662:	f3bf 8f6f 	isb	sy
}
 8001666:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001668:	4b0d      	ldr	r3, [pc, #52]	; (80016a0 <SCB_EnableICache+0x48>)
 800166a:	2200      	movs	r2, #0
 800166c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001670:	f3bf 8f4f 	dsb	sy
}
 8001674:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001676:	f3bf 8f6f 	isb	sy
}
 800167a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <SCB_EnableICache+0x48>)
 800167e:	695b      	ldr	r3, [r3, #20]
 8001680:	4a07      	ldr	r2, [pc, #28]	; (80016a0 <SCB_EnableICache+0x48>)
 8001682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001686:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001688:	f3bf 8f4f 	dsb	sy
}
 800168c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800168e:	f3bf 8f6f 	isb	sy
}
 8001692:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80016a8:	f3bf 8f4f 	dsb	sy
}
 80016ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016ae:	f3bf 8f6f 	isb	sy
}
 80016b2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 80016b4:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <SCB_InvalidateICache+0x30>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80016bc:	f3bf 8f4f 	dsb	sy
}
 80016c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016c2:	f3bf 8f6f 	isb	sy
}
 80016c6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <init_RCC>:
#include "stm32f7xx.h"

#include "rcc.h"

void init_RCC(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
    // Сброс периферии.
    RCC->AHB1RSTR = 0xFFFFFFFF;
 80016de:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <init_RCC+0x11c>)
 80016e0:	f04f 32ff 	mov.w	r2, #4294967295
 80016e4:	611a      	str	r2, [r3, #16]
    RCC->AHB1RSTR = 0x00000000;
 80016e6:	4b43      	ldr	r3, [pc, #268]	; (80017f4 <init_RCC+0x11c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]

    RCC->AHB2RSTR = 0xFFFFFFFF;
 80016ec:	4b41      	ldr	r3, [pc, #260]	; (80017f4 <init_RCC+0x11c>)
 80016ee:	f04f 32ff 	mov.w	r2, #4294967295
 80016f2:	615a      	str	r2, [r3, #20]
    RCC->AHB2RSTR = 0x00000000;
 80016f4:	4b3f      	ldr	r3, [pc, #252]	; (80017f4 <init_RCC+0x11c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	615a      	str	r2, [r3, #20]

    RCC->APB1RSTR = 0xFFFFFFFF;
 80016fa:	4b3e      	ldr	r3, [pc, #248]	; (80017f4 <init_RCC+0x11c>)
 80016fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001700:	621a      	str	r2, [r3, #32]
    RCC->APB1RSTR = 0x00000000;
 8001702:	4b3c      	ldr	r3, [pc, #240]	; (80017f4 <init_RCC+0x11c>)
 8001704:	2200      	movs	r2, #0
 8001706:	621a      	str	r2, [r3, #32]

    RCC->APB2RSTR = 0xFFFFFFFF;
 8001708:	4b3a      	ldr	r3, [pc, #232]	; (80017f4 <init_RCC+0x11c>)
 800170a:	f04f 32ff 	mov.w	r2, #4294967295
 800170e:	625a      	str	r2, [r3, #36]	; 0x24
    RCC->APB2RSTR = 0x00000000;
 8001710:	4b38      	ldr	r3, [pc, #224]	; (80017f4 <init_RCC+0x11c>)
 8001712:	2200      	movs	r2, #0
 8001714:	625a      	str	r2, [r3, #36]	; 0x24

    // Вкл. кэш инструкций.
    SCB_InvalidateICache();
 8001716:	f7ff ffc5 	bl	80016a4 <SCB_InvalidateICache>
    SCB_EnableICache();
 800171a:	f7ff ff9d 	bl	8001658 <SCB_EnableICache>

    // Обновление переменной с частотой тактирования.
    SystemCoreClockUpdate();
 800171e:	f7ff fc3b 	bl	8000f98 <SystemCoreClockUpdate>

    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001722:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <init_RCC+0x11c>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	4a33      	ldr	r2, [pc, #204]	; (80017f4 <init_RCC+0x11c>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800172c:	6413      	str	r3, [r2, #64]	; 0x40

    // Включение внешнего тактового генератора.
    RCC->CR |= RCC_CR_HSEBYP;
 800172e:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <init_RCC+0x11c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a30      	ldr	r2, [pc, #192]	; (80017f4 <init_RCC+0x11c>)
 8001734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001738:	6013      	str	r3, [r2, #0]
    RCC->CR |= RCC_CR_HSEON;
 800173a:	4b2e      	ldr	r3, [pc, #184]	; (80017f4 <init_RCC+0x11c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a2d      	ldr	r2, [pc, #180]	; (80017f4 <init_RCC+0x11c>)
 8001740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001744:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSERDY));
 8001746:	bf00      	nop
 8001748:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <init_RCC+0x11c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f9      	beq.n	8001748 <init_RCC+0x70>

    // Выключение PLL.
    RCC->CR &= ~RCC_CR_PLLON;
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <init_RCC+0x11c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a26      	ldr	r2, [pc, #152]	; (80017f4 <init_RCC+0x11c>)
 800175a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800175e:	6013      	str	r3, [r2, #0]
    while(RCC->CR & RCC_CR_PLLRDY);
 8001760:	bf00      	nop
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <init_RCC+0x11c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f9      	bne.n	8001762 <init_RCC+0x8a>

    // Настройка предделителей для шин тактирования периферии.
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2;
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <init_RCC+0x11c>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	4a20      	ldr	r2, [pc, #128]	; (80017f4 <init_RCC+0x11c>)
 8001774:	f443 4314 	orr.w	r3, r3, #37888	; 0x9400
 8001778:	6093      	str	r3, [r2, #8]

    // Настройка предделителей PLL.
    uint32_t pllcfgr = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]

    pllcfgr |= RCC_PLLCFGR_PLLSRC_HSE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001784:	607b      	str	r3, [r7, #4]
    pllcfgr |= 25 << RCC_PLLCFGR_PLLM_Pos;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f043 0319 	orr.w	r3, r3, #25
 800178c:	607b      	str	r3, [r7, #4]
    pllcfgr |= 432 << RCC_PLLCFGR_PLLN_Pos;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f443 43d8 	orr.w	r3, r3, #27648	; 0x6c00
 8001794:	607b      	str	r3, [r7, #4]
    pllcfgr |= 0 << RCC_PLLCFGR_PLLP_Pos;

    RCC->PLLCFGR = pllcfgr;
 8001796:	4a17      	ldr	r2, [pc, #92]	; (80017f4 <init_RCC+0x11c>)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6053      	str	r3, [r2, #4]

    // Настраиваем latency на 7 для 216 МГц.
    FLASH->ACR |= (7 << FLASH_ACR_LATENCY_Pos);
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <init_RCC+0x120>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a15      	ldr	r2, [pc, #84]	; (80017f8 <init_RCC+0x120>)
 80017a2:	f043 0307 	orr.w	r3, r3, #7
 80017a6:	6013      	str	r3, [r2, #0]

    // Включение PLL.
    RCC->CR |= RCC_CR_PLLON;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <init_RCC+0x11c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <init_RCC+0x11c>)
 80017ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017b2:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY));
 80017b4:	bf00      	nop
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <init_RCC+0x11c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0f9      	beq.n	80017b6 <init_RCC+0xde>

    // Включение режим Over-Drive.
    PWR->CR1 |= PWR_CR1_ODEN;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <init_RCC+0x124>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a0d      	ldr	r2, [pc, #52]	; (80017fc <init_RCC+0x124>)
 80017c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017cc:	6013      	str	r3, [r2, #0]
    PWR->CR1 |= PWR_CR1_ODSWEN;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <init_RCC+0x124>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a0a      	ldr	r2, [pc, #40]	; (80017fc <init_RCC+0x124>)
 80017d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017d8:	6013      	str	r3, [r2, #0]

    // Выбор PLL как основного источника тактирования.
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <init_RCC+0x11c>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	4a05      	ldr	r2, [pc, #20]	; (80017f4 <init_RCC+0x11c>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6093      	str	r3, [r2, #8]

    SystemCoreClockUpdate();
 80017e6:	f7ff fbd7 	bl	8000f98 <SystemCoreClockUpdate>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40023c00 	.word	0x40023c00
 80017fc:	40007000 	.word	0x40007000

08001800 <init_TIMER8>:

#include "stm32f7xx.h"
#include "timer.h"

void init_TIMER8(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    // Вкл. тактирование модуля TIM8.
    RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8001804:	4b1d      	ldr	r3, [pc, #116]	; (800187c <init_TIMER8+0x7c>)
 8001806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001808:	4a1c      	ldr	r2, [pc, #112]	; (800187c <init_TIMER8+0x7c>)
 800180a:	f043 0302 	orr.w	r3, r3, #2
 800180e:	6453      	str	r3, [r2, #68]	; 0x44

    // Настраиваем:
    //      Предделитель: 1
    //      Макс. счёт: 1080 (100 кГц)
    TIM8->PSC = 0;
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <init_TIMER8+0x80>)
 8001812:	2200      	movs	r2, #0
 8001814:	629a      	str	r2, [r3, #40]	; 0x28
    TIM8->ARR = 216000000/100000/2;
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <init_TIMER8+0x80>)
 8001818:	f44f 6287 	mov.w	r2, #1080	; 0x438
 800181c:	62da      	str	r2, [r3, #44]	; 0x2c

    // Симметричный счёт (режим 2).
    TIM8->CR1 |= TIM_CR1_CMS_1;
 800181e:	4b18      	ldr	r3, [pc, #96]	; (8001880 <init_TIMER8+0x80>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a17      	ldr	r2, [pc, #92]	; (8001880 <init_TIMER8+0x80>)
 8001824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001828:	6013      	str	r3, [r2, #0]

    // Вкл. канал сравнения.
    TIM8->CCER |= TIM_CCER_CC1E;
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <init_TIMER8+0x80>)
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	4a14      	ldr	r2, [pc, #80]	; (8001880 <init_TIMER8+0x80>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6213      	str	r3, [r2, #32]

    // Вкл. ШИМ.
    timer_PWM_On();
 8001836:	f000 f825 	bl	8001884 <timer_PWM_On>

    // Вкл. буферизацию.
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <init_TIMER8+0x80>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	4a10      	ldr	r2, [pc, #64]	; (8001880 <init_TIMER8+0x80>)
 8001840:	f043 0308 	orr.w	r3, r3, #8
 8001844:	6193      	str	r3, [r2, #24]

    // Вкл. физический канал выхода.
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <init_TIMER8+0x80>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184a:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <init_TIMER8+0x80>)
 800184c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001850:	6453      	str	r3, [r2, #68]	; 0x44

    // Включение прерывания по обновлению.
    TIM8->DIER |= TIM_DIER_UIE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <init_TIMER8+0x80>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	4a0a      	ldr	r2, [pc, #40]	; (8001880 <init_TIMER8+0x80>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	60d3      	str	r3, [r2, #12]

    // Вкл. генерацию TRGO по событию обновления (Update).
    TIM8->CR2 |= TIM_CR2_MMS_1;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <init_TIMER8+0x80>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4a07      	ldr	r2, [pc, #28]	; (8001880 <init_TIMER8+0x80>)
 8001864:	f043 0320 	orr.w	r3, r3, #32
 8001868:	6053      	str	r3, [r2, #4]

    // Вкл. счёт таймера.
    TIM8->CR1 |= TIM_CR1_CEN;
 800186a:	4b05      	ldr	r3, [pc, #20]	; (8001880 <init_TIMER8+0x80>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a04      	ldr	r2, [pc, #16]	; (8001880 <init_TIMER8+0x80>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6013      	str	r3, [r2, #0]
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800
 8001880:	40010400 	.word	0x40010400

08001884 <timer_PWM_On>:
/**
 * \brief       Функция включения ШИМ таймера 8.
 *
 */
void timer_PWM_On(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
    // Режим ШИМ 1.
    TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <timer_PWM_On+0x1c>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <timer_PWM_On+0x1c>)
 800188e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001892:	6193      	str	r3, [r2, #24]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40010400 	.word	0x40010400

080018a4 <timer_PWM_Off>:
/**
 * \brief       Функция выключения ШИМ таймера 8.
 *
 */
void timer_PWM_Off(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
    // Режим принудительного логического 0.
    TIM8->CCMR1 &= ~TIM_CCMR1_OC1M_1;
 80018a8:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <timer_PWM_Off+0x1c>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <timer_PWM_Off+0x1c>)
 80018ae:	f023 0320 	bic.w	r3, r3, #32
 80018b2:	6193      	str	r3, [r2, #24]
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40010400 	.word	0x40010400

080018c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018c4:	480d      	ldr	r0, [pc, #52]	; (80018fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80018c8:	f7ff fb54 	bl	8000f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018cc:	480c      	ldr	r0, [pc, #48]	; (8001900 <LoopForever+0x6>)
  ldr r1, =_edata
 80018ce:	490d      	ldr	r1, [pc, #52]	; (8001904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018d0:	4a0d      	ldr	r2, [pc, #52]	; (8001908 <LoopForever+0xe>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e2:	4a0a      	ldr	r2, [pc, #40]	; (800190c <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e4:	4c0a      	ldr	r4, [pc, #40]	; (8001910 <LoopForever+0x16>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80018f2:	f000 f811 	bl	8001918 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018f6:	f7ff fadf 	bl	8000eb8 <main>

080018fa <LoopForever>:

LoopForever:
    b LoopForever
 80018fa:	e7fe      	b.n	80018fa <LoopForever>
  ldr   r0, =_estack
 80018fc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001904:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001908:	08001990 	.word	0x08001990
  ldr r2, =_sbss
 800190c:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8001910:	2000011c 	.word	0x2000011c

08001914 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001914:	e7fe      	b.n	8001914 <ADC_IRQHandler>
	...

08001918 <__libc_init_array>:
 8001918:	b570      	push	{r4, r5, r6, lr}
 800191a:	4d0d      	ldr	r5, [pc, #52]	; (8001950 <__libc_init_array+0x38>)
 800191c:	4c0d      	ldr	r4, [pc, #52]	; (8001954 <__libc_init_array+0x3c>)
 800191e:	1b64      	subs	r4, r4, r5
 8001920:	10a4      	asrs	r4, r4, #2
 8001922:	2600      	movs	r6, #0
 8001924:	42a6      	cmp	r6, r4
 8001926:	d109      	bne.n	800193c <__libc_init_array+0x24>
 8001928:	4d0b      	ldr	r5, [pc, #44]	; (8001958 <__libc_init_array+0x40>)
 800192a:	4c0c      	ldr	r4, [pc, #48]	; (800195c <__libc_init_array+0x44>)
 800192c:	f000 f818 	bl	8001960 <_init>
 8001930:	1b64      	subs	r4, r4, r5
 8001932:	10a4      	asrs	r4, r4, #2
 8001934:	2600      	movs	r6, #0
 8001936:	42a6      	cmp	r6, r4
 8001938:	d105      	bne.n	8001946 <__libc_init_array+0x2e>
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001940:	4798      	blx	r3
 8001942:	3601      	adds	r6, #1
 8001944:	e7ee      	b.n	8001924 <__libc_init_array+0xc>
 8001946:	f855 3b04 	ldr.w	r3, [r5], #4
 800194a:	4798      	blx	r3
 800194c:	3601      	adds	r6, #1
 800194e:	e7f2      	b.n	8001936 <__libc_init_array+0x1e>
 8001950:	08001988 	.word	0x08001988
 8001954:	08001988 	.word	0x08001988
 8001958:	08001988 	.word	0x08001988
 800195c:	0800198c 	.word	0x0800198c

08001960 <_init>:
 8001960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001962:	bf00      	nop
 8001964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001966:	bc08      	pop	{r3}
 8001968:	469e      	mov	lr, r3
 800196a:	4770      	bx	lr

0800196c <_fini>:
 800196c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800196e:	bf00      	nop
 8001970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001972:	bc08      	pop	{r3}
 8001974:	469e      	mov	lr, r3
 8001976:	4770      	bx	lr
