Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 22b349cde3cb4669bba94415993d215c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bin_division_tb_behav xil_defaultlib.bin_division_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sop_arch of entity xil_defaultlib.ff_2bSel [ff_2bsel_default]
Compiling architecture sop_arch of entity xil_defaultlib.num_gen [num_gen_default]
Compiling architecture sop_arch of entity xil_defaultlib.master [master_default]
Compiling architecture sop_arch of entity xil_defaultlib.slave [slave_default]
Compiling architecture tb_bin_division of entity xil_defaultlib.bin_division_tb
Built simulation snapshot bin_division_tb_behav
