---
permalink: /publications/
title: "Publications"
---

## Peer Reviewed Articles

- Janapala, Doondi Kumar, Caspe, Franco S., Moses, Nesasudha. <i>Metasurface based pattern reconfigurable antenna for 2.45 GHz ISM band applications</i>.
International Journal of RF and Microwave Computer-Aided Engineering. <a href="https://doi.org/10.1002/mmce.22007">DOI</a>
{: .text-justify}

- Franco S. Caspe et al. <i>Gateway for data transferring between real time and deferred time domains.</i>
Published in Spanish. Proceedings of “VIII Congreso de Microelectrónica Aplicada”.
<a href="/assets/pubs/gateway2018.pdf" target="_blank">Download PDF</a>
{: .text-justify}

- Franco S. Caspe et al. <i>A real time F0 estimator based on the YIN algorithm.</i>
Published in Spanish. Proceedings of CASE 2017. ISBN: 978-987-46297-3-9.
<a href="/assets/pubs/case17.pdf" target="_blank">Download PDF</a>
{: .text-justify}

- Franco S. Caspe et al. <i>A real-time network interface test bench.</i>
Published in Spanish. Proceedings of CASE 2016. ISBN: 978-987-45523-8-9.
Outstanding work mention.
<a href="/assets/pubs/case16.pdf" target="_blank">Download PDF</a>
{: .text-justify}

## Electronic Engineering Thesis

- <i>A real-time network test-bench for multiple communication interfaces.</i>
Thesis written in Spanish. Published in UTN's repository.
<a href="http://hdl.handle.net/20.500.12272/2878" target="_blank">Link</a>
{: .text-justify}

## Other articles

- <i> Baking a custom BNN for the Zybo-Z7.</i> Instructions for implementing Xilinx's Binary Neural Network streaming architecture with the smallest FPGA in the market.
<a href="https://www.hackster.io/franco-caspe/bnn-pynq-baking-a-custom-bnn-for-the-zybo-z7-f0bbe3" target="_blank">Link</a>
{: .text-justify}