// Seed: 735999930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_18;
  id_19(
      1, id_7 / 1'b0
  );
  wire id_20;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    output wire id_11,
    input tri1 id_12,
    input uwire id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16
  );
endmodule
