Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 18:28:31 2019
| Host         : DESKTOP-BP5JPAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                37406        0.036        0.000                      0                37406        2.000        0.000                       0                  8082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.375        0.000                      0                  765        0.085        0.000                      0                  765        9.500        0.000                       0                   671  
  clk_out2_design_1_clk_wiz_0_0        0.843        0.000                      0                35243        0.061        0.000                      0                35243        3.750        0.000                       0                  7407  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.308        0.000                      0                 1400        0.036        0.000                      0                 1400  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        0.838        0.000                      0                19488        0.133        0.000                      0                19488  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.356ns  (logic 2.882ns (20.075%)  route 11.474ns (79.925%))
  Logic Levels:           11  (LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.582     6.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.353     7.070 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.731     7.802    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I3_O)        0.326     8.128 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.723     8.851    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.150     9.001 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_4/O
                         net (fo=2, routed)           1.102    10.103    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[13]
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.360    10.463 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.094    11.557    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.326    11.883 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0/O
                         net (fo=2, routed)           0.316    12.199    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]
    SLICE_X15Y54         LUT4 (Prop_lut4_I3_O)        0.124    12.323 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0_i_5/O
                         net (fo=1, routed)           1.273    13.596    design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.720 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0/O
                         net (fo=1, routed)           0.000    13.720    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_in
    SLICE_X5Y53          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.538    18.672    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/C
                         clock pessimism              0.473    19.145    
                         clock uncertainty           -0.080    19.065    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.031    19.096    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.485ns  (logic 2.170ns (16.092%)  route 11.315ns (83.908%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.582     6.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.327     7.044 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_8/O
                         net (fo=4, routed)           1.097     8.141    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_8_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_6/O
                         net (fo=2, routed)           0.576     8.842    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_6_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I0_O)        0.150     8.992 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.714     9.705    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[3]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.326    10.031 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.403    10.434    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_1_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0/O
                         net (fo=2, routed)           2.291    12.849    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[3]
    SLICE_X31Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.475    18.609    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X31Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
                         clock pessimism              0.473    19.082    
                         clock uncertainty           -0.080    19.002    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)       -0.067    18.935    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.849    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.109ns  (logic 2.170ns (16.554%)  route 10.939ns (83.446%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.419     6.555    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.353     6.908 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[8]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     7.875    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[8]_INST_0_i_8_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.326     8.201 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0_i_6/O
                         net (fo=2, routed)           0.560     8.760    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0_i_6_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.124     8.884 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.630     9.514    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[2]
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.124     9.638 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.528    10.166    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0_i_1_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I0_O)        0.124    10.290 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[2]_INST_0/O
                         net (fo=2, routed)           2.183    12.473    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[2]
    SLICE_X29Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.475    18.609    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X29Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]/C
                         clock pessimism              0.473    19.082    
                         clock uncertainty           -0.080    19.002    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)       -0.058    18.944    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 2.634ns (20.472%)  route 10.232ns (79.528%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.582     6.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.353     7.070 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.731     7.802    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I3_O)        0.326     8.128 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.723     8.851    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.150     9.001 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_4/O
                         net (fo=2, routed)           1.102    10.103    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[13]
    SLICE_X9Y53          LUT4 (Prop_lut4_I0_O)        0.360    10.463 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.094    11.557    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.326    11.883 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0/O
                         net (fo=2, routed)           0.348    12.231    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[13]
    SLICE_X17Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.487    18.621    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)       -0.067    18.947    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 1.331ns (10.264%)  route 11.637ns (89.736%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.659    -0.734    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X26Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[15]/Q
                         net (fo=518, routed)         9.333     9.056    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg1_ReadAddress[0]
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124     9.180 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_1296/O
                         net (fo=1, routed)           0.000     9.180    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_1296_n_0
    SLICE_X9Y90          MUXF7 (Prop_muxf7_I1_O)      0.217     9.397 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_664/O
                         net (fo=1, routed)           0.000     9.397    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_664_n_0
    SLICE_X9Y90          MUXF8 (Prop_muxf8_I1_O)      0.094     9.491 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_220/O
                         net (fo=1, routed)           0.867    10.358    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_220_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    10.674 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v_i_39/O
                         net (fo=1, routed)           1.437    12.110    design_1_i/myip_0/inst/risc_v/Reg1_ReadData[25]
    SLICE_X15Y69         LUT4 (Prop_lut4_I1_O)        0.124    12.234 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER_i_7/O
                         net (fo=1, routed)           0.000    12.234    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_in[25]
    SLICE_X15Y69         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.477    18.611    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[25]/C
                         clock pessimism              0.487    19.098    
                         clock uncertainty           -0.080    19.018    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)        0.032    19.050    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[25]
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 1.942ns (15.306%)  route 10.746ns (84.694%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.582     6.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.327     7.044 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_8/O
                         net (fo=4, routed)           1.097     8.141    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_8_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_6/O
                         net (fo=2, routed)           0.798     9.064    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_6_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.188 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.715     9.902    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[4]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.124    10.026 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.663    10.689    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_1_n_0
    SLICE_X9Y51          LUT5 (Prop_lut5_I0_O)        0.124    10.813 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0/O
                         net (fo=2, routed)           1.238    12.052    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[4]
    SLICE_X21Y63         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.481    18.615    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y63         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                         clock pessimism              0.473    19.088    
                         clock uncertainty           -0.080    19.008    
    SLICE_X21Y63         FDRE (Setup_fdre_C_D)       -0.058    18.950    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.553ns  (logic 2.400ns (19.118%)  route 10.153ns (80.882%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.582     6.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.353     7.070 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.649     7.720    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.326     8.046 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_7/O
                         net (fo=2, routed)           0.819     8.865    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_7_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.152     9.017 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_4/O
                         net (fo=2, routed)           0.748     9.765    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[15]
    SLICE_X5Y54          LUT4 (Prop_lut4_I0_O)        0.326    10.091 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.141    11.232    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_1_n_0
    SLICE_X14Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.356 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0/O
                         net (fo=2, routed)           0.561    11.918    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[15]
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.487    18.621    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X17Y54         FDRE (Setup_fdre_C_D)       -0.081    18.933    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.570ns  (logic 2.412ns (19.188%)  route 10.158ns (80.812%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.477     6.612    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.353     6.965 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8/O
                         net (fo=4, routed)           0.841     7.806    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8/O
                         net (fo=2, routed)           0.953     9.090    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8_n_0
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.152     9.242 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_4/O
                         net (fo=2, routed)           0.567     9.809    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[6]
    SLICE_X5Y56          LUT4 (Prop_lut4_I0_O)        0.332    10.141 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.782    10.924    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_1_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124    11.048 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0/O
                         net (fo=2, routed)           0.887    11.935    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[6]
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.486    18.620    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                         clock pessimism              0.473    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.047    18.966    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 2.406ns (19.448%)  route 9.965ns (80.552%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.477     6.612    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.353     6.965 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8/O
                         net (fo=4, routed)           0.841     7.806    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.332     8.138 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8/O
                         net (fo=2, routed)           0.455     8.593    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.124     8.717 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_4/O
                         net (fo=2, routed)           0.826     9.543    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[7]
    SLICE_X5Y56          LUT4 (Prop_lut4_I0_O)        0.152     9.695 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    10.565    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_1_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.326    10.891 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0/O
                         net (fo=2, routed)           0.844    11.736    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[7]
    SLICE_X15Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.487    18.621    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X15Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)       -0.067    18.947    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.419ns  (logic 2.406ns (19.374%)  route 10.013ns (80.626%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.757    -0.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=64, routed)          1.106     0.889    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/mem_wb_rd[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.299     1.188 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.827     2.014    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_10_in
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.138 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          2.129     4.267    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X18Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.591     4.983    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X18Y57         LUT3 (Prop_lut3_I1_O)        0.153     5.136 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.419     6.555    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.327     6.882 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_14/O
                         net (fo=4, routed)           0.835     7.717    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_14_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_6/O
                         net (fo=2, routed)           0.747     8.588    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[10]_INST_0_i_6_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I0_O)        0.150     8.738 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.869     9.607    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[9]
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.360     9.967 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.812    10.779    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_1_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.326    11.105 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0/O
                         net (fo=2, routed)           0.678    11.783    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[9]
    SLICE_X3Y60          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.536    18.670    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X3Y60          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[9]/C
                         clock pessimism              0.473    19.143    
                         clock uncertainty           -0.080    19.063    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.067    18.996    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[9]
  -------------------------------------------------------------------
                         required time                         18.996    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  7.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.542%)  route 0.292ns (67.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.587    -0.508    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/Q
                         net (fo=4, routed)           0.292    -0.074    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_in[8]
    SLICE_X39Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.860    -0.737    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X39Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[8]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.075    -0.159    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.026%)  route 0.313ns (68.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.559    -0.536    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=15, routed)          0.313    -0.081    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_in[5]
    SLICE_X35Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.834    -0.763    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X35Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[5]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.072    -0.188    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.011%)  route 0.314ns (68.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.563    -0.532    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X23Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[10]/Q
                         net (fo=2, routed)           0.314    -0.077    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_in[10]
    SLICE_X17Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.834    -0.763    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X17Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[10]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.070    -0.195    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[1]
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[1]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.075    -0.455    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.591    -0.504    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.307    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[26]
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.860    -0.737    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[26]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.075    -0.429    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.564    -0.531    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.334    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[6]
    SLICE_X35Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[6]/C
                         clock pessimism              0.233    -0.531    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.456    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.564    -0.531    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[0]
    SLICE_X33Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.832    -0.765    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[0]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.071    -0.460    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[22]
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X31Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[22]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.071    -0.459    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.591    -0.504    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.307    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[30]
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.860    -0.737    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X37Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[30]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.071    -0.433    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[30]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.231%)  route 0.341ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/Q
                         net (fo=10, routed)          0.341    -0.047    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_in[2]
    SLICE_X29Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X29Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]/C
                         clock pessimism              0.498    -0.266    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.075    -0.191    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y42     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y50     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y43     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y43     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y59     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y59     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y59     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y59     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y62     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y62     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y62     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y62     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y50     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y40     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[16][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.937ns (10.466%)  route 8.016ns (89.534%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.810     7.972    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.332     8.304 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[16][22]_i_1/O
                         net (fo=1, routed)           0.000     8.304    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[16][22]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[16][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.535     8.669    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X0Y97          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[16][22]/C
                         clock pessimism              0.473     9.142    
                         clock uncertainty           -0.072     9.070    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.077     9.147    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[16][22]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[17][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.937ns (10.661%)  route 7.852ns (89.339%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.646     7.808    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.332     8.140 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[17][22]_i_1/O
                         net (fo=1, routed)           0.000     8.140    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[17][22]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[17][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.535     8.669    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X1Y98          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[17][22]/C
                         clock pessimism              0.473     9.142    
                         clock uncertainty           -0.072     9.070    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029     9.099    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[17][22]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[23][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.937ns (10.674%)  route 7.841ns (89.326%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.635     7.797    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.332     8.129 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[23][22]_i_1/O
                         net (fo=1, routed)           0.000     8.129    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[23][22]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[23][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.538     8.672    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X3Y94          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[23][22]/C
                         clock pessimism              0.473     9.145    
                         clock uncertainty           -0.072     9.073    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029     9.102    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[23][22]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 0.937ns (10.664%)  route 7.850ns (89.336%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.643     7.806    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.332     8.138 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][22]_i_1/O
                         net (fo=1, routed)           0.000     8.138    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][22]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.534     8.668    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X0Y94          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][22]/C
                         clock pessimism              0.473     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.077     9.146    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][22]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 0.704ns (8.109%)  route 7.977ns (91.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.751    -0.642    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.186 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.602     4.416    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     4.540 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][31]_i_6/O
                         net (fo=32, routed)          3.376     7.916    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][31]_i_6_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.040 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][0]_i_1/O
                         net (fo=1, routed)           0.000     8.040    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][0]_i_1_n_0
    SLICE_X35Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.482     8.616    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][0]/C
                         clock pessimism              0.473     9.089    
                         clock uncertainty           -0.072     9.017    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)        0.032     9.049    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][0]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 0.704ns (8.112%)  route 7.974ns (91.888%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.751    -0.642    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.186 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.602     4.416    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     4.540 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][31]_i_6/O
                         net (fo=32, routed)          3.373     7.913    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][31]_i_6_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.037 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][9]_i_1/O
                         net (fo=1, routed)           0.000     8.037    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[28][9]_i_1_n_0
    SLICE_X35Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.482     8.616    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][9]/C
                         clock pessimism              0.473     9.089    
                         clock uncertainty           -0.072     9.017    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)        0.031     9.048    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[28][9]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[22][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 0.937ns (10.776%)  route 7.758ns (89.224%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.552     7.714    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.332     8.046 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[22][22]_i_1/O
                         net (fo=1, routed)           0.000     8.046    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[22][22]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[22][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.538     8.672    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X3Y93          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[22][22]/C
                         clock pessimism              0.473     9.145    
                         clock uncertainty           -0.072     9.073    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.029     9.102    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[22][22]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.842ns (9.717%)  route 7.823ns (90.283%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.751    -0.642    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.223 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/Q
                         net (fo=116, routed)         4.163     3.941    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.299     4.240 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][31]_i_6/O
                         net (fo=32, routed)          3.660     7.900    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][31]_i_6_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.024 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][11]_i_1/O
                         net (fo=1, routed)           0.000     8.024    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][11]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.527     8.661    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X3Y70          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][11]/C
                         clock pessimism              0.473     9.134    
                         clock uncertainty           -0.072     9.062    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.029     9.091    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][11]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[7][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 0.937ns (10.844%)  route 7.704ns (89.156%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.744    -0.649    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X40Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.193 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg/Q
                         net (fo=39, routed)          4.206     4.014    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/gen_null_reg_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.149     4.163 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_wdata[22]_INST_0/O
                         net (fo=57, routed)          3.498     7.660    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_wdata[22]
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.332     7.992 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[7][22]_i_1/O
                         net (fo=1, routed)           0.000     7.992    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[7][22]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X11Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[7][22]/C
                         clock pessimism              0.473     9.102    
                         clock uncertainty           -0.072     9.030    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031     9.061    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[7][22]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.842ns (9.718%)  route 7.822ns (90.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.751    -0.642    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.223 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[7]/Q
                         net (fo=116, routed)         4.163     3.941    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[5]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.299     4.240 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][31]_i_6/O
                         net (fo=32, routed)          3.659     7.899    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][31]_i_6_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     8.023 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][18]_i_1/O
                         net (fo=1, routed)           0.000     8.023    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[15][18]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.527     8.661    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X3Y70          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][18]/C
                         clock pessimism              0.473     9.134    
                         clock uncertainty           -0.072     9.062    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.031     9.093    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[15][18]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.074%)  route 0.250ns (63.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.558    -0.537    design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/Q
                         net (fo=3, routed)           0.250    -0.146    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/D[17]
    SLICE_X22Y32         FDRE                                         r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.822    -0.775    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism              0.498    -0.277    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.070    -0.207    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.098%)  route 0.421ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/Q
                         net (fo=576, routed)         0.421     0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/ADDRD3
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/WCLK
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMA/CLK
                         clock pessimism              0.498    -0.271    
    SLICE_X20Y37         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.098%)  route 0.421ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/Q
                         net (fo=576, routed)         0.421     0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/ADDRD3
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/WCLK
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMB/CLK
                         clock pessimism              0.498    -0.271    
    SLICE_X20Y37         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.098%)  route 0.421ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/Q
                         net (fo=576, routed)         0.421     0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/ADDRD3
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/WCLK
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMC/CLK
                         clock pessimism              0.498    -0.271    
    SLICE_X20Y37         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.098%)  route 0.421ns (74.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[5]_rep__0/Q
                         net (fo=576, routed)         0.421     0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/ADDRD3
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/WCLK
    SLICE_X20Y37         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMD/CLK
                         clock pessimism              0.498    -0.271    
    SLICE_X20Y37         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_192_255_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.127%)  route 0.443ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X26Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=640, routed)         0.443     0.054    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/ADDRD2
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/WCLK
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMA/CLK
                         clock pessimism              0.498    -0.267    
    SLICE_X20Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.013    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.127%)  route 0.443ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X26Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=640, routed)         0.443     0.054    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/ADDRD2
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/WCLK
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMB/CLK
                         clock pessimism              0.498    -0.267    
    SLICE_X20Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.013    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.127%)  route 0.443ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X26Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=640, routed)         0.443     0.054    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/ADDRD2
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/WCLK
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMC/CLK
                         clock pessimism              0.498    -0.267    
    SLICE_X20Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.013    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.127%)  route 0.443ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.564    -0.531    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X26Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=640, routed)         0.443     0.054    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/ADDRD2
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/WCLK
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMD/CLK
                         clock pessimism              0.498    -0.267    
    SLICE_X20Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.013    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.566    -0.529    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X9Y39          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/Q
                         net (fo=2, routed)           0.128    -0.259    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/w_accum_mesg[0]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.834    -0.763    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y37     design_1_i/myip_0/axi_rdata_reg[31]_i_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y58     design_1_i/myip_0/axi_rdata_reg[31]_i_11__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y37     design_1_i/myip_0/axi_rdata_reg[31]_i_12/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y58     design_1_i/myip_0/axi_rdata_reg[31]_i_12__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y97     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y91     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y77      design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y77      design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y75     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_24_26/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y75     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_24_26/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y75     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_24_26/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y69     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y69     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y50     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_21_23/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y90     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_27_29/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y90     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_27_29/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y90     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y69     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y69     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y60      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_128_191_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X0Y76      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_704_767_12_14/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.780ns  (logic 0.456ns (5.861%)  route 7.324ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 18.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.324    17.059    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X43Y88         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.560    18.694    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/C
                         clock pessimism              0.302    18.996    
                         clock uncertainty           -0.200    18.796    
    SLICE_X43Y88         FDRE (Setup_fdre_C_R)       -0.429    18.367    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.718ns  (logic 0.456ns (5.908%)  route 7.262ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.262    16.997    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X39Y93         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X39Y93         FDRE (Setup_fdre_C_R)       -0.429    18.369    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -16.997    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.718ns  (logic 0.456ns (5.908%)  route 7.262ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.262    16.997    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X39Y93         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X39Y93         FDRE (Setup_fdre_C_R)       -0.429    18.369    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -16.997    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.554ns  (logic 0.456ns (6.037%)  route 7.098ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.098    16.833    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/reset
    SLICE_X33Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.483    18.617    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/C
                         clock pessimism              0.302    18.919    
                         clock uncertainty           -0.200    18.719    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    18.290    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.594ns  (logic 0.456ns (6.004%)  route 7.138ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.138    16.874    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.557    18.691    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/C
                         clock pessimism              0.302    18.993    
                         clock uncertainty           -0.200    18.793    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    18.364    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.594ns  (logic 0.456ns (6.004%)  route 7.138ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.138    16.874    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.557    18.691    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[28]/C
                         clock pessimism              0.302    18.993    
                         clock uncertainty           -0.200    18.793    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    18.364    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[28]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.594ns  (logic 0.456ns (6.004%)  route 7.138ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.138    16.874    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.557    18.691    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[21]/C
                         clock pessimism              0.302    18.993    
                         clock uncertainty           -0.200    18.793    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    18.364    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.594ns  (logic 0.456ns (6.004%)  route 7.138ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.138    16.874    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.557    18.691    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X37Y86         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[28]/C
                         clock pessimism              0.302    18.993    
                         clock uncertainty           -0.200    18.793    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    18.364    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[28]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.517ns  (logic 0.456ns (6.066%)  route 7.061ns (93.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 18.616 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.061    16.797    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/reset
    SLICE_X33Y85         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.482    18.616    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y85         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[25]/C
                         clock pessimism              0.302    18.918    
                         clock uncertainty           -0.200    18.718    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    18.289    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[25]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.591ns  (logic 0.456ns (6.007%)  route 7.135ns (93.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 9.279 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672     9.279    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y45         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDSE (Prop_fdse_C_Q)         0.456     9.735 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.135    16.870    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X43Y83         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.556    18.690    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/C
                         clock pessimism              0.302    18.992    
                         clock uncertainty           -0.200    18.792    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.429    18.363    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -16.870    
  -------------------------------------------------------------------
                         slack                                  1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.517ns (78.549%)  route 0.141ns (21.451%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_24_26/WCLK
    SLICE_X34Y43         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.142 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_24_26/RAMB/O
                         net (fo=1, routed)           0.141    -0.000    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_768_831_24_26_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.045 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_508/O
                         net (fo=1, routed)           0.000     0.045    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_508_n_0
    SLICE_X33Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.110 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_142/O
                         net (fo=1, routed)           0.000     0.110    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_142_n_0
    SLICE_X33Y44         MUXF8 (Prop_muxf8_I1_O)      0.019     0.129 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_7/O
                         net (fo=1, routed)           0.000     0.129    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[25]
    SLICE_X33Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[25]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     0.093    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_21_23/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.514ns (76.678%)  route 0.156ns (23.322%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.563    -0.532    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_21_23/WCLK
    SLICE_X10Y51         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_21_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.144 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_21_23/RAMB/O
                         net (fo=1, routed)           0.156     0.013    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_21_23_n_1
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.058 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_519/O
                         net (fo=1, routed)           0.000     0.058    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_519_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     0.120 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_148/O
                         net (fo=1, routed)           0.000     0.120    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_148_n_0
    SLICE_X13Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     0.139 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_10/O
                         net (fo=1, routed)           0.000     0.139    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[22]
    SLICE_X13Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.837    -0.760    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/C
                         clock pessimism              0.552    -0.208    
                         clock uncertainty            0.200    -0.008    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     0.097    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.514ns (76.162%)  route 0.161ns (23.838%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.561    -0.534    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_18_20/WCLK
    SLICE_X12Y57         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.146 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_18_20/RAMB/O
                         net (fo=1, routed)           0.161     0.015    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_18_20_n_1
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_531/O
                         net (fo=1, routed)           0.000     0.060    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_531_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.122 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_154/O
                         net (fo=1, routed)           0.000     0.122    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_154_n_0
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     0.141 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_13/O
                         net (fo=1, routed)           0.000     0.141    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[19]
    SLICE_X13Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.831    -0.766    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X13Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[19]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.200    -0.014    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.105     0.091    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_24_26/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.515ns (75.958%)  route 0.163ns (24.042%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_24_26/WCLK
    SLICE_X32Y46         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_24_26/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.144 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_24_26/RAMC/O
                         net (fo=1, routed)           0.163     0.019    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_24_26_n_2
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.064 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_504/O
                         net (fo=1, routed)           0.000     0.064    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_504_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.129 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_140/O
                         net (fo=1, routed)           0.000     0.129    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_140_n_0
    SLICE_X35Y44         MUXF8 (Prop_muxf8_I1_O)      0.019     0.148 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_6/O
                         net (fo=1, routed)           0.000     0.148    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[26]
    SLICE_X35Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.834    -0.763    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X35Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     0.094    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.530ns (77.798%)  route 0.151ns (22.202%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.559    -0.536    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/WCLK
    SLICE_X16Y53         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.148 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMB/O
                         net (fo=1, routed)           0.151     0.004    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14_n_1
    SLICE_X21Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.049 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_554/O
                         net (fo=1, routed)           0.000     0.049    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_554_n_0
    SLICE_X21Y51         MUXF7 (Prop_muxf7_I1_O)      0.074     0.123 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_165/O
                         net (fo=1, routed)           0.000     0.123    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_165_n_0
    SLICE_X21Y51         MUXF8 (Prop_muxf8_I0_O)      0.023     0.146 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_19/O
                         net (fo=1, routed)           0.000     0.146    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[13]
    SLICE_X21Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.828    -0.769    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X21Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.105     0.088    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_15_17/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.512ns (74.426%)  route 0.176ns (25.574%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.558    -0.537    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_15_17/WCLK
    SLICE_X28Y58         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_15_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.151 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_15_17/RAMC/O
                         net (fo=1, routed)           0.176     0.025    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_640_703_15_17_n_2
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.070 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_539/O
                         net (fo=1, routed)           0.000     0.070    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_539_n_0
    SLICE_X26Y56         MUXF7 (Prop_muxf7_I0_O)      0.062     0.132 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_158/O
                         net (fo=1, routed)           0.000     0.132    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_158_n_0
    SLICE_X26Y56         MUXF8 (Prop_muxf8_I1_O)      0.019     0.151 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_15/O
                         net (fo=1, routed)           0.000     0.151    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[17]
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.828    -0.769    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X26Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[17]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X26Y56         FDRE (Hold_fdre_C_D)         0.105     0.088    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.514ns (74.120%)  route 0.179ns (25.880%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_9_11/WCLK
    SLICE_X30Y50         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.147 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_9_11/RAMB/O
                         net (fo=1, routed)           0.179     0.033    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_9_11_n_1
    SLICE_X29Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.078 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_567/O
                         net (fo=1, routed)           0.000     0.078    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_567_n_0
    SLICE_X29Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     0.140 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_172/O
                         net (fo=1, routed)           0.000     0.140    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_172_n_0
    SLICE_X29Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     0.159 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_22/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[10]
    SLICE_X29Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.834    -0.763    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     0.094    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.528ns (76.740%)  route 0.160ns (23.260%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_3_5/WCLK
    SLICE_X30Y52         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.149 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_3_5/RAMC/O
                         net (fo=1, routed)           0.160     0.012    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_3_5_n_2
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.057 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_586/O
                         net (fo=1, routed)           0.000     0.057    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_586_n_0
    SLICE_X33Y53         MUXF7 (Prop_muxf7_I1_O)      0.074     0.131 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_181/O
                         net (fo=1, routed)           0.000     0.131    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_181_n_0
    SLICE_X33Y53         MUXF8 (Prop_muxf8_I0_O)      0.023     0.154 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_27/O
                         net (fo=1, routed)           0.000     0.154    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[5]
    SLICE_X33Y53         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.828    -0.769    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y53         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.105     0.088    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.528ns (76.380%)  route 0.163ns (23.620%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.566    -0.529    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_0_2/WCLK
    SLICE_X16Y47         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.143 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_0_2/RAMC/O
                         net (fo=1, routed)           0.163     0.021    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_0_2_n_2
    SLICE_X18Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.066 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_598/O
                         net (fo=1, routed)           0.000     0.066    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_598_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I1_O)      0.074     0.140 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_187/O
                         net (fo=1, routed)           0.000     0.140    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_187_n_0
    SLICE_X18Y45         MUXF8 (Prop_muxf8_I0_O)      0.023     0.163 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_30/O
                         net (fo=1, routed)           0.000     0.163    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[2]
    SLICE_X18Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.105     0.093    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.515ns (73.927%)  route 0.182ns (26.073%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/WCLK
    SLICE_X16Y51         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.149 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMC/O
                         net (fo=1, routed)           0.182     0.033    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23_n_2
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.078 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_516/O
                         net (fo=1, routed)           0.000     0.078    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_516_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     0.143 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_146/O
                         net (fo=1, routed)           0.000     0.143    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_146_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I1_O)      0.019     0.162 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_9/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[23]
    SLICE_X13Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.832    -0.765    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X13Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     0.092    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 1.502ns (18.357%)  route 6.680ns (81.643%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.659    -0.734    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/Q
                         net (fo=519, routed)         2.586     2.271    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DPRA4
    SLICE_X38Y91         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299     2.570 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DP/O
                         net (fo=1, routed)           0.838     3.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213/O
                         net (fo=1, routed)           0.000     3.532    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     3.770 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123/O
                         net (fo=2, routed)           1.046     4.816    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.114 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3/O
                         net (fo=1, routed)           0.679     5.793    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.917 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_1/O
                         net (fo=96, routed)          1.531     7.448    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/D
    SLICE_X34Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.488     8.622    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/WCLK
    SLICE_X34Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/DP/CLK
                         clock pessimism              0.302     8.924    
                         clock uncertainty           -0.200     8.724    
    SLICE_X34Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.286    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_256_319_30_30/DP
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 1.502ns (18.358%)  route 6.680ns (81.642%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.659    -0.734    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/Q
                         net (fo=519, routed)         2.586     2.271    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DPRA4
    SLICE_X38Y91         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299     2.570 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DP/O
                         net (fo=1, routed)           0.838     3.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213/O
                         net (fo=1, routed)           0.000     3.532    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     3.770 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123/O
                         net (fo=2, routed)           1.046     4.816    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.114 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3/O
                         net (fo=1, routed)           0.679     5.793    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.917 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_1/O
                         net (fo=96, routed)          1.531     7.448    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/D
    SLICE_X34Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.488     8.622    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/WCLK
    SLICE_X34Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/DP/CLK
                         clock pessimism              0.302     8.924    
                         clock uncertainty           -0.200     8.724    
    SLICE_X34Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.286    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_30_30/DP
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.371ns (16.429%)  route 6.974ns (83.571%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.558     7.612    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/DIC
    SLICE_X38Y89         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.560     8.694    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/WCLK
    SLICE_X38Y89         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/RAMC/CLK
                         clock pessimism              0.302     8.996    
                         clock uncertainty           -0.200     8.796    
    SLICE_X38Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.465    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 1.502ns (18.447%)  route 6.640ns (81.553%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.659    -0.734    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/Q
                         net (fo=519, routed)         2.586     2.271    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DPRA4
    SLICE_X38Y91         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299     2.570 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DP/O
                         net (fo=1, routed)           0.838     3.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213/O
                         net (fo=1, routed)           0.000     3.532    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     3.770 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123/O
                         net (fo=2, routed)           1.046     4.816    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.114 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3/O
                         net (fo=1, routed)           0.679     5.793    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.917 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_1/O
                         net (fo=96, routed)          1.492     7.409    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/D
    SLICE_X34Y96         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.487     8.621    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/WCLK
    SLICE_X34Y96         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/DP/CLK
                         clock pessimism              0.302     8.923    
                         clock uncertainty           -0.200     8.723    
    SLICE_X34Y96         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.285    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_192_255_30_30/DP
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 1.502ns (18.547%)  route 6.596ns (81.453%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.659    -0.734    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/Q
                         net (fo=519, routed)         2.586     2.271    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DPRA4
    SLICE_X38Y91         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299     2.570 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30/DP/O
                         net (fo=1, routed)           0.838     3.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_64_127_30_30_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213/O
                         net (fo=1, routed)           0.000     3.532    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2213_n_0
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     3.770 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123/O
                         net (fo=2, routed)           1.046     4.816    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1123_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.114 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3/O
                         net (fo=1, routed)           0.679     5.793    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.917 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_30_30_i_1/O
                         net (fo=96, routed)          1.448     7.365    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/D
    SLICE_X32Y93         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.487     8.621    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/WCLK
    SLICE_X32Y93         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/DP/CLK
                         clock pessimism              0.302     8.923    
                         clock uncertainty           -0.200     8.723    
    SLICE_X32Y93         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.285    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_832_895_30_30/DP
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.371ns (16.726%)  route 6.826ns (83.274%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.410     7.464    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/DIC
    SLICE_X12Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/WCLK
    SLICE_X12Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/RAMC/CLK
                         clock pessimism              0.302     8.931    
                         clock uncertainty           -0.200     8.731    
    SLICE_X12Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.400    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_256_319_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.371ns (16.780%)  route 6.799ns (83.220%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.383     7.438    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/DIC
    SLICE_X34Y92         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.486     8.620    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/WCLK
    SLICE_X34Y92         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/RAMC/CLK
                         clock pessimism              0.302     8.922    
                         clock uncertainty           -0.200     8.722    
    SLICE_X34Y92         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.391    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_320_383_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.371ns (16.799%)  route 6.790ns (83.201%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.374     7.428    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/DIC
    SLICE_X34Y89         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.485     8.619    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/WCLK
    SLICE_X34Y89         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/RAMC/CLK
                         clock pessimism              0.302     8.921    
                         clock uncertainty           -0.200     8.721    
    SLICE_X34Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.390    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_576_639_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.371ns (16.800%)  route 6.790ns (83.200%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.374     7.428    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/DIC
    SLICE_X34Y93         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.487     8.621    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/WCLK
    SLICE_X34Y93         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/RAMC/CLK
                         clock pessimism              0.302     8.923    
                         clock uncertainty           -0.200     8.723    
    SLICE_X34Y93         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.392    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_128_191_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 1.371ns (16.804%)  route 6.788ns (83.196%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.660    -0.733    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/Q
                         net (fo=519, routed)         2.453     2.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/ADDRC3
    SLICE_X34Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.300 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29/RAMC/O
                         net (fo=1, routed)           1.127     3.427    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_27_29_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.551 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2218_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.796 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125/O
                         net (fo=2, routed)           1.002     4.798    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1125_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.298     5.096 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17/O
                         net (fo=1, routed)           0.834     5.930    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_17_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_27_29_i_3/O
                         net (fo=48, routed)          1.371     7.426    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/DIC
    SLICE_X34Y91         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.486     8.620    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/WCLK
    SLICE_X34Y91         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/RAMC/CLK
                         clock pessimism              0.302     8.922    
                         clock uncertainty           -0.200     8.722    
    SLICE_X34Y91         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.391    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.290ns (39.596%)  route 0.442ns (60.404%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.554    -0.541    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[21]/Q
                         net (fo=1, routed)           0.213    -0.186    design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/ina[21]
    SLICE_X15Y66         LUT3 (Prop_lut3_I1_O)        0.042    -0.144 r  design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/out[21]_INST_0/O
                         net (fo=61, routed)          0.229     0.085    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg_WriteData[21]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.107     0.192 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[32][21]_i_1/O
                         net (fo=1, routed)           0.000     0.192    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[32][21]_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.813    -0.784    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X14Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][21]/C
                         clock pessimism              0.552    -0.232    
                         clock uncertainty            0.200    -0.032    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.091     0.059    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][21]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[58][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.790%)  route 0.571ns (80.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[3]/Q
                         net (fo=4, routed)           0.571     0.183    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31]_0[3]
    SLICE_X31Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[58][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X31Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[58][3]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.059     0.042    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[58][3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.313%)  route 0.531ns (69.687%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.551    -0.544    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X21Y66         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[4]/Q
                         net (fo=1, routed)           0.215    -0.187    design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/ina[4]
    SLICE_X21Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.142 r  design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/out[4]_INST_0/O
                         net (fo=61, routed)          0.316     0.174    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg_WriteData[4]
    SLICE_X21Y74         LUT5 (Prop_lut5_I2_O)        0.045     0.219 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[30][4]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.811    -0.786    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X21Y74         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[30][4]/C
                         clock pessimism              0.552    -0.234    
                         clock uncertainty            0.200    -0.034    
    SLICE_X21Y74         FDRE (Hold_fdre_C_D)         0.091     0.057    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[30][4]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.794%)  route 0.609ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.586    -0.509    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[24]/Q
                         net (fo=1, routed)           0.609     0.242    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][24]
    SLICE_X42Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.856    -0.741    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][24]/C
                         clock pessimism              0.552    -0.189    
                         clock uncertainty            0.200     0.011    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.063     0.074    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][24]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.879%)  route 0.606ns (81.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.559    -0.536    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X31Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[15]/Q
                         net (fo=2, routed)           0.606     0.211    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][15]
    SLICE_X31Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.827    -0.770    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X31Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][15]/C
                         clock pessimism              0.552    -0.218    
                         clock uncertainty            0.200    -0.018    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.061     0.043    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][15]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[47][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.231ns (29.919%)  route 0.541ns (70.081%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.557    -0.538    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X11Y66         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[30]/Q
                         net (fo=1, routed)           0.215    -0.181    design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/ina[30]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/out[30]_INST_0/O
                         net (fo=61, routed)          0.326     0.190    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg_WriteData[30]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.045     0.235 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[47][30]_i_1/O
                         net (fo=1, routed)           0.000     0.235    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[47][30]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[47][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.818    -0.779    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X9Y72          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[47][30]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.091     0.064    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[47][30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.355%)  route 0.627ns (81.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X33Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[3]/Q
                         net (fo=2, routed)           0.627     0.239    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][3]
    SLICE_X35Y42         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.833    -0.764    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y42         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][3]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.070     0.058    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.295%)  route 0.630ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.580    -0.515    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[27]/Q
                         net (fo=1, routed)           0.630     0.256    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][27]
    SLICE_X39Y82         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.848    -0.749    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X39Y82         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][27]/C
                         clock pessimism              0.552    -0.197    
                         clock uncertainty            0.200     0.003    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.072     0.075    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][27]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[61][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.001ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.750    -0.344    design_1_i/myip_0/inst/risc_v/TIMER/clk
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2/O
                         net (fo=64, routed)          0.298    -0.001    design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2_n_0
    SLICE_X37Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     0.140 r  design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     0.265    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/timestamp[3]
    SLICE_X36Y55         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[61][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.856    -0.741    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y55         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[61][3]/C
                         clock pessimism              0.552    -0.189    
                         clock uncertainty            0.200     0.011    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.072     0.083    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[61][3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[37][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.345%)  route 0.556ns (70.655%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.557    -0.538    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X17Y60         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[18]/Q
                         net (fo=1, routed)           0.305    -0.091    design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/ina[18]
    SLICE_X17Y64         LUT3 (Prop_lut3_I1_O)        0.045    -0.046 r  design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/out[18]_INST_0/O
                         net (fo=61, routed)          0.251     0.205    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg_WriteData[18]
    SLICE_X19Y67         LUT5 (Prop_lut5_I2_O)        0.045     0.250 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[37][18]_i_1/O
                         net (fo=1, routed)           0.000     0.250    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[37][18]_i_1_n_0
    SLICE_X19Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[37][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.820    -0.777    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X19Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[37][18]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X19Y67         FDRE (Hold_fdre_C_D)         0.092     0.067    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[37][18]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.183    





