@article{Janssen72,
author= "D.J.G. Janssen",
title= "Delta modulation in DVM design",
journal= IEEE_J_JSSC,
volume= "7",
number= "6",
year= "1972",
pages= ""
};

@article{Hornak75,
author= "T. Hornak and J.J. Corcoran",
title= "A high precision component-tolerant A/D convertor",
journal= IEEE_J_JSSC,
volume= "10",
number= "6",
year= "1975",
pages= ""
};

@article{McCreary75,
author= "J.L. McCreary and P.R. Gray",
title= "All-MOS charge redistribution analog-to-digital conversion techniques. I
",
journal= IEEE_J_JSSC,
volume= "10",
number= "6",
year= "1975",
pages= ""
};

@article{Suarez75,
author= "R.E. Suarez and  P.R. Gray and D.A. Hodges",
title= "All-MOS charge-redistribution analog-to-digital conversion techniques. I
I",
journal= IEEE_J_JSSC,
volume= "10",
number= "6",
year= "1975",
pages= ""
};

@article{Smarandoiu76,
author= "G. Smarandoiu and  K. Fukahori and  P.R. Gray and D.A. Hodges",
title= "An All-MOS Analog-to-Digital converter using a constant slope approach",
journal= IEEE_J_JSSC,
volume= "11",
number= "3",
year= "1976",
pages= ""
};

@article{Landsburg77,
author= "G.F. Landsburg",
title= "A charge-balancing monolithic A/D converter",
journal= IEEE_J_JSSC,
volume= "12",
number= "6",
year= "1977",
pages= ""
};

@article{Plassche77,
author= "R. van de Plassche and R.E.J. van Der Grift",
title= "A five-digit analog-digital converter",
journal= IEEE_J_JSSC,
volume= "12",
number= "6",
year= "1977",
pages= ""
};

@article{Brokaw78,
author= "A.P. Brokaw",
title= "A monolithic 10-bit A/D using I/sup 2/L and LWT thin-film resistors",
journal= IEEE_J_JSSC,
volume= "13",
number= "6",
year= "1978",
pages= ""
};

@article{Hamade78,
author= "A.R. Hamade'",
title= "A single chip all-MOS 8-bit A/D converter",
journal= IEEE_J_JSSC,
volume= "13",
number= "6",
year= "1978",
pages= ""
};

@article{Suzuki78,
author= "Y. Suzuki and  E. Masuda and  C. Satoh and T. Iida",
title= "A new single-chip C/sup 2/MOS A/D converter for microprocessor systems-P
enta-Phase Integrating C/sup 2/MOS A/D converter",
journal= IEEE_J_JSSC,
volume= "13",
number= "6",
year= "1978",
pages= ""
};

@article{Fiedler79,
author= "U. Fiedler and D. Seitzer",
title= "A high-speed 8 bit A/D converter based on a Gray-code multiple folding c
ircuit",
journal= IEEE_J_JSSC,
volume= "14",
number= "3",
year= "1979",
pages= ""
};

@article{Kessler79,
author= "H. Kessler and P. Jiru",
title= "A single-chip A/D converter in PMOS technology for digital voltmeter app
lications",
journal= IEEE_J_JSSC,
volume= "14",
number= "3",
year= "1979",
pages= ""
};

@article{Dingwall79,
author= "A.G.F. Dingwall",
title= "Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter",
journal= IEEE_J_JSSC,
volume= "14",
number= "6",
year= "1979",
pages= ""
};

@article{Fotouhi79,
author= "B. Fotouhi and D.A. Hodges",
title= "High-resolution A/D conversion in MOS/LSI",
journal= IEEE_J_JSSC,
volume= "14",
number= "6",
year= "1979",
pages= ""
};

@article{Peterson79,
author= "J.G. Peterson",
title= "A monolithic video A/D converter",
journal= IEEE_J_JSSC,
volume= "14",
number= "6",
year= "1979",
pages= ""
};

@article{Plassche79,
author= "R.J. van de Plassche and R.E.J. van Der Grift",
title= "A high-speed 7 bit A/D converter",
journal= IEEE_J_JSSC,
volume= "14",
number= "6",
year= "1979",
pages= ""
};

@article{Redfern79,
author= "T.P. Redfern and  J.J. Connolly and  Jr. and  S.W. Chin and T.M. Frederiksen",
title= "A monolithic charge-balancing successive approximation A/D technique",
journal= IEEE_J_JSSC,
volume= "14",
number= "6",
year= "1979",
pages= ""
};

@article{Kyung80,
author= "Chong-Min Kyung and Choong-Ki Kim",
title= "Pipeline analog-to-digital conversion with charge-coupled devices",
journal= IEEE_J_JSSC,
volume= "15",
number= "2",
year= "1980",
pages= ""
};

@article{Post80,
author= "H.-U. Post and K. Waldschmidt",
title= "A high-speed NMOS A/D converter with a current source array",
journal= IEEE_J_JSSC,
volume= "15",
number= "3",
year= "1980",
pages= ""
};

@article{Saul80,
author= "P.H. Saul and  A. Fairgrieve and A.J. Fryers",
title= "Monolithic components for 100 MHz data conversion [4-bit expandable A/D 
convertor]",
journal= IEEE_J_JSSC,
volume= "15",
number= "3",
year= "1980",
pages= ""
};

@article{Emmert80,
author= "G. Emmert and  E. Navratil and  H. Parzefall and R. Rydval",
title= "A versatile bipolar monolithic 6-bit A/D converter for 100 MHz sample fr
equency",
journal= IEEE_J_JSSC,
volume= "15",
number= "6",
year= "1980",
pages= ""
};

@article{Timko80,
author= "M.P. Timko and P.R. Holloway",
title= "Circuit techniques for achieving high speed-high resolution A/D conversi
on",
journal= IEEE_J_JSSC,
volume= "15",
number= "6",
year= "1980",
pages= ""
};

@article{Fiedler81,
author= "H.L. Fiedler and  B. Hoefflinger and  W. Demmer and P. Draheim",
title= "A 5-bit building block for 20 MHz A/D converters",
journal= IEEE_J_JSSC,
volume= "16",
number= "3",
year= "1981",
pages= ""
};

@article{Saul81,
author= "P.H. Saul",
title= "Successive approximation analog-to-digital conversion at video rates",
journal= IEEE_J_JSSC,
volume= "16",
number= "3",
year= "1981",
pages= ""
};

@article{Misawa81,
author= "T. Misawa and  J.E. Iwersen and  L.J. Loporcaro and J.G. Ruch",
title= "Single-chip per channel codec with filters utilizing /spl Delta/-/spl Si
gma/ modulation",
journal= IEEE_J_JSSC,
volume= "16",
number= "4",
year= "1981",
pages= ""
};

@article{Blauschild81,
author= "Chong Min Kyung and Choong Ki Kim",
title= "Charge-coupled analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "16",
number= "6",
year= "1981",
pages= ""
};

@article{Candy82,
author= "J.C. Candy and B.A. Wooley",
title= "Precise biasing of analog-to-digital converters by means of auto-zero fe
edback",
journal= IEEE_J_JSSC,
volume= "17",
number= "6",
year= "1982",
pages= ""
};

@article{Plassche82,
author= "R.J. van de Plassche and H.J. Schouwenaars",
title= "A monolithic 14 bit A/D converter",
journal= IEEE_J_JSSC,
volume= "17",
number= "6",
year= "1982",
pages= ""
};

@article{Takemoto82,
author= "T. Takemoto and  M. Inoue and  H. Sadamatsu and  A. Matsuzawa and K. Tsuji",
title= "A fully parallel 10-bit A/D converter with video speed",
journal= IEEE_J_JSSC,
volume= "17",
number= "6",
year= "1982",
pages= ""
};

@article{Bruggemann83,
author= "H. Bruggemann",
title= "Ultrafast Feedback A/D Conversion Made Possible by a Nonuniform Error Qu
antizer",
journal= IEEE_J_JSSC,
volume= "18",
number= "1",
year= "1983",
pages= ""
};

@article{Sugawara83,
author= "T. Sugawara and  M. Ishibe and  H. Yamada and  S.-I. Majima and  T. Tanji and S. Komatsu
",
title= "A monolithic 14 bit/20 /spl mu/s dual channel A/D converter",
journal= IEEE_J_JSSC,
volume= "18",
number= "6",
year= "1983",
pages= ""
};

@article{Grift84,
author= "R.E.J. Van De Grift and R.J. van de Plassche",
title= "A Monolithic 8-Bit Video A/D Converter",
journal= IEEE_J_JSSC,
volume= "19",
number= "3",
year= "1984",
pages= ""
};

@article{Silburt84,
author= "A.L. Silburt and  A. Boothroyd and M.I. Elmasry",
title= "A novel multiple threshold MOSFET structure for A/D and D/A conversion",
journal= IEEE_J_JSSC,
volume= "19",
number= "5",
year= "1984",
pages= ""
};

@article{Doernberg84,
author= "J. Doernberg and  H.-S. Lee and D.A. Hodges",
title= "Full-speed testing of A/D converters",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Fiedler84,
author= "H.L. Fiedler and B. Hoefflinger",
title= "A CMOS pulse density modulator for high-resolution A/D converters",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Inoue84,
author= "M. Inoue and  H. Sadamatsu and  A. Matsuzawa and  A. Kanda and T. Takemoto",
title= "A monolithic 8-bit A/D converter with 120 MHz conversion rate",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Lee84,
author= "H.-S. Lee and  D.A. Hodges and P.R. Gray",
title= "A self-calibrating 15 bit CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Li84,
author= "P.W. Li and  M.J. Chin and  P.R. Gray and R. Castello",
title= "A ratio-independent algorithmic analog-to-digital conversion technique",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Yoshii84,
author= "Y. Yoshii and  K. Asano and  M. Nakamura and C. Yamada",
title= "An 8 bit, 100 ms/s flash ADC",
journal= IEEE_J_JSSC,
volume= "19",
number= "6",
year= "1984",
pages= ""
};

@article{Yukawa85,
author= "A. Yukawa",
title= "A CMOS 8-Bit High-Speed A/D Converter IC",
journal= IEEE_J_JSSC,
volume= "20",
number= "3",
year= "1985",
pages= ""
};

@article{Zojer85,
author= "B. Zojer and  R. Petschacher and W.A. Luschnig",
title= "A 6-Bit/200-MHz Full Nyquist A/D Converter",
journal= IEEE_J_JSSC,
volume= "20",
number= "3",
year= "1985",
pages= ""
};

@article{Dingwall85,
author= "A.G.F. Dingwall and V. Zazzu",
title= "An 8-MHz CMOS Subranging 8-bit A/D converter",
journal= IEEE_J_JSSC,
volume= "20",
number= "6",
year= "1985",
pages= ""
};

@article{Hotta86,
author= "M. Hotta and  K. Maio and  N. Yokozawa and  T. Watanabe and S. Ueda",
title= "A 150-mW, 8-bit video-frequency A/D converter",
journal= IEEE_J_JSSC,
volume= "21",
number= "2",
year= "1986",
pages= ""
};

@article{Docourant86,
author= "T. Ducourant and  J.-C. Baelde and  M. Binet and C. Rocher",
title= "1-GHz, 16-mW, 2-bit analog-to-digital GaAs converter",
journal= IEEE_J_JSSC,
volume= "21",
number= "3",
year= "1986",
pages= ""
};

@article{Joy86,
author= "A.K. Joy and  R.J. Killips and P.H. Saul",
title= "An Inherently Monotonic 7-Bit CMOS ADC for Video Applications",
journal= IEEE_J_JSSC,
volume= "21",
number= "3",
year= "1986",
pages= ""
};

@article{Roettcher86,
author= "U. Roettcher and  H.L. Fiedler and G. Zimmer",
title= "A Compatible CMOS-JFET Pulse Density Modulator for Interpolative High-Re
solution A/D Conversion",
journal= IEEE_J_JSSC,
volume= "21",
number= "3",
year= "1986",
pages= ""
};

@article{Shih86,
author= "C. Shih and P.R. Gray",
title= "Reference refreshing cyclic analog-to-digital and digital-to-analog conv
erters",
journal= IEEE_J_JSSC,
volume= "21",
number= "4",
year= "1986",
pages= ""
};

@article{Bacrania86,
author= "K. Bacrania",
title= "A 12-bit successive-approximation-type ADC with digital error correction
",
journal= IEEE_J_JSSC,
volume= "21",
number= "6",
year= "1986",
pages= ""
};

@article{Koch86,
author= "R. Koch and  B. Heise and  F. Eckbauer and  E. Engelhardt and  J.A. Fisher and F. Parzef
all",
title= "A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rat
e",
journal= IEEE_J_JSSC,
volume= "21",
number= "6",
year= "1986",
pages= ""
};

@article{Kumamoto86,
author= "T. Kumamoto and  M. Nakaya and  H. Honda and  S. Asai and  Y. Akasaka and Y. Horiba",
title= "An 8-bit high-speed CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "21",
number= "6",
year= "1986",
pages= ""
};

@article{Peetz86,
author= "B. Peetz and  B.D. Hamilton and J. Kang",
title= "An 8-bit 250 megasample per second analog-to-digital converter: operatio
n without a sample and hold",
journal= IEEE_J_JSSC,
volume= "21",
number= "6",
year= "1986",
pages= ""
};

@article{Yee86,
author= "P.W. Yee",
title= "Noise considerations in high-accuracy A/D converters",
journal= IEEE_J_JSSC,
volume= "21",
number= "6",
year= "1986",
pages= ""
};

@article{Grant87,
author= "P.S. Grant and K.F. Smith",
title= "Monotonic dual-ladder A/D conversion",
journal= IEEE_J_JSSC,
volume= "22",
number= "2",
year= "1987",
pages= ""
};

@article{Robert87,
author= "J. Robert and  G.C. Temes and  V. Valencic and  R. Dessoulavy and P. Deval",
title= "A 16-bit low-voltage CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "22",
number= "2",
year= "1987",
pages= ""
};

@article{Grift87,
author= "R. van de Grift and  I.W.J.M. Rutten and M. Van Der Veen",
title= "An 8-bit video ADC incorporating folding and interpolation techniques",
journal= IEEE_J_JSSC,
volume= "22",
number= "6",
year= "1987",
pages= ""
};

@article{Hotta87,
author= "M. Hotta and  T. Shimizu and  K. Maio and  K. Nakazato and S. Ueda",
title= "A 12-mW 6-bit video-frequency A/D converter",
journal= IEEE_J_JSSC,
volume= "22",
number= "6",
year= "1987",
pages= ""
};

@article{Lewis87,
author= "S.H. Lewis and P.R. Gray",
title= "{A pipelined 5-Msample/s 9-bit analog-to-digital converter}",
journal= IEEE_J_JSSC,
volume= "22",
number= "6",
year= "1987",
pages= ""
};

@article{Matsuya87,
author= "Y. Matsuya and  K. Uchimura and  A. Iwata and  T. Kobayashi and  M. Ishikawa and T. Yosh
itome",
title= "A 16-bit oversampling A-to-D conversion technology using triple-integrat
ion noise shaping",
journal= IEEE_J_JSSC,
volume= "22",
number= "6",
year= "1987",
pages= ""
};

@article{Poulton87,
author= "K. Poulton and  J.J. Corcoran and T. Hornak",
title= "A 1-GHz 6-bit ADC system",
journal= IEEE_J_JSSC,
volume= "22",
number= "6",
year= "1987",
pages= ""
};

@article{Kumamoto88,
author= "TOSHIO KUMAMOTO and  MASAO NAKAYA and  MEMBER and 
SHIGERU KUSUNOKI and  TADASHI NISHIMURA and 
NOBUHARU YAZAWA and  YOICHI AKASAKA and  AND
YASUTAKA HORIBA",
title= "An SOI structure for flash A/D converter",
journal= IEEE_J_JSSC,
volume= "23",
number= "1",
year= "1988",
pages= ""
};

@article{Onodera88,
author= "Hidetoshi Onodera and  Tetsuo Tateishi and Keikichi Tamaru",
title= "A cyclic A/D converter that does not require ratio-matched components",
journal= IEEE_J_JSSC,
volume= "23",
number= "1",
year= "1988",
pages= ""
};

@article{Daniel88,
author= "DETLEF DANIEL and  ULRICH LANGMANN AND BERTHOLD G. BOSCH",
title= "A silicon bipolar 4-bit 1-Gsample/s full Nyquist A/D converter",
journal= IEEE_J_JSSC,
volume= "23",
number= "3",
year= "1988",
pages= ""
};

@article{Robert88,
author= "JACQUES ROBERT AND PHILIPPE DEVAL",
title= "A Second-Order High-Resolution Incremental
A/D Converter with Offset and Charge Injection Compensation",
journal= IEEE_J_JSSC,
volume= "23",
number= "3",
year= "1988",
pages= ""
};

@article{Bang-Sup88,
author= "Bang-Sup Song",
title= "A 12-bit l-Msample/s Capacitor
Error -Averaging Pipelined
A/D Converter",
journal= IEEE_J_JSSC,
volume= "23",
number= "6",
year= "1988",
pages= ""
};

@article{Fernandes88,
author= "Fernandes",
title= "A 14-bit 10- mu s Subranging A/D converter with S/H",
journal= IEEE_J_JSSC,
volume= "23",
number= "6",
year= "1988",
pages= ""
};

@article{Plassche88,
author= "Plassche",
title= "An 8-bit 100-MHz full-Nyquist analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "23",
number= "6",
year= "1988",
pages= ""
};

@article{Sutarja88,
author= "Sutarja",
title= "A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "23",
number= "6",
year= "1988",
pages= ""
};

@article{Wakimoto88,
author= "Tsutomu Wakimoto and Yukio Akazawa and Shinsuke Konaka",
title= "Si bipolar 2-GHz 6-bit flash A/D conversion LSI - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "23",
number= "6",
year= "1988",
pages= ""
};

@article{Shimizu89,
author= "TOSHIHIKO SHIMIZU and  MASAO HOTTA and  KENJI MAIO and  AND SEIICHI UEDA",
title= "A 10-bit 20-MHz two-step parallel A/D converter with internal S/H",
journal= IEEE_J_JSSC,
volume= "24",
number= "1",
year= "1989",
pages= ""
};

@article{Doernberg89,
author= "Joey Doernberg and Paul R. Gray and David A. Hodges",
title= "A 10-bit 5-Msample/s CMOS two-step flash ADC - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "24",
number= "2",
year= "1989",
pages= ""
};

@article{Garuts89,
author= "VALDIS E. GARUTS and  YEOU-CHONG SIMON YU and  MEMBER and IEEE and EINAR 0.TRAA and  AND
TADANORI YAMAGUCHI",
title= "A dual 4-bit 2-Gs/s full Nyquist analog-to-digital converter using a 70-ps silicon bipolar technolog",
journal= IEEE_J_JSSC,
volume= "24",
number= "2",
year= "1989",
pages= ""
};

@article{Kerth89,
author= "Kerth",
title= "A 12-bit, 1-MHz, two-step flash ADC",
journal= IEEE_J_JSSC,
volume= "24",
number= "2",
year= "1989",
pages= ""
};

@article{Norsworthy89,
author= "Norsworthy",
title= "A 14-bit 80-kHz sigma-delta A/D converter: modeling, design and performance evaluation",
journal= IEEE_J_JSSC,
volume= "24",
number= "2",
year= "1989",
pages= ""
};

@article{Thomas89,
author= "FRANCOIS THOMAS and  FRANCIS DEBRIE and  MAURICE GLOANEC and  MEMBER and 
MICHELE LE PAIH and  PHILIPPE MARTIN and  THAO NGUYEN and  STEPHANE RUGGERI and 
AND JEAN-MARIE URO",
title= "1-GHz GaAs ADC building blocks",
journal= IEEE_J_JSSC,
volume= "24",
number= "2",
year= "1989",
pages= ""
};

@article{Joy89,
author= "ANDREW K. JOY and  MEMBER and IEEE and  ANTHONY J. HOLDEN and  THOMAS C. LESLIE and  MEMBER and IEEE and 
AND PETER H. SAUL",
title= "A comparison of GaAs HJBT and silicon bipolar technologies for high-speed analog-to-digital converters",
journal= IEEE_J_JSSC,
volume= "24",
number= "3",
year= "1989",
pages= ""
};

@article{Rodgers89,
author= "Rodgers",
title= "A monolithic 5 1/2-digit BiMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "24",
number= "3",
year= "1989",
pages= ""
};

@article{Sugimoto89,
author= "Yasuhiro Sugimoto and Satoshi Mizoguchi",
title= "An experimental BiCMOS video 10 bit ADC - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "24",
number= "4",
year= "1989",
pages= ""
};

@article{Ishikawa89,
author= "MASAYUKI ISHIKAWA and  MEMBER and IEEE. AND TSUNEO TSUKAHARA",
title= "An 8-bit 50-MHz CMOS Subranging A/D converter with pipelined wide-band S/H",
journal= IEEE_J_JSSC,
volume= "24",
number= "6",
year= "1989",
pages= ""
};

@article{Kolluri89,
author= "Kolluri",
title= "A 12-bit 500-ns Subranging ADC ",
journal= IEEE_J_JSSC,
volume= "24",
number= "6",
year= "1989",
pages= ""
};

@article{Mayes89,
author= "MICHAEL K. MAYES AND SING W. CHIN",
title= "A multistep A/D converter family with efficient architecture",
journal= IEEE_J_JSSC,
volume= "24",
number= "6",
year= "1989",
pages= ""
};

@article{Hester90,
author= "RICHARD K. HESTER and  SENIOR MEMBER and  KHEN-SANG TAN and  MEMBER and 
MICHIEL DE WIT and  MEMBER and  JOHN w. FAmARUSO and  MEMBER and 
SAM1KIRIAKI and  MEMBER and  AND JAMES R. HELLUMS and  MEMBER",
title= "Fully differential ADC with rail-to-rail common-mode range and nonlinear capacitor compensation ",
journal= IEEE_J_JSSC,
volume= "25",
number= "1",
year= "1990",
pages= ""
};

@article{Hosotani90,
author= "SHIRO Hosotani and  Takahiro Miki and  Atsushi Maeda and Nobuharu Yazawa",
title= "An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption",
journal= IEEE_J_JSSC,
volume= "25",
number= "1",
year= "1990",
pages= ""
};

@article{Mangelsdorf90,
author= "Mangelsdorf",
title= "A 400-MHz input flash converter with error correction",
journal= IEEE_J_JSSC,
volume= "25",
number= "1",
year= "1990",
pages= ""
};

@article{Haddi90,
author= "GABOR C. TEMES and  FELLOW
KH. HADIDI and  VINCENT s.TSO and  MEMBER and  AND",
title= "An 8-b 1.3-MHz successive-approximation A/D converter",
journal= IEEE_J_JSSC,
volume= "25",
number= "3",
year= "1990",
pages= ""
};

@article{Nairn90,
author= "David G. Nairn and  C. Andre T. Salama",
title= "Current-mode algorithmic analog-to-digital converters - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "25",
number= "4",
year= "1990",
pages= ""
};

@article{Petschacher90,
author= "REINHARD PETSCHACHER and  MEMBER and IEEE and BERNHARD ZOJER and  BERTHOLD ASTEGHER and 
HERMANN JESSNER and  AND ALEXANDER LECHNER",
title= "A 10-b 75-MSPS Subranging A/D converter with integrated sample and hold ",
journal= IEEE_J_JSSC,
volume= "25",
number= "6",
year= "1990",
pages= ""
};

@article{Signore90,
author= "Bruce P. Del Signore and Donald A. Kerth and Navdeep S. Sooch and Eric J. Swanson",
title= "A monolithic 2-b delta-sigma A/D converter - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "25",
number= "6",
year= "1990",
pages= ""
};

@article{Song90,
author= "Song",
title= "A 10-b 15-MHz CMOS recycling two-step A/D converter ",
journal= IEEE_J_JSSC,
volume= "25",
number= "6",
year= "1990",
pages= ""
};

@article{Brandt91a,
author= "Brian P. Brandt and Bruce A. Wooley",
title= "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "26",
number= "12",
year= "1991",
pages= ""
};

@article{Lerch91,
author= "Renek G. Lerch and  Matthias H. Lamkemeyer and 
Horst L. Fiedler and  Werner Bradinal and  Peter Becker",
title= "A monolithic Sigma-Delta A/D and D/A converter with filter for broad-band speech coding",
journal= IEEE_J_JSSC,
volume= "26",
number= "12",
year= "1991",
pages= ""
};

@article{Mercer91,
author= "Douglas A. Mercer",
title= "A 12-b 750-ns Subranging A/D converter with self-correcting S/H",
journal= IEEE_J_JSSC,
volume= "26",
number= "12",
year= "1991",
pages= ""
};

@article{Ribner91,
author= "David B. Ribner and  Richard D. Baertsch and 
Steven L. Garverick and  Donald T. McGrath and  Joseph E. Krisciunas and 
and Toshiaki Fujii",
title= "A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities",
journal= IEEE_J_JSSC,
volume= "26",
number= "12",
year= "1991",
pages= ""
};

@article{Schiller91,
author= "Chris Schiller and Pat Byrne",
title= "A 4-GHz 8-b ADC system - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "26",
number= "12",
year= "1991",
pages= ""
};

@article{Comino91,
author= "Vittorio Comino and  Michel S. J. Steyaert and  Gabor C. Temes",
title= "A first-order current-steering sigma-delta modulator",
journal= IEEE_J_JSSC,
volume= "26",
number= "3",
year= "1991",
pages= ""
};

@article{Brandt91b,
author= "Brian P. Brandt and  Drew E. Wingard and 
and Bruce A. Wooley",
title= "Second-order sigma-delta modulation for digital-audio signal acquisition ",
journal= IEEE_J_JSSC,
volume= "26",
number= "4",
year= "1991",
pages= ""
};

@article{Lin91,
author= "Yuh-Min Lin and  Beomsup Kim and  Paul R.Gray",
title= "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS",
journal= IEEE_J_JSSC,
volume= "26",
number= "4",
year= "1991",
pages= ""
};

@article{Leopold91,
author= "Hans A. Leopold and  Gunter Winkler and  Paul O’Leary and 
Karl Ilzer and  Juergen Jernej",
title= "A monolithic CMOS 20-b analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "26",
number= "7",
year= "1991",
pages= ""
};

@article{Naus91,
author= "Peter J. A. Naus and Eke Care1 Dijkmans",
title= "Multibit oversampled Sigma-Delta A/D converters as front end for CD players",
journal= IEEE_J_JSSC,
volume= "26",
number= "7",
year= "1991",
pages= ""
};

@article{Real91,
author= "Peter Real and  David H. Robertson and  Christopher W. Mangelsdorf and 
Member and  Theodore L. Tewksbury",
title= "A wide-band 10-b 20 Ms/s pipelined ADC using current-mode signals",
journal= IEEE_J_JSSC,
volume= "26",
number= "8",
year= "1991",
pages= ""
};

@article{Nejime91,
author= "Yoshito Nejime and  Masao Hotta and  Seiichi Ueda",
title= "An 8-b ADC with over-Nyquist input at 300-Ms/s conversion rate",
journal= IEEE_J_JSSC,
volume= "26",
number= "9",
year= "1991",
pages= ""
};

@article{Hagelauer92,
author= "Richard Hagelauer and  ZEEE and  Frank Oehler and  Gunter Rohmer and  Josef Sauerer and 
and Dieter Seitzer",
title= "A gigasample/second 5-b ADC with on-chip track and hold based
on an industrial 1 mu m GaAs MESFET E/D Process",
journal= IEEE_J_JSSC,
volume= "27",
number= "10",
year= "1992",
pages= ""
};

@article{Lee92,
author= "Seung-Hoon Lee and Bang-Sup Song",
title= "Digital-domain calibration of multistep analog-to-digital converters",
journal= IEEE_J_JSSC,
volume= "27",
number= "12",
year= "1992",
pages= ""
};

@article{Razavi92,
author= "Behzad Razavi and  Bruce A. Wooley",
title= "A 12-b 5-Msample/s two-step CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "27",
number= "12",
year= "1992",
pages= ""
};

@article{Valburg92,
author= "Johan van Valburg and Rudy J. van de Plassche",
title= "An 8-b 650-MHz folding ADC",
journal= IEEE_J_JSSC,
volume= "27",
number= "12",
year= "1992",
pages= ""
};

@article{Lewis92,
author= "Stephen H. Lewis and  H. Scott Fetterman and  George F. Gross and  Jr. and 
R. Ramachandran and  T. R. Viswanathan",
title= "A 10-b 20-Msample/s analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "27",
number= "3",
year= "1992",
pages= ""
};

@article{Toumelin92,
author= "Loi'c Le Toumelin and  Pierre Carbou and  Yves Leduc and  Pascal Guignon and 
Jan Oredsson and  Anders Lindberg",
title= "A 5-V CMOS line controller with 16-b audio converters ",
journal= IEEE_J_JSSC,
volume= "27",
number= "3",
year= "1992",
pages= ""
};

@article{Daubert92,
author= "Steven J. Daubert and David Vallancourt",
title= "A transistor-only current-mode Sigma-Delta modulator - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "27",
number= "5",
year= "1992",
pages= ""
};

@article{Ginetti92,
author= "Bernard Ginetti and Paul G. A. Jespers and Andre Vandemeulebroecke",
title= "A CMOS 13-b cyclic RSD A/D converter - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "27",
number= "7",
year= "1992",
pages= ""
};

@article{Colleran93,
author= "William T. Colleran and A. A. Abidi",
title= "A 10-b, 75-MHz two-stage pipelined bipolar A/D converter - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "28",
number= "12",
year= "1993",
pages= ""
};

@article{Fattaruso93,
author= "John W. Fattaruso and  Sami Kiriaki and 
Michiel de Wit and  Greg Warwar",
title= "Self-calibration techniques for a second-order multibit sigma-delta modulator",
journal= IEEE_J_JSSC,
volume= "28",
number= "12",
year= "1993",
pages= ""
};

@article{Karanicolas93,
author= "Andrew N. Karanicolas and IEEE and  Hae-Seung Lee and IEEE and  Kantilal L. Bacrania and IEEE",
title= "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC",
journal= IEEE_J_JSSC,
volume= "28",
number= "12",
year= "1993",
pages= ""
};

@article{Kusumoto93,
author= "Keiichi Kusumoto and  Akira Matsuzawa and  Kenji Murata",
title= "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC",
journal= IEEE_J_JSSC,
volume= "28",
number= "12",
year= "1993",
pages= ""
};

@article{Sone93,
author= "Kazuya Sone and  Yoshio Nishida and  Naotoshi Nakadai",
title= "A 10-b 100-Msample/s pipelined Subranging BiCMOS ADC",
journal= IEEE_J_JSSC,
volume= "28",
number= "12",
year= "1993",
pages= ""
};

@article{Jantzi93,
author= "Stephen A. Jantzi and  W. Martin Snelgrove and  Paul F. Ferguson and  Jr.",
title= "A fourth-order bandpass sigma-delta modulator",
journal= IEEE_J_JSSC,
volume= "28",
number= "3",
year= "1993",
pages= ""
};

@article{Yotsuyanagi93,
author= "Michio Yotsuyanagi and Toshiyuki Etoh and Kazumi Hirata",
title= "A 10 b 50 MHz pipelined CMOS A/D converter with S/H - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "28",
number= "3",
year= "1993",
pages= ""
};

@article{Conroy93,
author= "Cormac S. G. Conroy and  David W. Cline and  Paul R. Gray and IEEE",
title= "An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS",
journal= IEEE_J_JSSC,
volume= "28",
number= "4",
year= "1993",
pages= ""
};

@article{Kimura93,
author= "Hiroshi Kimura and  Akira Matsuzawa and  Takashi Nakamura and  Shigeki Sawada",
title= "A 10-b 300-MHz interpolated-parallel A/D converter",
journal= IEEE_J_JSSC,
volume= "28",
number= "4",
year= "1993",
pages= ""
};

@article{Wit93,
author= "Michiel de Wit and Khen-Sang Tan and Richard K. Hester",
title= "A low-power 12-b analog-to-digital converter with on-chip precision trimming - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "28",
number= "4",
year= "1993",
pages= ""
};

@article{Hurst93,
author= "Paul J. Hurst and  Roger A. Levinson and  David J. Block",
title= "A switched-capacitor delta-sigma modulator with reduced sensitivity to op-amp gain",
journal= IEEE_J_JSSC,
volume= "28",
number= "6",
year= "1993",
pages= ""
};

@article{Wei93,
author= "Sen-Jung Wei and  Hung Chang Lin and  Robert C. Potter and  Dave Shupe",
title= "A self-latching A/D converter using resonant tunneling diodes",
journal= IEEE_J_JSSC,
volume= "28",
number= "6",
year= "1993",
pages= ""
};

@article{Yin93,
author= "Guangming Yin and  Frederic Stubbe and  Willy Sansen",
title= "A 16-b 320-kHz CMOS A/D converter using two-stage third-order Sigma-Delta noise shaping ",
journal= IEEE_J_JSSC,
volume= "28",
number= "6",
year= "1993",
pages= ""
};

@article{Nys93,
author= "Olivier J. A. P. Nys and Evert Dijkstra",
title= "On configurable oversampled A/D converters",
journal= IEEE_J_JSSC,
volume= "28",
number= "7",
year= "1993",
pages= ""
};

@article{Okamoto93,
author= "Toshiyuki Okamoto and Yuichi Maruyama and Akira Yukawa",
title= "A stable high-order delta-sigma modulator with an FIR spectrum distributor - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "28",
number= "7",
year= "1993",
pages= ""
};

@article{Ito94,
author= "Masao Ito and  Takahiro Miki and  Shiro Hosotani and  Toshio Kumamoto and  Yukihiro Yamashita and 
Masaki Kijima and  Takashi Okuda and ",
title= "A 10 bit 20 MS/s 3 V supply CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "29",
number= "12",
year= "1994",
pages= ""
};

@article{Matsuya94,
author= "Yasuyuki Matsuya and  Junzo Yamada",
title= "1 V power supply, low-power consumption A/D conversion technique with swing-suppression noise shaping",
journal= IEEE_J_JSSC,
volume= "29",
number= "12",
year= "1994",
pages= ""
};

@article{Ritoniemi94,
author= "Tapani Ritoniemi and  Eero Pajarre. Seppo Ingalsuo and  Tim0 Husu and  Ville Eerola and  Tapio Saramiiki",
title= "A stereo audio sigma-delta A/D-converter ",
journal= IEEE_J_JSSC,
volume= "29",
number= "12",
year= "1994",
pages= ""
};

@article{Uehara94,
author= "Gregory T. Uehara and Paul R. Gray",
title= "A 100 MHz A/D interface for PRML magnetic disk read channels",
journal= IEEE_J_JSSC,
volume= "29",
number= "12",
year= "1994",
pages= ""
};

@article{Williams94,
author= "Louis A. Williams and  111 and  Bruce A. Wooley",
title= "A third-order sigma-delta modulator with extended dynamic range",
journal= IEEE_J_JSSC,
volume= "29",
number= "3",
year= "1994",
pages= ""
};

@article{Hae-Seung94,
author= "Hae-Seung Lee",
title= "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC",
journal= IEEE_J_JSSC,
volume= "29",
number= "4",
year= "1994",
pages= ""
};

@article{Miki94,
author= "Takahiro Miki and  Hiroyuki Kouno and  Toshio Kumamoto and  Yasushi Kinoshita and  Takayuki Igarashi and  Keisuke Okada",
title= "A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter",
journal= IEEE_J_JSSC,
volume= "29",
number= "4",
year= "1994",
pages= ""
};

@article{Guangming94,
author= "Guangming Yin and  Willy Sansen and ",
title= "A high-frequency and high-resolution fourth-order /spl Sigma//spl Delta/ A/D converter in BiCMOS technology",
journal= IEEE_J_JSSC,
volume= "29",
number= "8",
year= "1994",
pages= ""
};

@article{Macq94,
author= "D. Macq and  P. G. A. Jespers",
title= "A 10-bit pipelined switched-current A/D converter ",
journal= IEEE_J_JSSC,
volume= "29",
number= "8",
year= "1994",
pages= ""
};

@article{Pelgrom94,
author= "Marcel J. M. Pelgrom and  A. C. Jeannet v. Rens and  Maarten Vertregt and 
and Marcel",
title= "A 25-Ms/s 8-bit CMOS A/D converter for embedded application",
journal= IEEE_J_JSSC,
volume= "29",
number= "8",
year= "1994",
pages= ""
};

@article{Reyhani94,
author= "Hooman Reyhani and  Philip Quinlan",
title= "A 5 V, 6-b, 80 Ms/s BiCMOS flash ADCf",
journal= IEEE_J_JSSC,
volume= "29",
number= "8",
year= "1994",
pages= ""
};

@article{Yuan94,
author= "Jiren Yuan and Christer Svensson",
title= "A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-um CMOS",
journal= IEEE_J_JSSC,
volume= "29",
number= "8",
year= "1994",
pages= ""
};

@article{Nadeem94,
author= "Shujaat Nadeem and  Charles G. Sodini and  Hae-Seung Lee",
title= "16-channel oversampled analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "29",
number= "9",
year= "1994",
pages= ""
};

@article{Jensen95,
author= "J. F. Jensen and G. Raghavan and A. E. Cosand and R. H. Walden",
title= "A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "30",
number= "10",
year= "1995",
pages= ""
};

@article{Poulton95,
author= "Ken Poulton and  Knud L. Knudsen and  Associate Member and  John J. Corcoran and 
Keh-Chunn Wann and  Randy B. Nubling and  Richard L. Pierson and  Mau-Chung F. Chang and - -
Peter M. Asbeck and ",
title= "A 6-b, 4 GSa/s GaAs HBT ADC ",
journal= IEEE_J_JSSC,
volume= "30",
number= "10",
year= "1995",
pages= ""
};

@article{Bang-Sup95,
author= "Bang-Sup Song",
title= "A Fourth-Order Bandpass Delta-Sigma Modulator with Reduced Number of Op Amps - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "30",
number= "12",
year= "1995",
pages= ""
};

@article{Nauta95,
author= "Bram Nauta and   G. W. Venes",
title= "A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter",
journal= IEEE_J_JSSC,
volume= "30",
number= "12",
year= "1995",
pages= "1302-1308"
};

@article{Yotsuyanagi95,
author= "Michio Yotsuyanagi and Hiroshi Hasegawa and Motoi Yamaguchi and Masaki Ishida and Kazuya Sone",
title= "A 2 V, 10 b, 20 Msample/s, Mixed-Mode Subranging CMOS A/D Converter [Special Issue Brief Papers] - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "30",
number= "12",
year= "1995",
pages= ""
};

@article{Cho95,
author= "Thomas Byunghak Cho and  Paul R. Gray",
title= "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter",
journal= IEEE_J_JSSC,
volume= "30",
number= "3",
year= "1995",
pages= ""
};

@article{Nakamura95,
author= "Katsufumi Nakamura and  Masao Hotta and 
L. Richard Carley and  David J. Allstot",
title= "An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC",
journal= IEEE_J_JSSC,
volume= "30",
number= "3",
year= "1995",
pages= ""
};

@article{Singor94,
author= "Frank W. Singor and W. Martin Snelgrove",
title= "Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz",
journal= IEEE_J_JSSC,
volume= "30",
number= "3",
year= "1995",
pages= ""
};

@article{Chen95,
author= "Feng Chen and  Bosco H. Leung",
title= "A high resolution multibit sigma-delta modulator with individual level averaging",
journal= IEEE_J_JSSC,
volume= "30",
number= "4",
year= "1995",
pages= ""
};

@article{Tzi-Hsiung95,
author= "Tzi-Hsiung Shu and  Bang-Sup Song and  Kantilal Bacrania",
title= "A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter",
journal= IEEE_J_JSSC,
volume= "30",
number= "4",
year= "1995",
pages= ""
};

@article{Chung-Yu-Wu95,
author= "Chung-Yu Wu and Chih-Cheng Chen and Jyh-Jer Cho",
title= "A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques",
journal= IEEE_J_JSSC,
volume= "30",
number= "5",
year= "1995",
pages= ""
};

@article{Nianxiong95,
author= "Nianxiong Tan and Sven Eriksson",
title= "A low-voltage switched-current delta-sigma modulator",
journal= IEEE_J_JSSC,
volume= "30",
number= "5",
year= "1995",
pages= ""
};

@article{Won-Chui-Song95,
author= "Won-Chul Song and  Hae-Wook Choi and  Sung-Ung Kwak and and Bang-Sup Song and  SeniorMember and  ZEEE",
title= "A 10-b 20-Msample/s low-power CMOS ADC",
journal= IEEE_J_JSSC,
volume= "30",
number= "5",
year= "1995",
pages= ""
};

@article{Nedved95,
author= "Jiri Nedved and  Jozef Vanneuville and  Donne Gevaert and  Jan Sevenhans",
title= "A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC",
journal= IEEE_J_JSSC,
volume= "30",
number= "7",
year= "1995",
pages= ""
};

@article{Daejeong95,
author= "Daejeong Kim and  Jaejin Park and  Sungjoon Kim and  Deog-Kyoon Jeong and  Wonchan Kim",
title= "A single chip /spl Delta/-/spl Sigma/ ADC with a built-in variable gain stage and DAC with a Charge Integrating Subconverter for a 5 V 9600-bh Modem ",
journal= IEEE_J_JSSC,
volume= "30",
number= "8",
year= "1995",
pages= ""
};

@article{Mercer96,
author= "Douglas A. Mercer",
title= "A 14-b 2.5 MSPS Pipelined ADC with On-Chip EPROM ",
journal= IEEE_J_JSSC,
volume= "31",
number= "1",
year= "1996",
pages= ""
};

@article{Tzi-Hsiung96,
author= "Tzi-Hsiung Shu and  Kantilal Bacrania and  Ravindra Gokhale",
title= "A 10-b 40-Msample/s BICMOS A/D Converter",
journal= IEEE_J_JSSC,
volume= "31",
number= "10",
year= "1996",
pages= ""
};

@article{Tsukamoto96,
author= "Sanroku Tsukamoto and Ian Dedic and Toshiaki Endo and  Kazu-yoshi
Kikuta and  Kunihiko Goto and  Osamu Kobayashi",
title= "A CMOS 6-b, 200 MSample/s, 3 V-Supply A/D Converter for a PRML Read Chan
nel LSI ",
journal= IEEE_J_JSSC,
volume= "31",
number= "11",
year= "1996",
pages= ""
};

@article{Eklund96,
author= "Jan-Erik Eklund and Ragnar Arvidsson",
title= "A Multiple Sampling, Single A/D Conversion Technique for I/Q Demodulation in CMOS",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Gil-Cho96,
author= "Gil-Cho Ahn and  Hee-Cheol Choi and  Shin-I1 Lim and  Seung-Hoon Lee and  Chul-Dong Lee",
title= "A 12-b, 10-MHz, 250-mW CMOS A/D Converter",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Mayes96a,
author= "Michael K. Mayes and  Sing W. Chin",
title= "A 200 mW, 1 Msample/s, 16-b Pipelined A/D Converter with On-Chip 32-b Microcontroller ",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Norman96,
author= "Orhan Norman",
title= "A Band-Pass Delta-Sigma Modulator for Ultrasound Imaging at 160 MHz Clock Rate",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Paul96,
author= "Susanne A. Paul and Hae-Seung Lee",
title= "A 9-b Charge-to-Digital Converter for Integrated Image Sensors",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{vanderZwan96,
author= "Eric J. van der Zwan and E. Carel Dijkmans",
title= "A 0.2-mW CMOS /spl Sigma//spl Delta/ Modulator for Speech Coding with 80 dB Dynamic Range - Solid-State Circuits, IEEE Journal of",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Venes96,
author= "Ardie G. W. Venes and  Rudy J. van de Plassche",
title= "An 80-MHz, 80-mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Preprocessing ",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Yu96,
author= "Paul C. Yu and  Hae-Seung Lee",
title= "A 2.5-V, 12-b, 5-MSample/s Pipelined CMOS ADC ",
journal= IEEE_J_JSSC,
volume= "31",
number= "12",
year= "1996",
pages= ""
};

@article{Mayes96b,
author= "Michael K. Mayes and  Sing W. Chin and  Lee L. Stoian",
title= "A Low-Power 1 MHz, 25 mW 12-Bit Time-Interleaved Analog-to-Digital Converter",
journal= IEEE_J_JSSC,
volume= "31",
number= "2",
year= "1996",
pages= ""
};

@article{Baird96,
author= "Rex T. Baird and  Terri S . Fiez",
title= "A Low Oversampling Ratio 14-b 500-kHz /spl Delta/spl Sigma/ ADC with a Self-Calibrated Multibit DAC ",
journal= IEEE_J_JSSC,
volume= "31",
number= "3",
year= "1996",
pages= ""
};

@article{Burmas96,
author= "Ted Vinko Burmas and  Kenneth C. Dyer and 
Paul J. Hurst and  Stephen H. Lewis",
title= "A Second-Order Double-Sampled Delta-Sigma Modulator Using Additive-Error Switching",
journal= IEEE_J_JSSC,
volume= "31",
number= "3",
year= "1996",
pages= ""
};

@article{Cline96,
author= "David W. Cline and ",
title= "A Power Optimized 13-b 5 Msamples/s Pipelined Analog-to-Digital Converter in 1.2 /spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "31",
number= "3",
year= "1996",
pages= ""
};

@article{Bracey96,
author= "Mark Bracey and  William Redman-White and 
Judith Richardson and  John B. Hughes",
title= "A Full Nyquist 15 MS/s 8-b Differential Switched-Current A/D Converter",
journal= IEEE_J_JSSC,
volume= "31",
number= "7",
year= "1996",
pages= ""
};

@article{Roovers96,
author= "Raf Roovers and  Michiel S. J. Steyaert",
title= "A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D Converter ",
journal= IEEE_J_JSSC,
volume= "31",
number= "7",
year= "1996",
pages= ""
};

@article{Portmann96,
author= "Clemenz L. Portmann and  ZEEE and  Teresa H. Y. Meng",
title= "Power-Efficient Metastability Error Reduction in CMOS Flash A/D Converters",
journal= IEEE_J_JSSC,
volume= "31",
number= "8",
year= "1996",
pages= ""
};

@article{Flynn96,
author= "Michael P. Flynn and  David J. Allstot",
title= "CMOS Folding A/D Converters with Current-Mode Interpolation",
journal= IEEE_J_JSSC,
volume= "31",
number= "9",
year= "1996",
pages= ""
};

@article{hovin97,
author= "Mats H{\o}vin and  Alf Olsen and  Tor Sverre Lande and  Chris Toumazou",
title= "Delta-Sigma Modulators Using Frequency-Modulated Intermediate Values ",
journal= IEEE_J_JSSC,
volume= "32",
number= "1",
year= "1997",
pages= ""
};

@article{Brooks97,
author= "Todd L. Brooks and David H. Robertson and Daniel F. Kelly and Anthony Del Muro  and Stephen W. Harston ",
title= "{A Cascaded Sigma-Delta Pipeline A/D Converter 
with 1.25 MHz Signal Bandwidth and 89-dB SNR}",
journal= IEEE_J_JSSC,
volume= 32,
number= 12,
year= 1997};

@article{Brooks09b,
author= "Lane Brooks and Hae-Seung Lee",
title= "{A 12b, 50MS/s, Fully Differential Zero-Crossing Based Pipelined ADC}",
journal= IEEE_J_JSSC,
volume= 44,
number= 12,
year= 2009};

@article{Bult97,
author= "Klaas Bult and Aaron Buchwald",
title= "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm/sup 2/",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Jantzi97,
author= "Jantzi, S.A. and Martin, K.W. and Sedra, A.S.",
title= "Quadrature bandpass ΔΣ modulation for digital radio",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Kwak97,
author= "Sung-Ung Kwak and  Bang-Sup Song and  Kantilal Bacrania",
title= "A 15-b, 5-Msample/s Low-Spurious CMOS ADC",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Ong97,
author= "Ong, A.K. and Wooley, B.A.",
title= "A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Senderowicz97,
author= "Senderowicz, D. and Nicollini, G. and Pernici, S. and Nagari, A. and Confalonieri, P. and Dallavalle, C.",
title= "Low-voltage double-sampled ΣΔ converters",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Vorenkamp97,
author= "Pieter Vorenkamp and  Raf Roovers",
title= "A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC",
journal= IEEE_J_JSSC,
volume= "32",
number= "12",
year= "1997",
pages= ""
};

@article{Au97,
author= "Stephen Au and Bosco H. Leung",
title= "A 1.95-V, 0.34-mW, 12-b Sigma-Delta Modulator Stabilized by Local Feedba
ck Loops ",
journal= IEEE_J_JSSC,
volume= "32",
number= "3",
year= "1997",
pages= ""
};

@article{Fujimori97,
author= "Ichiro Fujimori and  Kazuo Koyama and  David Trager and  Fred Tam and  Lorenzo Longo",
title= "A 5-V Single-Chip Delta-Sigma Audio A/D Converter with 111 dB Dynamic Ra
nge",
journal= IEEE_J_JSSC,
volume= "32",
number= "3",
year= "1997",
pages= ""
};

@article{Kwang97,
author= "Kwang Young Kim and  Naoya Kusayanagi and  Asad A. Abidi",
title= "A 10-b, 100-MS/s CMOS A/D Converter",
journal= IEEE_J_JSSC,
volume= "32",
number= "3",
year= "1997",
pages= ""
};

@article{Nagarai97,
author= "Krishnaswamy Nagaraj and  H. Scott Fetterman and  Joseph
Anidjar and  Stephen H. Lewis and  Robert G. Renninger",
title= "A 250-mW, 8-b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduc
ed Number of Amplifiers",
journal= IEEE_J_JSSC,
volume= "32",
number= "3",
year= "1997",
pages= ""
};

@article{Chen97,
author= "Feng Chen and  Bosco Leung",
title= "A 0.25-mw Low-pass Passive Sigma-delta Modulator With Built-in Mixer For
 A 10-mhz IF Input",
journal= IEEE_J_JSSC,
volume= "32",
number= "6",
year= "1997",
pages= ""
};

@article{Rabii97,
author= "Shahriar Rabii and  Bruce A. Wooley",
title= "A 1.8-v Digital-audio Sigma-delta Modulator In 0.8-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "32",
number= "6",
year= "1997",
pages= ""
};

@article{McCartney97,
author= "Damien McCartney and  Adrian Sherry and 
John O’Dowd and  Pat Hickey",
title= "A Low-noise Low-drift Transducer ADC",
journal= IEEE_J_JSSC,
volume= "32",
number= "7",
year= "1997",
pages= ""
};

@article{Moeneclaey97,
author= "Nicolas Moeneclaey and Andreas Kaiser",
title= "Design Techniques For High-resolution Current-mode Sigma-delta Modulator
s",
journal= IEEE_J_JSSC,
volume= "32",
number= "7",
year= "1997",
pages= ""
};

@article{Nys97,
author= "Olivier Nys and  Robert K. Henderson",
title= "A 19-bit Low-power Multibit Sigma-delta ADC Based On Data Weighted Avera
ging ",
journal= IEEE_J_JSSC,
volume= "32",
number= "7",
year= "1997",
pages= ""
};

@article{Peluso97,
author= "Vincenzo Peluso and  Michiel S. J. Steyaert and  Willy Sansen",
title= "A 1.5-V-100-/spl mu/W /spl Delta//spl Sigma/ Modulator With 12-b Dynamic
 Range Using The Switched-Opf",
journal= IEEE_J_JSSC,
volume= "32",
number= "7",
year= "1997",
pages= ""
};

@article{Thanh97,
author= "Chuc K. Thanh and  Stephen H. Lewis and  Paul J. Hurst",
title= "A Second-order Double-sampled Delta-sigma Modulator Using Individual-lev
el Averaging",
journal= IEEE_J_JSSC,
volume= "32",
number= "8",
year= "1997",
pages= ""
};

@article{King98,
author= "Eric T. King and  Aria Eshraghi and  Ian Galton and  Terri S. Fiez",
title= "A Nyquist-rate Delta-Sigma A/D Converter",
journal= IEEE_J_JSSC,
volume= "33",
number= "1",
year= "1998",
pages= ""
};

@article{Feldman98,
author= "Arnold R. Feldman and  Bernhard E. Boser and  Paul R. Gray",
title= "A 13-bit, 1.4-MS/s Sigma-Delta Modulator For RF Baseband Channel Applica
tions",
journal= IEEE_J_JSSC,
volume= "33",
number= "10",
year= "1998",
pages= ""
};

@article{Flynn98,
author= "Michael P. Flynn and  Ben Sheahan",
title= "A 400-msample/s, 6-b Cmos Folding And Interpolating Adc",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Fujimori98,
author= "Ichiro Fujimori and  Tetsuro Sugimoto",
title= "A 1.5 V, 4.1 Mw Dual-channel Audio Delta~sigma D/a Converter",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Ingino98,
author= "Joseph M. Ingino and  Bruce A. Wooley",
title= "A Continuously Calibrated 12-b, 10-ms/s, 3.3-v A/d Converter",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Opris98,
author= "Ion E. Opris and  Laurence D. Lewicki and  Bill C. Wong",
title= "A Single-ended 12-bit 20 Msample/s Self-calibrating Pipeline A/d Convert
er",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Peluso98,
author= "Vincenzo Peluso and  Peter Vancorenland and 
Augusto M. Marques and  Michel S. J. Steyaert and 
and Willy Sansen",
title= "A 900-mv Low-power A/d Converter With 77-db Dynamic Range",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Tsukamoto98,
author= "Sanroku Tsukamoto and  William G. Schoﬁeld and  Toshiaki Endo",
title= "A CMOS 6-b, 400-msample/s Adc With Error Correction",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Yasuda98,
author= "Akira Yasuda and  Hiroshi Tanimoto and  Tetsuya Iida",
title= "A Third-order ~ Modulator Using Second-order Noise-shaping Dynamic Eleme
nt Matching",
journal= IEEE_J_JSSC,
volume= "33",
number= "12",
year= "1998",
pages= ""
};

@article{Marques98,
author= "Augusto Manuel Marques and  Vincenzo Peluso and  Michel S. J. Steyaert and 
and Willy Sansen",
title= "A 15-b Resolution 2-mhz Nyquist Rate Adc In A 1- M Cmos Technology ",
journal= IEEE_J_JSSC,
volume= "33",
number= "7",
year= "1998",
pages= ""
};

@article{Dong-Young98,
author= "Dong-Young Chang and Seung-Hoon Lee",
title= "Design Techniques For A Low-power Low-cost Cmos A/d Converter",
journal= IEEE_J_JSSC,
volume= "33",
number= "8",
year= "1998",
pages= ""
};

@article{Hammerschmied98,
author= "Clemens M. Hammerschmied and  Qiuting Huang",
title= "Design And Implementation Of An Untrimmed Mosfet-only 10-bit A/d Convert
er With 79-db Thd",
journal= IEEE_J_JSSC,
volume= "33",
number= "8",
year= "1998",
pages= ""
};

@article{Nicollini98,
author= "Germano Nicollini and  Sergio Pernici and  Pierangelo Confalonieri and  Carlo Crippa and 
Angelo Nagari and  Sergio Mariani and  Aldo Calloni and  Massimo Moioli and  Carlo Dallavalle",
title= "A High-performance Analog Front-end 14-bit Codec For 2.7-v Digital Cellu
lar Phones",
journal= IEEE_J_JSSC,
volume= "33",
number= "8",
year= "1998",
pages= ""
};

@article{Brandt99,
author= "Brian P. Brandt and Joseph Lutsky",
title= "A 75-mW, 10-b, 20-MSPS CMOS Subranging ADC with 9.5 effective bits at Ny
quist ",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Erdogan99,
author= "Ozan E. Erdo˘gan and  Paul J. Hurst and 
and Stephen H. Lewis",
title= "A 12-b digital-background-calibrated algorithmic ADC with 90-dB THD",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Hoogzaad99,
author= "Gian Hoogzaad and  Raf Roovers",
title= "A 65-mW, 10-bit, 40-Msample/s BiCMOS Nyquist ADC in 0.8 mm/sup 2/",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Namdar99,
author= "Ardeshir Namdar and  Bosco H. Leung",
title= "A 400-MHz, 12-bit, 18-mW, if digitizer with mixer inside a sigma-delta m
odulator loop",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Paul99,
author= "Susanne A. Paul and  Hae-Seung Lee and  John Goodrich and  Titiimaea F. Alailima and  Daniel D. Santiago",
title= "A nyquist-rate pipelined oversampling A/D converter",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Tao99,
author= "Hai Tao and John M. Khoury and ",
title= "A 400-Ms/s frequency translating bandpass sigma-delta modulator",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{vanderPloeg99,
author= "Hendrik van der Ploeg and Robert Remmers",
title= "A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{vanEngelen99,
author= "Jurgen A. E. P. van Engelen and  Rudy J. van de Plassche and 
Eduard Stikvoort and  Ardie G. Venes",
title= "A sixth-order continuous-time bandpass sigma-delta modulator for digital
 radio IF ",
journal= IEEE_J_JSSC,
volume= "34",
number= "12",
year= "1999",
pages= ""
};

@article{Louis99,
author= "Loai Louis and  John Abcarius and  Gordon W. Roberts",
title= "An Eighth-order Bandpass /spl Delta//spl Sigma/ Modulator For A/D Conver
sion In Digital Radio",
journal= IEEE_J_JSSC,
volume= "34",
number= "4",
year= "1999",
pages= ""
};

@article{Abo99,
author= "Andrew M. Abo and Paul R. Gray",
title= "{A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analong-to-Digital Converter}",
journal= IEEE_J_JSSC,
volume= "34",
number= "5",
year= "1999",
pages= ""
};

@article{Edwards99,
author= "Christopher F. Edwards and  William Redman-White and  Mark Bracey and 
Bernard M. Tenbroek and  Associate Member and  Michael S. L. Lee and  Michael J. Uren",
title= "A multibit /spl Sigma//spl Delta/ modulator in floating-body SOS/SOI CMO
S for extreme radiation envionments",
journal= IEEE_J_JSSC,
volume= "34",
number= "7",
year= "1999",
pages= ""
};

@article{Geerts99,
author= "Yves Geerts and  Augusto Manuel Marques and  Michel S. J. Steyaert and  Willy Sansen",
title= "A 3.3-v, 15-bit, delta-sigma adc with a signal bandwidth of 1.1 mhz for 
adsl applications",
journal= IEEE_J_JSSC,
volume= "34",
number= "7",
year= "1999",
pages= ""
};

@article{Kasha99,
author= "Dan B. Kasha and  Wai L. Lee and  Axel Thomsen",
title= "A 16-mw, 120-db linear switched-capacitor delta-sigma modulator with dyn
amic biasing",
journal= IEEE_J_JSSC,
volume= "34",
number= "7",
year= "1999",
pages= ""
};

@article{Mehr99,
author= "Iuri Mehr and  Declan Dalton",
title= "A 500-msample/s, 6-bit nyquist-rate adc for disk-drive read-channel appl
ications",
journal= IEEE_J_JSSC,
volume= "34",
number= "7",
year= "1999",
pages= ""
};

@article{Nagaraj99,
author= "K. Nagaraj and  F. Chen and  T. Le and  T. R. Viswanathan",
title= "Efficient 6-bit a/d converter using a 1-bit folding front end ",
journal= IEEE_J_JSSC,
volume= "34",
number= "8",
year= "1999",
pages= ""
};

@article{Fujimori00,
author= "Ichiro Fujimori and  Lorenzo Longo and  Armond Hairapetian and  Kazushi Seiyama and  Steve Kosic and 
Jun Cao and  Shu-Lap Chan",
title= "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma 
modulation at 8X oversampling Ratio",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Geerts00,
author= "Yves Geerts and  Michel S. J. Steyaert and  Willy Sansen",
title= "A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Moreland00,
author= "Carl Moreland and  Frank Murden and  Michael Elliott and  Joe Young and  Mike Hensley and  Russell Stop",
title= "A 14-bit 100-Msample/s Subranging ADC",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Myung-Jun00,
author= "Myung-Jun Choe and  Bang-Sup Song and  Kantilal Bacrania",
title= "A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset t
rimming",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Nagaraj00,
author= "Krishnaswamy Nagaraj and  David A. Martin and  Mark Wolfe and  Ranjan Chattopadhyay and 
Shanthi Pavan and  Jason Cancio and  T. R. Viswanathan",
title= "A dual-mode 700-msamples/s 6-bit 200-msamples/s 7-bit a/d converter in a
 0.25-/spl mu/m digital CMOS",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Pan00,
author= "Hui Pan and  Masahiro Segami and  Michael Choi and  Jing Cao and  Asad A. Abidi",
title= "A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB
 SFDR ",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Tabatabei00,
author= "Ali Tabatabaei and Bruce A. Wooley",
title= "A two-path bandpass sigma-delta modulator with extended noise shaping",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{vanderZwan00,
author= "Eric J. van der Zwan and  Kathleen Philips and  Corné A. A. Bastiaansen",
title= "A 10.7-MHz IF-to-baseband /spl Sigma//spl delta/ A/D conversion system for AM/FM radio receivers",
journal= IEEE_J_JSSC,
volume= "35",
number= "12",
year= "2000",
pages= ""
};

@article{Enz00,
author= "Wei-Shinn Wey and Yu-Chung Huang",
title= "A CMOS delta-sigma true RMS converter",
journal= IEEE_J_JSSC,
volume= "35",
number= "2",
year= "2000",
pages= ""
};

@article{Opris00,
author= "Ion E. Opris and  Bill C. Wong and  Sing W. Chin",
title= "A pipeline A/D converter architecture with low DNL",
journal= IEEE_J_JSSC,
volume= "35",
number= "2",
year= "2000",
pages= ""
};

@article{Schen-Iuan00,
author= "Shen-Iuan Liu and  Chien-Hung Kuo and  Ruey-Yuan Tsai and  Jingshown Wu",
title= "A double-sampling pseudo-two-path bandpass /spl Delta//Sigma/ modulator ",
journal= IEEE_J_JSSC,
volume= "35",
number= "2",
year= "2000",
pages= ""
};

@article{Fogelman00,
author= "Eric Fogleman and  Ian Galton and  William Huff and 
Henrik Jensen",
title= "A 3.3-V single-poly CMOS audio ADC Delta-Sigma modulator with 98-dB peak
 SINAD and 105-dB peak SFDR",
journal= IEEE_J_JSSC,
volume= "35",
number= "3",
year= "2000",
pages= ""
};

@article{Mehr00,
author= "Iuri Mehr and Larry Singer",
title= "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC",
journal= IEEE_J_JSSC,
volume= "35",
number= "3",
year= "2000",
pages= ""
};

@article{Wang00,
author= "Yun-Ti Wang and Behzad Razavi",
title= "An 8-bit 150-MHz CMOS A/D converter",
journal= IEEE_J_JSSC,
volume= "35",
number= "3",
year= "2000",
pages= ""
};

@article{Bang-Sup00,
author= "Bang-Sup Song and  Patrick L. Rakers and  Steven F. Gillig",
title= "A 1-v 6-b 50-msamples/s current-interpolating cmos adc",
journal= IEEE_J_JSSC,
volume= "35",
number= "4",
year= "2000",
pages= ""
};

@article{Breems00,
author= "Lucien J. Breems and  Eric J. van der Zwan and  Johan H. Huijsing",
title= "A 1.8-mw cmos /spl Sigma//spl Delta/ modulator with integrated mixer for
 a/d conversion of if signal",
journal= IEEE_J_JSSC,
volume= "35",
number= "4",
year= "2000",
pages= ""
};

@article{Maulik00,
author= "Prabir C. Maulik and  Mandeep S. Chadha and  Wai L. Lee and  Philip J. Crawley",
title= "A 16-bit 250-khz delta-sigma modulator and decimation filter",
journal= IEEE_J_JSSC,
volume= "35",
number= "4",
year= "2000",
pages= ""
};

@article{Mortezapour00,
author= "Siamak Mortezapour and Edward K. F. Lee",
title= "A 1-v, 8-bit successive approximation ADC in standard CMOS process",
journal= IEEE_J_JSSC,
volume= "35",
number= "4",
year= "2000",
pages= ""
};

@article{Nagari00,
author= "Angelo Nagari and  Alessandro Mecchia and  Ermes Viani and  Sergio Pernici and 
Pierangelo Confalonieri and  Germano Nicollini",
title= "A 2.7-V 11.8-mW baseband ADC with 72-dB dynamic range for GSM applicatio
ns",
journal= IEEE_J_JSSC,
volume= "35",
number= "6",
year= "2000",
pages= ""
};

@article{Maurino00,
author= "Roberto Maurino and  Peter Mole",
title= "A 200-MHz IF 11-bit fourth-order bandpass /spl utri//spl Sigma/ in SiGe ",
journal= IEEE_J_JSSC,
volume= "35",
number= "7",
year= "2000",
pages= ""
};

@article{Morizio00,
author= "James C. Morizio and  Michael Hoke and  Taskin Kocak and  Clark Geddie and 
Chris Hughes and  John Perry and  Srinadh Madhavapeddi and  Michael H. Hood and  George Lynch and 
Harufusa Kondoh and  Toshio Kumamoto and  Takashi Okuda and  Hiroshi Noda and  Masahiko Ishiwaki and  Takahiro Miki and 
Masao Nakaya",
title= "14-bit 2.2-MS/s Sigma-delta ADC's",
journal= IEEE_J_JSSC,
volume= "35",
number= "7",
year= "2000",
pages= ""
};

@article{Ming-Huang01,
author= "Ming-Huang Liu and Shen-Iuan Liu",
title= "An 8-bit 10 /s folding and interpolating ADC using the continuous-time a
uto-zero technique",
journal= IEEE_J_JSSC,
volume= "36",
number= "1",
year= "2001",
pages= ""
};

@article{Waltari01,
author= "Mikko Waltari and  Kari A. I. Halonen",
title= "1-V 9-bit pipelined switched-opamp ADC",
journal= IEEE_J_JSSC,
volume= "36",
number= "1",
year= "2001",
pages= ""
};

@article{Chien-Hung01,
author= "Chien-Hung Kuo and  Shr-Lung Chen and  Lee-An Ho and  Shen-Iuan Liu",
title= "Cmos oversampling /spl SIgma/s/spl Delta/ magnetic-to-digital converters
",
journal= IEEE_J_JSSC,
volume= "36",
number= "10",
year= "2001",
pages= ""
};

@article{Ming01,
author= "Jun Ming and  Stephen H. Lewis",
title= "An 8-bit 80-Msample/s pipelined analog-to-digital converter with backgro
und calibration",
journal= IEEE_J_JSSC,
volume= "36",
number= "10",
year= "2001",
pages= "1489-1497"
};

@article{Breems01,
author= "Lucien J. Breems and  Eise Carel Dijkmans and  Johan H. Huijsing",
title= "A quadrature data-dependent DEM algorithm to improve image rejection of 
a complex /spl Simga//spl Delta Modulator",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Burger01,
author= "Thomas Burger and  Qiuting Huang",
title= "A 13.5-mw 185-Msample/s /spl Delta//spl Sigma/ modulator for UMTS/GSM du
al-standard IF reception",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Choi01,
author= "Michael Choi and Asad A. Abidi",
title= "A 6-b 1.3-Gsample/s A/D converter in 0.35-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Gulati01,
author= "Kush Gulati and  Hae-Seung Lee",
title= "A low-power reconfigurable analog-to-digital converter",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{vanderPloeg01,
author= "Hendrik van der Ploeg and  Gian Hoogzaad and  Henk A. H. Termeer and  Maarten Vertregt and  Raf L. J. Roovers",
title= "A 2.5-v 12-b 54-msample/s 0.25-/spl mu/m CMOS ADC in 1-mm/sup 2/ with mi
xed-signal chopping and calibration",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Vleugels01,
author= "Katelijn Vleugels and  Shahriar Rabii and  Bruce A. Wooley",
title= "A 2.5-V sigma-delta modulator for broadband communications applications 
",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Yang01,
author= "Wenhua (Will) Yang and  Dan Kelly and  Iuri Mehr and 
Mark T. Sayuk and  Larry Singer",
title= "A 3-V 340mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input 
",
journal= IEEE_J_JSSC,
volume= "36",
number= "12",
year= "2001",
pages= ""
};

@article{Myung01,
author= "Myung-Jun Choe and  Bang-Sup Song and  Kantilal Bacrania",
title= "An 8-b 100-MSample/s CMOS pipelined folding ADC ",
journal= IEEE_J_JSSC,
volume= "36",
number= "2",
year= "2001",
pages= ""
};

@article{Rombouts01,
author= "Pieter Rombouts and  Wim De Wilde and  Ludo Weyten",
title= "A 13.5-b 1.2-V micropower extended counting A/D converter",
journal= IEEE_J_JSSC,
volume= "36",
number= "2",
year= "2001",
pages= ""
};

@article{Thompson01,
author= "Dwight U. Thompson and Bruce A. Wooley",
title= "A 15-b pipelined CMOS floating-point A/D converter",
journal= IEEE_J_JSSC,
volume= "36",
number= "2",
year= "2001",
pages= ""
};

@article{Dessouky01,
author= "Mohamed Dessouky and  Andreas Kaiser",
title= "Very low-voltage digital-audio /spl Delta//spl Sigma/ modulator with 88-
dB dynamic range using local",
journal= IEEE_J_JSSC,
volume= "36",
number= "3",
year= "2001",
pages= ""
};

@article{Fogelman01,
author= "Eric Fogleman and  Jared Welz and  Ian Galton",
title= "An audio ADC Delta-Sigma modulator with 100-db peak sinad and 102-db DR 
using a second-order mismatch-shaping DAC",
journal= IEEE_J_JSSC,
volume= "36",
number= "3",
year= "2001",
pages= ""
};

@article{Taft01,
author= "Robert C. Taft and  Maria Rosaria Tursi",
title= "A 100-MS/s 8-b CMOS Subranging ADC with sustained parametric performance
 from 3.8 v down to 2.2 v ",
journal= IEEE_J_JSSC,
volume= "36",
number= "3",
year= "2001",
pages= ""
};

@article{Wang01,
author= "Chris Binan Wang",
title= "A 20-bit 25-kHz Delta-Sigma A/D converter utilizing a frequency-shaped c
hopper stabilization schemer",
journal= IEEE_J_JSSC,
volume= "36",
number= "3",
year= "2001",
pages= ""
};

@article{Cusinato01,
author= "Paolo Cusinato and  Davide Tonietto and  Fabrizio Stefani and  Andrea Baschirotto",
title= "A 3.3-V CMOS 10.7-MHz sixth-order bandpass /spl Sigma//spl Delta/ modula
tor with 74-dB dynamic range ",
journal= IEEE_J_JSSC,
volume= "36",
number= "4",
year= "2001",
pages= ""
};

@article{Hsin-Shu01,
author= "Hsin-Shu Chen and  Bang-Sup Song and  Kantilal Bacrania",
title= "A 14-b 20-MSamples/s CMOS pipelined ADC",
journal= IEEE_J_JSSC,
volume= "36",
number= "6",
year= "2001",
pages= ""
};

@article{Promitzer01,
author= "Gilbert Promitzer",
title= "12-bit low-power fully differential switched capacitor noncalibrating su
ccessive approximation ADC with 1 MS/s
",
journal= IEEE_J_JSSC,
volume= "36",
number= "7",
year= "2001",
pages= ""
};

@article{Sumanen01,
author= "Lauri Sumanen and  Mikko Waltari and  Kari A. I. Halonen",
title= "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter",
journal= IEEE_J_JSSC,
volume= "36",
number= "7",
year= "2001",
pages= ""
};

@article{Tille01,
author= "Thomas Tille and  Jens Sauerbrey and  Doris Schmitt-Landsiedel",
title= "A 1.8-V MOSFET only /spl Sigma//spl Delta/ modulator using substrate bia
sed depletion-mode MOS capacitors
in Series Compensation",
journal= IEEE_J_JSSC,
volume= "36",
number= "7",
year= "2001",
pages= ""
};

@article{Jaganathan01,
author= "Shrinivasan Jaganathan and  Sundararajan Krishnan and  Dino Mensa and  Thomas Mathew and  Yoram Betser and  Yun Wei and 
Dennis Scott and  Miguel Urteaga and  Mark Rodwell",
title= "An 18-GHz Continuous-Time \u2013 Analog\u2013Digital
Converter Implemented in InP-Transferred Substrate
HBT Technologyp",
journal= IEEE_J_JSSC,
volume= "36",
number= "9",
year= "2001",
pages= ""
};

@article{Oliaei02,
author= "Omid Oliaei and  Patrick Clément and  Philippe Gorisse",
title= "A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE ",
journal= IEEE_J_JSSC,
volume= "37",
number= "1",
year= "2002",
pages= ""
};

@article{Tai-Haur02,
author= "Tai-Haur Kuo and  Kuan-Dar Chen and  Horng-Ru Yeng",
title= "A wideband cmos sigma-delta modulator with incremental data weighted ave
raging",
journal= IEEE_J_JSSC,
volume= "37",
number= "1",
year= "2002",
pages= ""
};

@article{Cheung02,
author= "Vincent S. L. Cheung and  Howard C. Luong and  Wing-Hung Ki",
title= "A 1-v 10.7-mhz switched-opamp bandpass /spl Sigma//spl Delta/ modulator 
using double-sampling finitee-Gain-Compensation Technique",
journal= IEEE_J_JSSC,
volume= "37",
number= "10",
year= "2002",
pages= ""
};

@article{Bulzacchelli02,
author= "John F. Bulzacchelli and  Hae-Seung Lee and  James A. Misewich and 
Mark B. Ketchen",
title= "Superconducting Bandpass 16 Modulator With
2.23-GHz Center Frequency and 42.6-GHz
Sampling Rate",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Gupta02,
author= "Sandeep K. Gupta and  Victor Fong",
title= "A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and - 105
-dB IM3 distortion at a 1.5-MHz signal frequency",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Henkel02,
author= "Frank Henkel and  Ulrich Langmann and  André Hanke and 
Stefan Heinen and  Elmar Wagner",
title= "A1-MHz-bandwidth second-order continuous-time quadrature bandpass sigma-
delta modulator for low-IF radio receivers",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Jamal02,
author= "Shafiq M. Jamal and  Daihong Fu and  Nick C.-J. Chang and  Paul J. Hurst and ",
title= "A 10-b 120-msample/s time-interleaved analog-to-digital converter with d
igital background calibration ",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Lin02,
author= "Jerry (Heng-Chih) Lin and  Baher Haroun",
title= "{An Embedded 0.8 V/480 $\mu$W 6B/22 MHz Flash ADC
in 0.13-um Digital CMOS Process Using a Nonlinear
Double Interpolation Technique}",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Sauerbrey02,
author= "Jens Sauerbrey and  Thomas Tille and  Doris Schmitt-Landsiedel and 
Roland Thewes",
title= "A 0.7-V MOSFET-Only Switched-Opamp 61
Modulator in Standard Digital CMOS Technology",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Scheier02,
author= "Richard Schreier and  Jennifer Lloyd and  Larry Singer and  Donald Paterson and 
Mike Timko and  Michael Hensley and  Greg Patterson and  Associate Member and  Kevin Behel and 
James Zhou",
title= "A 10~300-MHz IF-digitizing IC with 90-105-dB dynamic range and 15-333-kH
z bandwidth",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Scholtens02,
author= "Peter C. S. Scholtens and  Maarten Vertregt",
title= "A 6-b 1.6-Gsample/s Flash ADC in 0.18-um CMOS
Using Averaging Termination",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{vanVeldhoven02,
author= "Robert H. M. van Veldhoven and  Brian J. Minnis and  Hans A. Hegt and 
Arthur H. M. van Roermund",
title= "A 3.3-mW /spl Sigma//spl Delta/ modulator for UMTS in 0.18-/spl mu/m CMO
S with 70-dB dynamic range in 2-MHz bandwidth",
journal= IEEE_J_JSSC,
volume= "37",
number= "12",
year= "2002",
pages= ""
};

@article{Baidechi02,
author= "Ovidiu Bajdechi and  Johan H. Huijsing",
title= "A 1.8-V /spl Delta//spl Sigma/ modulator interface for an electret micro
phone with on-chip reference",
journal= IEEE_J_JSSC,
volume= "37",
number= "3",
year= "2002",
pages= ""
};

@article{Donovan02,
author= "Conor Donovan and Michael P. Flynn",
title= "A digital 6-bit ADC in 0.25-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= 37,
number= 3,
year= 2002};

@article{Grilo02,
author= "Jorge Grilo and  Ian Galton and  Kevin Wang and 
Raymond G. Montemayor and  Associate Member",
title= "A 12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated
 in a single-chip bluetooth",
journal= IEEE_J_JSSC,
volume= "37",
number= "3",
year= "2002",
pages= ""
};

@article{Mehr02,
author= "Iuri Mehr and  Prabir C. Maulik and  Donald Paterson",
title= "A 12-bit integrated analog front end for broadband wireline networks",
journal= IEEE_J_JSSC,
volume= "37",
number= "3",
year= "2002",
pages= ""
};

@article{Shabra02,
author= "Ayman Shabra and Hae-Seung Lee",
title= "Oversampled pipeline A/D converters with mismatch shaping ",
journal= IEEE_J_JSSC,
volume= "37",
number= "5",
year= "2002",
pages= ""
};

@article{Chuang02,
author= "Shang-Yuan (Sean) Chuang and  Terry L. Sculley",
title= "A Digitally Self-Calibrating 14-bit 10-MHz
CMOS Pipelined A/D Converter",
journal= IEEE_J_JSSC,
volume= "37",
number= "6",
year= "2002",
pages= ""
};

@article{Keskin02,
author= "Mustafa Keskin and  Un-Ku Moon and  Gabor C. Temes",
title= "A 1-V 10-MHz clock-rate 13-bit CMOS /spl Delta//spl Sigma/ modulator usi
ng unity-gain-reset opamps",
journal= IEEE_J_JSSC,
volume= "37",
number= "6",
year= "2002",
pages= ""
};

@article{Salo02,
author= "Teemu Salo and  Saska Lindfors and  Kari A. I. Halonen",
title= "A 80-MHz Bandpass 16 Modulator for a
100-MHz IF Receiver",
journal= IEEE_J_JSSC,
volume= "37",
number= "6",
year= "2002",
pages= ""
};

@article{Ueno02,
author= "Takeshi Ueno and  Akira Yasuda and  Takafumi Yamaji and  Tetsuro Itakura",
title= "A fourth-order bandpass /spl Delta/-/spl Sigma/ modulator using second-o
rder bandpass noise-shaping",
journal= IEEE_J_JSSC,
volume= "37",
number= "6",
year= "2002",
pages= ""
};

@article{Chi-Sheng03,
author= "Chi-Sheng Lin and Bin-Da Liu",
title= "A new successive approximation architecture for low-power low-cost CMOS 
A/D converter",
journal= IEEE_J_JSSC,
volume= "38",
number= "1",
year= "2003",
pages= ""
};

@article{Wang03,
author= "Chris Binan Wang and  Sonny Ishizuka and  Bill Yang Liu",
title= "A 113-dB DSD Audio ADC Using a Density-Modulated Dithering Schem",
journal= IEEE_J_JSSC,
volume= "38",
number= "1",
year= "2003",
pages= ""
};

@article{Watanabe03,
author= "Takamoto Watanabe and  Tamotsu Mizuno and  Yasuaki Makino",
title= "An All-Digital Analog-to-Digital Converter With 12-uV/LSB Using
Moving-Average Filtering",
journal= IEEE_J_JSSC,
volume= "38",
number= "1",
year= "2003",
pages= ""
};

@article{Rombouts03,
author= "Pieter Rombouts and  Jeroen De Maeyer and  Ludo Weyten",
title= "A 250-khz 94-db double-sampling /spl Sigma//spl Delta/ modulation a/d co
nverter with a modified noise transfer function",
journal= IEEE_J_JSSC,
volume= "38",
number= "10",
year= "2003",
pages= ""
};

@article{Byung-Moo03,
author= "Byung-Moo Min and  Peter Kim and  Frederick W. Bowman and  III and 
David M. Boisvert and  Arlo J. Aude",
title= "A 69-mW 10-bit 80-MSample/s Pipelined
CMOS ADC",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{Murmann03,
author= "Boris Murmann and  Bernhard E. Boser",
title= "{A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification}",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{Nathawad03,
author= "Lalitkumar Y. Nathawad and  Ryohei Urata and 
Bruce A. Wooley and  David A. B. Miller",
title= "A 40-GHz-Bandwidth, 4-Bit, Time-Interleaved A/D
Converter Using Photoconductive Sampling",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{vanVeldhoven03,
author= "Robert H. M. van Veldhoven",
title= "A triple-mode continuous-time /spl Sigma//spl Lambda/ modulator with swi
tched-capacitor feedback dac for a GSM-EDGE/CDMA2000/UMTS receiver ",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{YuQing03,
author= "YuQing Yang and  Amiya Chokhawala and  Mark Alexander and  John Melanson and  Dylan Hester",
title= "A 114-db 68-mW chopper-stabilized stereo multibit audio ADC in 5.62 mm/s
up 2/ ",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{Zanchi03,
author= "Alfio Zanchi and Frank Tsay and Ioannis Papantonopoluos",
title= "Impact of capacitor dielectric relaxation on a 14-bit 70-MS/s pipeline A
DC in 3-V BiCMOS ",
journal= IEEE_J_JSSC,
volume= "38",
number= "12",
year= "2003",
pages= ""
};

@article{Miyazaki03,
author= "Daisuke Miyazaki and  Shoji Kawahito and 
Masanori Furuta",
title= "A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodiff
erential architecture",
journal= IEEE_J_JSSC,
volume= "38",
number= "2",
year= "2003",
pages= ""
};

@article{Miller03,
author= "Matthew R. Miller and  Craig S. Petrie",
title= "A Multibit Sigma/Delta ADC
for Multimode Receivers",
journal= IEEE_J_JSSC,
volume= "38",
number= "3",
year= "2003",
pages= ""
};

@article{Salo03,
author= "Teemu O. Salo and  Saska J. Lindfors and  Tuomas M. Hollman and  Jere A. M. Järvinen and 
Kari A. I. Halonen",
title= "80-MHz bandpass /spl Delta//spl Sigma/ modulators for multimode digital 
IF receivers",
journal= IEEE_J_JSSC,
volume= "38",
number= "3",
year= "2003",
pages= ""
};

@article{Uyttenhove03a,
author= "Koen Uyttenhove and  Jan Vandenbussche and  Erik Lauwers and  Georges G. E. Gielen and 
Michiel S. J. Steyaert",
title= "Design Techniques and Implementation of
an 8-bit 200-MS/s Interpolating/Averaging
CMOS A/D Converter",
journal= IEEE_J_JSSC,
volume= "38",
number= "3",
year= "2003",
pages= ""
};

@article{Blecker03,
author= "Eric B. Blecker and  Thomas M. McDonald and  Ozan E. Erdo˘gan and  Paul J. Hurst and 
and Stephen H. Lewis",
title= "Digital background calibration of an algorithmic analog-to-digital conve
rter using a simplified queue",
journal= IEEE_J_JSSC,
volume= "38",
number= "6",
year= "2003",
pages= ""
};

@article{Davis03,
author= "Cailin Davis and  Ivars Finvers",
title= "A 14-Bit High-Temperature Sigma-Delta Modulator
in Standard CMOS",
journal= IEEE_J_JSSC,
volume= "38",
number= "6",
year= "2003",
pages= ""
};

@article{Gaggl03,
author= "Richard Gaggl and  Andreas Wiesbauer and  Gerhard Fritz and  Christian Schranz and  Peter Pessl",
title= "A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications 
in 0.18-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Kappes03,
author= "Michael S. Kappes",
title= "A 2.2-mW CMOS Bandpass Continuous-Time
Multibit 1–6 ADC With 68 dB of Dynamic Range
and 1-MHz Bandwidth for Wireless Applications",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Kaviani03,
author= "Kambiz Kaviani and  Ömer Oralkan and  Pierre Khuri-Yakub and 
and Bruce A. Wooley",
title= "A Multichannel Pipeline Analog-to-Digital Converter
for an Integrated 3-D Ultrasound Imaging System",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Sauerbrey03,
author= "Jens Sauerbrey and  Doris Schmitt-Landsiedel and  Roland Thewes",
title= "A 0.5-v 1 uW successive approximation adc ",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Scott03,
author= "Michael D. Scott and  Bernhard E. Boser and  Kristofer S. J. Pister",
title= "{An ultralow-energy ADC for smart dust}",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Uyttenhove03b,
author= "Koen Uyttenhove and Michiel S. J. Steyaert",
title= "A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-/spl mu/m CMOS",
journal= IEEE_J_JSSC,
volume= "38",
number= "7",
year= "2003",
pages= ""
};

@article{Dong-Young03,
author= "Dong-Young Chang and Un-Ku Moon",
title= "A 1.4-v 10-bit 25-ms/s pipelined adc using opamp-reset switching techniq
ue",
journal= IEEE_J_JSSC,
volume= "38",
number= "8",
year= "2003",
pages= ""
};

@article{Gerfers03,
author= "Friedel Gerfers and  Maurits Ortmanns and  Yiannos Manoli",
title= "A 1.5-v 12-bit power-efficient continuous-time third-order /spl Sigma//s
pl Delta/ modulator",
journal= IEEE_J_JSSC,
volume= "38",
number= "8",
year= "2003",
pages= ""
};

@article{Yunchu03,
author= "Yunchu Li and  Edgar Sánchez-Sinencio",
title= "A Wide Input Bandwidth 7-bit 300-MSample/s Folding
and Current-Mode Interpolating ADC",
journal= IEEE_J_JSSC,
volume= "38",
number= "8",
year= "2003",
pages= ""
};

@article{Inerfield03,
author= "Michael Inerfield and  William Skones and  Steve Nelson and  Daniel Ching and  Peter Cheng and 
Colin Wong",
title= "High dynamic range InP HBT delta-sigma analog-to-digital converters",
journal= IEEE_J_JSSC,
volume= "38",
number= "9",
year= "2003",
pages= ""
};

@article{Roxin04,
author= "Ruoxin Jiang and  Terri S. Fiez",
title= "A 14-bit 16 ADC With 8 OSR and 4-MHz
Conversion Bandwidth in a 0.18-um CMOS Process",
journal= IEEE_J_JSSC,
volume= "39",
number= "1",
year= "2004",
pages= ""
};

@article{Vessal04,
author= "Farhang Vessal and  C. Andre T. Salama",
title= "An 8-Bit 2-Gsample/s Folding-Interpolating Analog-to-Digital
Converter in SiGe Technology",
journal= IEEE_J_JSSC,
volume= "39",
number= "1",
year= "2004",
pages= ""
};

@article{Yan04,
author= "
    Shouli Yan and  Edgar Sánchez-Sinencio
  ",
title= "A Continuous-Time 61 Modulator With 88-dB
Dynamic Range and 1.1-MHz Signal Bandwidth",
journal= IEEE_J_JSSC,
volume= "39",
number= "1",
year= "2004",
pages= ""
};

@article{Cosand04,
author= "Albert E. Cosand and  Joseph F. Jensen and  H. Chris Choe and 
Charles H. Fields",
title= "IF-Sampling Fourth-Order Bandpass 16 Modulator
for Digital Receiver Applications",
journal= IEEE_J_JSSC,
volume= "39",
number= "10",
year= "2004",
pages= ""
};

@article{Jaesik04,
author= "Jaesik Lee and  Pascal Roux and  Ut-Va Koc and  Thomas Link and 
Yves Baeyens and  Young-Kai Chen",
title= "A 5-b 10-GSample/s A/D Converter
for 10-Gb/s Optical Receivers",
journal= IEEE_J_JSSC,
volume= "39",
number= "10",
year= "2004",
pages= ""
};

@article{Chien-Hung04,
author= "Chien-Hunk Kuo and Shen-Iuan Liu",
title= "A 1-V 10.7-MHz Fourth-Order Bandpass 16 Modulators
Using Two Switched Opamps",
journal= IEEE_J_JSSC,
volume= "39",
number= "11",
year= "2004",
pages= ""
};

@article{Dagher04,
author= "Elias H. Dagher and  Peter A. Stubberud and  Wesley K. Masenten and  Life Member and 
Matteo Conta and  Thang Victor Dinh",
title= "A 2-GHz Analog-to-Digital Delta-Sigma Modulator
for CDMA Receivers With 79-dB Signal-to-Noise
Ratio in 1.23-MHz Bandwidth",
journal= IEEE_J_JSSC,
volume= "39",
number= "11",
year= "2004",
pages= ""
};

@article{Libin04,
author= "Libin Yao and  Michiel S. J. Steyaert and  Willy Sansen",
title= "A 1-V 140-uW 88-dB Audio Sigma-Delta Modulator
in 90-nm CMOS",
journal= IEEE_J_JSSC,
volume= "39",
number= "11",
year= "2004",
pages= ""
};

@article{Xiaoyue04,
author= "Xiaoyue Wang and  Paul J. Hurst and  Stephen H. Lewis",
title= "A 12-Bit 20-Msample/s Pipelined Analog-to-Digital
Converter With Nested Digital
Background Calibration",
journal= IEEE_J_JSSC,
volume= "39",
number= "11",
year= "2004",
pages= ""
};

@article{Amini04,
author= "Babak Vakili Amini and  Farrokh Ayazi",
title= "A 2.5-V 14-bit 61 CMOS SOI
Capacitive Accelerometer",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Balmelli04,
author= "Pio Balmelli and  Qiuting Huang",
title= "A 25-MS/s 14-b 200-mW 61 Modulator
in 0.18-um CMOS",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Breems04,
author= "Lucien J. Breems and  Robert Rutten and  Gunnar Wetzker",
title= "A Cascaded Continuous-Time 61 Modulator With
67-dB Dynamic Range in 10-MHz Bandwidth",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Mulder04,
author= "Jan Mulder and  Christopher M. Ward and  Chi-Hung Lin and  David Kruse and  Jan R. Westra and  Marcel Lugthart and  Erol Arslan and 
Rudy J. van de Plassche and  Klaas Bult and  Frank M. L. van der Goes",
title= "{A 21-mW 8-b 125-MSample/s ADC in 0.09-mm2
0.13-um CMOS}",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Phillips04,
author= "Kathleen Philips and  Peter A. C. M. Nuijten and  Raf L. J. Roovers and 
Arthur H. M. van Roermund and  Fernando Muñoz Chavero and 
Macarena Tejero Pallarés and  Antonio Torralba",
title= "A Continuous-Time 61 ADC With Increased
Immunity to Interferers",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Siragusa04,
author= "Eric Siragusa and  Ian Galton",
title= "A Digitally Enhanced 1.8-V 15-bit 40-MSample/s
CMOS Pipelined ADC",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= "2126-2138"
};

@article{Taft04,
author= "Robert C. Taft and  Chris A. Menkus and  Maria Rosaria Tursi and 
Ols Hidri and  Valerie Pons",
title= "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding
ADC With 7.26 ENOB at Nyquist Frequency",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Yun04,
author= "Yun Chiu and  Paul R. Gray and  Borivoje Nikolic´",
title= "A 14-b 12-MS/s CMOS Pipeline ADC
With Over 100-dB SFDR",
journal= IEEE_J_JSSC,
volume= "39",
number= "12",
year= "2004",
pages= ""
};

@article{Ji-Jon04,
author= "Ji-Jon Sit and  Rahul Sarpeshkar",
title= "A Micropower Logarithmic A/D With Offset and
Temperature Compensation",
journal= IEEE_J_JSSC,
volume= "39",
number= "2",
year= "2004",
pages= ""
};

@article{DeMaeyer04,
author= "Jeroen De Maeyer and  Pieter Rombouts and  Ludo Weyten",
title= "A Double-Sampling Extended-Counting ADC",
journal= IEEE_J_JSSC,
volume= "39",
number= "3",
year= "2004",
pages= ""
};

@article{Ming-Huang04,
author= "Ming-Huang Liu and  Kuo-Chan Huang and  Wei-Yang Ou and  Tsung-Yi Su and 
Shen-Iuan Liu",
title= "A Low Voltage-Power 13-Bit 16 MSPS CMOS Pipelined ADC",
journal= IEEE_J_JSSC,
volume= "39",
number= "5",
year= "2004",
pages= ""
};

@article{Zimmerman04,
author= "Tom Zimmerman and James R. Hoff",
title= "The Design of a Charge-Integrating Modified
Floating-Point ADC Chip",
journal= IEEE_J_JSSC,
volume= "39",
number= "6",
year= "2004",
pages= ""
};

@article{Gerosa04,
author= "Andrea Gerosa and  Andrea Maniero and  Andrea Neviani",
title= "A Fully Integrated Two-Channel A/D Interface
for the Acquisition of Cardiac Signals in
Implantable Pacemakers",
journal= IEEE_J_JSSC,
volume= "39",
number= "7",
year= "2004",
pages= ""
};

@article{Paton04,
author= "Susana Patón and  Antonio Di Giandomenico and  Luis Hernández and  Andreas Wiesbauer and 
Thomas Pötscher and  Martin Clara",
title= "A 70-mW 300-MHz CMOS Continuous-Time
61 ADC With 15-MHz Bandwidth and
11 Bits of Resolution",
journal= IEEE_J_JSSC,
volume= "39",
number= "7",
year= "2004",
pages= ""
};

@article{Arias04,
author= "J. Arias and  V. Boccuzzi and  L. Quintanilla and  L. Enríquez and  D. Bisbal and  M. Banu and  J. Barbolla",
title= "Low-Power Pipeline ADC for Wireless LANs",
journal= IEEE_J_JSSC,
volume= "39",
number= "8",
year= "2004",
pages= ""
};

@article{Colonna04,
author= "V. Colonna and G. Gandolfi and F. Stefani and A. Baschirotto",
title= "A 10.7-MHz Self-Calibrated Switched-Capacitor-Based Multibit Second-Order
Bandpass 61 Modulator With On-Chip Switched Buffer",
journal= IEEE_J_JSSC,
volume= "39",
number= "8",
year= "2004",
pages= ""
};

@article{Jong-Bum04,
author= "Jong-Bum Park and  Sang-Min Yoo and  Se-Won Kim and  Young-Jae Cho and  Seung-Hoon Lee",
title= "A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D Converter With 400-MHz
Input Bandwidth",
journal= IEEE_J_JSSC,
volume= "39",
number= "8",
year= "2004",
pages= ""
};

@article{Jipeng04,
author= "Jipeng Li and  Un-Ku Moon",
title= "A 1.8-V 67-mW 10-bit 100-MS/s Pipelined ADC
Using Time-Shifted CDS Technique",
journal= IEEE_J_JSSC,
volume= "39",
number= "9",
year= "2004",
pages= ""
};

@article{Ahmed05,
author= "Imran Ahmed and  David A. Johns",
title= "A 50-MS/s (35 mW) to 1-kS/s (15 uW) Power
Scaleable 10-bit Pipelined ADC Using Rapid
Power-On Opamps and Minimal Bias Current
Variation",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{Ahn05,
author= "Gil-Cho Ahn and  Dong-Young Chang and  Matthew E. Brown and 
Naoto Ozaki and  Hiroshi Youra and  Ken Yamamura and  Koichi Hamashita and  Kaoru Takasuka and 
Gábor C. Temes and  Un-Ku Moon",
title= "A 0.6-V 82-dB Delta-Sigma Audio ADC Using
Switched-RC Integrators",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{Dorrer05,
author= "Lukas Dorrer and Franz Kuttner and Patrizia Greco and Patrick Torta and Thomas Hartig",
title= "A 3-mW 74-dB SNR 2-MHz Continuous-Time
Delta-Sigma ADC With a Tracking ADC
Quantizer in 0.13-um CMOS",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{McNeill05,
author= "John McNeill and  Michael C. W. Coln and  Brian J. Larivee",
title= "{Split ADC Architecture for Deterministic Digital
Background Calibration of a 16-bit 1-MS/s ADC}",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{Nguyen05,
author= "Khiem Nguyen and  Robert Adams and  Karl Sweetland and 
Huaijin Chen",
title= "A 106-dB SNR Hybrid Oversampling
Analog-to-Digital Converter for Digital Audio",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{Yu05,
author= "Jiang Yu and  Franco Maloberti",
title= "A Low-Power Multi-Bit Sigma-Delta Modulator in 90-nm
Digital CMOS Without DEM",
journal= IEEE_J_JSSC,
volume= "40",
number= "12",
year= "2005",
pages= ""
};

@article{LeGuillou05,
author= "Yann Le Guillou and  Olivier Gaborieau and  Patrice Gamand and  Martin Isberg and  Peter Jakobsson and  Lars Jonsson and  David Le Daut and 
Herv Marie and  Sven Mattisson and  Laurent Monge and  Torbjørn Olsson and  Sebastien Prouet and  Tobias Tired",
title= "Highly Integrated Direct Conversion Receiver for
GSM/GPRS/EDGE With On-Chip 84-dB Dynamic
Range Continuous-Time Delta Sigma ADC ",
journal= IEEE_J_JSSC,
volume= "40",
number= "2",
year= "2005",
pages= ""
};

@article{Xicheng05,
author= "Xicheng Jiang and Mau-Chung Frank Chang",
title= "A 1-GHz Signal Bandwidth 6-bit CMOS ADC With Power-Efficient Averaging",
journal= IEEE_J_JSSC,
volume= "40",
number= "2",
year= "2005",
pages= ""
};

@article{JaeHoonSim05,
author= "Jae Hoon Shim and  In-Cheol Park and  Beomsup Kim ",
title= "A Third-Order  Modulator in 0.18-m CMOS
With Calibrated Mixed-Mode Integrators",
journal= IEEE_J_JSSC,
volume= "40",
number= "4",
year= "2005",
pages= ""
};

@article{JipengLi05,
author= "Jipeng Li and  Gil-Cho Ahn and  Dong-Young Chang and 
Un-Ku Moon",
title= "A 0.9-V 12-mW 5-MSPS Algorithmic
With 77-dB SFDRi",
journal= IEEE_J_JSSC,
volume= "40",
number= "4",
year= "2005",
pages= ""
};

@article{Grace05,
author= "Carl R. Grace and  Paul J. Hurst and  Stephen H. Lewis",
title= "A 12-bit 80-MSample/s Pipelined ADC
With Bootstrapped Digital Calibration",
journal= IEEE_J_JSSC,
volume= "40",
number= "5",
year= "2005",
pages= ""
};

@article{Limotyrakis05,
author= "Sotirios Limotyrakis and  Scott D. Kulchycki and  David K. Su and 
and Bruce A. Wooley",
title= "A 150-MS/s 8-b 71-mW CMOS
Time-Interleaved ADC",
journal= IEEE_J_JSSC,
volume= "40",
number= "5",
year= "2005",
pages= ""
};

@article{Liu05,
author= "Hung-Chih Liu and  Zwei-Mei Lee and  Jieh-Tsorng Wu",
title= "A 15-b 40-MS/s CMOS Pipelined Analog-to-Digital
Converter With Digital Background Calibration",
journal= IEEE_J_JSSC,
volume= "40",
number= "5",
year= "2005",
pages= ""
};

@article{Zanchi05,
author= "Alﬁo Zanchi and  Frank (Ching-Yuh) Tsay",
title= "A 16-bit 65-MS/s 3.3-V Pipeline ADC Core in SiGe
BiCMOS With 78-dB SNR and 180-fs Jitter",
journal= IEEE_J_JSSC,
volume= "40",
number= "6",
year= "2005",
pages= ""
};

@article{Andersen05,
author= "Terje Nortvedt Andersen and  Bj{\o}rnar Hernes and  Atle Briskemyr and  Frode Telstø and 
Johnny Bjørnsen and  Thomas E. Bonnerud and  {\O}ystein Moldsvor",
title= "A Cost-Efficient High-Speed 12-bit Pipeline ADC
in 0.18-um Digital CMOS",
journal= IEEE_J_JSSC,
volume= "40",
number= "7",
year= "2005",
pages= ""
};

@article{Sandner05,
author= "Christoph Sandner and  Martin Clara and  Andreas Santner and  Thomas Hartig and  Franz Kuttner",
title= "A 6-bit 1.2-GS/s Low-Power Flash-ADC
in 0.13-um Digital CMOS",
journal= IEEE_J_JSSC,
volume= "40",
number= "7",
year= "2005",
pages= ""
};

@article{Fujimoto05,
author= "Yoshihisa Fujimoto and  Pascal Lo Ré and  Masayuki Miyamoto",
title= "A Delta-Sigma Modulator for a 1-Bit
Digital Switching Amplifier",
journal= IEEE_J_JSSC,
volume= "40",
number= "8",
year= "2005",
pages= ""
};

@article{Nam05,
author= "KiYoung Nam and  Sang-Min Lee and  David K. Su and 
and Bruce A. Wooley",
title= "A Low-Voltage Low-Power Sigma-Delta Modulator
for Broadband Analog-to-Digital Conversion",
journal= IEEE_J_JSSC,
volume= "40",
number= "8",
year= "2005",
pages= ""
};

@article{Petkov05,
author= "Vladimir P. Petkov and  Bernhard E. Boser",
title= "A Fourth-Order Sigma-Delta Interface for Micromachined
Inertial Sensors",
journal= IEEE_J_JSSC,
volume= "40",
number= "8",
year= "2005",
pages= ""
};

@article{Yang05,
author= "Heemin Y. Yang and Rahul Sarpeshkar",
title= "A Time-Based Energy-Efﬁcient
Analog-to-Digital Converter",
journal= IEEE_J_JSSC,
volume= "40",
number= "8",
year= "2005",
pages= ""
};

@article{Cadwell06,
author= "Trevor C. Caldwell and  David A. Johns",
title= "A Time-Interleaved Continuous-Time 16 Modulator
With 20-MHz Signal Bandwidth",
journal= IEEE_J_JSSC,
volume= "41",
number= "7",
year= "2006",
pages= ""
};

@article{Kurose06,
author= "Daisuke Kurose and  Tomohiko Ito and  Takeshi Ueno and  Takafumi Yamaji and  Tetsuro Itakura",
title= "55-mW 200-MSPS 10-bit Pipeline ADCs
for Wireless Receivers",
journal= IEEE_J_JSSC,
volume= "41",
number= "7",
year= "2006",
pages= ""
};

@article{Lee06,
author= "Seung-Chul Lee and  Kwi-Dong Kim and  Jong-Kee Kwon and 
Jongdae Kim and  Seung-Hoon Lee",
title= "A 10-bit 400-MS/s 160-mW 0.13-um CMOS",
journal= IEEE_J_JSSC,
volume= "41",
number= "7",
year= "2006",
pages= ""
};

@article{Quiquempoix06,
author= "Vincent Quiquempoix and  Philippe Deval and  Alexandre Barreto and  Gabriele Bellini and  János Márkus and 
José Silva and  Gabor C. Temes",
title= "A Low-Power 22-bit Incremental ADC",
journal= IEEE_J_JSSC,
volume= "41",
number= "7",
year= "2006",
pages= ""
};

@article{vanderPloeg06,
author= "Hendrik van der Ploeg and  Maarten Vertregt and  Marco Lammers",
title= "A 15-bit 30-MS/s 145-mW Three-Step ADC
for Imaging Applications",
journal= IEEE_J_JSSC,
volume= "41",
number= "7",
year= "2006",
pages= ""
};


@article{ali06,
author= "Ahmed M.A Ali and Christopher Dillon and Robert Sneed and Andrew S. Morgan and Scott Bardsley and John Kornblum and Lu Wu",
title = "A 14-bit 125MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter",
journal = IEEE_J_JSSC,
volume = "41",
number = "8",
year = "2006",
pages = "1846-1855"
};

@article{shen08,
author= "Junhua Shen and Peter R. Kinget",
title = "{A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS}",
journal = IEEE_J_JSSC,
volume = "43",
number = "4",
year = "2008",
pages = "787-795"
};


@online{bbs47,
  author={Brittain, Bardeen, Shockley},
  title={Point-contact transistor},
  url={https://en.wikipedia.org/wiki/Transistor}
}

@online{wheat,
  author={Wikipedia},
  title={Wheatstone Bridge},
  url={https://en.wikipedia.org/wiki/Wheatstone_bridge}
}

@online{oww,
 author={William Zinsser},
 title={On Writing Well},
 url={https://www.amazon.com/Writing-Well-Classic-Guide-Nonfiction/dp/0060891548}
}

@book{cjm11,
  title={Analog Integrated Circuit Design},
  author={Carusone, T.C. and Johns, D. and Martin, K.},
  isbn={9780470770108},
  lccn={2011039275},
  series={Analog Integrated Circuit Design},
  url={https://books.google.no/books?id=1OIJZzLvVhcC},
  year={2011},
  publisher={Wiley}
}

@online{bsim,
  author={Berkeley},
  title={Berkeley Short-channel IGFET Model},
  url={http://bsim.berkeley.edu/models/bsim4/}
}
@INPROCEEDINGS{liu16,
author={C. C. Liu},
booktitle={IEEE ISSCC Dig. Tech. Papers},
title="{A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS}",
year={2016},
pages={462-463},
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit noise;ADC type;CMOS technology;SAR-assisted digital slope ADC;SAR-assisted pipelined ADC;advanced CMOS processes;coarse comparator;comparator noise;digital-slope ADC;high-speed SAR ADC;noise-tolerant SAR ADC;power 0.35 mW;size 28 nm;voltage 0.9 V;word length 12 bit;word length 6 bit;word length 7 bit;CMOS integrated circuits;Capacitors;Delay lines;Frequency measurement;Signal resolution;Switches;Time-domain analysis},
doi={10.1109/ISSCC.2016.7418107},
month={},}

@ARTICLE{patil16,
author={S. Patil and A. Ratiu and D. Morche and Y. Tsividis},
journal={IEEE J. Solid-State Circuits},
title="{A 3-10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC}",
year={2016},
volume={51},
number={4},
pages={908-918},
keywords={analogue-digital conversion;digital signal processing chips;silicon-on-insulator;FDSOI process;analog-digital converter;baseband SNDR;continuous-time DSP;continuous-time data conversion;digital circuit;digital signal processing;error-shaping alias-free continuous-time ADC;event-driven flexible signal processing;first-order quantization error spectral shaping;power 8 muW;power dissipation;quantization noise floor;signal conversion;size 28 nm;superior spectral property;voltage 0.65 V;Context;Delays;Digital signal processing;Modulation;Pulse shaping methods;Quantization (signal);Receivers;Analog-to-digital converter;CT DSP;DSP;asynchronous;continuous-time ADC;level-crossing sampling;wake up},
doi={10.1109/JSSC.2016.2519396},
ISSN={0018-9200},
month={April},}

@INPROCEEDINGS{liu10a,
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin and C. M. Huang},
booktitle={Proc. IEEE Symp. VLSI Circuits},
title="{A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18 $\mu$m CMOS}",
year={2010},
pages={241-242},
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;digital-analogue conversion;synthetic aperture radar;CMOS technology;DAC network;analog-digital conversion;asynchronous SAR ADC;digital-analog conversion;power 98 muW;size 0.18 mum;synthetic aperture radar;variable window function;voltage 1 V;word length 10 bit;Arrays;CMOS integrated circuits;Capacitors;Clocks;Frequency measurement;Power demand;Switches},
doi={10.1109/VLSIC.2010.5560283},
ISSN={2158-5601},
month={June},}


@ARTICLE{liu10,
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin},
journal="{IEEE J. Solid-State Circuits}",
title="{A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure}",
year={2010},
volume={45},
number={4},
pages={731-740},
keywords={CMOS digital integrated circuits;analogue-digital conversion;capacitor switching;comparators (circuits);low-power electronics;CMOS technology;SAR ADC;SNDR;comparator;figure of merit;input common-mode voltage;low-power successive approximation register analog-to-digital converter;monotonic capacitor switching procedure;power 0.826 mW;signal-dependent offset;size 0.13 mum;voltage 1.2 V;word length 10 bit;Analog-digital conversion;CMOS process;CMOS technology;Capacitance;Capacitors;Energy consumption;Energy efficiency;Power dissipation;Sampling methods;Voltage;Analog-to-digital converter;energy efficient;low power;successive approximation register},
doi={10.1109/JSSC.2010.2042254},
ISSN={0018-9200},
month={April},}

@ARTICLE{kapusta13,
author={R. Kapusta and J. Shen and S. Decker and H. Li and E. Ibaragi and H. Zhu},
journal="{IEEE J. Solid-State Circuits}",
title="{A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS}",
year={2013},
volume={48},
number={12},
pages={3059-3066},
keywords={CMOS integrated circuits;analogue-digital conversion;timing circuits;CMOS;SAR ADC;SNDR;on-chip DAC charge redistribution;size 65 nm;successive approximation register;timer circuit;Ash;Capacitors;Clocks;Redundancy;Switches;System-on-chip;Timing;ADC;CMOS;double-sampling;flash;reference reservoir;self-timed;successive approximation},
doi={10.1109/JSSC.2013.2274113},
ISSN={0018-9200},
month={Dec},}

@ARTICLE{fredenburg12,
author={J. A. Fredenburg and M. P. Flynn},
journal="{IEEE J. Solid-State Circuits}",
title="{A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC}",
year={2012},
volume={47},
number={12},
pages={2898-2904},
keywords={FIR filters;analogue-digital conversion;comparators (circuits);integrating circuits;ENOB;SAR DAC array;bandwidth 11 MHz;charge-redistribution;decoupling comparator noise;loop filter;low-quality integrator;noise-shaping scheme;oversampling noise-shaping SAR ADC architecture;power 806 muW;quantization noise;size 65 nm;successive approximation ADC;two-tap charge-domain FIR filter;voltage 1.2 V;word length 10 bit;word length 8 bit;Arrays;Capacitors;Finite impulse response filter;Noise shaping;Switches;Transfer functions;Analog-to-digital;CMOS;converter},
doi={10.1109/JSSC.2012.2217874},
ISSN={0018-9200},
month={Dec},}


@ARTICLE{harpe12a,
author={P. Harpe and B. Busze and K. Philips and H. de Groot},
journal="{IEEE J. Solid-State Circuits}",
title="{A 0.47-1.6 mW 5-bit 0.5-1 GS/s Time-Interleaved SAR ADC for Low-Power UWB Radios}",
year={2012},
volume={47},
number={7},
pages={1594-1602},
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;calibration;capacitors;comparators (circuits);low-power electronics;ultra wideband communication;CMOS process;capacitance 400 aF;decoupling capacitors;distributed clock divider;low-power UWB radios;offset calibration scheme;power 0.47 mW to 1.6 mW;power consumption;self-resetting comparator;size 90 nm;time-interleaved asynchronous SAR ADC;voltage 1 V;word length 5 bit;Arrays;Calibration;Capacitors;Clocks;Layout;Noise;Quantization;ADC;CMOS;analog-to-digital conversion;successive approximation;time-interleaving},
doi={10.1109/JSSC.2012.2191042},
ISSN={0018-9200},
month={},}

@INPROCEEDINGS{wulff16,
author={C. Wulff and T. Ytterdal},
booktitle="{Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI}",
year={2016},
pages={177-180},
keywords={analogue-digital conversion;comparators (circuits);silicon-on-insulator;CDAC;DRC/LVS;FDSOI;FoM;IO transistor;SAR ADC;analog-digital converter;comparator clock generation;size 28 nm;successive approximation register;wireless application;Capacitors;Clocks;Layout;Logic gates;Silicon-on-insulator;Switches;Transistors},
doi={10.1109/ESSCIRC.2016.7598271},
month={},}

@ARTICLE{fahmy15,
author={A. Fahmy and J. Liu and T. Kim and N. Maghari},
journal={IEEE Trans. Circuits Syst. II, Express Briefs},
title="{An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells}",
year={2015},
volume={62},
number={8},
pages={731-735},
keywords={CMOS digital integrated circuits;analogue-digital conversion;interpolation;Gaussian linear interpolation;Verilog;all-digital scalable ADC;analog-to-digital converter;complementary metal-oxide-semiconductor process;digital design tool;digital gate;digital standard cell;digitally generated analog reference voltage;distortion ratio;minimum-sized transistor;programmable differential input range;reconfigurable wide-input range stochastic ADC;signal-to-noise ratio;size 130 nm;word length 10 bit;Ash;Generators;Logic gates;Signal resolution;Standards;Voltage measurement;Analog-to-digital converter (ADC);digital gates;flash ADC;standard cells;standard-cells;stochastic ADC;synthesis},
doi={10.1109/TCSII.2015.2415231},
ISSN={1549-7747},
month={Aug},}

@ARTICLE{deng15,
author={W. Deng and D. Yang and T. Ueno and T. Siriburanon and S. Kondo and K. Okada and A. Matsuzawa},
journal="{IEEE J. Solid-State Circuits}",
title="{A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique}",
year={2015},
volume={50},
number={1},
pages={68-80},
keywords={CMOS digital integrated circuits;UHF oscillators;digital phase locked loops;digital-analogue conversion;injection locked oscillators;phase locked oscillators;varactors;P&R;RMS jitter;current output digital-to-analog converter;current-output DAC;digital CMOS process;digital design flow;digital standard cells;fine-resolution digital varactor;fully synthesizable all-digital PLL;fully synthesizable phase-locked loop;gated edge injection locking technique;interpolative phase coupled oscillator;layout area;place-and-routed;power 780 muW;size 60 mum;Bandwidth;Layout;Phase locked loops;Phase noise;Tuning;Varactors;AD-PLL;CMOS;DAC;PLL;PVT;digital varactor;dual loop;edge injection;gated injection;injection-locking;logic synthesis;low jitter;low power;small area;standard cell;synthesizable},
doi={10.1109/JSSC.2014.2348311},
ISSN={0018-9200},
month={Jan},}

@ARTICLE{wu15,
author={P. H. Wu and M. P. H. Lin and T. C. Chen and C. F. Yeh and X. Li and T. Y. Ho},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise},
year={2015},
volume={34},
number={2},
pages={199-212},
keywords={analogue circuits;network synthesis;analog layout design;analog physical synthesis methodology;existent design expertise;knowledge-based physical synthesis methodology;quality-approved legacy layouts;Algorithm design and analysis;Databases;Integrated circuit interconnections;Knowledge based systems;Layout;Logic gates;Pattern matching;Analog layout;design pattern;knowledge mining;knowledge mining, placement;migration;physical design;placement;routing;routing, migration},
doi={10.1109/TCAD.2014.2379630},
ISSN={0278-0070},
month={Feb},}

@ARTICLE{rijmenants89,
author={J. Rijmenants and J. B. Litsios and T. R. Schwarz and M. G. R. Degrauwe},
journal="{IEEE J. Solid-State Circuits}",
title="{ILAC: an automated layout tool for analog CMOS circuits}",
year={1989},
volume={24},
number={2},
pages={417-425},
keywords={CMOS integrated circuits;cellular arrays;circuit layout CAD;linear integrated circuits;ADC;IDAC;ILAC;amplifiers;analog CMOS cells;analog CMOS circuits;analog layout constraints;analog to digital convertors;automated layout tool;automatically generates geometrical layout;cell height;circuit description;comparators;coupling constraints;current references;design tool;device matching;fully functional analog CMOS cell compiler;functional specifications;input/output pin locations;interactive design for analog circuits;interactive layout of analog CMOS circuits;library of circuits;oscillators;process-independent tool;symmetry;user-specified constraints;voltage references;Analog circuits;Application specific integrated circuits;CMOS analog integrated circuits;CMOS technology;Coupling circuits;Helium;Routing;Software libraries;Voltage;Voltage-controlled oscillators},
doi={10.1109/4.18603},
ISSN={0018-9200},
month={Apr},}

@ARTICLE{bruce96,
author={J. D. Bruce and H. W. Li and M. J. Dallabetta and R. J. Baker},
journal="{IEEE J. Solid-State Circuits}",
title="{Analog layout using ALAS!}",
year={1996},
volume={31},
number={2},
pages={271-274},
keywords={analogue integrated circuits;circuit layout CAD;circuit optimisation;integrated circuit layout;interactive programming;network routing;ALAS!;CIF layouts;CalTech Intermediate Format;analog layout assistant;automatic generation;common-centroid interdigitated device pairs;layout editor;passive components;CMOS process;Capacitors;Design automation;Integrated circuit technology;Mirrors;Resistors;Routing;Testing;Topology;Workstations},
doi={10.1109/4.488007},
ISSN={0018-9200},
month={Feb},}

@INPROCEEDINGS{lin16,
author={M. P. H. Lin and Y. W. Chang and C. M. Hung},
booktitle={2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)},
title={Recent research development and new challenges in analog layout synthesis},
year={2016},
pages={617-622},
keywords={analogue integrated circuits;circuit layout;electronic design automation;logic design;mixed analogue-digital integrated circuits;system-on-chip;SoC design;analog electronic design automation tools;analog integrated circuits;analog layout design;analog layout synthesis;analog-mixed-signal IC design;digital EDA tools;mixed-signal integrated circuits;system-on-chip;Circuit optimization;Consumer electronics;Integrated circuit interconnections;Layout;Routing;Thermal analysis;Analog layout synthesis;FinFET;analog placement;analog routing;common centroid;knowledge mining;layout dependent effect;layout migration;layout retargeting;matching;proximity;regularity;symmetry;symmetry island},
doi={10.1109/ASPDAC.2016.7428080},
month={Jan},}

@ARTICLE{lewyn09,
author={L. L. Lewyn and T. Ytterdal and C. Wulff and K. Martin},
journal="{Proc. IEEE}",
title="{Analog Circuit Design in Nanoscale CMOS Technologies}",
year={2009},
volume={97},
number={10},
pages={1687-1714},
keywords={CMOS analogue integrated circuits;analogue-digital conversion;electric breakdown;electromigration;semiconductor device reliability;analog CMOS design;analog circuit design;analog-to-digital converters;cascode circuit;chip power dissipation;complementary metal-oxide-semiconductor technologies;electromigration effects;foundry-specified drain-source voltage limits;hot carrier injection;leakage effects;lithographic effects;long-distance matching effects;mobility effects;nanoscale CMOS technologies;time-dependent dielectric breakdown effects;Analog circuits;CMOS analog integrated circuits;CMOS technology;Circuit simulation;Circuit synthesis;Computational modeling;Computer simulation;Energy efficiency;Hot carrier injection;Voltage;ADC survey;CHE;CHISEL;CMOS;DFM;DFR;GNR;HCI;HP process;ITRS;LP process;NBTI;SOC;STI;SWCN;TDDB;WPE;analog;analog-to-digital converters;design for manufacturing;design for reliability;device matching;device scaling;dielectric breakdown;electromigration (EM);excess overdrive (EOD);figure-of-merit;hot carrier;hot electron;litho-friendly design (LFD);nanoscale;nanoscale CMOS technology;overdrive (OD);physical design;reliability;stress;voltage headroom},
doi={10.1109/JPROC.2009.2024663},
ISSN={0018-9219},
month={Oct},}

@ARTICLE{lewyn11,
author={L. Lewyn and N. Williams},
journal="{Proc. IEEE}",
title="{Is a New Paradigm for Nanoscale Analog CMOS Design Needed?}",
year={2011},
volume={99},
number={1},
pages={3-6},
keywords={CMOS analogue integrated circuits;integrated circuit layout;integrated circuit modelling;analog physical design;nanoscale analog CMOS IC design productivity;physical device pattern separation dimensions;postlayout circuit performance;prelayout simulation models;semiconductor industry},
doi={10.1109/JPROC.2010.2083810},
ISSN={0018-9219},
month={Jan},}


@ARTICLE{weaver14,
author={S. Weaver and B. Hershberg and U. K. Moon},
journal={IEEE Trans. Circuits Syst. I, Reg. Papers},
title="{Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells}",
year={2014},
volume={61},
number={1},
pages={84-91},
keywords={CMOS logic circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);hardware description languages;network synthesis;piecewise linear techniques;stochastic processes;CMOS;Gaussian offset distribution;Verilog code;analog comparator;cross coupled digital NAND gates;digitally synthesized stochastic flash ADC;physical layout;piecewise linear inverse Gaussian CDF function;size 90 nm;standard digital cells;standard digital library;synthesized comparators;three input digital NAND gates;virtual voltage references;Analog-digital conversion;circuit synthesis;stochastic systems},
doi={10.1109/TCSI.2013.2268571},
ISSN={1549-8328},
month={Jan},}

@INPROCEEDINGS{weaver11,
author={S. Weaver and B. Hershberg and U. K. Moon},
booktitle={VLSI Circuits (VLSIC), 2011 Symposium on},
title="{Digitally synthesized stochastic flash ADC using only standard digital cells}",
year={2011},
pages={266-267},
keywords={CMOS digital integrated circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);flash memories;logic gates;3-input NAND gates;Verilog code;analog comparator;digital CMOS;digital cell library;digitally synthesized stochastic flash ADC;size 90 nm;three-section piecewise-linear inverse Gaussian CDF function;Clocks;Digital signal processing;Frequency measurement;Hardware;Hardware design languages;MOS devices;Shape},
ISSN={2158-5601},
month={June},}

@INPROCEEDINGS{Jeong15,
author={Seokhyeon Jeong and Wanyeong Jung and Dongsuk Jeon and O. Berenfeld and H. Oral and G. Kruger and D. Blaauw and D. Sylvester},
booktitle={VLSI Circuits (VLSI Circuits), 2015 Symposium on},
title="{A 120nW 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications}",
year={2015},
pages={C60-C61},
keywords={analogue-digital conversion;comparators (circuits);medical signal processing;SAR ADC;biomedical applications;bursty signals;comparator;digital logic;power 120 nW;signal-dependent charge recycling;size 0.18 mum;voltage 0.6 V;Arrays;Biomedical measurement;Capacitance;Capacitors;Electrocardiography;Semiconductor device measurement;Switches},
doi={10.1109/VLSIC.2015.7231327},
month={June},}

@INPROCEEDINGS{harpe12,
author={P. Harpe and G. Dolmans and K. Philips and H. de Groot},
booktitle="{Proc. 38th Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes}",
year={2012},
pages={373-376},
keywords={CMOS integrated circuits;analogue-digital conversion;wireless sensor networks;CMOS;flexible SAR ADC;low-voltage operation;offset compensation;power efficiency;pseudodifferential DAC switching;receiver frontends;reconfigurable DAC;reconfigurable comparator;sensor interfacing;simplified asynchronous logic control;ultra low-power wireless sensor nodes;Accuracy;Capacitors;Clocks;Power demand;Switches;Wireless communication;Wireless sensor networks},
doi={10.1109/ESSCIRC.2012.6341363},
ISSN={1930-8833},
month={},}

@ARTICLE{martin13,
author={R. Martins and N. Lourenço and N. Horta},
journal={IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.},
title="{LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits}",
year={2013},
volume={32},
number={11},
pages={1641-1654},
keywords={analogue integrated circuits;electronic design automation;evolutionary computation;integrated circuit layout;LAYGEN II;analog integrated circuits;automatic layout generation;circuit level structure;design automation tool;evolutionary computation techniques;multiobjective multiconstraint evolutionary algorithm;optimization kernel;template descriptions;Design automation;Generators;Graphical user interfaces;Guidelines;Integrated circuits;Layout;Routing;Analog integrated circuits;Layout Generation;computer aided design;electronic design automation;evolutionary computation},
doi={10.1109/TCAD.2013.2269050},
ISSN={0278-0070},
month={Nov},}


@book{masterRegex,
 author = {Friedl, Jeffrey E. F.},
 editor = {Oram, Andy},
 title = {Mastering Regular Expressions},
 year = {2002},
 edition = {2},
 publisher = {O'Reilly \& Associates, Inc.},
 address = {Sebastopol, CA, USA},
}

@ARTICLE{varzaghani13,
author={A. Varzaghani and A. Kasapi and D. N. Loizos and Song-Hee Paik and S. Verma and S. Zogopoulos and S. Sidiropoulos},
journal={IEEE J. Solid-State Circuits},
title="{A 10.3-GS/s, 6-Bit Flash {ADC} for 10G Ethernet Applications}",
year={2013},
volume={48},
number={12},
pages={3038-3048},
keywords={CMOS integrated circuits;adders;analogue-digital conversion;binary codes;calibration;comparators (circuits);digital signal processing chips;digital-analogue conversion;ladder networks;local area networks;microwave amplifiers;microwave integrated circuits;microwave switches;resistors;sample and hold circuits;10GE standard;4-way interleaved ADC;CMOS flash ADC;NRZ 10G Ethernet standard;SNDR;T-H switch;VGA;Wallace-tree adder;analog frontend;bandwidth 3.5 GHz to 6 GHz;calibration DAC;comparator;comparator array;copper channel;fiber channel;frontend variable gain amplifier;power 242 mW;resistor ladder;size 40 nm;thermometer-to-binary encoder;track-and-hold switch;universal DSP-based receiver;voltage 0.9 V;word length 6 bit;word length 8 bit;Adders;Bandwidth;Calibration;Clocks;Receivers;Standards;Tuning;10G Ethernet;A/D conversion;ADC;CX1;DFE;DSP-based receiver;FFE;KR;LRM;MMF;SR;Wallace-tree adder;comparator re-ordering;flash ADC;time-interleaved ADC},
doi={10.1109/JSSC.2013.2279419},
ISSN={0018-9200},
month={Dec},}

@online{youtube_wulff15,
  author = {C. Wulff},
  title = {{SAR} in 4 minutes},
  year = 2014,
  url = {https://youtu.be/swuKaLeTaNo},
  urldate = {2016-03-10}
}

@online{GDS3D,
  author = "{University of Twente, Integrated Circuit Design Group}",
  title = "{GDS3D, Interactive 3D Layout Viewer for GDSII}",
  year = 2016,
  url = {https://sourceforge.net/projects/gds3d/},
  urldate = {2016-11-17}
}


@online{json16,
  author = {Douglas Crockford},
  title = "{JavaScript Object Notation}",
  year = 2016,
  url = {http://www.json.org},
  urldate = {2016-11-20}
}


@online{cic22,
  author = {C. Wulff},
  title = "{Custom IC creator}",
  year = 2022,
  url = {https://github.com/wulffern/ciccreator},
  urldate = {2022-08-10}
}

@online{cicpy22,
  author = {C. Wulff},
  title = "{Custom IC creator Python Toolbox}",
  year = 2022,
  url = {https://github.com/wulffern/cicpy},
  urldate = {2022-08-10}
}


@online{garvik15,
  author = {H. Garvik},
  title = "{An energy efficient noise-shaping SAR ADC in 28 nm FDSOI, Master thesis}",
  year = 2015,
  url = {http://hdl.handle.net/11250/2371464},
  urldate = {2017-01-14}
}



@online{eps92,
  author = "{Adobe Systems Incorporated}",
  title = "{Encapsulated PostScript — File Format Specification, Version 3.0}",
  year = 1992,
  url = {http://partners.adobe.com/public/developer/en/ps/5002.EPSF_Spec.pdf},
  urldate = {1992}
}


@online{latex16,
  author = "{The {\LaTeX} Project}",
  title = "{{\LaTeX} – A document preparation system}",
  year = 2016,
  url = {https://www.latex-project.org},
  urldate = {2016-11-18}
}

@online{ble,
  author = {},
  title = "{Bluetooth Low Energy, Bluetooth}",
  year = 2016,
  url = {https://www.bluetooth.com/what-is-bluetooth-technology/bluetooth-technology-basics/low-energy},
  urldate = {2016-04-07}
}





@online{murmann16,
  author = {B. Murmann},
  title = "{ADC Performance Survey 1997-2016}",
  year = 2016,
  url = {http://web.stanford.edu/~murmann/adcsurvey.html},
  urldate = {2016-07-12}
}





@article{Chen06,
  author =	 "Shou-Wei Michael Chen and Robert W. Brodersen",
  title =	 "{A 6-bit 600MS/s 5.3mW Asynchronous ADC in
                  0.13-$\mu$m {CMOS}}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2669-2679"
};
@Book{mead.conway,
  author =	 "Carver  Mead and Lynn  Conway",
   edition = {1},
  title =	 "Introduction to VLSI Systems. ",
  publisher = "Addison-Wesley",
  address = "Reading, MA",
  year =	 1979
};

@online{magic,
  author = {{Magic Development Team}},
  title = "Magic VLSI Layout Tool",
  url = {http://opencircuitdesign.com/magic/}
}

@online{sky130,
  author = {{Google and SkyWater}},
  title =  "SKY130",
  url = {https://github.com/google/skywater-pdk}
}


@online{openlane,
  author = {},
  title = "OpenLane",
  url = {https://openlane.readthedocs.io/en/latest/}
}

@online{netgen,
  author = {Tim Edwards},
  title = "NetGen",
  url = {http://opencircuitdesign.com/netgen/index.html}
}

@online{xschem,
  author= {Stefan Schippers},
  title = "XSCHEM : schematic capture and netlisting EDA tool",
  url = {https://xschem.sourceforge.io/stefan/index.html}
}

@online{openroad,
  author = {},
  title = "OpenLane: automated RTL to GDSII flow",
  url = {https://openlane.readthedocs.io}
}

@online{yosys,
  author = {{Yosys Team}},
  title = "Yosys",
  url = {https://github.com/YosysHQ/yosys}
}

@ARTICLE{wulff17,
  author={Wulff, Carsten and Ytterdal, Trond},
  journal={IEEE Journal of Solid-State Circuits},
  title={A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers},
  year={2017},
  volume={52},
  number={7},
  pages={1915-1926},
  doi={10.1109/JSSC.2017.2685463}}


@INPROCEEDINGS{garvik19,
  author={Garvik, Harald and Wulff, Carsten and Ytterdal, Trond},
  booktitle={2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)},
  title={A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration},
  year={2019},
  volume={},
  number={},
  pages={193-194},
  doi={10.1109/A-SSCC47793.2019.9056925}}

@INPROCEEDINGS{garvik17,
  author={Garvik, Harald and Wulff, Carsten and Ytterdal, Trond},
  booktitle={2017 IEEE Custom Integrated Circuits Conference (CICC)},
  title={An 11.0 bit ENOB, 9.8 fJ/conv.-step noise-shaping SAR ADC calibrated by least squares estimation},
  year={2017},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/CICC.2017.7993659}}

@online{googlesilicon,
  author={Google},
  title="Build Custom Silicon with Google",
  url = {https://developers.google.com/silicon}
}

@ARTICLE{tang22,
  author={Tang, Xiyuan and Liu, Jiaxin and Shen, Yi and Li, Shaolan and Shen, Linxiao and Sanyal, Arindam and Ragab, Kareem and Sun, Nan},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  title={Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques},
  year={2022},
  volume={69},
  number={6},
  pages={2249-2262},
  doi={10.1109/TCSI.2022.3166792}}


@INPROCEEDINGS{liu22,
  author={Liu, Mingjie and Tang, Xiyuan and Zhu, Keren and Chen, Hao and Sun, Nan and Pan, David Z.},
  booktitle={2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
  title={OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler},
  year={2021},
  volume={},
  number={},
  pages={1-9},
  doi={10.1109/ICCAD51958.2021.9643494}}

@online{ngspice,
  author={{ngspice Team}},
  title="ngspice - open source spice simulator",
  url = {https://ngspice.sourceforge.io}
}


@online{suntr,
  author= {Carsten Wulff},
  title="Open Source Standard Cell Library",
  url ={https://github.com/wulffern/aicex/tree/main/ip/sun_tr_sky130nm}
}

@online{sunpll,
  author= {Carsten Wulff},
  title="Open Source PLL",
  url = {https://github.com/wulffern/aicex/tree/main/ip/sun_pll_sky130nm}
}
@INPROCEEDINGS{liu16, 
author={C. C. Liu}, 
booktitle={IEEE ISSCC Dig. Tech. Papers},
title="{A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS}", 
year={2016}, 
pages={462-463}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit noise;ADC type;CMOS technology;SAR-assisted digital slope ADC;SAR-assisted pipelined ADC;advanced CMOS processes;coarse comparator;comparator noise;digital-slope ADC;high-speed SAR ADC;noise-tolerant SAR ADC;power 0.35 mW;size 28 nm;voltage 0.9 V;word length 12 bit;word length 6 bit;word length 7 bit;CMOS integrated circuits;Capacitors;Delay lines;Frequency measurement;Signal resolution;Switches;Time-domain analysis}, 
doi={10.1109/ISSCC.2016.7418107}, 
month={},}

@ARTICLE{patil16, 
author={S. Patil and A. Ratiu and D. Morche and Y. Tsividis}, 
journal={IEEE J. Solid-State Circuits}, 
title="{A 3-10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC}", 
year={2016}, 
volume={51}, 
number={4}, 
pages={908-918}, 
keywords={analogue-digital conversion;digital signal processing chips;silicon-on-insulator;FDSOI process;analog-digital converter;baseband SNDR;continuous-time DSP;continuous-time data conversion;digital circuit;digital signal processing;error-shaping alias-free continuous-time ADC;event-driven flexible signal processing;first-order quantization error spectral shaping;power 8 muW;power dissipation;quantization noise floor;signal conversion;size 28 nm;superior spectral property;voltage 0.65 V;Context;Delays;Digital signal processing;Modulation;Pulse shaping methods;Quantization (signal);Receivers;Analog-to-digital converter;CT DSP;DSP;asynchronous;continuous-time ADC;level-crossing sampling;wake up}, 
doi={10.1109/JSSC.2016.2519396}, 
ISSN={0018-9200}, 
month={April},}

@INPROCEEDINGS{liu10a, 
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin and C. M. Huang}, 
booktitle={Proc. IEEE Symp. VLSI Circuits},
title="{A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18 $\mu$m CMOS}", 
year={2010}, 
pages={241-242}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;digital-analogue conversion;synthetic aperture radar;CMOS technology;DAC network;analog-digital conversion;asynchronous SAR ADC;digital-analog conversion;power 98 muW;size 0.18 mum;synthetic aperture radar;variable window function;voltage 1 V;word length 10 bit;Arrays;CMOS integrated circuits;Capacitors;Clocks;Frequency measurement;Power demand;Switches}, 
doi={10.1109/VLSIC.2010.5560283}, 
ISSN={2158-5601}, 
month={June},}


@ARTICLE{liu10, 
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure}", 
year={2010}, 
volume={45}, 
number={4}, 
pages={731-740}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;capacitor switching;comparators (circuits);low-power electronics;CMOS technology;SAR ADC;SNDR;comparator;figure of merit;input common-mode voltage;low-power successive approximation register analog-to-digital converter;monotonic capacitor switching procedure;power 0.826 mW;signal-dependent offset;size 0.13 mum;voltage 1.2 V;word length 10 bit;Analog-digital conversion;CMOS process;CMOS technology;Capacitance;Capacitors;Energy consumption;Energy efficiency;Power dissipation;Sampling methods;Voltage;Analog-to-digital converter;energy efficient;low power;successive approximation register}, 
doi={10.1109/JSSC.2010.2042254}, 
ISSN={0018-9200}, 
month={April},}

@ARTICLE{kapusta13, 
author={R. Kapusta and J. Shen and S. Decker and H. Li and E. Ibaragi and H. Zhu}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS}", 
year={2013}, 
volume={48}, 
number={12}, 
pages={3059-3066}, 
keywords={CMOS integrated circuits;analogue-digital conversion;timing circuits;CMOS;SAR ADC;SNDR;on-chip DAC charge redistribution;size 65 nm;successive approximation register;timer circuit;Ash;Capacitors;Clocks;Redundancy;Switches;System-on-chip;Timing;ADC;CMOS;double-sampling;flash;reference reservoir;self-timed;successive approximation}, 
doi={10.1109/JSSC.2013.2274113}, 
ISSN={0018-9200}, 
month={Dec},}

@ARTICLE{fredenburg12, 
author={J. A. Fredenburg and M. P. Flynn}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC}", 
year={2012}, 
volume={47}, 
number={12}, 
pages={2898-2904}, 
keywords={FIR filters;analogue-digital conversion;comparators (circuits);integrating circuits;ENOB;SAR DAC array;bandwidth 11 MHz;charge-redistribution;decoupling comparator noise;loop filter;low-quality integrator;noise-shaping scheme;oversampling noise-shaping SAR ADC architecture;power 806 muW;quantization noise;size 65 nm;successive approximation ADC;two-tap charge-domain FIR filter;voltage 1.2 V;word length 10 bit;word length 8 bit;Arrays;Capacitors;Finite impulse response filter;Noise shaping;Switches;Transfer functions;Analog-to-digital;CMOS;converter}, 
doi={10.1109/JSSC.2012.2217874}, 
ISSN={0018-9200}, 
month={Dec},}


@ARTICLE{harpe12a, 
author={P. Harpe and B. Busze and K. Philips and H. de Groot}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A 0.47-1.6 mW 5-bit 0.5-1 GS/s Time-Interleaved SAR ADC for Low-Power UWB Radios}", 
year={2012}, 
volume={47}, 
number={7}, 
pages={1594-1602}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;calibration;capacitors;comparators (circuits);low-power electronics;ultra wideband communication;CMOS process;capacitance 400 aF;decoupling capacitors;distributed clock divider;low-power UWB radios;offset calibration scheme;power 0.47 mW to 1.6 mW;power consumption;self-resetting comparator;size 90 nm;time-interleaved asynchronous SAR ADC;voltage 1 V;word length 5 bit;Arrays;Calibration;Capacitors;Clocks;Layout;Noise;Quantization;ADC;CMOS;analog-to-digital conversion;successive approximation;time-interleaving}, 
doi={10.1109/JSSC.2012.2191042}, 
ISSN={0018-9200}, 
month={},}

@INPROCEEDINGS{wulff16, 
author={C. Wulff and T. Ytterdal}, 
booktitle="{Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI}", 
year={2016}, 
pages={177-180}, 
keywords={analogue-digital conversion;comparators (circuits);silicon-on-insulator;CDAC;DRC/LVS;FDSOI;FoM;IO transistor;SAR ADC;analog-digital converter;comparator clock generation;size 28 nm;successive approximation register;wireless application;Capacitors;Clocks;Layout;Logic gates;Silicon-on-insulator;Switches;Transistors}, 
doi={10.1109/ESSCIRC.2016.7598271}, 
month={},}

@ARTICLE{fahmy15, 
author={A. Fahmy and J. Liu and T. Kim and N. Maghari}, 
journal={IEEE Trans. Circuits Syst. II, Express Briefs},
title="{An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells}", 
year={2015}, 
volume={62}, 
number={8}, 
pages={731-735}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;interpolation;Gaussian linear interpolation;Verilog;all-digital scalable ADC;analog-to-digital converter;complementary metal-oxide-semiconductor process;digital design tool;digital gate;digital standard cell;digitally generated analog reference voltage;distortion ratio;minimum-sized transistor;programmable differential input range;reconfigurable wide-input range stochastic ADC;signal-to-noise ratio;size 130 nm;word length 10 bit;Ash;Generators;Logic gates;Signal resolution;Standards;Voltage measurement;Analog-to-digital converter (ADC);digital gates;flash ADC;standard cells;standard-cells;stochastic ADC;synthesis}, 
doi={10.1109/TCSII.2015.2415231}, 
ISSN={1549-7747}, 
month={Aug},}

@ARTICLE{deng15, 
author={W. Deng and D. Yang and T. Ueno and T. Siriburanon and S. Kondo and K. Okada and A. Matsuzawa}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique}", 
year={2015}, 
volume={50}, 
number={1}, 
pages={68-80}, 
keywords={CMOS digital integrated circuits;UHF oscillators;digital phase locked loops;digital-analogue conversion;injection locked oscillators;phase locked oscillators;varactors;P&R;RMS jitter;current output digital-to-analog converter;current-output DAC;digital CMOS process;digital design flow;digital standard cells;fine-resolution digital varactor;fully synthesizable all-digital PLL;fully synthesizable phase-locked loop;gated edge injection locking technique;interpolative phase coupled oscillator;layout area;place-and-routed;power 780 muW;size 60 mum;Bandwidth;Layout;Phase locked loops;Phase noise;Tuning;Varactors;AD-PLL;CMOS;DAC;PLL;PVT;digital varactor;dual loop;edge injection;gated injection;injection-locking;logic synthesis;low jitter;low power;small area;standard cell;synthesizable}, 
doi={10.1109/JSSC.2014.2348311}, 
ISSN={0018-9200}, 
month={Jan},}

@ARTICLE{wu15, 
author={P. H. Wu and M. P. H. Lin and T. C. Chen and C. F. Yeh and X. Li and T. Y. Ho}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise}, 
year={2015}, 
volume={34}, 
number={2}, 
pages={199-212}, 
keywords={analogue circuits;network synthesis;analog layout design;analog physical synthesis methodology;existent design expertise;knowledge-based physical synthesis methodology;quality-approved legacy layouts;Algorithm design and analysis;Databases;Integrated circuit interconnections;Knowledge based systems;Layout;Logic gates;Pattern matching;Analog layout;design pattern;knowledge mining;knowledge mining, placement;migration;physical design;placement;routing;routing, migration}, 
doi={10.1109/TCAD.2014.2379630}, 
ISSN={0278-0070}, 
month={Feb},}

@ARTICLE{rijmenants89, 
author={J. Rijmenants and J. B. Litsios and T. R. Schwarz and M. G. R. Degrauwe}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{ILAC: an automated layout tool for analog CMOS circuits}", 
year={1989}, 
volume={24}, 
number={2}, 
pages={417-425}, 
keywords={CMOS integrated circuits;cellular arrays;circuit layout CAD;linear integrated circuits;ADC;IDAC;ILAC;amplifiers;analog CMOS cells;analog CMOS circuits;analog layout constraints;analog to digital convertors;automated layout tool;automatically generates geometrical layout;cell height;circuit description;comparators;coupling constraints;current references;design tool;device matching;fully functional analog CMOS cell compiler;functional specifications;input/output pin locations;interactive design for analog circuits;interactive layout of analog CMOS circuits;library of circuits;oscillators;process-independent tool;symmetry;user-specified constraints;voltage references;Analog circuits;Application specific integrated circuits;CMOS analog integrated circuits;CMOS technology;Coupling circuits;Helium;Routing;Software libraries;Voltage;Voltage-controlled oscillators}, 
doi={10.1109/4.18603}, 
ISSN={0018-9200}, 
month={Apr},}

@ARTICLE{bruce96, 
author={J. D. Bruce and H. W. Li and M. J. Dallabetta and R. J. Baker}, 
journal="{IEEE J. Solid-State Circuits}", 
title="{Analog layout using ALAS!}", 
year={1996}, 
volume={31}, 
number={2}, 
pages={271-274}, 
keywords={analogue integrated circuits;circuit layout CAD;circuit optimisation;integrated circuit layout;interactive programming;network routing;ALAS!;CIF layouts;CalTech Intermediate Format;analog layout assistant;automatic generation;common-centroid interdigitated device pairs;layout editor;passive components;CMOS process;Capacitors;Design automation;Integrated circuit technology;Mirrors;Resistors;Routing;Testing;Topology;Workstations}, 
doi={10.1109/4.488007}, 
ISSN={0018-9200}, 
month={Feb},}

@INPROCEEDINGS{lin16, 
author={M. P. H. Lin and Y. W. Chang and C. M. Hung}, 
booktitle={2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
title={Recent research development and new challenges in analog layout synthesis}, 
year={2016}, 
pages={617-622}, 
keywords={analogue integrated circuits;circuit layout;electronic design automation;logic design;mixed analogue-digital integrated circuits;system-on-chip;SoC design;analog electronic design automation tools;analog integrated circuits;analog layout design;analog layout synthesis;analog-mixed-signal IC design;digital EDA tools;mixed-signal integrated circuits;system-on-chip;Circuit optimization;Consumer electronics;Integrated circuit interconnections;Layout;Routing;Thermal analysis;Analog layout synthesis;FinFET;analog placement;analog routing;common centroid;knowledge mining;layout dependent effect;layout migration;layout retargeting;matching;proximity;regularity;symmetry;symmetry island}, 
doi={10.1109/ASPDAC.2016.7428080}, 
month={Jan},}

@ARTICLE{lewyn09, 
author={L. L. Lewyn and T. Ytterdal and C. Wulff and K. Martin}, 
journal="{Proc. IEEE}", 
title="{Analog Circuit Design in Nanoscale CMOS Technologies}", 
year={2009}, 
volume={97}, 
number={10}, 
pages={1687-1714}, 
keywords={CMOS analogue integrated circuits;analogue-digital conversion;electric breakdown;electromigration;semiconductor device reliability;analog CMOS design;analog circuit design;analog-to-digital converters;cascode circuit;chip power dissipation;complementary metal-oxide-semiconductor technologies;electromigration effects;foundry-specified drain-source voltage limits;hot carrier injection;leakage effects;lithographic effects;long-distance matching effects;mobility effects;nanoscale CMOS technologies;time-dependent dielectric breakdown effects;Analog circuits;CMOS analog integrated circuits;CMOS technology;Circuit simulation;Circuit synthesis;Computational modeling;Computer simulation;Energy efficiency;Hot carrier injection;Voltage;ADC survey;CHE;CHISEL;CMOS;DFM;DFR;GNR;HCI;HP process;ITRS;LP process;NBTI;SOC;STI;SWCN;TDDB;WPE;analog;analog-to-digital converters;design for manufacturing;design for reliability;device matching;device scaling;dielectric breakdown;electromigration (EM);excess overdrive (EOD);figure-of-merit;hot carrier;hot electron;litho-friendly design (LFD);nanoscale;nanoscale CMOS technology;overdrive (OD);physical design;reliability;stress;voltage headroom}, 
doi={10.1109/JPROC.2009.2024663}, 
ISSN={0018-9219}, 
month={Oct},}

@ARTICLE{lewyn11, 
author={L. Lewyn and N. Williams},
journal="{Proc. IEEE}", 
title="{Is a New Paradigm for Nanoscale Analog CMOS Design Needed?}", 
year={2011}, 
volume={99}, 
number={1}, 
pages={3-6}, 
keywords={CMOS analogue integrated circuits;integrated circuit layout;integrated circuit modelling;analog physical design;nanoscale analog CMOS IC design productivity;physical device pattern separation dimensions;postlayout circuit performance;prelayout simulation models;semiconductor industry}, 
doi={10.1109/JPROC.2010.2083810}, 
ISSN={0018-9219}, 
month={Jan},}


@ARTICLE{weaver14, 
author={S. Weaver and B. Hershberg and U. K. Moon}, 
journal={IEEE Trans. Circuits Syst. I, Reg. Papers},
title="{Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells}", 
year={2014}, 
volume={61}, 
number={1}, 
pages={84-91}, 
keywords={CMOS logic circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);hardware description languages;network synthesis;piecewise linear techniques;stochastic processes;CMOS;Gaussian offset distribution;Verilog code;analog comparator;cross coupled digital NAND gates;digitally synthesized stochastic flash ADC;physical layout;piecewise linear inverse Gaussian CDF function;size 90 nm;standard digital cells;standard digital library;synthesized comparators;three input digital NAND gates;virtual voltage references;Analog-digital conversion;circuit synthesis;stochastic systems}, 
doi={10.1109/TCSI.2013.2268571}, 
ISSN={1549-8328}, 
month={Jan},}

@INPROCEEDINGS{weaver11, 
author={S. Weaver and B. Hershberg and U. K. Moon}, 
booktitle={VLSI Circuits (VLSIC), 2011 Symposium on}, 
title="{Digitally synthesized stochastic flash ADC using only standard digital cells}", 
year={2011}, 
pages={266-267}, 
keywords={CMOS digital integrated circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);flash memories;logic gates;3-input NAND gates;Verilog code;analog comparator;digital CMOS;digital cell library;digitally synthesized stochastic flash ADC;size 90 nm;three-section piecewise-linear inverse Gaussian CDF function;Clocks;Digital signal processing;Frequency measurement;Hardware;Hardware design languages;MOS devices;Shape}, 
ISSN={2158-5601}, 
month={June},}

@INPROCEEDINGS{Jeong15, 
author={Seokhyeon Jeong and Wanyeong Jung and Dongsuk Jeon and O. Berenfeld and H. Oral and G. Kruger and D. Blaauw and D. Sylvester}, 
booktitle={VLSI Circuits (VLSI Circuits), 2015 Symposium on}, 
title="{A 120nW 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications}", 
year={2015}, 
pages={C60-C61}, 
keywords={analogue-digital conversion;comparators (circuits);medical signal processing;SAR ADC;biomedical applications;bursty signals;comparator;digital logic;power 120 nW;signal-dependent charge recycling;size 0.18 mum;voltage 0.6 V;Arrays;Biomedical measurement;Capacitance;Capacitors;Electrocardiography;Semiconductor device measurement;Switches}, 
doi={10.1109/VLSIC.2015.7231327}, 
month={June},}

@INPROCEEDINGS{harpe12, 
author={P. Harpe and G. Dolmans and K. Philips and H. de Groot}, 
booktitle="{Proc. 38th Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes}", 
year={2012}, 
pages={373-376}, 
keywords={CMOS integrated circuits;analogue-digital conversion;wireless sensor networks;CMOS;flexible SAR ADC;low-voltage operation;offset compensation;power efficiency;pseudodifferential DAC switching;receiver frontends;reconfigurable DAC;reconfigurable comparator;sensor interfacing;simplified asynchronous logic control;ultra low-power wireless sensor nodes;Accuracy;Capacitors;Clocks;Power demand;Switches;Wireless communication;Wireless sensor networks}, 
doi={10.1109/ESSCIRC.2012.6341363}, 
ISSN={1930-8833}, 
month={},}

@ARTICLE{martin13, 
author={R. Martins and N. Lourenço and N. Horta}, 
journal={IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.},
title="{LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits}", 
year={2013}, 
volume={32}, 
number={11}, 
pages={1641-1654}, 
keywords={analogue integrated circuits;electronic design automation;evolutionary computation;integrated circuit layout;LAYGEN II;analog integrated circuits;automatic layout generation;circuit level structure;design automation tool;evolutionary computation techniques;multiobjective multiconstraint evolutionary algorithm;optimization kernel;template descriptions;Design automation;Generators;Graphical user interfaces;Guidelines;Integrated circuits;Layout;Routing;Analog integrated circuits;Layout Generation;computer aided design;electronic design automation;evolutionary computation}, 
doi={10.1109/TCAD.2013.2269050}, 
ISSN={0278-0070}, 
month={Nov},}


@book{masterRegex,
 author = {Friedl, Jeffrey E. F.},
 editor = {Oram, Andy},
 title = {Mastering Regular Expressions},
 year = {2002},
 edition = {2},
 publisher = {O'Reilly \& Associates, Inc.},
 address = {Sebastopol, CA, USA},
} 

@ARTICLE{varzaghani13, 
author={A. Varzaghani and A. Kasapi and D. N. Loizos and Song-Hee Paik and S. Verma and S. Zogopoulos and S. Sidiropoulos}, 
journal={IEEE J. Solid-State Circuits}, 
title="{A 10.3-GS/s, 6-Bit Flash {ADC} for 10G Ethernet Applications}", 
year={2013}, 
volume={48}, 
number={12}, 
pages={3038-3048}, 
keywords={CMOS integrated circuits;adders;analogue-digital conversion;binary codes;calibration;comparators (circuits);digital signal processing chips;digital-analogue conversion;ladder networks;local area networks;microwave amplifiers;microwave integrated circuits;microwave switches;resistors;sample and hold circuits;10GE standard;4-way interleaved ADC;CMOS flash ADC;NRZ 10G Ethernet standard;SNDR;T-H switch;VGA;Wallace-tree adder;analog frontend;bandwidth 3.5 GHz to 6 GHz;calibration DAC;comparator;comparator array;copper channel;fiber channel;frontend variable gain amplifier;power 242 mW;resistor ladder;size 40 nm;thermometer-to-binary encoder;track-and-hold switch;universal DSP-based receiver;voltage 0.9 V;word length 6 bit;word length 8 bit;Adders;Bandwidth;Calibration;Clocks;Receivers;Standards;Tuning;10G Ethernet;A/D conversion;ADC;CX1;DFE;DSP-based receiver;FFE;KR;LRM;MMF;SR;Wallace-tree adder;comparator re-ordering;flash ADC;time-interleaved ADC}, 
doi={10.1109/JSSC.2013.2279419}, 
ISSN={0018-9200}, 
month={Dec},}

@online{youtube_wulff15,
  author = {C. Wulff},
  title = {{SAR} in 4 minutes},
  year = 2014,
  url = {https://youtu.be/swuKaLeTaNo},
  urldate = {2016-03-10}
}

@online{GDS3D,
  author = "{University of Twente, Integrated Circuit Design Group}",
  title = "{GDS3D, Interactive 3D Layout Viewer for GDSII}",
  year = 2016,
  url = {https://sourceforge.net/projects/gds3d/},
  urldate = {2016-11-17}
}


@online{json16,
  author = {Douglas Crockford},
  title = "{JavaScript Object Notation}",
  year = 2016,
  url = {http://www.json.org},
  urldate = {2016-11-20}
}


@online{ciccreator16,
  author = {C. Wulff},
  title = "{Custom IC creator}",
  year = 2016,
  url = {https://github.com/wulffern/ciccreator},
  urldate = {2016-04-07}
}

@online{garvik15,
  author = {H. Garvik},
  title = "{An energy efficient noise-shaping SAR ADC in 28 nm FDSOI, Master thesis}",
  year = 2015,
  url = {http://hdl.handle.net/11250/2371464},
  urldate = {2017-01-14}
}



@online{eps92,
  author = "{Adobe Systems Incorporated}",
  title = "{Encapsulated PostScript — File Format Specification, Version 3.0}",
  year = 1992,
  url = {http://partners.adobe.com/public/developer/en/ps/5002.EPSF_Spec.pdf},
  urldate = {1992}
}


@online{latex16,
  author = "{The {\LaTeX} Project}",
  title = "{{\LaTeX} – A document preparation system}",
  year = 2016,
  url = {https://www.latex-project.org},
  urldate = {2016-11-18}
}

@online{ble,
  author = {},
  title = "{Bluetooth Low Energy, Bluetooth}",
  year = 2016,
  url = {https://www.bluetooth.com/what-is-bluetooth-technology/bluetooth-technology-basics/low-energy},
  urldate = {2016-04-07}
}





@online{murmann16,
  author = {B. Murmann},
  title = "{ADC Performance Survey 1997-2016}",
  year = 2016,
  url = {http://web.stanford.edu/~murmann/adcsurvey.html},
  urldate = {2016-07-12}
}





@article{Chen06,
  author =	 "Shou-Wei Michael Chen and Robert W. Brodersen",
  title =	 "{A 6-bit 600MS/s 5.3mW Asynchronous ADC in
                  0.13-$\mu$m {CMOS}}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2669-2679"
};

@Unpublished{IEEE-1241,
  author =	 {IEEE},
  title =	 "{IEEE standard for terminology and test methods for
                  analog-to-digital converters}",
  note =	 "{IEEE Std 1241-2000}",
  year =	 2001
};

@article{Shen07,
  author =	 "Ding-Lan Shen and Tai-Cheng Lee",
  title =	 "{A 6-bit 800MS/s Pipelined A/D Converter with
                  Open-Loop Amplifiers}",
  journal =	 IEEE_J_JSSC,
  volume =	 42,
  number =	 2,
  year =	 2007,
  pages =	 "258-268"
};

@inproceedings{ahmed05a,
  author =	 "Imran Ahmed and David Johns",
  title =	 "{A 50MS/s (35mW) to 1kS/s (15uW) Power Scaleable 10b
                  Pipline ADC with Minimal Bias Current Variation}",
  booktitle =	 "Proc. ISSCC'05",
  volume =	 1,
  year =	 2005,
  pages =	 "280-281"
};

@inproceedings{annema04,
  author =	 "A.J Annema and B. Nauta and R. Langvelde and H. Tuinhout",
  title =	 "Designing outside rail constraints",
  booktitle =	 "Proc. ISSCC'04",
  volume =	 1,
  year =	 2004,
  pages =	 "134-135"
};

@inproceedings{cao99,
  author =	 "Kanyu Mark Cao and Weidong Liu and Xiaodong Jin and Karthik Vasanth and Keith Green and John Krick",
  title =	 "Modeling of Pocket Implanted MOSFETs for Anomalous Analog Behavior",
  booktitle =	 "Electron Devices Meeting, IEDM Technical Digest. International",
  volume =	 1,
  year =	 1999,
  pages =	 "177-174"
};

@inproceedings{sumanen00,
  author =	 "L. Sumanen and M. Waltari and Kari Halonen",
  title =	 "A mismatch insensitive {CMOS} dynamic comparator for pipeline A/D converters",
  booktitle =	 "Proc. ICECS 2000",
  volume =	 1,
  year =	 2000,
  pages =	 "32-35"
};

@article{pelgrom89,
  author =	 "M.J.M Pelgrom and A.C.J Duinmaijer and A.P.G Welbers",
  title =	 "Matching properties of {MOS} transistors",
  journal =	 IEEE_J_JSSC,
  volume =	 23,
  number =	 5,
  year =	 1989,
  pages =	 "1433-1439"
};


@inproceedings{lofti03,
  author =	 "R. Lofti and M. Taherzadeh-Sani and M. Yaser Azizi and O. Shoaei",
  title =	 "{A 1-V MOSFET-only fully differential dynamic comparator for use in low-voltage pipelined A/D converters}",
  booktitle =	 "Proc. International Symposium on Signals, Circuits and Systems ",
  volume =	 1,
  year =	 2003,
  pages =	 "377-380"
};

@article{annema05,
author = "Anne-Johan Annema and Bram Nauta and Ronald {van
                  Langevelde} and Hans Tuinhout",
  title =	 "Analog Circuits in Ultra-Deep-Submicron {CMOS}",
  journal =	 IEEE_J_JSSC,
  volume =	 40,
  number =	 1,
  year =	 2005,
  pages =	 "132-143"
};

@article{schreier93,
author = "Richard Schreier",
  title =	 "An empirical study of high-order single-bit delta-sigma modulators",
  journal =	 IEEE_J_CASII,
  volume =	 40,
  number =	 8,
  year =	 1993,
  pages =	 "461-466"
};

@article{back97,
  author =	 "T. Back and U. Hammel and H.-P. Schwefel",
  title =	 "Evolutionary computation: comments on the history
                  and current state",
  journal =	 IEEE_J_EVC,
  volume =	 1,
  year =	 1997,
  pages =	 "3-17"
};

@inproceedings{berntsen05,
  author =	 "{\O}yvind Berntsen and Carsten Wulff and Trond
                  Ytterdal",
  title =	 "High Speed, High Gain {OTA} in a Digital 90nm {CMOS}
                  Technology",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
};

@Unpublished{bjornsen,
  author =	 {Johnny Bj{\o}rnsen},
  title =	 {Private conversations with},
};

@phdthesis{bjornsen05,
  author =	 "Johnny Bj{\o}rnsen",
  title =	 "Design of High-speed, High-resolution Analog to
                  Digital Converter for Medical Ultrasound
                  Applications",
  school =	 "Norwegian University of Science and Technology",
  adress =	 "Trondheim",
  year =	 2005
};

@article{blachman85,
  author =	 "Nelson M. Blachman",
  title =	 "The Intermodulation and Distortion due to
                  Quantization of Sinusoids",
  journal =	 IEEE_J_ASSP,
  volume =	 33,
  number =	 6,
  year =	 1985,
  pages =	 "1417-1426"
};

@inproceedings{brooks07,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "A Zero-Crossing-Based 8b {200MS/s} Pipelined {ADC}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2007,
  pages =	 "460-461"
};

@inproceedings{brooks09,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "{A 12b 50MS/s Fully Differential Zero-Crossing-Based ADC Without CMFB}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2009,
  pages =	 "166-167"
};

@article{brooks07a,
  author =	 "Lane Brooks and Hae-Seung Lee",
  title =	 "A Zero-Crossing-Based 8-bit {200MS/s} Pipelined {ADC}",
  journal =	 IEEE_J_JSSC,
  volume =	 42,
  number =	 12,
  year =	 2007,
  pages =	 "2677-2687"
};

@inproceedings{shin08,
   author = "Soon-Kyun Shin and Yong-Sang You and Seung-Hoon Lee and  Kyoung-Ho Moon and Jae-Whui Kim and Lane Brooks and Hae-Seung Lee",
   title =  "{A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS}",
   booktitle = "VLSI Circuits, 2008 IEEE Symposium on",
   year = "2008",
   pages = "218-219"
};

@article{bruton75,
  author =	 "L. T. Bruton",
  title =	 "Low-Sensitivity Digital Ladder Filters",
  journal =	 IEEE_J_CAS,
  volume =	 22,
  number =	 3,
  year =	 1975,
  pages =	 "168-176"
};

@article{chiu04,
  author =	 "Yun Chiu and Cheongyuen W. Tsang and Borivoje
                  Nikolic and Paul R. Gray",
  title =	 "Least Mean Square Adaptive Digital Background
                  Calibration of Pipelined Analog-to-Digital
                  Converters",
  journal =	 IEEE_J_JSSC,
  volume =	 51,
  number =	 1,
  year =	 2004,
  pages =	 "38-46"
};

@inproceedings{chow07,
  author =	 "A. Chow and Hae-Sung Lee",
  title =	 "Transient Noise Analysis for Comparator-Based
                  Switched-Capacitor Circuits",
  booktitle =	 "Circuits and Systems,2007. ISCAS 2007. IEEE
                  International Symposium on",
  year =	 2007,
  pages =	 "953-956"
};

@article{chu84,
  author =	 "Shuni Chu and Sidney Burrus",
  title =	 "Multirate Filter Designs Using Comb Filters",
  journal =	 IEEE_J_CAS,
  volume =	 31,
  number =	 11,
  year =	 1984,
  pages =	 "913-924"
}

@article{naderipre,
  author =	 "Ali Naderi and Mohamad Swan",
  title =	 "{On the Design of Undersampling Continuous-Time Band-Pass Delta-Sigma Modulators for Gigahertz Frequency A/D Conversion}",
  journal =	 IEEE_J_CASI,
  year =	 "Pre-publication as of Nov. 2008"
}

@article{colodro08,
  author =	 "Francisco Colodro and Antonio Torralba and Marta Laguna",
  title =	 "{Continuous-Time Sigma-Delta Modulator With an Embedded Pulsewidth Modulation}",
  journal =	 IEEE_J_CASI,
  volume =	 55,
  number =	 3,
  year =	 2008,
  pages =	 "775-785"
}

@article{tang08,
  author =	 "Yi Tang and Kuang-Wei Cheng and Subhanshu Gupta and Jeyanandh Paramesh and David J. Allstot",
  title =	 "{Cascaded Complex ADCs With Adaptive Digital Calibration for I/Q Mismatch}",
  journal =	 IEEE_J_CASI,
  volume =	 55,
  number =	 3,
  year =	 2008,
  pages =	 "817-827"
}

@article{laddomada07,
  author =	 "Massimiliano Laddomada",
  title =        "{Generalized Comb Decimation Filters for $\Sigma \Delta$ A/D Converters: Analysis and Design}",
  journal =	 IEEE_J_CASI,
  volume =	 54,
  number =	 5,
  year =	 2007,
  pages =	 "994-1005"
}




@article{claasen80,
  author =	 "Theo A. C. M. Claasen and Wolfgang
                  F. G. Mecklenbraucker and J. B. H. Peek and Nicolaas
                  van Hurck",
  title =	 "Signal Processing Method for Improving the Dynamic
                  Range of {A/D and D/A converters}",
  journal =	 IEEE_J_ASSP,
  volume =	 28,
  number =	 5,
  year =	 1980,
  pages =	 "529-538"
}

@article{claasen80.1,
  author =	 "Theo A. C. M. Claasen and Wolfgang
                  F. G. Mecklenbraucker and J. B. H. Peek and Nicolaas
                  van Hurck",
  title =	 "Signal Processing Method for Improving the Dynamic
                  Range of {A/D and D/A} Converters",
  journal =	 IEEE_J_ASSP,
  volume =	 28,
  number =	 5,
  year =	 1980,
  pages =	 "529-538"
}

@inproceedings{draxelmayr04,
  author =	 "D. Draxelmayr",
  title =	 "{A 6b 600MHz 10mW ADC Array in Digital 90nm {CMOS}}",
  booktitle =	 "Proc. ISSCC'04",
  volume =	 1,
  year =	 2005
};

@article{einstein14,
  author =	 "Albert Einstein",
  title =	 "Method for the Determinination of the Statistical
                  Values of Observations Concerning Quantities Subject
                  to Irregular Fluctuations",
  journal =	 IEEE_M_ASSP,
  volume =	 "October",
  year =	 1987
};

@inproceedings{el-sankary04,
  author =	 "K. El-Sankary and M. Sawan",
  title =	 "A New Digital Background Calibration Technique for
                  Pipelined {ADC}",
  booktitle =	 "Proc. ISCAS 2004",
  volume =	 1,
  year =	 2004,
  pages =	 "I.5-I.8"
};

@Unpublished{fe811306,
  author =	 {Carsten Wulff},
  title =	 {FE8113: High-Speed Data Converters},
  note =	 {http://folk.ntnu.no/wulff/FE8113.pdf}
};

@Unpublished{parapin,
  author =       {Parapin},
  note =	 {http://parapin.sourceforge.net/}
};

@article{fiorenza06,
  author =	 "John K. Fiorenza and Todd Sepke and Peter Holloway
                  and Charles G. Sodini and Hae-Seung Lee",
  title =	 "Comparator-Based Switched-Capacitor Circuits for
                  Scaled {CMOS} Technologies",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2658-2668"
};

@article{galton00,
  author =	 "Ian Galton",
  title =	 "Digital Cancellation of {D/A} Converter Noise in
                  Pipelined {A/D} Converters",
  journal =	 IEEE_J_CASII,
  volume =	 47,
  number =	 3,
  year =	 2000,
  pages =	 "185-196"
};

@inproceedings{geelen01,
  author =	 "G.Geelen",
  title =	 "{A 6b 1.1 Gsample/s {CMOS} A/D converter}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2001
};

@inproceedings{geelen06,
  author =	 "Govert Geelen and Edward Paulus and Dobson
                  Simanjuntak and Hein Pastoor and Rene Verlinden",
  title =	 "{A 90nm {CMOS} 1.2V 10b Power and Speed Programmable
                  Pipelined ADC with 0.5pJ/Coversion-Step}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006
};

@Book{gray.r.m,
  author =	 "Robert M. Gray and Lee D. Davisson",
  title =	 "An Introduction to Statistical Signal Processing",
  publisher =	 "Cambridge University Press",
  year =	 2004,
  number =	 "ISBN-0521838606"
};



@Book{mead.conway,
  author =	 "Carver  Mead and Lynn  Conway",
   edition = {1},
  title =	 "Introduction to VLSI Systems. ",
  publisher = "Addison-Wesley",
  address = "Reading, MA",
  year =	 1979
};

C. Mead and L. Conway,  Reading, MA: Addison-Wesley,
Dec. 1979.

@book{vittoz94,
  author =	 "Vittoz, E",
  title =	 "Chapter 5: Micropower techniques, Design of VLSI circuits for Telecommunication and Signal Processing",
  publisher =	 "Prentice Hall",
  year =	 1994
};

@inproceedings{gregoire08,
author= "B. Robert Gregoire and Un-Ku Moon",
title = "{An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain}",
booktitle = "ISSCC Digest of Technical Papers",
volume = "",
year = "2008",
pages = "540-541"
};

@inproceedings{kinniment99,
author= "D.J Kinniment and A.V Yakovlev",
title = "Low power, low noise micropipelined flash {A-D} converter",
booktitle = "IEEE Proc. Circuits Devices and Systems",
volume = "146",
year = "1999",
pages = "263-267"
};





%----------------------------------------------------------------------
% Other
%----------------------------------------------------------------------

@inproceedings{gupta06,
  author =	 "Sandeep Gupta and Michael Choi and Michael Inerfield
                  and Jingbo Wang",
  title =	 "{A 1GS/s 11b Time-Interleaved ADC in 0.13$\mu$m {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006,
  pages =	 "576-577"
};

@Unpublished{hernes,
  author =	 {Bj{\o}rnar Hernes},
  title =	 {Private conversations with},
};

@inproceedings{hernes04,
  author =	 "Bj{\o}rnar Hernes and et al",
  title =	 "{A 1.2V 220MS/s 10b Pipeline ADC Implemented in
                  0.13$\mu$m Digital {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2004,
  pages =	 "256-257"
};

@inproceedings{hernes05,
  author =	 "Bj{\o}rnar Hernes and Willy Sansen ",
  title =	 "Distortion in Signle-, Two- and Three-Stage
                  Amplifiers",
  booktitle =	 IEEE_J_CASI,
  volume =	 52,
  number =	 5,
  year =	 2005,
  pages =	 "846-856"
};

@inproceedings{hernes07,
  author =	 "Bj{\o}rnar Hernes and Johnny Bj{\o}rnsen and T.N
                  Andersen and H. Korsvoll and F. Telst{\o} and
                  A. Briskemyr and C. Holdo and {\O}. Modsvor",
  title =	 "{A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in
                  1.2V/3.3V 0.13um {CMOS}}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2007,
  pages =	 "462-615"
};

@article{hovin97.1,
  author =	 "Mats H{\o}vin and Alf Olsen and Tor Sverre Lande and
                  Chris Toumazou",
  title =	 "Delta-Sigma Modulators Using Frequency -Modulated
                  Intermediate Values",
  journal =	 IEEE_J_JSSC,
  volume =	 32,
  number =	 1,
  year =	 1997,
  pages =	 "13-22"
};

@article{hovin97.2,
  author =	 "Mats H{\o}vin and Alf Olsen and Tor Sverre Lande and
                  Chris Toumazou",
  title =	 "Delta-Sigma Modulators Using Frequency -Modulated
                  Intermediate Values",
  journal =	 IEEE_J_JSSC,
  volume =	 32,
  number =	 1,
  year =	 1997,
  pages =	 "13-22"
};

@article{iizuka06,
  author =	 "Kunihiko Iizuka and Hirofumi Matsui and Masaya Ueda
                  and Mutsuo Daito",
  title =	 "{A 14-bit Digitally Self-Calibrated Pipelined ADC
                  With Adaptive Bias Optimization for Arbitrary Speeds
                  Up to 40 MS/s}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 4,
  year =	 2006,
  pages =	 "883-890"
};

@Unpublished{itrs07,
  author =	 {ITRS},
  title =	 "{International Roadmap for Semiconductors 2007
                  Edition}",
  note =	 {http://www.itrs.net/},
  year =	 2007
};

@article{iwai99,
  author =	 " H. Iwai",
  title =	 "{CMOS} technology-year 2010 and beyond ",
  journal =	 IEEE_J_JSSC,
  volume =	 34,
  number =	 3,
  year =	 1999,
  pages =	 "357-366"
};

@inproceedings{jakonis02,
  author =	 "Darius Jakonis and Christer Svensson",
  title =	 "{A 1GHz Linearized {CMOS} Track-and-Hold Circuit}",
  booktitle =	 "Proc. ISCAS 2002",
  volume =	 5,
  year =	 2002,
  pages =	 "V-577-V-580"
};

@Book{johns,
  author =	 "David Johns and Ken Martin",
  title =	 "Analog Integrated Circuit Design",
  publisher =	 "John Wiley \& Sons, Inc.",
  year =	 1997
};



@article{keane05,
  author =	 "John P. Keane and Paul J. Hurst and Stephen
                  H. Lewis",
  title =	 "Background Interstage Gain Calibration Technique for
                  Pipelined ADCs",
  journal =	 IEEE_J_CASI,
  volume =	 52,
  number =	 1,
  year =	 2005,
  pages =	 "32-43"
};

@article{keane06,
  author =	 "John P. Keane and Paul J. Hurst and Stephen
                  H. Lewis",
  title =	 "Digital Background Calibration for Memory Effects in
                  Pipelined Analog-to-Digital Converters",
  journal =	 IEEE_J_CASI,
  volume =	 53,
  number =	 3,
  year =	 2006,
  pages =	 "511-525"
};

@inproceedings{kim05,
  author =	 "Hwi-Cheol Kim and Deog-Kyoon Jeong and Wonchan Kim",
  title =	 "{A 30mW 8b 200MS/s Pipelined {CMOS} ADC Using a
                  Switched-Opamp Technique}",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2005,
  pages =	 "284-285"
};

@inproceedings{lapalme04,
  author =	 "J. Lapalme and others",
  title =	 ".NET framework - a solution for the next generation
                  tools for system-level modeling and simulation",
  booktitle =	 "Proc. DATE'04",
  volume =	 1,
  year =	 2004,
  pages =	 "732-733"
};

@article{lee08,
  author =	 "Hae-Seung Lee and Charles G. Sodini",
  title =	 "Analog-to-Digital Converters: Digitzing the Analog
                  World",
  journal =	 IEEE_J_PROC,
  volume =	 96,
  number =	 2,
  year =	 2008,
  pages =	 "323-334"
};

@article{lee10,
  author =	 "Hae-Seung Lee and Lane Brooks and Charles G. Sodini",
  title =	 "{Zero-Crossing-Based Ultra-Low-Power A/D Converters}",
  journal =	 IEEE_J_PROC,
  volume =	 98,
  number =	 2,
  year =	 2010,
  pages =	 "315-332"
};

@article{li03,
  author =	 "Jipeng Li and Un-Ku Moon",
  title =	 "Background Calibration Techniques for Multistage
                  Pipelined ADCs With Digital Redundancy",
  journal =	 IEEE_J_CASII,
  volume =	 50,
  number =	 9,
  year =	 2003,
  pages =	 "531-538"
};

@inproceedings{lillebrekke05,
  author =	 "Christian Lillebrekke and Carsten Wulff and Trond
                  Ytterdal",
  title =	 "Bootstrapped Switch In Low-Voltage Digital 90nm {CMOS}
                  Technology",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
};

@inproceedings{lipshitz07,
  author =	 "Stanley P. Lipshitz and John Vanderkooy and Bernhard
                  G. Bodmann",
  title =	 "Sigma-Delta Modulators Without Feedback Around the
                  Quantizer?",
  booktitle =	 "Audio Engineering Society, 123rd Convention",
  year =	 2007,
  volume =	 7201
};

@article{lokken06,
  author =	 "Ivar L{\o}kken and Anders Vinje and Trond S{\ae}ther
                  and Bj{\o}rnar Hernes",
  title =	 "Quantizer Nonoverload Criteria in Sigma-Delta
                  Modulators",
  journal =	 IEEE_J_CASII,
  volume =	 53,
  number =	 12,
  year =	 2006,
  pages =	 "1383-1387"
};

@article{martin81,
  author =	 "Ken Martin and Adel S. Sedra",
  title =	 "Effects of the Op Amp Finite Gain and Bandwidth on
                  the performance of Switched-Capacitor Filters",
  journal =	 IEEE_J_CAS,
  volume =	 28,
  number =	 8,
  year =	 1981
};

@article{mcniell05,
  author =	 "J. McNeill and M.C.W Coln and B.J Larviee",
  title =	 "Split ADC architecture for deterministic digital
                  background calibration of a {16-bit 1-MS/s ADC}",
  journal =	 IEEE_J_JSSC,
  volume =	 40,
  number =	 12,
  year =	 2005,
  pages =	 "2437-2445"
};

@article{mitteregger06,
  author =	 "Gerhard Mitteregger and Chirstian Ebner and Stephan
                  Mechnig and Thomas Blon and Christophe Holuigue and
                  Ernesto Romani",
  title =	 "{A 20-mW 640-MHz {CMOS} Continuous-Time $\Sigma\Delta$
                  ADC With 20-MHz Signal Bandwidth, 80dB Dynamic Range
                  and 12-bit ENOB}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2641-2649"
};

@article{moon97,
  author =	 "Un-Ku Moon and Bang-Sup Song",
  title =	 "Background Digital Calibration Techniques for
                  Pipelined {ADC's}",
  journal =	 IEEE_J_CASII,
  volume =	 44,
  number =	 2,
  year =	 1997,
  pages =	 "102-109"
};

@Book{plassche,
  author =	 "Rudy van de Plassche",
  title =	 "{CMOS} Integrated Analog-to-Digital and
                  Digital-to-Analog Converters",
  edition =	 2,
  publisher =	 "Kluwer Academic Publishers",
  year =	 2003
};

@article{prelog07,
  author =	 "Dusan Prelog and Massoud Momeni and Bogomir Horvat
                  and Manfred Glesner",
  title =	 "Cascade delta-sigma modulator with
                  pseudo-differential comparator-based
                  switched-capacitor gain stage",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 51,
  year =	 2007,
  pages =	 "201-206"
}

@Book{razavi,
  author =	 "Behzad Razavi",
  title =	 "Design of Analog {CMOS} Integrated Circuits",
  publisher =	 "McGraw-Hill",
  year =	 2001
}

@inproceedings{ryu06,
author= "Seung-Tak Ryu and Bang-Sup Song and Kanti Bacrania",
title = "{A 10b 50MS/s Pipelined ADC with Opamp Current Reuse}",
booktitle = "ISSCC Digest of Technical Papers",
volume = "",
year = "2006",
pages = "216-217"
}

@Book{schreier.uds,
  author =	 "Richard Schreier and Garbor C. Temes",
  title =	 "Understanding Delta-Sigma Data Converters",
  publisher =	 "John Wiley \& Sons",
  year =	 2005,
  number =	 "ISBN-0-471-46585-2"
}

@article{schreier06,
  author =	 "Richard Schreier and Nazmy Abaskharoun and Hajime
                  Shibata and Donald Paterson and Steven Rose and Iuri
                  Mehr and Qui Luu",
  title =	 "{A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With
                  8.5-MHz BW and 90-dB DR at 44 MHz}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2632-2640"
}

@inproceedings{sepke06,
  author =	 "Todd Sepke and John K. Fiorenza and Charles
                  G. Sodini and Peter Holloway and Hae-Seung Lee",
  title =	 "Comparator-Based Switched-Capacitor Circuits for
                  Scaled {CMOS} Technologies",
  booktitle =	 "ISSCC Digest of Technical Papers",
  year =	 2006,
  pages =	 "220-221"
}

@PhdThesis{sepke06th,
  author =	 {Todd Sepke},
  title =	 {Comparator Design and Analysis for Comparator-Based
                  Switched-Capacitor Circuits},
  school =	 {Massachusetts Institute of Technology},
  year =	 2006
}

@PhdThesis{wisland03th,
  author =	 {Dag T. Wisland},
  title =	 {Non-feedback $\Delta-\Sigma$ modulators for digital-to-analog conversion},
  school =	 {University of Oslo},
  year =	 2003
}

@article{shannon49,
  author =	 "Claude E. Shannon",
  title =	 "Communication in the Presence of Noise",
  journal =	 "Proceedings of the IRE",
  volume =	 37,
  number =	 1,
  year =	 1949,
  pages =	 "10-21"
}

@Unpublished{systemdotnet05,
  author =	 {Carsten Wulff},
  title =	 {SystemDotNet},
  note =	 {http://sourceforge.net/projects/systemdotnet},
}

@article{temes80,
  author =	 "Garbor C. Temes",
  title =	 "Finite Amplifier Gain and Bandwidth Effects in
                  Switched-Capacitor Filters",
  journal =	 IEEE_J_JSSC,
  volume =	 15,
  number =	 3,
  year =	 1981
}

@article{troutman79,
  author =	 "R.R Troutman",
  title =	 {{VLSI} limitations from drain-induced barrier
                  lowering},
  journal =	 IEEE_J_JSSC,
  volume =	 14,
  number =	 2,
  year =	 1979,
  pages =	 "383-391"
}

@article{walden99,
  author =	 "Robert H. Walden",
  title =	 "Analog to Digital Converter Survey and Analysis",
  journal =	 "IEEE Journal on Selected Areas in Communications",
  volume =	 17,
  number =	 4,
  year =	 1999,
  pages =	 "539-550"
};

@article{widrow56,
  author =	 "Bernard Widrow",
  title =	 "A Study of Rough Amplitude Quantization by Means of
                  Nyquist Sampling Theory",
  journal =	 "IRE Transactions on Circuit Theory",
  volume =	 3,
  number =	 4,
  year =	 1956,
  pages =	 "266-276"
};

@inproceedings{wisland02,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "A new scalable non-feedback sigma-delta
                  Digital-to-Analog Converter",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "331-334"
};

@inproceedings{wisland02.1,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "A new scalable non-feedback sigma-delta
                  Digital-to-Analog Converter",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "331-334"
};

@inproceedings{wisland02a,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Lars
                  A. Fleischer and Tor S. Lande",
  title =	 "{A second-order non-feedback $\Delta \Sigma$
                  modulator for D/A conversion}",
  booktitle =	 "Proc. ICECS'02",
  volume =	 1,
  year =	 2002,
  pages =	 "327-330"
};

@article{wisland03a,
  author =	 "Dag T. Wisland and Mats E. H{\o}vin and Tor
                  S. Lande",
  title =	 "{A Non-Feedback $\Delta-\Sigma$ Modulator for
                  Digital-to-Analog Conversion using Digital Frequency
                  Modulation}",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 41,
  year =	 2004,
  pages =	 "209-222"
};

@inproceedings{wismar06,
  author =	 "Ulrik Wismar and Dag Wisland and Pietro Anderiani",
  title =	 "{A 0.2V 0.44 $\mu$W 20 kHz Analog to Digital Modulator
                  with 57 fJ/conversion FoM}",
  booktitle =	 "Proc ESSIRC'06",
  volume =	 1,
  year =	 2006,
  pages =	 "187-190"
};

@inproceedings{wismar07a,
  author =	 "Ulrik Wismar and Dag Wisland and Pietro Anderiani",
  title =	 "{A 0.2V 7.5 $\mu$W 20kHz $\Sigma\Delta$ modulator
                  with 69 dB SNR in 90nm {CMOS}}",
  booktitle =	 "Proc ESSIRC'07",
  volume =	 1,
  year =	 2007,
  pages =	 "206-209"
};

@inproceedings{wulff05,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{0.8V 1GHz Dynamic Comparator in Digital 90nm {CMOS}
                  Technology}",
  booktitle =	 "Proc. NORCHIP 2005",
  year =	 2005
}

@Unpublished{myhomepage,
  author =	 {Carsten Wulff},
  note =	 {http://www.wulff.no/carsten}
};

@phdthesis{wulffthesis,
  author =	 "Carsten Wulff",
  title =	 "{Efficient ADCs for nano-scale CMOS technology}",
  school =	 "Norwegian University of Science and Technology",
  adress =	 "Trondheim",
  year =	 2008
};


@inproceedings{wulff06,
  author =	 "Carsten Wulff and {\O}ystein Knauserud and Trond
                  Ytterdal",
  title =	 "Analog Modulo Integrator for use in Open-Loop
                  Sigma-Delta Modulators",
  booktitle =	 "Proc. NORCHIP 2006",
  year =	 2006
}

@inproceedings{wulff07,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{Design Of A 7-bit, 200MS/s, 2mW Pipelined ADC With
                  Switched Open-Loop Amplifiers In A 65nm {CMOS}
                  Technology}",
  booktitle =	 "Proc. NORCHIP 2007",
  year =	 2007
}

@article{wulff08a,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "Switched capacitor analog modulo integrator for
                  application in open loop Sigma-Delta modulators",
  journal =	 "Analog Integrated Circuits and Signal Processing",
  volume =	 54,
number = 2,
pages = "121-131",
  year =	 2008
}

@inproceedings{wulff08b,
  author =	 "Carsten Wulff and Trond Ytterdal",
  title =	 "{Design and behavioral simulation of 
comparator-based switched-capacitor circuits }",
  booktitle =	 "Proc. NORCHIP 2008",
  year =	 2008
}

@Unpublished{wulffadc07,
  author =	 {Carsten Wulff},
  title =	 {ADC survey},
  note =	 {http://www.nextgenlab.net/adc/},
  year =	 2007
}

@Unpublished{wulffcode07,
  author =	 {Carsten Wulff},
  title =	 {OLSDM Simulation Package},
  note =	 {http://www.nextgenlab.net/olsdm/},
  year =	 2007
};

@Unpublished{aimspice,
  author =	 {Trond Ytterdal},
  title =	 {AIM-Spice},
  note =	 {http://www.aimspice.com},
  year =	 1993
};

@Unpublished{simulink,
  author =	 {The MathWorks},
  title =	 {Simulink},
  note =	 {http://www.mathworks.com/},
  year =	 2008
};

@Unpublished{matlab,
  author =	 {The MathWorks},
  title =	 {MATLAB},
  note =	 {http://www.mathworks.com/},
  year =	 2008
};

@manual{www:smida,
  author =	 {Trond Ytterdal},
  title =	 "Smart Microsystems for Diagnostic Imaging in
                  Medicine",
  organization = "Department of Electronics and Telecommunication,
                  Norwegian University of Science and Technology",
  address =	 "http://www.iet.ntnu.no/projects/smida"
};

@Book{ziel,
  author =	 "Aldert Van Der Ziel",
  title =	 "Noise in Solid State Devices and Circuits",
  publisher =	 "John Wiley \& Sons Inc",
  year =	 1986
}





@INPROCEEDINGS{steensgaard09, 
author={Steensgaard, J.}, 
journal={Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on}, 
title={Bootstrapped low-voltage analog switches}, 
year={1999}, 
month={jul}, 
volume={2}, 
number={}, 
pages={29 -32 vol.2}, 
keywords={HSPICE simulations;MOSFET switch element;body effect compensation;bootstrapped LV analog switches;constant-impedance analog switch circuits;constant-impedance operation;feedback loop;low-voltage analog switches;CMOS analogue integrated circuits;circuit feedback;compensation;electric impedance;field effect transistor switches;low-power electronics;switching circuits;}, 
doi={10.1109/ISCAS.1999.780611}, 
ISSN={},}



@ARTICLE{ohhata09,
author={Ohhata, K. and Uchino, K. and Shimizu, Y. and Oyama, K. and Yamashita, K.},
journal={Solid-State Circuits, IEEE J.}, 
title={Design of a 770-MHz, 70-mW, 8-bit Subranging ADC Using Reference Voltage Precharging Architecture},
year={2009},
month={nov. },
volume={44},
number={11},
pages={2881 -2890},
keywords={CMOS subranging analog-to-digital converter;body-bias control circuit;frequency 770 MHz;power 70 mW;reference voltage precharging architecture;size 90 nm;track-and-hold circuits;word length 8 bit;analogue-digital conversion;comparators (circuits);low-power electronics;sample and hold circuits;},
doi={10.1109/JSSC.2009.2028915},
ISSN={0018-9200},}


@INPROCEEDINGS{shimizu08,
author={Shimizu, Y. and Murayama, S. and Kudoh, K. and Yatsuda, H.},
journal={Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International}, title={A Split-Load Interpolation-Amplifier-Array 300MS/s 8b Subranging ADC in 90nm CMOS},
year={2008},
month={feb.},
volume={},
number={},
pages={552 -635},
keywords={ADC;CMOS;power 34 mW;power 6.7 mW;size 90 nm;split-load interpolation-amplifier-array;voltage 0.75 V;voltage 1.2 V;voltage 1.5 V;voltage 2.5 V;word length 8 bit;CMOS integrated circuits;amplifiers;analogue-digital conversion;},
doi={10.1109/ISSCC.2008.4523302},
ISSN={},}
