v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 46700 47650 1 0 0 pwr-gnd.sym
{
T 46990 48310 5 10 0 0 0 0 1
value=GND
T 46980 48700 5 10 0 0 0 0 1
device=SYMBOL
}
C 42950 47400 1 0 0 pwr-gnd.sym
{
T 43240 48060 5 10 0 0 0 0 1
value=GND
T 43230 48450 5 10 0 0 0 0 1
device=SYMBOL
}
N 42950 47600 42950 47700 4
N 42950 48900 42950 49000 4
N 46700 47850 46700 48150 4
N 46700 48650 46700 49000 4
T 49350 40650 9 14 1 0 0 0 3
Example 203 
RC Circuits - TR Analysis

T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
090908 PF
N 42950 49000 43400 49000 4
C 50600 43900 1 0 0 spice-directive.sym
{
T 50600 44600 5 10 0 0 0 0 1
device=directive
T 50700 44300 5 10 1 1 0 0 1
refdes=A1
T 50550 44000 5 10 1 1 0 0 1
value=.TRAN 10us 3ms
}
N 47400 49000 46500 49000 4
C 47400 48900 1 0 0 port.sym
{
T 47650 49000 5 10 1 1 0 1 1
net=Q1:1
T 47600 49500 5 10 0 0 0 0 1
device=none
T 47750 48750 5 10 0 1 0 1 1
value=IO
}
C 43400 48900 1 0 0 port.sym
{
T 43650 49000 5 10 1 1 0 1 1
net=IN:1
T 43600 49500 5 10 0 0 0 0 1
device=none
T 43750 48750 5 10 0 1 0 1 1
value=IO
}
C 45400 48900 1 0 1 port.sym
{
T 45150 49000 5 10 1 1 0 7 1
net=IN:1
T 45200 49500 5 10 0 0 0 6 1
device=none
T 45050 48750 5 10 0 1 0 7 1
value=IO
}
N 45400 49000 45600 49000 4
C 46650 45650 1 0 0 pwr-gnd.sym
{
T 46940 46310 5 10 0 0 0 0 1
value=GND
T 46930 46700 5 10 0 0 0 0 1
device=SYMBOL
}
N 46650 45850 46650 45950 4
N 46650 47000 46650 46850 4
N 46100 47000 47350 47000 4
C 47350 46900 1 0 0 port.sym
{
T 47600 47000 5 10 1 1 0 1 1
net=Q2:1
T 47550 47500 5 10 0 0 0 0 1
device=none
T 47700 46750 5 10 0 1 0 1 1
value=IO
}
C 45350 46900 1 0 1 port.sym
{
T 45100 47000 5 10 1 1 0 7 1
net=IN:1
T 45150 47500 5 10 0 0 0 6 1
device=none
T 45000 46750 5 10 0 1 0 7 1
value=IO
}
N 45350 47000 45600 47000 4
C 46650 43600 1 0 0 pwr-gnd.sym
{
T 46940 44260 5 10 0 0 0 0 1
value=GND
T 46930 44650 5 10 0 0 0 0 1
device=SYMBOL
}
N 46650 43800 46650 43900 4
N 46650 44950 46650 44800 4
N 46250 44950 47050 44950 4
C 45350 44850 1 0 1 port.sym
{
T 45100 44950 5 10 1 1 0 7 1
net=IN:1
T 45150 45450 5 10 0 0 0 6 1
device=none
T 45000 44700 5 10 0 1 0 7 1
value=IO
}
N 45350 44950 45750 44950 4
C 48250 43600 1 0 0 pwr-gnd.sym
{
T 48540 44260 5 10 0 0 0 0 1
value=GND
T 48530 44650 5 10 0 0 0 0 1
device=SYMBOL
}
N 48250 43800 48250 44100 4
N 48250 44600 48250 44950 4
N 48950 44950 47950 44950 4
C 48950 44850 1 0 0 port.sym
{
T 49200 44950 5 10 1 1 0 1 1
net=Q3:1
T 49150 45450 5 10 0 0 0 0 1
device=none
T 49300 44700 5 10 0 1 0 1 1
value=IO
}
C 51300 47650 1 0 0 pwr-gnd.sym
{
T 51590 48310 5 10 0 0 0 0 1
value=GND
T 51580 48700 5 10 0 0 0 0 1
device=SYMBOL
}
N 51300 47850 51300 48150 4
N 51300 48650 51300 49000 4
N 51500 49000 51100 49000 4
N 50000 49000 50200 49000 4
N 52400 49000 52650 49000 4
C 51300 45900 1 0 0 pwr-gnd.sym
{
T 51590 46560 5 10 0 0 0 0 1
value=GND
T 51580 46950 5 10 0 0 0 0 1
device=SYMBOL
}
N 51300 46100 51300 46200 4
N 51300 47250 51300 47100 4
N 50900 47250 51700 47250 4
C 52900 47900 1 0 0 port.sym
{
T 53150 48000 5 10 1 1 0 1 1
net=Q4:1
T 53100 48500 5 10 0 0 0 0 1
device=none
T 53250 47750 5 10 0 1 0 1 1
value=IO
}
C 49650 47900 1 0 1 port.sym
{
T 49400 48000 5 10 1 1 0 7 1
net=IN:1
T 49450 48500 5 10 0 0 0 6 1
device=none
T 49300 47750 5 10 0 1 0 7 1
value=IO
}
N 50000 47250 50400 47250 4
N 52200 47250 52650 47250 4
N 52650 47250 52650 49000 4
N 52900 48000 52650 48000 4
N 50000 49000 50000 47250 4
N 50000 48000 49650 48000 4
C 45600 48900 1 0 0 res.sym
{
T 45700 49500 5 10 0 0 0 0 1
device=RESISTOR
T 45950 48700 5 10 1 1 0 0 1
refdes=R1
T 45850 49150 5 10 1 1 0 0 1
value=10k
}
C 46900 47950 1 90 0 cap.sym
{
T 46200 48150 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 48600 5 10 1 1 180 0 1
refdes=C2
T 46000 48150 5 10 0 0 90 0 1
symversion=0.1
T 47400 48400 5 10 1 1 180 0 1
value=10nF
T 45400 48150 5 10 0 0 90 0 1
footprint=NONE
}
C 50200 48900 1 0 0 res.sym
{
T 50300 49500 5 10 0 0 0 0 1
device=RESISTOR
T 50550 49150 5 10 1 1 0 0 1
refdes=R3
T 50500 48700 5 10 1 1 0 0 1
value=10k
}
C 51500 48900 1 0 0 res.sym
{
T 51600 49500 5 10 0 0 0 0 1
device=RESISTOR
T 51800 49150 5 10 1 1 0 0 1
refdes=R5
T 51800 48700 5 10 1 1 0 0 1
value=10k
}
C 51500 47950 1 90 0 cap.sym
{
T 50800 48150 5 10 0 0 90 0 1
device=CAPACITOR
T 51900 48600 5 10 1 1 180 0 1
refdes=C5
T 50600 48150 5 10 0 0 90 0 1
symversion=0.1
T 52000 48400 5 10 1 1 180 0 1
value=20nF
T 50000 48150 5 10 0 0 90 0 1
footprint=NONE
}
C 46750 45950 1 90 0 res.sym
{
T 46150 46050 5 10 0 0 90 0 1
device=RESISTOR
T 46850 46450 5 10 1 1 0 0 1
refdes=R2
T 46800 46250 5 10 1 1 0 0 1
value=10k
}
C 46300 47200 1 180 0 cap.sym
{
T 46100 46500 5 10 0 0 180 0 1
device=CAPACITOR
T 45750 47250 5 10 1 1 0 0 1
refdes=C1
T 46100 46300 5 10 0 0 180 0 1
symversion=0.1
T 45650 46600 5 10 1 1 0 0 1
value=10nF
T 46100 45700 5 10 0 0 180 0 1
footprint=NONE
}
C 46450 45150 1 180 0 cap.sym
{
T 46250 44450 5 10 0 0 180 0 1
device=CAPACITOR
T 45900 45200 5 10 1 1 0 0 1
refdes=C3
T 46250 44250 5 10 0 0 180 0 1
symversion=0.1
T 45800 44550 5 10 1 1 0 0 1
value=10nF
T 46250 43650 5 10 0 0 180 0 1
footprint=NONE
}
C 47050 44850 1 0 0 res.sym
{
T 47150 45450 5 10 0 0 0 0 1
device=RESISTOR
T 47400 44650 5 10 1 1 0 0 1
refdes=R6
T 47300 45100 5 10 1 1 0 0 1
value=10k
}
C 46750 43900 1 90 0 res.sym
{
T 46150 44000 5 10 0 0 90 0 1
device=RESISTOR
T 46850 44400 5 10 1 1 0 0 1
refdes=R4
T 46800 44200 5 10 1 1 0 0 1
value=10k
}
C 48450 43900 1 90 0 cap.sym
{
T 47750 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 48850 44550 5 10 1 1 180 0 1
refdes=C6
T 47550 44100 5 10 0 0 90 0 1
symversion=0.1
T 48950 44350 5 10 1 1 180 0 1
value=10nF
T 46950 44100 5 10 0 0 90 0 1
footprint=NONE
}
C 51400 46200 1 90 0 res.sym
{
T 50800 46300 5 10 0 0 90 0 1
device=RESISTOR
T 51500 46700 5 10 1 1 0 0 1
refdes=R7
T 51450 46500 5 10 1 1 0 0 1
value=5k
}
C 51100 47450 1 180 0 cap.sym
{
T 50900 46750 5 10 0 0 180 0 1
device=CAPACITOR
T 50550 47500 5 10 1 1 0 0 1
refdes=C4
T 50900 46550 5 10 0 0 180 0 1
symversion=0.1
T 50450 46850 5 10 1 1 0 0 1
value=10nF
T 50900 45950 5 10 0 0 180 0 1
footprint=NONE
}
C 52400 47450 1 180 0 cap.sym
{
T 52200 46750 5 10 0 0 180 0 1
device=CAPACITOR
T 51850 47500 5 10 1 1 0 0 1
refdes=C7
T 52200 46550 5 10 0 0 180 0 1
symversion=0.1
T 51750 46850 5 10 1 1 0 0 1
value=10nF
T 52200 45950 5 10 0 0 180 0 1
footprint=NONE
}
C 42650 47700 1 0 0 spice-vpulse.sym
{
T 43350 48350 5 10 1 1 0 0 1
refdes=V1
T 43350 48750 5 10 0 0 0 0 1
device=SPICE
T 41100 47100 5 10 1 1 0 0 1
value=DC 0 PULSE (0 1 0 1us 1us 1ms 100ms)
}
