#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Ldg */
Ldg__0__DM__MASK EQU 0x7000
Ldg__0__DM__SHIFT EQU 12
Ldg__0__DR EQU CYREG_PRT2_DR
Ldg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Ldg__0__HSIOM_MASK EQU 0x000F0000
Ldg__0__HSIOM_SHIFT EQU 16
Ldg__0__INTCFG EQU CYREG_PRT2_INTCFG
Ldg__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Ldg__0__MASK EQU 0x10
Ldg__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Ldg__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Ldg__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Ldg__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Ldg__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Ldg__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Ldg__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Ldg__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Ldg__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Ldg__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Ldg__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Ldg__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Ldg__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Ldg__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Ldg__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Ldg__0__PC EQU CYREG_PRT2_PC
Ldg__0__PC2 EQU CYREG_PRT2_PC2
Ldg__0__PORT EQU 2
Ldg__0__PS EQU CYREG_PRT2_PS
Ldg__0__SHIFT EQU 4
Ldg__DR EQU CYREG_PRT2_DR
Ldg__INTCFG EQU CYREG_PRT2_INTCFG
Ldg__INTSTAT EQU CYREG_PRT2_INTSTAT
Ldg__MASK EQU 0x10
Ldg__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Ldg__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Ldg__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Ldg__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Ldg__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Ldg__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Ldg__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Ldg__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Ldg__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Ldg__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Ldg__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Ldg__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Ldg__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Ldg__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Ldg__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Ldg__PC EQU CYREG_PRT2_PC
Ldg__PC2 EQU CYREG_PRT2_PC2
Ldg__PORT EQU 2
Ldg__PS EQU CYREG_PRT2_PS
Ldg__SHIFT EQU 4

/* SW1 */
SW1__0__DM__MASK EQU 0xE00000
SW1__0__DM__SHIFT EQU 21
SW1__0__DR EQU CYREG_PRT0_DR
SW1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW1__0__HSIOM_MASK EQU 0xF0000000
SW1__0__HSIOM_SHIFT EQU 28
SW1__0__INTCFG EQU CYREG_PRT0_INTCFG
SW1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__0__MASK EQU 0x80
SW1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__0__PC EQU CYREG_PRT0_PC
SW1__0__PC2 EQU CYREG_PRT0_PC2
SW1__0__PORT EQU 0
SW1__0__PS EQU CYREG_PRT0_PS
SW1__0__SHIFT EQU 7
SW1__DR EQU CYREG_PRT0_DR
SW1__INTCFG EQU CYREG_PRT0_INTCFG
SW1__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__MASK EQU 0x80
SW1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__PC EQU CYREG_PRT0_PC
SW1__PC2 EQU CYREG_PRT0_PC2
SW1__PORT EQU 0
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 7
SW1__SNAP EQU CYREG_PRT0_INTSTAT

/* I2CM_SCB */
I2CM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CM_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CM_SCB__SS0_POSISTION EQU 0
I2CM_SCB__SS1_POSISTION EQU 1
I2CM_SCB__SS2_POSISTION EQU 2
I2CM_SCB__SS3_POSISTION EQU 3
I2CM_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x800
I2CM_SCB_IRQ__INTC_NUMBER EQU 11
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2CM_SCBCLK */
I2CM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CM_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CM_SCBCLK__MASK EQU 0x80000000
I2CM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* I2CM_scl */
I2CM_scl__0__DM__MASK EQU 0x07
I2CM_scl__0__DM__SHIFT EQU 0
I2CM_scl__0__DR EQU CYREG_PRT3_DR
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_scl__0__HSIOM_MASK EQU 0x0000000F
I2CM_scl__0__HSIOM_SHIFT EQU 0
I2CM_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__0__MASK EQU 0x01
I2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__0__PC EQU CYREG_PRT3_PC
I2CM_scl__0__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__0__PORT EQU 3
I2CM_scl__0__PS EQU CYREG_PRT3_PS
I2CM_scl__0__SHIFT EQU 0
I2CM_scl__DR EQU CYREG_PRT3_DR
I2CM_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__MASK EQU 0x01
I2CM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__PC EQU CYREG_PRT3_PC
I2CM_scl__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__PORT EQU 3
I2CM_scl__PS EQU CYREG_PRT3_PS
I2CM_scl__SHIFT EQU 0

/* I2CM_sda */
I2CM_sda__0__DM__MASK EQU 0x38
I2CM_sda__0__DM__SHIFT EQU 3
I2CM_sda__0__DR EQU CYREG_PRT3_DR
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_sda__0__HSIOM_MASK EQU 0x000000F0
I2CM_sda__0__HSIOM_SHIFT EQU 4
I2CM_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__0__MASK EQU 0x02
I2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__0__PC EQU CYREG_PRT3_PC
I2CM_sda__0__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__0__PORT EQU 3
I2CM_sda__0__PS EQU CYREG_PRT3_PS
I2CM_sda__0__SHIFT EQU 1
I2CM_sda__DR EQU CYREG_PRT3_DR
I2CM_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__MASK EQU 0x02
I2CM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__PC EQU CYREG_PRT3_PC
I2CM_sda__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__PORT EQU 3
I2CM_sda__PS EQU CYREG_PRT3_PS
I2CM_sda__SHIFT EQU 1

/* NavB */
NavB__0__DM__MASK EQU 0x1C0
NavB__0__DM__SHIFT EQU 6
NavB__0__DR EQU CYREG_PRT2_DR
NavB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
NavB__0__HSIOM_MASK EQU 0x00000F00
NavB__0__HSIOM_SHIFT EQU 8
NavB__0__INTCFG EQU CYREG_PRT2_INTCFG
NavB__0__INTSTAT EQU CYREG_PRT2_INTSTAT
NavB__0__MASK EQU 0x04
NavB__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
NavB__0__OUT_SEL_SHIFT EQU 4
NavB__0__OUT_SEL_VAL EQU 0
NavB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
NavB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
NavB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
NavB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
NavB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
NavB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
NavB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
NavB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
NavB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
NavB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
NavB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
NavB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
NavB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
NavB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
NavB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
NavB__0__PC EQU CYREG_PRT2_PC
NavB__0__PC2 EQU CYREG_PRT2_PC2
NavB__0__PORT EQU 2
NavB__0__PS EQU CYREG_PRT2_PS
NavB__0__SHIFT EQU 2
NavB__DR EQU CYREG_PRT2_DR
NavB__INTCFG EQU CYREG_PRT2_INTCFG
NavB__INTSTAT EQU CYREG_PRT2_INTSTAT
NavB__MASK EQU 0x04
NavB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
NavB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
NavB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
NavB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
NavB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
NavB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
NavB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
NavB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
NavB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
NavB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
NavB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
NavB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
NavB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
NavB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
NavB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
NavB__PC EQU CYREG_PRT2_PC
NavB__PC2 EQU CYREG_PRT2_PC2
NavB__PORT EQU 2
NavB__PS EQU CYREG_PRT2_PS
NavB__SHIFT EQU 2

/* NavLR */
NavLR__0__DM__MASK EQU 0x38
NavLR__0__DM__SHIFT EQU 3
NavLR__0__DR EQU CYREG_PRT2_DR
NavLR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
NavLR__0__HSIOM_MASK EQU 0x000000F0
NavLR__0__HSIOM_SHIFT EQU 4
NavLR__0__INTCFG EQU CYREG_PRT2_INTCFG
NavLR__0__INTSTAT EQU CYREG_PRT2_INTSTAT
NavLR__0__MASK EQU 0x02
NavLR__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
NavLR__0__OUT_SEL_SHIFT EQU 2
NavLR__0__OUT_SEL_VAL EQU 0
NavLR__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
NavLR__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
NavLR__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
NavLR__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
NavLR__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
NavLR__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
NavLR__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
NavLR__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
NavLR__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
NavLR__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
NavLR__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
NavLR__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
NavLR__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
NavLR__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
NavLR__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
NavLR__0__PC EQU CYREG_PRT2_PC
NavLR__0__PC2 EQU CYREG_PRT2_PC2
NavLR__0__PORT EQU 2
NavLR__0__PS EQU CYREG_PRT2_PS
NavLR__0__SHIFT EQU 1
NavLR__DR EQU CYREG_PRT2_DR
NavLR__INTCFG EQU CYREG_PRT2_INTCFG
NavLR__INTSTAT EQU CYREG_PRT2_INTSTAT
NavLR__MASK EQU 0x02
NavLR__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
NavLR__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
NavLR__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
NavLR__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
NavLR__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
NavLR__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
NavLR__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
NavLR__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
NavLR__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
NavLR__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
NavLR__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
NavLR__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
NavLR__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
NavLR__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
NavLR__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
NavLR__PC EQU CYREG_PRT2_PC
NavLR__PC2 EQU CYREG_PRT2_PC2
NavLR__PORT EQU 2
NavLR__PS EQU CYREG_PRT2_PS
NavLR__SHIFT EQU 1

/* PPMIN */
PPMIN__0__DM__MASK EQU 0x1C0000
PPMIN__0__DM__SHIFT EQU 18
PPMIN__0__DR EQU CYREG_PRT2_DR
PPMIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PPMIN__0__HSIOM_MASK EQU 0x0F000000
PPMIN__0__HSIOM_SHIFT EQU 24
PPMIN__0__INTCFG EQU CYREG_PRT2_INTCFG
PPMIN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PPMIN__0__MASK EQU 0x40
PPMIN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PPMIN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PPMIN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PPMIN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PPMIN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PPMIN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PPMIN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PPMIN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PPMIN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PPMIN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PPMIN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PPMIN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PPMIN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PPMIN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PPMIN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PPMIN__0__PC EQU CYREG_PRT2_PC
PPMIN__0__PC2 EQU CYREG_PRT2_PC2
PPMIN__0__PORT EQU 2
PPMIN__0__PS EQU CYREG_PRT2_PS
PPMIN__0__SHIFT EQU 6
PPMIN__DR EQU CYREG_PRT2_DR
PPMIN__INTCFG EQU CYREG_PRT2_INTCFG
PPMIN__INTSTAT EQU CYREG_PRT2_INTSTAT
PPMIN__MASK EQU 0x40
PPMIN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PPMIN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PPMIN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PPMIN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PPMIN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PPMIN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PPMIN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PPMIN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PPMIN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PPMIN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PPMIN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PPMIN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PPMIN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PPMIN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PPMIN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PPMIN__PC EQU CYREG_PRT2_PC
PPMIN__PC2 EQU CYREG_PRT2_PC2
PPMIN__PORT EQU 2
PPMIN__PS EQU CYREG_PRT2_PS
PPMIN__SHIFT EQU 6

/* Collis */
Collis__0__DM__MASK EQU 0xE00
Collis__0__DM__SHIFT EQU 9
Collis__0__DR EQU CYREG_PRT2_DR
Collis__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Collis__0__HSIOM_MASK EQU 0x0000F000
Collis__0__HSIOM_SHIFT EQU 12
Collis__0__INTCFG EQU CYREG_PRT2_INTCFG
Collis__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Collis__0__MASK EQU 0x08
Collis__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Collis__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Collis__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Collis__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Collis__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Collis__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Collis__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Collis__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Collis__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Collis__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Collis__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Collis__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Collis__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Collis__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Collis__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Collis__0__PC EQU CYREG_PRT2_PC
Collis__0__PC2 EQU CYREG_PRT2_PC2
Collis__0__PORT EQU 2
Collis__0__PS EQU CYREG_PRT2_PS
Collis__0__SHIFT EQU 3
Collis__DR EQU CYREG_PRT2_DR
Collis__INTCFG EQU CYREG_PRT2_INTCFG
Collis__INTSTAT EQU CYREG_PRT2_INTSTAT
Collis__MASK EQU 0x08
Collis__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Collis__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Collis__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Collis__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Collis__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Collis__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Collis__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Collis__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Collis__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Collis__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Collis__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Collis__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Collis__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Collis__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Collis__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Collis__PC EQU CYREG_PRT2_PC
Collis__PC2 EQU CYREG_PRT2_PC2
Collis__PORT EQU 2
Collis__PS EQU CYREG_PRT2_PS
Collis__SHIFT EQU 3

/* PPMISR */
PPMISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PPMISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PPMISR__INTC_MASK EQU 0x80000
PPMISR__INTC_NUMBER EQU 19
PPMISR__INTC_PRIOR_MASK EQU 0xC0000000
PPMISR__INTC_PRIOR_NUM EQU 3
PPMISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PPMISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PPMISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C01
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* BootISR */
BootISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BootISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BootISR__INTC_MASK EQU 0x01
BootISR__INTC_NUMBER EQU 0
BootISR__INTC_PRIOR_MASK EQU 0xC0
BootISR__INTC_PRIOR_NUM EQU 3
BootISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
BootISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BootISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* Strobes */
Strobes__0__DM__MASK EQU 0x07
Strobes__0__DM__SHIFT EQU 0
Strobes__0__DR EQU CYREG_PRT2_DR
Strobes__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strobes__0__HSIOM_MASK EQU 0x0000000F
Strobes__0__HSIOM_SHIFT EQU 0
Strobes__0__INTCFG EQU CYREG_PRT2_INTCFG
Strobes__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strobes__0__MASK EQU 0x01
Strobes__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strobes__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strobes__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strobes__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strobes__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strobes__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strobes__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strobes__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strobes__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strobes__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strobes__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strobes__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strobes__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strobes__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strobes__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strobes__0__PC EQU CYREG_PRT2_PC
Strobes__0__PC2 EQU CYREG_PRT2_PC2
Strobes__0__PORT EQU 2
Strobes__0__PS EQU CYREG_PRT2_PS
Strobes__0__SHIFT EQU 0
Strobes__DR EQU CYREG_PRT2_DR
Strobes__INTCFG EQU CYREG_PRT2_INTCFG
Strobes__INTSTAT EQU CYREG_PRT2_INTSTAT
Strobes__MASK EQU 0x01
Strobes__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strobes__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strobes__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strobes__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strobes__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strobes__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strobes__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strobes__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strobes__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strobes__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strobes__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strobes__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strobes__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strobes__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strobes__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strobes__PC EQU CYREG_PRT2_PC
Strobes__PC2 EQU CYREG_PRT2_PC2
Strobes__PORT EQU 2
Strobes__PS EQU CYREG_PRT2_PS
Strobes__SHIFT EQU 0

/* TaskISR */
TaskISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TaskISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TaskISR__INTC_MASK EQU 0x10000
TaskISR__INTC_NUMBER EQU 16
TaskISR__INTC_PRIOR_MASK EQU 0xC0
TaskISR__INTC_PRIOR_NUM EQU 3
TaskISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TaskISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TaskISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* In_Speed */
In_Speed__0__DM__MASK EQU 0xE00000
In_Speed__0__DM__SHIFT EQU 21
In_Speed__0__DR EQU CYREG_PRT2_DR
In_Speed__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
In_Speed__0__HSIOM_MASK EQU 0xF0000000
In_Speed__0__HSIOM_SHIFT EQU 28
In_Speed__0__INTCFG EQU CYREG_PRT2_INTCFG
In_Speed__0__INTSTAT EQU CYREG_PRT2_INTSTAT
In_Speed__0__MASK EQU 0x80
In_Speed__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
In_Speed__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
In_Speed__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
In_Speed__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
In_Speed__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
In_Speed__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
In_Speed__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
In_Speed__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
In_Speed__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
In_Speed__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
In_Speed__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
In_Speed__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
In_Speed__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
In_Speed__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
In_Speed__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
In_Speed__0__PC EQU CYREG_PRT2_PC
In_Speed__0__PC2 EQU CYREG_PRT2_PC2
In_Speed__0__PORT EQU 2
In_Speed__0__PS EQU CYREG_PRT2_PS
In_Speed__0__SHIFT EQU 7
In_Speed__DR EQU CYREG_PRT2_DR
In_Speed__INTCFG EQU CYREG_PRT2_INTCFG
In_Speed__INTSTAT EQU CYREG_PRT2_INTSTAT
In_Speed__MASK EQU 0x80
In_Speed__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
In_Speed__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
In_Speed__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
In_Speed__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
In_Speed__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
In_Speed__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
In_Speed__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
In_Speed__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
In_Speed__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
In_Speed__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
In_Speed__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
In_Speed__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
In_Speed__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
In_Speed__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
In_Speed__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
In_Speed__PC EQU CYREG_PRT2_PC
In_Speed__PC2 EQU CYREG_PRT2_PC2
In_Speed__PORT EQU 2
In_Speed__PS EQU CYREG_PRT2_PS
In_Speed__SHIFT EQU 7

/* ServoISR */
ServoISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ServoISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ServoISR__INTC_MASK EQU 0x20000
ServoISR__INTC_NUMBER EQU 17
ServoISR__INTC_PRIOR_MASK EQU 0xC000
ServoISR__INTC_PRIOR_NUM EQU 3
ServoISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ServoISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ServoISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PPMRstISR */
PPMRstISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PPMRstISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PPMRstISR__INTC_MASK EQU 0x02
PPMRstISR__INTC_NUMBER EQU 1
PPMRstISR__INTC_PRIOR_MASK EQU 0xC000
PPMRstISR__INTC_PRIOR_NUM EQU 3
PPMRstISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PPMRstISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PPMRstISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TaskTimer_cy_m0s8_tcpwm_1 */
TaskTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TaskTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TaskTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TaskTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TaskTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TaskTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TaskTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TaskTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TaskTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TaskTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TaskTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TaskTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* TelemUART_BUART */
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_02
TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_02
TelemUART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
TelemUART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_03
TelemUART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_03
TelemUART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
TelemUART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_03
TelemUART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_03
TelemUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
TelemUART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
TelemUART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_03
TelemUART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_03
TelemUART_BUART_sTX_TxSts__0__MASK EQU 0x01
TelemUART_BUART_sTX_TxSts__0__POS EQU 0
TelemUART_BUART_sTX_TxSts__1__MASK EQU 0x02
TelemUART_BUART_sTX_TxSts__1__POS EQU 1
TelemUART_BUART_sTX_TxSts__2__MASK EQU 0x04
TelemUART_BUART_sTX_TxSts__2__POS EQU 2
TelemUART_BUART_sTX_TxSts__3__MASK EQU 0x08
TelemUART_BUART_sTX_TxSts__3__POS EQU 3
TelemUART_BUART_sTX_TxSts__MASK EQU 0x0F
TelemUART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_03
TelemUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
TelemUART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_03

/* TelemUART_IntClock */
TelemUART_IntClock__DIVIDER_MASK EQU 0x0000FFFF
TelemUART_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A02
TelemUART_IntClock__ENABLE_MASK EQU 0x80000000
TelemUART_IntClock__MASK EQU 0x80000000
TelemUART_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A02

/* OnBoardLED */
OnBoardLED__0__DM__MASK EQU 0x1C0000
OnBoardLED__0__DM__SHIFT EQU 18
OnBoardLED__0__DR EQU CYREG_PRT1_DR
OnBoardLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OnBoardLED__0__HSIOM_MASK EQU 0x0F000000
OnBoardLED__0__HSIOM_SHIFT EQU 24
OnBoardLED__0__INTCFG EQU CYREG_PRT1_INTCFG
OnBoardLED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OnBoardLED__0__MASK EQU 0x40
OnBoardLED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OnBoardLED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OnBoardLED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OnBoardLED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OnBoardLED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OnBoardLED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OnBoardLED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OnBoardLED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OnBoardLED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OnBoardLED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OnBoardLED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OnBoardLED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OnBoardLED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OnBoardLED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OnBoardLED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OnBoardLED__0__PC EQU CYREG_PRT1_PC
OnBoardLED__0__PC2 EQU CYREG_PRT1_PC2
OnBoardLED__0__PORT EQU 1
OnBoardLED__0__PS EQU CYREG_PRT1_PS
OnBoardLED__0__SHIFT EQU 6
OnBoardLED__DR EQU CYREG_PRT1_DR
OnBoardLED__INTCFG EQU CYREG_PRT1_INTCFG
OnBoardLED__INTSTAT EQU CYREG_PRT1_INTSTAT
OnBoardLED__MASK EQU 0x40
OnBoardLED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OnBoardLED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OnBoardLED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OnBoardLED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OnBoardLED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OnBoardLED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OnBoardLED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OnBoardLED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OnBoardLED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OnBoardLED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OnBoardLED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OnBoardLED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OnBoardLED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OnBoardLED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OnBoardLED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OnBoardLED__PC EQU CYREG_PRT1_PC
OnBoardLED__PC2 EQU CYREG_PRT1_PC2
OnBoardLED__PORT EQU 1
OnBoardLED__PS EQU CYREG_PRT1_PS
OnBoardLED__SHIFT EQU 6

/* PPMCounter_cy_m0s8_tcpwm_1 */
PPMCounter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PPMCounter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PPMCounter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PPMCounter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PPMCounter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PPMCounter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PPMCounter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PPMCounter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PPMCounter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PPMCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PPMCounter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PPMCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* ServoTimer_cy_m0s8_tcpwm_1 */
ServoTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
ServoTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
ServoTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
ServoTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
ServoTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
ServoTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
ServoTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
ServoTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
ServoTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
ServoTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
ServoTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
ServoTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* SpareLight */
SpareLight__0__DM__MASK EQU 0x38000
SpareLight__0__DM__SHIFT EQU 15
SpareLight__0__DR EQU CYREG_PRT2_DR
SpareLight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SpareLight__0__HSIOM_MASK EQU 0x00F00000
SpareLight__0__HSIOM_SHIFT EQU 20
SpareLight__0__INTCFG EQU CYREG_PRT2_INTCFG
SpareLight__0__INTSTAT EQU CYREG_PRT2_INTSTAT
SpareLight__0__MASK EQU 0x20
SpareLight__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SpareLight__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SpareLight__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SpareLight__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SpareLight__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SpareLight__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SpareLight__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SpareLight__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SpareLight__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SpareLight__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SpareLight__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SpareLight__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SpareLight__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SpareLight__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SpareLight__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SpareLight__0__PC EQU CYREG_PRT2_PC
SpareLight__0__PC2 EQU CYREG_PRT2_PC2
SpareLight__0__PORT EQU 2
SpareLight__0__PS EQU CYREG_PRT2_PS
SpareLight__0__SHIFT EQU 5
SpareLight__DR EQU CYREG_PRT2_DR
SpareLight__INTCFG EQU CYREG_PRT2_INTCFG
SpareLight__INTSTAT EQU CYREG_PRT2_INTSTAT
SpareLight__MASK EQU 0x20
SpareLight__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SpareLight__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SpareLight__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SpareLight__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SpareLight__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SpareLight__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SpareLight__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SpareLight__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SpareLight__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SpareLight__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SpareLight__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SpareLight__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SpareLight__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SpareLight__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SpareLight__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SpareLight__PC EQU CYREG_PRT2_PC
SpareLight__PC2 EQU CYREG_PRT2_PC2
SpareLight__PORT EQU 2
SpareLight__PS EQU CYREG_PRT2_PS
SpareLight__SHIFT EQU 5

/* NavLightPWM_cy_m0s8_tcpwm_1 */
NavLightPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
NavLightPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
NavLightPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
NavLightPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
NavLightPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
NavLightPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
NavLightPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
NavLightPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
NavLightPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Out_Fl1_Pin */
Out_Fl1_Pin__0__DM__MASK EQU 0x7000
Out_Fl1_Pin__0__DM__SHIFT EQU 12
Out_Fl1_Pin__0__DR EQU CYREG_PRT0_DR
Out_Fl1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Fl1_Pin__0__HSIOM_MASK EQU 0x000F0000
Out_Fl1_Pin__0__HSIOM_SHIFT EQU 16
Out_Fl1_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Fl1_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Fl1_Pin__0__MASK EQU 0x10
Out_Fl1_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Fl1_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Fl1_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Fl1_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Fl1_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Fl1_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Fl1_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Fl1_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Fl1_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Fl1_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Fl1_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Fl1_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Fl1_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Fl1_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Fl1_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Fl1_Pin__0__PC EQU CYREG_PRT0_PC
Out_Fl1_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Fl1_Pin__0__PORT EQU 0
Out_Fl1_Pin__0__PS EQU CYREG_PRT0_PS
Out_Fl1_Pin__0__SHIFT EQU 4
Out_Fl1_Pin__DR EQU CYREG_PRT0_DR
Out_Fl1_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Fl1_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Fl1_Pin__MASK EQU 0x10
Out_Fl1_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Fl1_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Fl1_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Fl1_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Fl1_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Fl1_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Fl1_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Fl1_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Fl1_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Fl1_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Fl1_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Fl1_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Fl1_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Fl1_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Fl1_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Fl1_Pin__PC EQU CYREG_PRT0_PC
Out_Fl1_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Fl1_Pin__PORT EQU 0
Out_Fl1_Pin__PS EQU CYREG_PRT0_PS
Out_Fl1_Pin__SHIFT EQU 4

/* Out_Fl2_Pin */
Out_Fl2_Pin__0__DM__MASK EQU 0x38000
Out_Fl2_Pin__0__DM__SHIFT EQU 15
Out_Fl2_Pin__0__DR EQU CYREG_PRT0_DR
Out_Fl2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Fl2_Pin__0__HSIOM_MASK EQU 0x00F00000
Out_Fl2_Pin__0__HSIOM_SHIFT EQU 20
Out_Fl2_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Fl2_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Fl2_Pin__0__MASK EQU 0x20
Out_Fl2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Fl2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Fl2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Fl2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Fl2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Fl2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Fl2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Fl2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Fl2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Fl2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Fl2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Fl2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Fl2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Fl2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Fl2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Fl2_Pin__0__PC EQU CYREG_PRT0_PC
Out_Fl2_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Fl2_Pin__0__PORT EQU 0
Out_Fl2_Pin__0__PS EQU CYREG_PRT0_PS
Out_Fl2_Pin__0__SHIFT EQU 5
Out_Fl2_Pin__DR EQU CYREG_PRT0_DR
Out_Fl2_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Fl2_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Fl2_Pin__MASK EQU 0x20
Out_Fl2_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Fl2_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Fl2_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Fl2_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Fl2_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Fl2_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Fl2_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Fl2_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Fl2_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Fl2_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Fl2_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Fl2_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Fl2_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Fl2_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Fl2_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Fl2_Pin__PC EQU CYREG_PRT0_PC
Out_Fl2_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Fl2_Pin__PORT EQU 0
Out_Fl2_Pin__PS EQU CYREG_PRT0_PS
Out_Fl2_Pin__SHIFT EQU 5

/* Out_Ge1_Pin */
Out_Ge1_Pin__0__DM__MASK EQU 0x38000
Out_Ge1_Pin__0__DM__SHIFT EQU 15
Out_Ge1_Pin__0__DR EQU CYREG_PRT3_DR
Out_Ge1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Out_Ge1_Pin__0__HSIOM_MASK EQU 0x00F00000
Out_Ge1_Pin__0__HSIOM_SHIFT EQU 20
Out_Ge1_Pin__0__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge1_Pin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge1_Pin__0__MASK EQU 0x20
Out_Ge1_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge1_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge1_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge1_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge1_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge1_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge1_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge1_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge1_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge1_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge1_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge1_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge1_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge1_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge1_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge1_Pin__0__PC EQU CYREG_PRT3_PC
Out_Ge1_Pin__0__PC2 EQU CYREG_PRT3_PC2
Out_Ge1_Pin__0__PORT EQU 3
Out_Ge1_Pin__0__PS EQU CYREG_PRT3_PS
Out_Ge1_Pin__0__SHIFT EQU 5
Out_Ge1_Pin__DR EQU CYREG_PRT3_DR
Out_Ge1_Pin__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge1_Pin__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge1_Pin__MASK EQU 0x20
Out_Ge1_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge1_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge1_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge1_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge1_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge1_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge1_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge1_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge1_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge1_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge1_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge1_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge1_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge1_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge1_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge1_Pin__PC EQU CYREG_PRT3_PC
Out_Ge1_Pin__PC2 EQU CYREG_PRT3_PC2
Out_Ge1_Pin__PORT EQU 3
Out_Ge1_Pin__PS EQU CYREG_PRT3_PS
Out_Ge1_Pin__SHIFT EQU 5

/* Out_Ge2_Pin */
Out_Ge2_Pin__0__DM__MASK EQU 0x1C0000
Out_Ge2_Pin__0__DM__SHIFT EQU 18
Out_Ge2_Pin__0__DR EQU CYREG_PRT3_DR
Out_Ge2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Out_Ge2_Pin__0__HSIOM_MASK EQU 0x0F000000
Out_Ge2_Pin__0__HSIOM_SHIFT EQU 24
Out_Ge2_Pin__0__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge2_Pin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge2_Pin__0__MASK EQU 0x40
Out_Ge2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge2_Pin__0__PC EQU CYREG_PRT3_PC
Out_Ge2_Pin__0__PC2 EQU CYREG_PRT3_PC2
Out_Ge2_Pin__0__PORT EQU 3
Out_Ge2_Pin__0__PS EQU CYREG_PRT3_PS
Out_Ge2_Pin__0__SHIFT EQU 6
Out_Ge2_Pin__DR EQU CYREG_PRT3_DR
Out_Ge2_Pin__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge2_Pin__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge2_Pin__MASK EQU 0x40
Out_Ge2_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge2_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge2_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge2_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge2_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge2_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge2_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge2_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge2_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge2_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge2_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge2_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge2_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge2_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge2_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge2_Pin__PC EQU CYREG_PRT3_PC
Out_Ge2_Pin__PC2 EQU CYREG_PRT3_PC2
Out_Ge2_Pin__PORT EQU 3
Out_Ge2_Pin__PS EQU CYREG_PRT3_PS
Out_Ge2_Pin__SHIFT EQU 6

/* Out_Ge3_Pin */
Out_Ge3_Pin__0__DM__MASK EQU 0xE00000
Out_Ge3_Pin__0__DM__SHIFT EQU 21
Out_Ge3_Pin__0__DR EQU CYREG_PRT3_DR
Out_Ge3_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Out_Ge3_Pin__0__HSIOM_MASK EQU 0xF0000000
Out_Ge3_Pin__0__HSIOM_SHIFT EQU 28
Out_Ge3_Pin__0__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge3_Pin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge3_Pin__0__MASK EQU 0x80
Out_Ge3_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge3_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge3_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge3_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge3_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge3_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge3_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge3_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge3_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge3_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge3_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge3_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge3_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge3_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge3_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge3_Pin__0__PC EQU CYREG_PRT3_PC
Out_Ge3_Pin__0__PC2 EQU CYREG_PRT3_PC2
Out_Ge3_Pin__0__PORT EQU 3
Out_Ge3_Pin__0__PS EQU CYREG_PRT3_PS
Out_Ge3_Pin__0__SHIFT EQU 7
Out_Ge3_Pin__DR EQU CYREG_PRT3_DR
Out_Ge3_Pin__INTCFG EQU CYREG_PRT3_INTCFG
Out_Ge3_Pin__INTSTAT EQU CYREG_PRT3_INTSTAT
Out_Ge3_Pin__MASK EQU 0x80
Out_Ge3_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Out_Ge3_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Out_Ge3_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Out_Ge3_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Out_Ge3_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Out_Ge3_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Out_Ge3_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Out_Ge3_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Out_Ge3_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Out_Ge3_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Out_Ge3_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Out_Ge3_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Out_Ge3_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Out_Ge3_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Out_Ge3_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Out_Ge3_Pin__PC EQU CYREG_PRT3_PC
Out_Ge3_Pin__PC2 EQU CYREG_PRT3_PC2
Out_Ge3_Pin__PORT EQU 3
Out_Ge3_Pin__PS EQU CYREG_PRT3_PS
Out_Ge3_Pin__SHIFT EQU 7

/* Out_Mot_Pin */
Out_Mot_Pin__0__DM__MASK EQU 0x1C0
Out_Mot_Pin__0__DM__SHIFT EQU 6
Out_Mot_Pin__0__DR EQU CYREG_PRT4_DR
Out_Mot_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Out_Mot_Pin__0__HSIOM_MASK EQU 0x00000F00
Out_Mot_Pin__0__HSIOM_SHIFT EQU 8
Out_Mot_Pin__0__INTCFG EQU CYREG_PRT4_INTCFG
Out_Mot_Pin__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Out_Mot_Pin__0__MASK EQU 0x04
Out_Mot_Pin__0__PC EQU CYREG_PRT4_PC
Out_Mot_Pin__0__PC2 EQU CYREG_PRT4_PC2
Out_Mot_Pin__0__PORT EQU 4
Out_Mot_Pin__0__PS EQU CYREG_PRT4_PS
Out_Mot_Pin__0__SHIFT EQU 2
Out_Mot_Pin__DR EQU CYREG_PRT4_DR
Out_Mot_Pin__INTCFG EQU CYREG_PRT4_INTCFG
Out_Mot_Pin__INTSTAT EQU CYREG_PRT4_INTSTAT
Out_Mot_Pin__MASK EQU 0x04
Out_Mot_Pin__PC EQU CYREG_PRT4_PC
Out_Mot_Pin__PC2 EQU CYREG_PRT4_PC2
Out_Mot_Pin__PORT EQU 4
Out_Mot_Pin__PS EQU CYREG_PRT4_PS
Out_Mot_Pin__SHIFT EQU 2

/* Out_Rud_Pin */
Out_Rud_Pin__0__DM__MASK EQU 0xE00
Out_Rud_Pin__0__DM__SHIFT EQU 9
Out_Rud_Pin__0__DR EQU CYREG_PRT0_DR
Out_Rud_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Rud_Pin__0__HSIOM_MASK EQU 0x0000F000
Out_Rud_Pin__0__HSIOM_SHIFT EQU 12
Out_Rud_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Rud_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Rud_Pin__0__MASK EQU 0x08
Out_Rud_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Rud_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Rud_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Rud_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Rud_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Rud_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Rud_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Rud_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Rud_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Rud_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Rud_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Rud_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Rud_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Rud_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Rud_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Rud_Pin__0__PC EQU CYREG_PRT0_PC
Out_Rud_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Rud_Pin__0__PORT EQU 0
Out_Rud_Pin__0__PS EQU CYREG_PRT0_PS
Out_Rud_Pin__0__SHIFT EQU 3
Out_Rud_Pin__DR EQU CYREG_PRT0_DR
Out_Rud_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Rud_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Rud_Pin__MASK EQU 0x08
Out_Rud_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Rud_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Rud_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Rud_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Rud_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Rud_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Rud_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Rud_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Rud_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Rud_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Rud_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Rud_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Rud_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Rud_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Rud_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Rud_Pin__PC EQU CYREG_PRT0_PC
Out_Rud_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Rud_Pin__PORT EQU 0
Out_Rud_Pin__PS EQU CYREG_PRT0_PS
Out_Rud_Pin__SHIFT EQU 3

/* Out_Sp1_Pin */
Out_Sp1_Pin__0__DM__MASK EQU 0x1C0000
Out_Sp1_Pin__0__DM__SHIFT EQU 18
Out_Sp1_Pin__0__DR EQU CYREG_PRT0_DR
Out_Sp1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Sp1_Pin__0__HSIOM_MASK EQU 0x0F000000
Out_Sp1_Pin__0__HSIOM_SHIFT EQU 24
Out_Sp1_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Sp1_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Sp1_Pin__0__MASK EQU 0x40
Out_Sp1_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Sp1_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Sp1_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Sp1_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Sp1_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Sp1_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Sp1_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Sp1_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Sp1_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Sp1_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Sp1_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Sp1_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Sp1_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Sp1_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Sp1_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Sp1_Pin__0__PC EQU CYREG_PRT0_PC
Out_Sp1_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Sp1_Pin__0__PORT EQU 0
Out_Sp1_Pin__0__PS EQU CYREG_PRT0_PS
Out_Sp1_Pin__0__SHIFT EQU 6
Out_Sp1_Pin__DR EQU CYREG_PRT0_DR
Out_Sp1_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Sp1_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Sp1_Pin__MASK EQU 0x40
Out_Sp1_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Sp1_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Sp1_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Sp1_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Sp1_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Sp1_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Sp1_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Sp1_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Sp1_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Sp1_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Sp1_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Sp1_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Sp1_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Sp1_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Sp1_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Sp1_Pin__PC EQU CYREG_PRT0_PC
Out_Sp1_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Sp1_Pin__PORT EQU 0
Out_Sp1_Pin__PS EQU CYREG_PRT0_PS
Out_Sp1_Pin__SHIFT EQU 6

/* Out_Sp2_Pin */
Out_Sp2_Pin__0__DM__MASK EQU 0x07
Out_Sp2_Pin__0__DM__SHIFT EQU 0
Out_Sp2_Pin__0__DR EQU CYREG_PRT1_DR
Out_Sp2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Out_Sp2_Pin__0__HSIOM_MASK EQU 0x0000000F
Out_Sp2_Pin__0__HSIOM_SHIFT EQU 0
Out_Sp2_Pin__0__INTCFG EQU CYREG_PRT1_INTCFG
Out_Sp2_Pin__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Out_Sp2_Pin__0__MASK EQU 0x01
Out_Sp2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_Sp2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_Sp2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_Sp2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_Sp2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_Sp2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_Sp2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_Sp2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_Sp2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_Sp2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_Sp2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_Sp2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_Sp2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_Sp2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_Sp2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_Sp2_Pin__0__PC EQU CYREG_PRT1_PC
Out_Sp2_Pin__0__PC2 EQU CYREG_PRT1_PC2
Out_Sp2_Pin__0__PORT EQU 1
Out_Sp2_Pin__0__PS EQU CYREG_PRT1_PS
Out_Sp2_Pin__0__SHIFT EQU 0
Out_Sp2_Pin__DR EQU CYREG_PRT1_DR
Out_Sp2_Pin__INTCFG EQU CYREG_PRT1_INTCFG
Out_Sp2_Pin__INTSTAT EQU CYREG_PRT1_INTSTAT
Out_Sp2_Pin__MASK EQU 0x01
Out_Sp2_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_Sp2_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_Sp2_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_Sp2_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_Sp2_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_Sp2_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_Sp2_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_Sp2_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_Sp2_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_Sp2_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_Sp2_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_Sp2_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_Sp2_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_Sp2_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_Sp2_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_Sp2_Pin__PC EQU CYREG_PRT1_PC
Out_Sp2_Pin__PC2 EQU CYREG_PRT1_PC2
Out_Sp2_Pin__PORT EQU 1
Out_Sp2_Pin__PS EQU CYREG_PRT1_PS
Out_Sp2_Pin__SHIFT EQU 0

/* Out_Ail1_Pin */
Out_Ail1_Pin__0__DM__MASK EQU 0xE00
Out_Ail1_Pin__0__DM__SHIFT EQU 9
Out_Ail1_Pin__0__DR EQU CYREG_PRT4_DR
Out_Ail1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Out_Ail1_Pin__0__HSIOM_MASK EQU 0x0000F000
Out_Ail1_Pin__0__HSIOM_SHIFT EQU 12
Out_Ail1_Pin__0__INTCFG EQU CYREG_PRT4_INTCFG
Out_Ail1_Pin__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Out_Ail1_Pin__0__MASK EQU 0x08
Out_Ail1_Pin__0__PC EQU CYREG_PRT4_PC
Out_Ail1_Pin__0__PC2 EQU CYREG_PRT4_PC2
Out_Ail1_Pin__0__PORT EQU 4
Out_Ail1_Pin__0__PS EQU CYREG_PRT4_PS
Out_Ail1_Pin__0__SHIFT EQU 3
Out_Ail1_Pin__DR EQU CYREG_PRT4_DR
Out_Ail1_Pin__INTCFG EQU CYREG_PRT4_INTCFG
Out_Ail1_Pin__INTSTAT EQU CYREG_PRT4_INTSTAT
Out_Ail1_Pin__MASK EQU 0x08
Out_Ail1_Pin__PC EQU CYREG_PRT4_PC
Out_Ail1_Pin__PC2 EQU CYREG_PRT4_PC2
Out_Ail1_Pin__PORT EQU 4
Out_Ail1_Pin__PS EQU CYREG_PRT4_PS
Out_Ail1_Pin__SHIFT EQU 3

/* Out_Ail2_Pin */
Out_Ail2_Pin__0__DM__MASK EQU 0x07
Out_Ail2_Pin__0__DM__SHIFT EQU 0
Out_Ail2_Pin__0__DR EQU CYREG_PRT0_DR
Out_Ail2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Ail2_Pin__0__HSIOM_MASK EQU 0x0000000F
Out_Ail2_Pin__0__HSIOM_SHIFT EQU 0
Out_Ail2_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ail2_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ail2_Pin__0__MASK EQU 0x01
Out_Ail2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ail2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ail2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ail2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ail2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ail2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ail2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ail2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ail2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ail2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ail2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ail2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ail2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ail2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ail2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ail2_Pin__0__PC EQU CYREG_PRT0_PC
Out_Ail2_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Ail2_Pin__0__PORT EQU 0
Out_Ail2_Pin__0__PS EQU CYREG_PRT0_PS
Out_Ail2_Pin__0__SHIFT EQU 0
Out_Ail2_Pin__DR EQU CYREG_PRT0_DR
Out_Ail2_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ail2_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ail2_Pin__MASK EQU 0x01
Out_Ail2_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ail2_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ail2_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ail2_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ail2_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ail2_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ail2_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ail2_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ail2_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ail2_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ail2_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ail2_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ail2_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ail2_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ail2_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ail2_Pin__PC EQU CYREG_PRT0_PC
Out_Ail2_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Ail2_Pin__PORT EQU 0
Out_Ail2_Pin__PS EQU CYREG_PRT0_PS
Out_Ail2_Pin__SHIFT EQU 0

/* Out_Ele1_Pin */
Out_Ele1_Pin__0__DM__MASK EQU 0x38
Out_Ele1_Pin__0__DM__SHIFT EQU 3
Out_Ele1_Pin__0__DR EQU CYREG_PRT0_DR
Out_Ele1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Ele1_Pin__0__HSIOM_MASK EQU 0x000000F0
Out_Ele1_Pin__0__HSIOM_SHIFT EQU 4
Out_Ele1_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ele1_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ele1_Pin__0__MASK EQU 0x02
Out_Ele1_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ele1_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ele1_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ele1_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ele1_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ele1_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ele1_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ele1_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ele1_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ele1_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ele1_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ele1_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ele1_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ele1_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ele1_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ele1_Pin__0__PC EQU CYREG_PRT0_PC
Out_Ele1_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Ele1_Pin__0__PORT EQU 0
Out_Ele1_Pin__0__PS EQU CYREG_PRT0_PS
Out_Ele1_Pin__0__SHIFT EQU 1
Out_Ele1_Pin__DR EQU CYREG_PRT0_DR
Out_Ele1_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ele1_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ele1_Pin__MASK EQU 0x02
Out_Ele1_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ele1_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ele1_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ele1_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ele1_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ele1_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ele1_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ele1_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ele1_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ele1_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ele1_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ele1_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ele1_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ele1_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ele1_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ele1_Pin__PC EQU CYREG_PRT0_PC
Out_Ele1_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Ele1_Pin__PORT EQU 0
Out_Ele1_Pin__PS EQU CYREG_PRT0_PS
Out_Ele1_Pin__SHIFT EQU 1

/* Out_Ele2_Pin */
Out_Ele2_Pin__0__DM__MASK EQU 0x1C0
Out_Ele2_Pin__0__DM__SHIFT EQU 6
Out_Ele2_Pin__0__DR EQU CYREG_PRT0_DR
Out_Ele2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_Ele2_Pin__0__HSIOM_MASK EQU 0x00000F00
Out_Ele2_Pin__0__HSIOM_SHIFT EQU 8
Out_Ele2_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ele2_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ele2_Pin__0__MASK EQU 0x04
Out_Ele2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ele2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ele2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ele2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ele2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ele2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ele2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ele2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ele2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ele2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ele2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ele2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ele2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ele2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ele2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ele2_Pin__0__PC EQU CYREG_PRT0_PC
Out_Ele2_Pin__0__PC2 EQU CYREG_PRT0_PC2
Out_Ele2_Pin__0__PORT EQU 0
Out_Ele2_Pin__0__PS EQU CYREG_PRT0_PS
Out_Ele2_Pin__0__SHIFT EQU 2
Out_Ele2_Pin__DR EQU CYREG_PRT0_DR
Out_Ele2_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Out_Ele2_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_Ele2_Pin__MASK EQU 0x04
Out_Ele2_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_Ele2_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_Ele2_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_Ele2_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_Ele2_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_Ele2_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_Ele2_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_Ele2_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_Ele2_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_Ele2_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_Ele2_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_Ele2_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_Ele2_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_Ele2_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_Ele2_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_Ele2_Pin__PC EQU CYREG_PRT0_PC
Out_Ele2_Pin__PC2 EQU CYREG_PRT0_PC2
Out_Ele2_Pin__PORT EQU 0
Out_Ele2_Pin__PS EQU CYREG_PRT0_PS
Out_Ele2_Pin__SHIFT EQU 2

/* Tx_Telemetry */
Tx_Telemetry__0__DM__MASK EQU 0x7000
Tx_Telemetry__0__DM__SHIFT EQU 12
Tx_Telemetry__0__DR EQU CYREG_PRT3_DR
Tx_Telemetry__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Tx_Telemetry__0__HSIOM_MASK EQU 0x000F0000
Tx_Telemetry__0__HSIOM_SHIFT EQU 16
Tx_Telemetry__0__INTCFG EQU CYREG_PRT3_INTCFG
Tx_Telemetry__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Tx_Telemetry__0__MASK EQU 0x10
Tx_Telemetry__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Tx_Telemetry__0__OUT_SEL_SHIFT EQU 8
Tx_Telemetry__0__OUT_SEL_VAL EQU 3
Tx_Telemetry__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx_Telemetry__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx_Telemetry__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx_Telemetry__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx_Telemetry__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx_Telemetry__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx_Telemetry__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx_Telemetry__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx_Telemetry__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx_Telemetry__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx_Telemetry__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx_Telemetry__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx_Telemetry__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx_Telemetry__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx_Telemetry__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx_Telemetry__0__PC EQU CYREG_PRT3_PC
Tx_Telemetry__0__PC2 EQU CYREG_PRT3_PC2
Tx_Telemetry__0__PORT EQU 3
Tx_Telemetry__0__PS EQU CYREG_PRT3_PS
Tx_Telemetry__0__SHIFT EQU 4
Tx_Telemetry__DR EQU CYREG_PRT3_DR
Tx_Telemetry__INTCFG EQU CYREG_PRT3_INTCFG
Tx_Telemetry__INTSTAT EQU CYREG_PRT3_INTSTAT
Tx_Telemetry__MASK EQU 0x10
Tx_Telemetry__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx_Telemetry__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx_Telemetry__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx_Telemetry__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx_Telemetry__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx_Telemetry__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx_Telemetry__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx_Telemetry__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx_Telemetry__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx_Telemetry__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx_Telemetry__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx_Telemetry__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx_Telemetry__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx_Telemetry__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx_Telemetry__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx_Telemetry__PC EQU CYREG_PRT3_PC
Tx_Telemetry__PC2 EQU CYREG_PRT3_PC2
Tx_Telemetry__PORT EQU 3
Tx_Telemetry__PS EQU CYREG_PRT3_PS
Tx_Telemetry__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
