# reading modelsim.ini
# Loading project uart_7segment
ls
# 0_filelist
# 1_rtl
# 2_testbench
# 3_script
# gowin
# modelsim.ini
# transcript
# uart_7segment.cr.mti
# uart_7segment.mpf
# uart_7segment.v
# uart.vcd
# vlog.opt
# vsim.wlf
# work
help
# Type help <command> to get information on that command, or try one of the following:
#   commands  List all available commands and topics.
#   Debugging Lists debugging commands.
#   Execution Information on controlling execution of the simulation.
#   Tcl       Information on Tcl commands.
#   Tk        Information on Tk commands.
#   incrTcl   Information on incrTcl commands.
# 
help commands
# Help avaliable on the following topics and commands:
# 	abort	add	add_cmdhelp	add_menurb
# 	addTime	after	alias	append	apply_button_adder
# 	array	batch_mode	bd	bedit	bell
# 	bgerror	binary	bind	bindtags	body
# 	bp	break	button	call	canvas
# 	catch	cd	change	check	checkbutton
# 	class	clipboard	clock	close	code
# 	concat	config	configure	cont	continue
# 	dde	Debugging	delete	describe	destroy
# 	disablebp	divTime	do	drivers	dumplog64
# 	echo	edit	elite_edition	enablebp
# 	encoding	ensemble	entry	env	environment
# 	environment_nosource	eof	eqTime	error
# 	eval	event	exa	examine	exec
# 	execution	exit	expr	fblocked	fconfigure
# 	fcopy	file	fileevent	find	findExec
# 	flush	focus	font	for	force
# 	foreach	format	formatTime	frame	get_menu_path
# 	gets	ginfo	glob	global	grab
# 	grid	gteTime	gtTime	help	history
# 	http	if	image	incr	incrTcl
# 	info	int64ToReal	int64ToStr	interp
# 	intToTime	join	label	lappend	layout
# 	lindex	linsert	list	listbox	llength
# 	load	local	log	lower	lrange
# 	lremove	lreplace	lsearch	lset	lshift
# 	lsort	lsublist	lteTime	ltTime	luniq
# 	max	menu	menubutton	message	modelsim
# 	msgcat	mulTime	namespace	namespaceOf
# 	neqTime	noforce	nolog	notepad	notrace
# 	noview	nowhen	onbreak	onElabError
# 	onerror	onfinish	open	openlog	option
# 	pack	package	panedwindow	parray
# 	pathOf	pause	pedit	personal_edition
# 	pid	place	precision	PrefSource	PrefSource(geometry)
# 	PrefSource(HDLFileTypes)	PrefSource(HighlightErrorColor)	PrefSource(highlightExecutableLines)
# 	PrefSource(tabs)	PrefSource(user_hook)	PrefSource(verilogFileTypes)
# 	PrefSource(vhdlFileTypes)	PrefSource(WarnSourceChanged)	printenv
# 	proc	project	property	puterr	puts
# 	pwd	qhdel	qhdir	qhlib	quietly
# 	quit	qvhcom	qvlcom	radiobutton
# 	radix	raise	read	readers	RealToTime
# 	regexp	registry	regsub	rename	renamelog
# 	report	restart	resume	return	rincr
# 	run	runStatus	sbrk	scale	scaleTime
# 	scan	scope	scrollbar	searchlog	see
# 	seek	selection	send	set	setenv
# 	shift	show	simNamespaceIsOpen	simstats
# 	simstatslist	simtime	slave_mode	socket
# 	source	spinbox	split	status	step
# 	stop	string	subst	subTime	suppress
# 	switch	tabset	tb	Tcl	tcl_endOfWord
# 	tcl_findLibrary	tcl_startOfNextWord	tcl_startOfPreviousWord
# 	tcl_wordBreakAfter	tcl_wordBreakBefore	tell
# 	text	time	tix	Tk	tk
# 	tk_chooseColor	tk_chooseDirectory	tk_dialog
# 	tk_getOpenFile	tk_getSaveFile	tk_menuSetFocus
# 	tk_messageBox	tk_popup	tk_textCopy
# 	tk_textCut	tk_textPaste	tkwait	toggle
# 	toplevel	trace	transcript	truncate	tssi2mti
# 	ui_VVMode	unknown	unset	unsetenv	update
# 	uplevel	upvar	usual	validTime	variable
# 	vcd	vcd2wlf	vcom	vdel	vdir
# 	vencrypt	verror	vgencomp	vhencrypt	view
# 	virtual	vlib	vlog	vmake	vmap
# 	vsim	vsim_break	vsimAuth	vsimDate	vsimId
# 	vsimVersion	vsimVersionString	vsource
# 	vwait	when	where	while	winfo
# 	wlf2log	wlf2vcd	wlfman	wlfrecover	wm
# 	write	zdebugging
# 
open
# wrong # args: should be "open fileName ?access? ?permissions?"
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:43 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:35:43 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -L gowin 
# Start time: 16:35:43 on May 24,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1239020862 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1300971905 ps

do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:46 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: 1_rtl/uart.sv(58): (vlog-2110) Illegal reference to net "uart_rx".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:42:46 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:32 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: 1_rtl/uart.sv(58): (vlog-2110) Illegal reference to net "uart_rx".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:43:32 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
add wave -position insertpoint sim:/testbench/uart_ez_state
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:36 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: 1_rtl/uart.sv(58): (vlog-2110) Illegal reference to net "uart_rx".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:44:36 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:50 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:44:50 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1239020862 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1300971905 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:42 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "=": syntax error, unexpected '='.
# ** Error: 1_rtl/uart.sv(38): (vlog-13205) Syntax error found in the scope following 'rxState'. Is there a missing '::'?
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:46:43 on May 24,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:39 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "RX_STATE_IDLE": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'new'".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:47:39 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:44 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "RX_STATE_IDLE": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'new'".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:47:44 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:08 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:48:08 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:21 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "RX_STATE_IDLE": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'new'".
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:48:21 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:50 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(38): near "<=": syntax error, unexpected <=.
# ** Error: 1_rtl/uart.sv(38): (vlog-13205) Syntax error found in the scope following 'rxState'. Is there a missing '::'?
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:48:50 on May 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:03 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:50:03 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1239020862 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1300971905 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:43 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(37): near "<=": syntax error, unexpected <=, expecting ';' or ','.
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:50:43 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:09 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: (vlog-13069) 1_rtl/uart.sv(50): near "<=": syntax error, unexpected <=.
# ** Error: 1_rtl/uart.sv(50): (vlog-13205) Syntax error found in the scope following 'rxState'. Is there a missing '::'?
# -- Compiling module top
# -- Compiling module testbench
# End time: 16:51:09 on May 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
add wave -position insertpoint e_rxState
# ** UI-Msg: (vish-4014) No objects found matching 'e_rxState'.
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:11 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:57:12 on May 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1239020862 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1300971905 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:04 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:13:04 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(80)
#    Time: 1714563102 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 80
# 0 ps
# 1800291257 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:38 on May 24,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:15:38 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(84)
#    Time: 1736784702 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 84
# 0 ps
# 1823623937 ps
# End time: 20:07:46 on May 24,2024, Elapsed time: 3:32:03
# Errors: 0, Warnings: 1
