{"Source Block": ["oh/src/mio/hdl/mrx_fifo.v@24:34@HdlIdDef", "    input \t    wait_in     // wait pushback for fifo\n    );\n\n   wire [71:0] \t    fifo_packet_out;\n   wire \t    fifo_access_out;\n   wire \t    fifo_wait_out;\n   \n   //########################################################\n   //# FIFO \n   //#######################################################   \n   \n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_fifo.v@23:33", "    output [PW-1:0] packet_out, // fifo packet\n    input \t    wait_in     // wait pushback for fifo\n    );\n\n   wire [71:0] \t    fifo_packet_out;\n   wire \t    fifo_access_out;\n   wire \t    fifo_wait_out;\n   \n   //########################################################\n   //# FIFO \n   //#######################################################   \n"]], "Diff Content": {"Delete": [[29, "   wire \t    fifo_wait_out;\n"]], "Add": [[29, "   reg [191:0] \t    emode_shiftreg;\n"], [29, "   reg \t\t    emode_access;\n"], [29, "   reg [2:0] \t    emode_valid;\n"], [29, "   wire [2:0] \t    emode_select;\n"], [29, "   wire [2:0] \t    emode_next;   \n"], [29, "   wire [71:0] \t    fifo_packet;\n"], [29, "   wire [63:0] \t    fifo_data;\n"], [29, "   wire [7:0] \t    fifo_valid;\n"], [29, "   wire \t    fifo_access;\n"], [29, "   wire [191:0]     mux_data;\n"], [29, "   wire  \t    amode_write;\n"], [29, "   wire [1:0] \t    amode_datamode;\n"], [29, "   wire [4:0] \t    amode_ctrlmode;\n"], [29, "   wire [AW-1:0]    amode_dstaddr;\n"], [29, "   wire [AW-1:0]    amode_srcaddr;\n"], [29, "   wire [AW-1:0]    amode_data;\n"], [29, "   wire [PW-1:0]    emode_packet;\n"], [29, "   wire \t    emode_done;\n"], [29, "   /*AUTOWIRE*/\n"], [29, "   wire [PW-1:0]\tamode_packet;\t\t// From e2p_amode of emesh2packet.v\n"]]}}