--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml R8_BRAM.twx R8_BRAM.ncd -o R8_BRAM.twr R8_BRAM.pcf -ucf
ucf.ucf

Design file:              R8_BRAM.ncd
Physical constraint file: R8_BRAM.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    8.903(R)|      SLOW  |   -1.935(R)|      FAST  |clk_div2          |   0.000|
            |    8.733(F)|      SLOW  |   -3.573(F)|      FAST  |clk_div2          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
display_en_n<0>|         5.020(R)|      SLOW  |         3.003(R)|      FAST  |clk_div2          |   0.000|
display_en_n<1>|         4.945(R)|      SLOW  |         2.961(R)|      FAST  |clk_div2          |   0.000|
display_en_n<2>|         4.670(R)|      SLOW  |         2.793(R)|      FAST  |clk_div2          |   0.000|
display_en_n<3>|         4.756(R)|      SLOW  |         2.848(R)|      FAST  |clk_div2          |   0.000|
segments<1>    |         6.049(R)|      SLOW  |         3.663(R)|      FAST  |clk_div2          |   0.000|
segments<2>    |         6.214(R)|      SLOW  |         3.790(R)|      FAST  |clk_div2          |   0.000|
segments<3>    |         6.259(R)|      SLOW  |         3.809(R)|      FAST  |clk_div2          |   0.000|
segments<4>    |         6.237(R)|      SLOW  |         3.787(R)|      FAST  |clk_div2          |   0.000|
segments<5>    |         6.223(R)|      SLOW  |         3.773(R)|      FAST  |clk_div2          |   0.000|
segments<6>    |         5.990(R)|      SLOW  |         3.616(R)|      FAST  |clk_div2          |   0.000|
segments<7>    |         5.953(R)|      SLOW  |         3.610(R)|      FAST  |clk_div2          |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.718|    8.376|    9.923|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 30 14:27:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



