// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_multi_scaler_0_0_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_out_dout,
        stream_out_empty_n,
        stream_out_read,
        dstPlanes_plane0_din,
        dstPlanes_plane0_full_n,
        dstPlanes_plane0_write,
        dstPlanes_plane1_din,
        dstPlanes_plane1_full_n,
        dstPlanes_plane1_write,
        HeightOut_dout,
        HeightOut_empty_n,
        HeightOut_read,
        WidthOut_cast2_loc_dout,
        WidthOut_cast2_loc_empty_n,
        WidthOut_cast2_loc_read,
        mul_ln940_loc_dout,
        mul_ln940_loc_empty_n,
        mul_ln940_loc_read,
        OutPixelFmt_dout,
        OutPixelFmt_empty_n,
        OutPixelFmt_read,
        HeightOut_out_din,
        HeightOut_out_full_n,
        HeightOut_out_write,
        mul_ln940_loc_out_din,
        mul_ln940_loc_out_full_n,
        mul_ln940_loc_out_write,
        OutPixelFmt_out_din,
        OutPixelFmt_out_full_n,
        OutPixelFmt_out_write
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_pp0_stage0 = 36'd64;
parameter    ap_ST_fsm_pp0_stage1 = 36'd128;
parameter    ap_ST_fsm_pp0_stage2 = 36'd256;
parameter    ap_ST_fsm_pp0_stage3 = 36'd512;
parameter    ap_ST_fsm_pp0_stage4 = 36'd1024;
parameter    ap_ST_fsm_pp0_stage5 = 36'd2048;
parameter    ap_ST_fsm_pp0_stage6 = 36'd4096;
parameter    ap_ST_fsm_pp0_stage7 = 36'd8192;
parameter    ap_ST_fsm_state17 = 36'd16384;
parameter    ap_ST_fsm_state18 = 36'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 36'd65536;
parameter    ap_ST_fsm_pp1_stage1 = 36'd131072;
parameter    ap_ST_fsm_pp1_stage2 = 36'd262144;
parameter    ap_ST_fsm_pp1_stage3 = 36'd524288;
parameter    ap_ST_fsm_pp1_stage4 = 36'd1048576;
parameter    ap_ST_fsm_pp1_stage5 = 36'd2097152;
parameter    ap_ST_fsm_pp1_stage6 = 36'd4194304;
parameter    ap_ST_fsm_pp1_stage7 = 36'd8388608;
parameter    ap_ST_fsm_state29 = 36'd16777216;
parameter    ap_ST_fsm_state30 = 36'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 36'd67108864;
parameter    ap_ST_fsm_pp2_stage1 = 36'd134217728;
parameter    ap_ST_fsm_pp2_stage2 = 36'd268435456;
parameter    ap_ST_fsm_pp2_stage3 = 36'd536870912;
parameter    ap_ST_fsm_pp2_stage4 = 36'd1073741824;
parameter    ap_ST_fsm_pp2_stage5 = 36'd2147483648;
parameter    ap_ST_fsm_pp2_stage6 = 36'd4294967296;
parameter    ap_ST_fsm_pp2_stage7 = 36'd8589934592;
parameter    ap_ST_fsm_state41 = 36'd17179869184;
parameter    ap_ST_fsm_state42 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] stream_out_dout;
input   stream_out_empty_n;
output   stream_out_read;
output  [127:0] dstPlanes_plane0_din;
input   dstPlanes_plane0_full_n;
output   dstPlanes_plane0_write;
output  [127:0] dstPlanes_plane1_din;
input   dstPlanes_plane1_full_n;
output   dstPlanes_plane1_write;
input  [15:0] HeightOut_dout;
input   HeightOut_empty_n;
output   HeightOut_read;
input  [3:0] WidthOut_cast2_loc_dout;
input   WidthOut_cast2_loc_empty_n;
output   WidthOut_cast2_loc_read;
input  [15:0] mul_ln940_loc_dout;
input   mul_ln940_loc_empty_n;
output   mul_ln940_loc_read;
input  [7:0] OutPixelFmt_dout;
input   OutPixelFmt_empty_n;
output   OutPixelFmt_read;
output  [15:0] HeightOut_out_din;
input   HeightOut_out_full_n;
output   HeightOut_out_write;
output  [15:0] mul_ln940_loc_out_din;
input   mul_ln940_loc_out_full_n;
output   mul_ln940_loc_out_write;
output  [7:0] OutPixelFmt_out_din;
input   OutPixelFmt_out_full_n;
output   OutPixelFmt_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_out_read;
reg[127:0] dstPlanes_plane0_din;
reg dstPlanes_plane0_write;
reg dstPlanes_plane1_write;
reg HeightOut_read;
reg WidthOut_cast2_loc_read;
reg mul_ln940_loc_read;
reg OutPixelFmt_read;
reg HeightOut_out_write;
reg mul_ln940_loc_out_write;
reg OutPixelFmt_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_out_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] icmp_ln838_reg_4417;
reg   [0:0] or_ln843_reg_4432;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_ln843_1_reg_4441;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_ln843_2_reg_4470;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_ln843_3_reg_4479;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_ln843_4_reg_4488;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_pp2_stage6;
reg   [0:0] or_ln843_5_reg_4497;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_pp2_stage7;
reg   [0:0] or_ln843_6_reg_4506;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_ln843_7_reg_4510;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln922_reg_4265;
reg   [0:0] or_ln927_reg_4280;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_ln927_1_reg_4301;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_ln927_2_reg_4345;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_ln927_3_reg_4354;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_ln927_4_reg_4363;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
reg   [0:0] or_ln927_5_reg_4372;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
reg   [0:0] or_ln927_6_reg_4381;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln927_7_reg_4385;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln963_reg_4122;
reg   [0:0] or_ln968_reg_4137;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln968_1_reg_4158;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln968_2_reg_4202;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln968_3_reg_4211;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln968_4_reg_4220;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln968_5_reg_4229;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] or_ln968_6_reg_4238;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln968_7_reg_4242;
reg    dstPlanes_plane0_blk_n;
reg   [0:0] or_ln939_reg_4284;
reg   [0:0] or_ln939_1_reg_4288;
reg   [0:0] or_ln939_2_reg_4292;
reg   [0:0] or_ln939_2_reg_4292_pp1_iter1_reg;
reg   [0:0] or_ln980_reg_4141;
reg   [0:0] or_ln980_1_reg_4145;
reg   [0:0] or_ln980_2_reg_4149;
reg   [0:0] or_ln980_2_reg_4149_pp0_iter1_reg;
reg    dstPlanes_plane1_blk_n;
reg   [0:0] or_cond89_i_i_reg_4408;
reg    HeightOut_blk_n;
reg    WidthOut_cast2_loc_blk_n;
reg    mul_ln940_loc_blk_n;
reg    OutPixelFmt_blk_n;
reg    HeightOut_out_blk_n;
reg    mul_ln940_loc_out_blk_n;
reg    OutPixelFmt_out_blk_n;
reg   [10:0] x_8_reg_371;
reg   [7:0] pix_val_V_5_12_i_i_reg_383;
reg   [7:0] pix_val_V_4_22_i_i_reg_393;
reg   [7:0] pix_val_V_3_22_i_i_reg_403;
reg   [7:0] pix_val_V_2_12_i_i_reg_413;
reg   [7:0] pix_val_V_1_22_i_i_reg_423;
reg   [7:0] pix_val_V_0_22_i_i_reg_433;
reg   [7:0] pix_val_V_5_13_i_i_reg_443;
reg   [7:0] pix_val_V_4_23_i_i_reg_454;
reg   [7:0] pix_val_V_3_23_i_i_reg_465;
reg   [7:0] pix_val_V_2_13_i_i_reg_476;
reg   [7:0] pix_val_V_1_23_i_i_reg_487;
reg   [7:0] pix_val_V_0_23_i_i_reg_498;
reg   [7:0] pix_val_V_4_24_i_i_reg_520;
reg   [7:0] pix_val_V_3_24_i_i_reg_531;
reg   [7:0] pix_val_V_5_15_i_i_reg_575;
reg   [7:0] pix_val_V_4_25_i_i_reg_586;
reg   [7:0] pix_val_V_3_25_i_i_reg_597;
reg   [7:0] pix_val_V_2_15_i_i_reg_608;
reg   [7:0] pix_val_V_1_25_i_i_reg_619;
reg   [7:0] pix_val_V_0_25_i_i_reg_630;
reg   [7:0] pix_val_V_5_16_i_i_reg_641;
reg   [7:0] pix_val_V_4_26_i_i_reg_652;
reg   [7:0] pix_val_V_3_26_i_i_reg_663;
reg   [7:0] pix_val_V_2_16_i_i_reg_674;
reg   [7:0] pix_val_V_1_26_i_i_reg_685;
reg   [7:0] pix_val_V_0_26_i_i_reg_696;
reg   [7:0] pix_val_V_5_17_i_i_reg_707;
reg   [7:0] pix_val_V_4_27_i_i_reg_718;
reg   [7:0] pix_val_V_3_27_i_i_reg_729;
reg   [7:0] pix_val_V_0_27_i_i_reg_762;
reg   [10:0] x_7_reg_904;
reg   [7:0] pix_val_V_5_2_i_i_reg_916;
reg   [7:0] pix_val_V_4_12_i_i_reg_926;
reg   [7:0] pix_val_V_3_12_i_i_reg_936;
reg   [7:0] pix_val_V_2_2_i_i_reg_946;
reg   [7:0] pix_val_V_1_12_i_i_reg_956;
reg   [7:0] pix_val_V_0_12_i_i_reg_966;
reg   [7:0] pix_val_V_5_3_i_i_reg_976;
reg   [7:0] pix_val_V_4_13_i_i_reg_987;
reg   [7:0] pix_val_V_3_13_i_i_reg_998;
reg   [7:0] pix_val_V_2_3_i_i_reg_1009;
reg   [7:0] pix_val_V_1_13_i_i_reg_1020;
reg   [7:0] pix_val_V_0_13_i_i_reg_1031;
reg   [7:0] pix_val_V_5_4_i_i_reg_1042;
reg   [7:0] pix_val_V_4_14_i_i_reg_1053;
reg   [7:0] pix_val_V_5_5_i_i_reg_1108;
reg   [7:0] pix_val_V_4_15_i_i_reg_1119;
reg   [7:0] pix_val_V_3_15_i_i_reg_1130;
reg   [7:0] pix_val_V_2_5_i_i_reg_1141;
reg   [7:0] pix_val_V_1_15_i_i_reg_1152;
reg   [7:0] pix_val_V_0_15_i_i_reg_1163;
reg   [7:0] pix_val_V_5_6_i_i_reg_1174;
reg   [7:0] pix_val_V_4_16_i_i_reg_1185;
reg   [7:0] pix_val_V_3_16_i_i_reg_1196;
reg   [7:0] pix_val_V_2_6_i_i_reg_1207;
reg   [7:0] pix_val_V_1_16_i_i_reg_1218;
reg   [7:0] pix_val_V_0_16_i_i_reg_1229;
reg   [7:0] pix_val_V_5_7_i_i_reg_1240;
reg   [7:0] pix_val_V_4_17_i_i_reg_1251;
reg   [7:0] pix_val_V_3_17_i_i_reg_1262;
reg   [7:0] pix_val_V_2_7_i_i_reg_1273;
reg   [12:0] x_reg_1437;
reg   [7:0] pix_val_V_4_2_i_i_reg_1448;
reg   [7:0] pix_val_V_3_2_i_i_reg_1458;
reg   [7:0] pix_val_V_1_2_i_i_reg_1468;
reg   [7:0] pix_val_V_0_2_i_i_reg_1478;
reg   [7:0] pix_val_V_4_3_i_i_reg_1488;
reg   [7:0] pix_val_V_3_3_i_i_reg_1499;
reg   [7:0] pix_val_V_1_3_i_i_reg_1510;
reg   [7:0] pix_val_V_0_3_i_i_reg_1521;
reg   [7:0] pix_val_V_4_4_i_i_reg_1532;
reg   [7:0] pix_val_V_3_4_i_i_reg_1543;
reg   [7:0] pix_val_V_1_4_i_i_reg_1554;
reg   [7:0] pix_val_V_0_4_i_i_reg_1565;
reg   [7:0] pix_val_V_4_5_i_i_reg_1576;
reg   [7:0] pix_val_V_3_5_i_i_reg_1587;
reg   [7:0] pix_val_V_1_5_i_i_reg_1598;
reg   [7:0] pix_val_V_0_5_i_i_reg_1609;
reg   [7:0] pix_val_V_4_6_i_i_reg_1620;
reg   [7:0] pix_val_V_3_6_i_i_reg_1631;
reg   [7:0] pix_val_V_1_6_i_i_reg_1642;
reg   [7:0] pix_val_V_0_6_i_i_reg_1653;
reg   [7:0] pix_val_V_4_7_i_i_reg_1664;
reg   [7:0] pix_val_V_3_7_i_i_reg_1675;
reg   [7:0] pix_val_V_1_7_i_i_reg_1686;
reg   [7:0] pix_val_V_0_7_i_i_reg_1697;
reg    ap_predicate_op231_read_state8;
reg    ap_block_state8_pp0_stage1_iter0;
reg    ap_block_state16_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op407_read_state20;
reg    ap_block_state20_pp1_stage1_iter0;
reg    ap_block_state28_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
reg    ap_predicate_op581_read_state32;
reg    ap_block_state32_pp2_stage1_iter0;
reg    ap_block_state40_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
reg    ap_predicate_op251_read_state9;
reg    ap_block_state9_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op427_read_state21;
reg    ap_block_state21_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg    ap_predicate_op596_read_state33;
reg    ap_block_state33_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
reg    ap_predicate_op267_read_state10;
reg    ap_block_state10_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op443_read_state22;
reg    ap_block_state22_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
reg    ap_predicate_op608_read_state34;
reg    ap_block_state34_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg    ap_predicate_op283_read_state11;
reg    ap_block_state11_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op459_read_state23;
reg    ap_block_state23_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
reg    ap_predicate_op620_read_state35;
reg    ap_block_state35_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_11001;
reg    ap_predicate_op299_read_state12;
reg    ap_predicate_op309_write_state12;
reg    ap_block_state12_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op475_read_state24;
reg    ap_predicate_op485_write_state24;
reg    ap_block_state24_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
reg    ap_predicate_op632_read_state36;
reg    ap_block_state36_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_11001;
reg    ap_predicate_op318_read_state13;
reg    ap_block_state13_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op494_read_state25;
reg    ap_block_state25_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
reg    ap_predicate_op644_read_state37;
reg    ap_block_state37_pp2_stage6_iter0;
reg    ap_block_pp2_stage6_11001;
reg    ap_predicate_op335_read_state14;
reg    ap_block_state14_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op511_read_state26;
reg    ap_block_state26_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_11001;
reg    ap_predicate_op657_read_state38;
reg    ap_block_state38_pp2_stage7_iter0;
reg    ap_block_pp2_stage7_11001;
wire    ap_block_state7_pp0_stage0_iter0;
reg    ap_predicate_op350_read_state15;
reg    ap_block_state15_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_predicate_op526_read_state27;
reg    ap_block_state27_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire    ap_block_state31_pp2_stage0_iter0;
reg    ap_predicate_op668_read_state39;
reg    ap_block_state39_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
reg   [15:0] HeightOut_read_reg_3752;
reg   [15:0] mul_ln940_loc_read_reg_3760;
reg   [7:0] OutPixelFmt_read_reg_3769;
reg   [3:0] remPix_reg_3782;
wire    ap_CS_fsm_state2;
wire   [0:0] empty_651_fu_2189_p2;
wire   [0:0] icmp_ln822_fu_2211_p2;
wire   [0:0] icmp_ln859_fu_2233_p2;
wire   [12:0] trunc_ln825_1_fu_2309_p4;
reg   [12:0] trunc_ln825_1_reg_3811;
wire   [0:0] icmp_ln828_fu_2319_p2;
reg   [0:0] icmp_ln828_reg_3816;
wire  signed [13:0] sext_ln834_fu_2352_p1;
reg  signed [13:0] sext_ln834_reg_3821;
wire   [0:0] empty_653_fu_2361_p2;
reg   [0:0] empty_653_reg_3853;
wire   [0:0] grp_fu_1788_p2;
wire   [0:0] icmp_ln843_fu_2367_p2;
reg   [0:0] icmp_ln843_reg_3858;
wire   [0:0] icmp_ln843_1_fu_2383_p2;
reg   [0:0] icmp_ln843_1_reg_3863;
wire   [0:0] icmp_ln843_2_fu_2389_p2;
reg   [0:0] icmp_ln843_2_reg_3868;
wire   [0:0] icmp_ln843_3_fu_2405_p2;
reg   [0:0] icmp_ln843_3_reg_3873;
wire   [0:0] icmp_ln843_4_fu_2411_p2;
reg   [0:0] icmp_ln843_4_reg_3878;
wire   [0:0] icmp_ln843_5_fu_2417_p2;
reg   [0:0] icmp_ln843_5_reg_3883;
wire   [0:0] icmp_ln843_6_fu_2423_p2;
reg   [0:0] icmp_ln843_6_reg_3888;
wire   [11:0] trunc_ln5_fu_2429_p4;
reg   [11:0] trunc_ln5_reg_3893;
wire    ap_CS_fsm_state5;
wire   [0:0] grp_fu_1793_p2;
reg   [0:0] icmp_ln952_reg_3898;
wire   [11:0] sub179_i_i_fu_2502_p2;
reg   [11:0] sub179_i_i_reg_3903;
wire   [0:0] icmp_ln968_fu_2508_p2;
reg   [0:0] icmp_ln968_reg_3953;
wire   [0:0] icmp_ln968_1_fu_2524_p2;
reg   [0:0] icmp_ln968_1_reg_3958;
wire   [0:0] icmp_ln968_2_fu_2530_p2;
reg   [0:0] icmp_ln968_2_reg_3963;
wire   [0:0] icmp_ln968_3_fu_2546_p2;
reg   [0:0] icmp_ln968_3_reg_3968;
wire   [0:0] icmp_ln968_4_fu_2552_p2;
reg   [0:0] icmp_ln968_4_reg_3973;
wire   [0:0] icmp_ln968_5_fu_2558_p2;
reg   [0:0] icmp_ln968_5_reg_3978;
wire   [0:0] icmp_ln968_6_fu_2564_p2;
reg   [0:0] icmp_ln968_6_reg_3983;
wire   [0:0] icmp_ln980_fu_2570_p2;
reg   [0:0] icmp_ln980_reg_3988;
wire   [0:0] icmp_ln980_1_fu_2586_p2;
reg   [0:0] icmp_ln980_1_reg_3993;
wire   [0:0] icmp_ln980_2_fu_2592_p2;
reg   [0:0] icmp_ln980_2_reg_3998;
wire   [11:0] trunc_ln2_fu_2603_p4;
reg   [11:0] trunc_ln2_reg_4003;
reg   [0:0] icmp_ln911_reg_4008;
wire   [11:0] sub101_i_i_fu_2676_p2;
reg   [11:0] sub101_i_i_reg_4013;
wire   [0:0] icmp_ln927_fu_2682_p2;
reg   [0:0] icmp_ln927_reg_4063;
wire   [0:0] icmp_ln927_1_fu_2698_p2;
reg   [0:0] icmp_ln927_1_reg_4068;
wire   [0:0] icmp_ln927_2_fu_2704_p2;
reg   [0:0] icmp_ln927_2_reg_4073;
wire   [0:0] icmp_ln927_3_fu_2720_p2;
reg   [0:0] icmp_ln927_3_reg_4078;
wire   [0:0] icmp_ln927_4_fu_2726_p2;
reg   [0:0] icmp_ln927_4_reg_4083;
wire   [0:0] icmp_ln927_5_fu_2732_p2;
reg   [0:0] icmp_ln927_5_reg_4088;
wire   [0:0] icmp_ln927_6_fu_2738_p2;
reg   [0:0] icmp_ln927_6_reg_4093;
wire   [0:0] icmp_ln939_fu_2744_p2;
reg   [0:0] icmp_ln939_reg_4098;
wire   [0:0] icmp_ln939_1_fu_2760_p2;
reg   [0:0] icmp_ln939_1_reg_4103;
wire   [0:0] icmp_ln939_2_fu_2766_p2;
reg   [0:0] icmp_ln939_2_reg_4108;
wire   [15:0] y_10_fu_2777_p2;
reg   [15:0] y_10_reg_4113;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln959_1_fu_2783_p2;
wire   [0:0] icmp_ln963_fu_2792_p2;
reg   [0:0] icmp_ln963_reg_4122_pp0_iter1_reg;
wire   [0:0] cmp180_i_i_fu_2797_p2;
reg   [0:0] cmp180_i_i_reg_4126;
wire   [0:0] or_ln968_fu_2802_p2;
wire   [0:0] or_ln980_fu_2807_p2;
wire   [0:0] or_ln980_1_fu_2812_p2;
wire   [0:0] or_ln980_2_fu_2817_p2;
wire   [7:0] pix_val_V_0_7_fu_2822_p1;
wire   [0:0] or_ln968_1_fu_2826_p2;
wire   [10:0] x_11_fu_2830_p2;
reg   [10:0] x_11_reg_4162;
wire   [7:0] pix_val_V_0_10_fu_2854_p1;
wire   [0:0] or_ln968_2_fu_2858_p2;
wire   [7:0] pix_val_V_0_13_fu_2862_p1;
wire   [0:0] or_ln968_3_fu_2866_p2;
wire   [7:0] pix_val_V_0_16_fu_2870_p1;
wire   [0:0] or_ln968_4_fu_2874_p2;
wire   [7:0] pix_val_V_0_19_fu_2878_p1;
wire   [0:0] or_ln968_5_fu_2882_p2;
wire   [7:0] pix_val_V_0_22_fu_2923_p1;
wire   [0:0] or_ln968_6_fu_2927_p2;
wire   [0:0] or_ln968_7_fu_2931_p2;
wire   [7:0] pix_val_V_0_24_fu_2935_p1;
wire   [7:0] pix_val_V_0_26_fu_2939_p1;
wire   [15:0] y_9_fu_3152_p2;
reg   [15:0] y_9_reg_4256;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln918_1_fu_3158_p2;
wire   [0:0] icmp_ln922_fu_3167_p2;
reg   [0:0] icmp_ln922_reg_4265_pp1_iter1_reg;
wire   [0:0] cmp102_i_i_fu_3172_p2;
reg   [0:0] cmp102_i_i_reg_4269;
wire   [0:0] or_ln927_fu_3177_p2;
wire   [0:0] or_ln939_fu_3182_p2;
wire   [0:0] or_ln939_1_fu_3187_p2;
wire   [0:0] or_ln939_2_fu_3192_p2;
wire   [7:0] pix_val_V_0_6_fu_3197_p1;
wire   [0:0] or_ln927_1_fu_3201_p2;
wire   [10:0] x_10_fu_3205_p2;
reg   [10:0] x_10_reg_4305;
wire   [7:0] pix_val_V_0_9_fu_3229_p1;
wire   [0:0] or_ln927_2_fu_3233_p2;
wire   [7:0] pix_val_V_0_12_fu_3237_p1;
wire   [0:0] or_ln927_3_fu_3241_p2;
wire   [7:0] pix_val_V_0_15_fu_3245_p1;
wire   [0:0] or_ln927_4_fu_3249_p2;
wire   [7:0] pix_val_V_0_18_fu_3253_p1;
wire   [0:0] or_ln927_5_fu_3257_p2;
wire   [7:0] pix_val_V_0_21_fu_3298_p1;
wire   [0:0] or_ln927_6_fu_3302_p2;
wire   [0:0] or_ln927_7_fu_3306_p2;
wire   [7:0] pix_val_V_0_23_fu_3310_p1;
wire   [7:0] pix_val_V_0_25_fu_3314_p1;
wire   [15:0] y_6_fu_3527_p2;
reg   [15:0] y_6_reg_4399;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln834_1_fu_3537_p2;
wire   [0:0] or_cond89_i_i_fu_3542_p2;
wire   [12:0] x_9_fu_3547_p2;
reg   [12:0] x_9_reg_4412;
wire   [0:0] icmp_ln838_fu_3553_p2;
reg   [0:0] icmp_ln838_reg_4417_pp2_iter1_reg;
wire   [0:0] cmp26_i_i_fu_3562_p2;
reg   [0:0] cmp26_i_i_reg_4421;
wire   [0:0] or_ln843_fu_3567_p2;
wire   [7:0] pix_val_V_0_3_fu_3572_p1;
wire   [0:0] or_ln843_1_fu_3576_p2;
wire   [7:0] pix_val_V_0_4_fu_3592_p1;
wire   [0:0] or_ln843_2_fu_3596_p2;
wire   [7:0] pix_val_V_0_5_fu_3600_p1;
wire   [0:0] or_ln843_3_fu_3604_p2;
wire   [7:0] pix_val_V_0_8_fu_3608_p1;
wire   [0:0] or_ln843_4_fu_3612_p2;
wire   [7:0] pix_val_V_0_11_fu_3616_p1;
wire   [0:0] or_ln843_5_fu_3620_p2;
wire   [7:0] pix_val_V_0_14_fu_3624_p1;
wire   [0:0] or_ln843_6_fu_3628_p2;
wire   [0:0] or_ln843_7_fu_3632_p2;
wire   [7:0] pix_val_V_0_17_fu_3636_p1;
wire   [7:0] pix_val_V_0_20_fu_3640_p1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state33;
reg    ap_block_pp2_stage7_subdone;
reg   [15:0] y_8_reg_360;
wire    ap_CS_fsm_state17;
reg   [10:0] ap_phi_mux_x_8_phi_fu_375_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_12_i_i_reg_383;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_22_i_i_reg_393;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_22_i_i_reg_403;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_12_i_i_reg_413;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_22_i_i_reg_423;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_22_i_i_reg_433;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_13_i_i_reg_443;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_23_i_i_reg_454;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_23_i_i_reg_465;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_13_i_i_reg_476;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_23_i_i_reg_487;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_23_i_i_reg_498;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_14_i_i_reg_509;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_24_i_i_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_24_i_i_reg_531;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_14_i_i_reg_542;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_24_i_i_reg_553;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_24_i_i_reg_564;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_15_i_i_reg_575;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_25_i_i_reg_586;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_25_i_i_reg_597;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_15_i_i_reg_608;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_25_i_i_reg_619;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_25_i_i_reg_630;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_16_i_i_reg_641;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_26_i_i_reg_652;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_26_i_i_reg_663;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_16_i_i_reg_674;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_26_i_i_reg_685;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_26_i_i_reg_696;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_17_i_i_reg_707;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_5_17_i_i_reg_707;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_27_i_i_reg_718;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_27_i_i_reg_718;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_27_i_i_reg_729;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_27_i_i_reg_729;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_17_i_i_reg_740;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_2_17_i_i_reg_740;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_27_i_i_reg_751;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_27_i_i_reg_751;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_27_i_i_reg_762;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_27_i_i_reg_762;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_18_i_i_reg_773;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_28_i_i_reg_783;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_28_i_i_reg_793;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_18_i_i_reg_803;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_28_i_i_reg_813;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_28_i_i_reg_823;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823;
reg   [7:0] ap_phi_mux_pix_val_V_5_19_i_i_phi_fu_836_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_5_19_i_i_reg_833;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_5_19_i_i_reg_833;
reg   [7:0] ap_phi_mux_pix_val_V_4_29_i_i_phi_fu_846_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_29_i_i_reg_843;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_29_i_i_reg_843;
reg   [7:0] ap_phi_mux_pix_val_V_3_29_i_i_phi_fu_856_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_853;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_29_i_i_reg_853;
reg   [7:0] ap_phi_mux_pix_val_V_2_19_i_i_phi_fu_866_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_2_19_i_i_reg_863;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_2_19_i_i_reg_863;
reg   [7:0] ap_phi_mux_pix_val_V_1_29_i_i_phi_fu_876_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_29_i_i_reg_873;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_29_i_i_reg_873;
reg   [7:0] ap_phi_mux_pix_val_V_0_29_i_i_phi_fu_886_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_883;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_29_i_i_reg_883;
reg   [15:0] y_7_reg_893;
wire    ap_CS_fsm_state29;
reg   [10:0] ap_phi_mux_x_7_phi_fu_908_p4;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_i_reg_916;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_i_reg_926;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_i_reg_936;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_i_reg_946;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_i_reg_956;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_i_reg_966;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_i_reg_976;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_i_reg_987;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_i_reg_998;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_i_reg_1009;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_i_reg_1020;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_i_reg_1031;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_i_reg_1042;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_i_reg_1053;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_i_reg_1064;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_i_reg_1075;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_i_reg_1086;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_i_reg_1097;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_i_reg_1108;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_i_reg_1119;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_i_reg_1130;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_i_reg_1141;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_i_reg_1152;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_i_reg_1163;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_i_reg_1174;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_i_reg_1185;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_i_reg_1196;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_i_reg_1207;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_i_reg_1218;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_i_reg_1229;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_i_reg_1240;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_i_reg_1240;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_i_reg_1251;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_i_reg_1251;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_i_reg_1262;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_i_reg_1262;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_i_reg_1273;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_i_reg_1273;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_i_reg_1284;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_i_reg_1284;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_i_reg_1295;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_i_reg_1295;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_i_reg_1306;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_i_reg_1316;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_i_reg_1326;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_i_reg_1336;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_i_reg_1346;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_i_reg_1356;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356;
reg   [7:0] ap_phi_mux_pix_val_V_5_9_i_i_phi_fu_1369_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_i_reg_1366;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_i_reg_1366;
reg   [7:0] ap_phi_mux_pix_val_V_4_19_i_i_phi_fu_1379_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_i_reg_1376;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_i_reg_1376;
reg   [7:0] ap_phi_mux_pix_val_V_3_19_i_i_phi_fu_1389_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_i_reg_1386;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_i_reg_1386;
reg   [7:0] ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_1399_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_i_reg_1396;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_i_reg_1396;
reg   [7:0] ap_phi_mux_pix_val_V_1_19_i_i_phi_fu_1409_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_i_reg_1406;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_i_reg_1406;
reg   [7:0] ap_phi_mux_pix_val_V_0_19_i_i_phi_fu_1419_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_i_reg_1416;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_i_reg_1416;
reg   [15:0] y_reg_1426;
wire    ap_CS_fsm_state41;
reg   [12:0] ap_phi_mux_x_phi_fu_1441_p4;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_1448;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_1458;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_1468;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_1478;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_1488;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_1499;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_1510;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_1521;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_1532;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_1543;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_1554;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_1565;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_1576;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_1587;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_1598;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_1609;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_6_i_i_reg_1620;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_6_i_i_reg_1631;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_6_i_i_reg_1642;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_6_i_i_reg_1653;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_7_i_i_reg_1664;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_7_i_i_reg_1664;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_7_i_i_reg_1675;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_7_i_i_reg_1675;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_7_i_i_reg_1686;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_7_i_i_reg_1686;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_7_i_i_reg_1697;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_7_i_i_reg_1697;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_8_i_i_reg_1708;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_8_i_i_reg_1718;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_8_i_i_reg_1728;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_8_i_i_reg_1738;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738;
reg   [7:0] ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1751_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_9_i_i_reg_1748;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_9_i_i_reg_1748;
reg   [7:0] ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1761_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_9_i_i_reg_1758;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_9_i_i_reg_1758;
reg   [7:0] ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1771_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_9_i_i_reg_1768;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_9_i_i_reg_1768;
reg   [7:0] ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1781_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_9_i_i_reg_1778;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_9_i_i_reg_1778;
reg   [7:0] pix_val_V_0_fu_220;
reg   [7:0] pix_val_V_1_24_fu_224;
reg   [7:0] pix_val_V_3_24_fu_228;
reg   [7:0] pix_val_V_4_24_fu_232;
reg   [7:0] pix_val_V_0_2_fu_240;
reg   [7:0] pix_val_V_1_26_fu_244;
reg   [7:0] pix_val_V_2_17_fu_248;
reg   [7:0] pix_val_V_3_26_fu_252;
reg   [7:0] pix_val_V_4_26_fu_256;
reg   [7:0] pix_val_V_5_17_fu_260;
reg   [7:0] pix_val_V_0_1_fu_268;
reg   [7:0] pix_val_V_1_25_fu_272;
reg   [7:0] pix_val_V_2_16_fu_276;
reg   [7:0] pix_val_V_3_25_fu_280;
reg   [7:0] pix_val_V_4_25_fu_284;
reg   [7:0] pix_val_V_5_16_fu_288;
reg    ap_block_state1;
wire   [127:0] p_Result_28_i_i_fu_2886_p17;
reg    ap_block_pp0_stage5_01001;
wire   [127:0] p_Result_28_1_i_i_fu_2943_p17;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] p_Result_28_2_i_i_fu_3080_p17;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] p_Result_25_i_i_fu_3261_p17;
reg    ap_block_pp1_stage5_01001;
wire   [127:0] p_Result_25_1_i_i_fu_3318_p17;
reg    ap_block_pp1_stage0_01001;
wire   [127:0] p_Result_25_2_i_i_fu_3455_p17;
reg    ap_block_pp1_stage1_01001;
wire   [127:0] p_Result_21_7_i_i_fu_3644_p17;
reg    ap_block_pp2_stage1_01001;
wire   [0:0] empty_640_fu_2129_p2;
wire   [0:0] empty_fu_2124_p2;
wire   [0:0] empty_642_fu_2140_p2;
wire   [0:0] empty_641_fu_2134_p2;
wire   [0:0] empty_644_fu_2151_p2;
wire   [0:0] empty_643_fu_2145_p2;
wire   [0:0] empty_646_fu_2162_p2;
wire   [0:0] empty_645_fu_2156_p2;
wire   [0:0] empty_648_fu_2173_p2;
wire   [0:0] empty_647_fu_2167_p2;
wire   [0:0] empty_650_fu_2184_p2;
wire   [0:0] empty_649_fu_2178_p2;
wire   [8:0] zext_ln645_fu_2121_p1;
wire   [8:0] add_ln822_fu_2195_p2;
wire   [7:0] tmp_fu_2201_p4;
wire   [8:0] add_ln859_fu_2217_p2;
wire   [7:0] tmp_38_fu_2223_p4;
wire   [16:0] zext_ln948_fu_2239_p1;
wire   [16:0] add_ln948_fu_2242_p2;
wire   [12:0] trunc_ln4_fu_2248_p4;
wire   [12:0] add_ln949_fu_2258_p2;
wire   [16:0] zext_ln907_fu_2268_p1;
wire   [16:0] add_ln907_fu_2271_p2;
wire   [12:0] trunc_ln_fu_2277_p4;
wire   [12:0] add_ln908_fu_2287_p2;
wire   [16:0] zext_ln825_fu_2300_p1;
wire   [16:0] add_ln825_fu_2303_p2;
wire   [3:0] remainPix_fu_2297_p1;
wire   [2:0] lshr_ln_fu_2325_p4;
wire   [3:0] zext_ln828_fu_2334_p1;
wire   [12:0] sub25_i_i_fu_2346_p2;
wire   [7:0] empty_652_fu_2356_p2;
wire   [3:0] remainPix_1_fu_2338_p3;
wire   [2:0] tmp_39_fu_2373_p4;
wire   [1:0] tmp_40_fu_2395_p4;
wire   [26:0] grp_fu_3738_p2;
wire   [2:0] grp_fu_1798_p4;
wire   [3:0] zext_ln952_fu_2438_p1;
wire   [8:0] shl_ln2_fu_2450_p3;
wire   [6:0] shl_ln953_1_fu_2461_p3;
wire   [9:0] zext_ln953_fu_2457_p1;
wire   [9:0] zext_ln953_1_fu_2468_p1;
wire   [9:0] sub_ln953_fu_2472_p2;
wire   [9:0] add_ln953_fu_2478_p2;
wire   [2:0] trunc_ln6_fu_2484_p4;
wire   [3:0] remainPix_3_fu_2442_p3;
wire   [2:0] tmp_44_fu_2514_p4;
wire   [1:0] tmp_45_fu_2536_p4;
wire   [2:0] remainTrx_1_fu_2494_p3;
wire   [1:0] tmp_46_fu_2576_p4;
wire   [26:0] grp_fu_3745_p2;
wire   [3:0] zext_ln911_fu_2612_p1;
wire   [8:0] shl_ln_fu_2624_p3;
wire   [6:0] shl_ln912_1_fu_2635_p3;
wire   [9:0] zext_ln912_fu_2631_p1;
wire   [9:0] zext_ln912_1_fu_2642_p1;
wire   [9:0] sub_ln912_fu_2646_p2;
wire   [9:0] add_ln912_fu_2652_p2;
wire   [2:0] trunc_ln3_fu_2658_p4;
wire   [3:0] remainPix_2_fu_2616_p3;
wire   [2:0] tmp_41_fu_2688_p4;
wire   [1:0] tmp_42_fu_2710_p4;
wire   [2:0] remainTrx_fu_2668_p3;
wire   [1:0] tmp_43_fu_2750_p4;
wire   [11:0] zext_ln963_fu_2788_p1;
wire   [11:0] zext_ln922_fu_3163_p1;
wire   [0:0] trunc_ln834_fu_3533_p1;
wire   [13:0] zext_ln838_fu_3558_p1;
wire   [12:0] grp_fu_3738_p0;
wire   [14:0] grp_fu_3738_p1;
wire   [12:0] grp_fu_3745_p0;
wire   [14:0] grp_fu_3745_p1;
wire    ap_CS_fsm_state42;
reg   [35:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_block_pp2_stage1_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp2_stage5_subdone;
reg    ap_block_pp2_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [26:0] grp_fu_3738_p00;
wire   [26:0] grp_fu_3745_p00;
reg    ap_condition_3449;
reg    ap_condition_3453;
reg    ap_condition_3457;
reg    ap_condition_3461;
reg    ap_condition_3465;
reg    ap_condition_3469;
reg    ap_condition_3473;
reg    ap_condition_3477;
reg    ap_condition_3481;
reg    ap_condition_3485;
reg    ap_condition_1051;
reg    ap_condition_3492;
reg    ap_condition_3496;
reg    ap_condition_3500;
reg    ap_condition_3504;
reg    ap_condition_3508;
reg    ap_condition_3512;
reg    ap_condition_3516;
reg    ap_condition_3520;
reg    ap_condition_3524;
reg    ap_condition_3528;
reg    ap_condition_1061;
reg    ap_condition_3535;
reg    ap_condition_3539;
reg    ap_condition_3543;
reg    ap_condition_3547;
reg    ap_condition_3551;
reg    ap_condition_3555;
reg    ap_condition_3559;
reg    ap_condition_3563;
reg    ap_condition_3567;
reg    ap_condition_3571;
reg    ap_condition_1072;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

bd_v_multi_scaler_0_0_mul_mul_13ns_15ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 27 ))
mul_mul_13ns_15ns_27_4_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3738_p0),
    .din1(grp_fu_3738_p1),
    .ce(1'b1),
    .dout(grp_fu_3738_p2)
);

bd_v_multi_scaler_0_0_mul_mul_13ns_15ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 27 ))
mul_mul_13ns_15ns_27_4_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3745_p0),
    .din1(grp_fu_3745_p1),
    .ce(1'b1),
    .dout(grp_fu_3745_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state42)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln959_1_fu_2783_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)) | ((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln959_1_fu_2783_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln918_1_fu_3158_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)) | ((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln918_1_fu_3158_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state33) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln834_1_fu_3537_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln834_1_fu_3537_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_22_i_i_reg_433 <= pix_val_V_0_2_fu_240;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_22_i_i_reg_433 <= pix_val_V_0_7_fu_2822_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_23_i_i_reg_498 <= ap_phi_reg_pp0_iter0_pix_val_V_0_22_i_i_reg_433;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_23_i_i_reg_498 <= pix_val_V_0_10_fu_2854_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_24_i_i_reg_564 <= ap_phi_reg_pp0_iter0_pix_val_V_0_23_i_i_reg_498;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_24_i_i_reg_564 <= pix_val_V_0_13_fu_2862_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_25_i_i_reg_630 <= ap_phi_reg_pp0_iter0_pix_val_V_0_24_i_i_reg_564;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_25_i_i_reg_630 <= pix_val_V_0_16_fu_2870_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_26_i_i_reg_696 <= ap_phi_reg_pp0_iter0_pix_val_V_0_25_i_i_reg_630;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_26_i_i_reg_696 <= pix_val_V_0_19_fu_2878_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_22_i_i_reg_423 <= pix_val_V_1_26_fu_244;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_22_i_i_reg_423 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_23_i_i_reg_487 <= ap_phi_reg_pp0_iter0_pix_val_V_1_22_i_i_reg_423;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_23_i_i_reg_487 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_24_i_i_reg_553 <= ap_phi_reg_pp0_iter0_pix_val_V_1_23_i_i_reg_487;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_24_i_i_reg_553 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_25_i_i_reg_619 <= ap_phi_reg_pp0_iter0_pix_val_V_1_24_i_i_reg_553;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_25_i_i_reg_619 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_26_i_i_reg_685 <= ap_phi_reg_pp0_iter0_pix_val_V_1_25_i_i_reg_619;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_26_i_i_reg_685 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_12_i_i_reg_413 <= pix_val_V_2_17_fu_248;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_12_i_i_reg_413 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_13_i_i_reg_476 <= ap_phi_reg_pp0_iter0_pix_val_V_2_12_i_i_reg_413;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_13_i_i_reg_476 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_14_i_i_reg_542 <= ap_phi_reg_pp0_iter0_pix_val_V_2_13_i_i_reg_476;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_14_i_i_reg_542 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_15_i_i_reg_608 <= ap_phi_reg_pp0_iter0_pix_val_V_2_14_i_i_reg_542;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_15_i_i_reg_608 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_16_i_i_reg_674 <= ap_phi_reg_pp0_iter0_pix_val_V_2_15_i_i_reg_608;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_2_16_i_i_reg_674 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_22_i_i_reg_403 <= pix_val_V_3_26_fu_252;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_22_i_i_reg_403 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_23_i_i_reg_465 <= ap_phi_reg_pp0_iter0_pix_val_V_3_22_i_i_reg_403;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_23_i_i_reg_465 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_24_i_i_reg_531 <= ap_phi_reg_pp0_iter0_pix_val_V_3_23_i_i_reg_465;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_24_i_i_reg_531 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_25_i_i_reg_597 <= ap_phi_reg_pp0_iter0_pix_val_V_3_24_i_i_reg_531;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_25_i_i_reg_597 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_26_i_i_reg_663 <= ap_phi_reg_pp0_iter0_pix_val_V_3_25_i_i_reg_597;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_26_i_i_reg_663 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_22_i_i_reg_393 <= pix_val_V_4_26_fu_256;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_22_i_i_reg_393 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_23_i_i_reg_454 <= ap_phi_reg_pp0_iter0_pix_val_V_4_22_i_i_reg_393;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_23_i_i_reg_454 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_24_i_i_reg_520 <= ap_phi_reg_pp0_iter0_pix_val_V_4_23_i_i_reg_454;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_24_i_i_reg_520 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_25_i_i_reg_586 <= ap_phi_reg_pp0_iter0_pix_val_V_4_24_i_i_reg_520;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_25_i_i_reg_586 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_26_i_i_reg_652 <= ap_phi_reg_pp0_iter0_pix_val_V_4_25_i_i_reg_586;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_26_i_i_reg_652 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3453)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_12_i_i_reg_383 <= pix_val_V_5_17_fu_260;
        end else if ((1'b1 == ap_condition_3449)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_12_i_i_reg_383 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3461)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_13_i_i_reg_443 <= ap_phi_reg_pp0_iter0_pix_val_V_5_12_i_i_reg_383;
        end else if ((1'b1 == ap_condition_3457)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_13_i_i_reg_443 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3469)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_14_i_i_reg_509 <= ap_phi_reg_pp0_iter0_pix_val_V_5_13_i_i_reg_443;
        end else if ((1'b1 == ap_condition_3465)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_14_i_i_reg_509 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3477)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_15_i_i_reg_575 <= ap_phi_reg_pp0_iter0_pix_val_V_5_14_i_i_reg_509;
        end else if ((1'b1 == ap_condition_3473)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_15_i_i_reg_575 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3485)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_16_i_i_reg_641 <= ap_phi_reg_pp0_iter0_pix_val_V_5_15_i_i_reg_575;
        end else if ((1'b1 == ap_condition_3481)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_5_16_i_i_reg_641 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_27_i_i_reg_762 <= ap_phi_reg_pp0_iter0_pix_val_V_0_26_i_i_reg_696;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_27_i_i_reg_762 <= ap_phi_reg_pp0_iter0_pix_val_V_0_27_i_i_reg_762;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823 <= ap_phi_reg_pp0_iter1_pix_val_V_0_27_i_i_reg_762;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823 <= pix_val_V_0_24_fu_2935_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823 <= ap_phi_reg_pp0_iter0_pix_val_V_0_28_i_i_reg_823;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_29_i_i_reg_883 <= pix_val_V_0_26_fu_2939_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_29_i_i_reg_883 <= ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_883;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_27_i_i_reg_751 <= ap_phi_reg_pp0_iter0_pix_val_V_1_26_i_i_reg_685;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_27_i_i_reg_751 <= ap_phi_reg_pp0_iter0_pix_val_V_1_27_i_i_reg_751;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813 <= ap_phi_reg_pp0_iter1_pix_val_V_1_27_i_i_reg_751;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813 <= {{stream_out_dout[15:8]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813 <= ap_phi_reg_pp0_iter0_pix_val_V_1_28_i_i_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_29_i_i_reg_873 <= {{stream_out_dout[15:8]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_29_i_i_reg_873 <= ap_phi_reg_pp0_iter0_pix_val_V_1_29_i_i_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_2_17_i_i_reg_740 <= ap_phi_reg_pp0_iter0_pix_val_V_2_16_i_i_reg_674;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_2_17_i_i_reg_740 <= ap_phi_reg_pp0_iter0_pix_val_V_2_17_i_i_reg_740;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803 <= ap_phi_reg_pp0_iter1_pix_val_V_2_17_i_i_reg_740;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803 <= {{stream_out_dout[23:16]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803 <= ap_phi_reg_pp0_iter0_pix_val_V_2_18_i_i_reg_803;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_2_19_i_i_reg_863 <= {{stream_out_dout[23:16]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_2_19_i_i_reg_863 <= ap_phi_reg_pp0_iter0_pix_val_V_2_19_i_i_reg_863;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_27_i_i_reg_729 <= ap_phi_reg_pp0_iter0_pix_val_V_3_26_i_i_reg_663;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_27_i_i_reg_729 <= ap_phi_reg_pp0_iter0_pix_val_V_3_27_i_i_reg_729;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793 <= ap_phi_reg_pp0_iter1_pix_val_V_3_27_i_i_reg_729;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793 <= {{stream_out_dout[31:24]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793 <= ap_phi_reg_pp0_iter0_pix_val_V_3_28_i_i_reg_793;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_29_i_i_reg_853 <= {{stream_out_dout[31:24]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_29_i_i_reg_853 <= ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_853;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_4_27_i_i_reg_718 <= ap_phi_reg_pp0_iter0_pix_val_V_4_26_i_i_reg_652;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_4_27_i_i_reg_718 <= ap_phi_reg_pp0_iter0_pix_val_V_4_27_i_i_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783 <= ap_phi_reg_pp0_iter1_pix_val_V_4_27_i_i_reg_718;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783 <= {{stream_out_dout[39:32]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783 <= ap_phi_reg_pp0_iter0_pix_val_V_4_28_i_i_reg_783;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_29_i_i_reg_843 <= {{stream_out_dout[39:32]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_29_i_i_reg_843 <= ap_phi_reg_pp0_iter0_pix_val_V_4_29_i_i_reg_843;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1051)) begin
        if (((or_ln968_5_reg_4229 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_5_17_i_i_reg_707 <= ap_phi_reg_pp0_iter0_pix_val_V_5_16_i_i_reg_641;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_5_17_i_i_reg_707 <= ap_phi_reg_pp0_iter0_pix_val_V_5_17_i_i_reg_707;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln968_6_reg_4238 == 1'd0) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773 <= ap_phi_reg_pp0_iter1_pix_val_V_5_17_i_i_reg_707;
    end else if (((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773 <= {{stream_out_dout[47:40]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773 <= ap_phi_reg_pp0_iter0_pix_val_V_5_18_i_i_reg_773;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_5_19_i_i_reg_833 <= {{stream_out_dout[47:40]}};
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_5_19_i_i_reg_833 <= ap_phi_reg_pp0_iter0_pix_val_V_5_19_i_i_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_i_reg_966 <= pix_val_V_0_1_fu_268;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_i_reg_966 <= pix_val_V_0_6_fu_3197_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_i_reg_1031 <= ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_i_reg_966;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_i_reg_1031 <= pix_val_V_0_9_fu_3229_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_i_reg_1097 <= ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_i_reg_1031;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_i_reg_1097 <= pix_val_V_0_12_fu_3237_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_i_reg_1163 <= ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_i_reg_1097;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_i_reg_1163 <= pix_val_V_0_15_fu_3245_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_i_reg_1229 <= ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_i_reg_1163;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_i_reg_1229 <= pix_val_V_0_18_fu_3253_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_i_reg_956 <= pix_val_V_1_25_fu_272;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_i_reg_956 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_i_reg_1020 <= ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_i_reg_956;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_i_reg_1020 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_i_reg_1086 <= ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_i_reg_1020;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_i_reg_1086 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_i_reg_1152 <= ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_i_reg_1086;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_i_reg_1152 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_i_reg_1218 <= ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_i_reg_1152;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_i_reg_1218 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_i_reg_946 <= pix_val_V_2_16_fu_276;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_i_reg_946 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_i_reg_1009 <= ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_i_reg_946;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_i_reg_1009 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_i_reg_1075 <= ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_i_reg_1009;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_i_reg_1075 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_i_reg_1141 <= ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_i_reg_1075;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_i_reg_1141 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_i_reg_1207 <= ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_i_reg_1141;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_i_reg_1207 <= {{stream_out_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_i_reg_936 <= pix_val_V_3_25_fu_280;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_i_reg_936 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_i_reg_998 <= ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_i_reg_936;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_i_reg_998 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_i_reg_1064 <= ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_i_reg_998;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_i_reg_1064 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_i_reg_1130 <= ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_i_reg_1064;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_i_reg_1130 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_i_reg_1196 <= ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_i_reg_1130;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_i_reg_1196 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_i_reg_926 <= pix_val_V_4_25_fu_284;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_i_reg_926 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_i_reg_987 <= ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_i_reg_926;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_i_reg_987 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_i_reg_1053 <= ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_i_reg_987;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_i_reg_1053 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_i_reg_1119 <= ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_i_reg_1053;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_i_reg_1119 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_i_reg_1185 <= ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_i_reg_1119;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_i_reg_1185 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3496)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_i_reg_916 <= pix_val_V_5_16_fu_288;
        end else if ((1'b1 == ap_condition_3492)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_i_reg_916 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3504)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_i_reg_976 <= ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_i_reg_916;
        end else if ((1'b1 == ap_condition_3500)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_i_reg_976 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3512)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_i_reg_1042 <= ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_i_reg_976;
        end else if ((1'b1 == ap_condition_3508)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_i_reg_1042 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3520)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_i_reg_1108 <= ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_i_reg_1042;
        end else if ((1'b1 == ap_condition_3516)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_i_reg_1108 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3528)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_i_reg_1174 <= ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_i_reg_1108;
        end else if ((1'b1 == ap_condition_3524)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_i_reg_1174 <= {{stream_out_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_i_reg_1295 <= ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_i_reg_1229;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_i_reg_1295 <= ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_i_reg_1295;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356 <= ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_i_reg_1295;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356 <= pix_val_V_0_23_fu_3310_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356 <= ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_i_reg_1356;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_i_reg_1416 <= pix_val_V_0_25_fu_3314_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_i_reg_1416 <= ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_i_reg_1416;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_i_reg_1284 <= ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_i_reg_1218;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_i_reg_1284 <= ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_i_reg_1284;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346 <= ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_i_reg_1284;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346 <= {{stream_out_dout[15:8]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346 <= ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_i_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_i_reg_1406 <= {{stream_out_dout[15:8]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_i_reg_1406 <= ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_i_reg_1406;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_i_reg_1273 <= ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_i_reg_1207;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_i_reg_1273 <= ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_i_reg_1273;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336 <= ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_i_reg_1273;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336 <= {{stream_out_dout[23:16]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336 <= ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_i_reg_1336;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_i_reg_1396 <= {{stream_out_dout[23:16]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_i_reg_1396 <= ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_i_reg_1396;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_i_reg_1262 <= ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_i_reg_1196;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_i_reg_1262 <= ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_i_reg_1262;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326 <= ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_i_reg_1262;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326 <= {{stream_out_dout[31:24]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326 <= ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_i_reg_1326;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_i_reg_1386 <= {{stream_out_dout[31:24]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_i_reg_1386 <= ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_i_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_i_reg_1251 <= ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_i_reg_1185;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_i_reg_1251 <= ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_i_reg_1251;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316 <= ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_i_reg_1251;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316 <= {{stream_out_dout[39:32]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316 <= ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_i_reg_1316;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_i_reg_1376 <= {{stream_out_dout[39:32]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_i_reg_1376 <= ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_i_reg_1376;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((or_ln927_5_reg_4372 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_i_reg_1240 <= ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_i_reg_1174;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_i_reg_1240 <= ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_i_reg_1240;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln927_6_reg_4381 == 1'd0) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306 <= ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_i_reg_1240;
    end else if (((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306 <= {{stream_out_dout[47:40]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306 <= ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_i_reg_1306;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_i_reg_1366 <= {{stream_out_dout[47:40]}};
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_i_reg_1366 <= ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_i_reg_1366;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3539)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_1478 <= pix_val_V_0_fu_220;
        end else if ((1'b1 == ap_condition_3535)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_1478 <= pix_val_V_0_3_fu_3572_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3547)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_1521 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_1478;
        end else if ((1'b1 == ap_condition_3543)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_1521 <= pix_val_V_0_4_fu_3592_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3555)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_1565 <= ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_1521;
        end else if ((1'b1 == ap_condition_3551)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_1565 <= pix_val_V_0_5_fu_3600_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3563)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_1609 <= ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_1565;
        end else if ((1'b1 == ap_condition_3559)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_1609 <= pix_val_V_0_8_fu_3608_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3571)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_6_i_i_reg_1653 <= ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_1609;
        end else if ((1'b1 == ap_condition_3567)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_6_i_i_reg_1653 <= pix_val_V_0_11_fu_3616_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3539)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_1468 <= pix_val_V_1_24_fu_224;
        end else if ((1'b1 == ap_condition_3535)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_1468 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3547)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_1510 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_1468;
        end else if ((1'b1 == ap_condition_3543)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_1510 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3555)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_1554 <= ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_1510;
        end else if ((1'b1 == ap_condition_3551)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_1554 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3563)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_1598 <= ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_1554;
        end else if ((1'b1 == ap_condition_3559)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_1598 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3571)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_6_i_i_reg_1642 <= ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_1598;
        end else if ((1'b1 == ap_condition_3567)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_6_i_i_reg_1642 <= {{stream_out_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3539)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_1458 <= pix_val_V_3_24_fu_228;
        end else if ((1'b1 == ap_condition_3535)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_1458 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3547)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_1499 <= ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_1458;
        end else if ((1'b1 == ap_condition_3543)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_1499 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3555)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_1543 <= ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_1499;
        end else if ((1'b1 == ap_condition_3551)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_1543 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3563)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_1587 <= ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_1543;
        end else if ((1'b1 == ap_condition_3559)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_1587 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3571)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_6_i_i_reg_1631 <= ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_1587;
        end else if ((1'b1 == ap_condition_3567)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_6_i_i_reg_1631 <= {{stream_out_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3539)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_1448 <= pix_val_V_4_24_fu_232;
        end else if ((1'b1 == ap_condition_3535)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_1448 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3547)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_1488 <= ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_1448;
        end else if ((1'b1 == ap_condition_3543)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_1488 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3555)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_1532 <= ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_1488;
        end else if ((1'b1 == ap_condition_3551)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_1532 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3563)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_1576 <= ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_1532;
        end else if ((1'b1 == ap_condition_3559)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_1576 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln838_reg_4417 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3571)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_6_i_i_reg_1620 <= ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_1576;
        end else if ((1'b1 == ap_condition_3567)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_6_i_i_reg_1620 <= {{stream_out_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((or_ln843_5_reg_4497 == 1'd0) & (icmp_ln838_reg_4417 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_7_i_i_reg_1697 <= ap_phi_reg_pp2_iter0_pix_val_V_0_6_i_i_reg_1653;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_7_i_i_reg_1697 <= ap_phi_reg_pp2_iter0_pix_val_V_0_7_i_i_reg_1697;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln843_6_reg_4506 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738 <= ap_phi_reg_pp2_iter1_pix_val_V_0_7_i_i_reg_1697;
    end else if (((or_ln843_6_reg_4506 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738 <= pix_val_V_0_17_fu_3636_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738 <= ap_phi_reg_pp2_iter0_pix_val_V_0_8_i_i_reg_1738;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln843_7_reg_4510 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_9_i_i_reg_1778 <= pix_val_V_0_20_fu_3640_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_9_i_i_reg_1778 <= ap_phi_reg_pp2_iter0_pix_val_V_0_9_i_i_reg_1778;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((or_ln843_5_reg_4497 == 1'd0) & (icmp_ln838_reg_4417 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_7_i_i_reg_1686 <= ap_phi_reg_pp2_iter0_pix_val_V_1_6_i_i_reg_1642;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_7_i_i_reg_1686 <= ap_phi_reg_pp2_iter0_pix_val_V_1_7_i_i_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln843_6_reg_4506 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728 <= ap_phi_reg_pp2_iter1_pix_val_V_1_7_i_i_reg_1686;
    end else if (((or_ln843_6_reg_4506 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728 <= {{stream_out_dout[15:8]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728 <= ap_phi_reg_pp2_iter0_pix_val_V_1_8_i_i_reg_1728;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln843_7_reg_4510 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_9_i_i_reg_1768 <= {{stream_out_dout[15:8]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_9_i_i_reg_1768 <= ap_phi_reg_pp2_iter0_pix_val_V_1_9_i_i_reg_1768;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((or_ln843_5_reg_4497 == 1'd0) & (icmp_ln838_reg_4417 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_7_i_i_reg_1675 <= ap_phi_reg_pp2_iter0_pix_val_V_3_6_i_i_reg_1631;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_7_i_i_reg_1675 <= ap_phi_reg_pp2_iter0_pix_val_V_3_7_i_i_reg_1675;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln843_6_reg_4506 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718 <= ap_phi_reg_pp2_iter1_pix_val_V_3_7_i_i_reg_1675;
    end else if (((or_ln843_6_reg_4506 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718 <= {{stream_out_dout[31:24]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718 <= ap_phi_reg_pp2_iter0_pix_val_V_3_8_i_i_reg_1718;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln843_7_reg_4510 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_9_i_i_reg_1758 <= {{stream_out_dout[31:24]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_9_i_i_reg_1758 <= ap_phi_reg_pp2_iter0_pix_val_V_3_9_i_i_reg_1758;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((or_ln843_5_reg_4497 == 1'd0) & (icmp_ln838_reg_4417 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_7_i_i_reg_1664 <= ap_phi_reg_pp2_iter0_pix_val_V_4_6_i_i_reg_1620;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_7_i_i_reg_1664 <= ap_phi_reg_pp2_iter0_pix_val_V_4_7_i_i_reg_1664;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln843_6_reg_4506 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708 <= ap_phi_reg_pp2_iter1_pix_val_V_4_7_i_i_reg_1664;
    end else if (((or_ln843_6_reg_4506 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708 <= {{stream_out_dout[39:32]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708 <= ap_phi_reg_pp2_iter0_pix_val_V_4_8_i_i_reg_1708;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln843_7_reg_4510 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_9_i_i_reg_1748 <= {{stream_out_dout[39:32]}};
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_9_i_i_reg_1748 <= ap_phi_reg_pp2_iter0_pix_val_V_4_9_i_i_reg_1748;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        x_7_reg_904 <= x_10_reg_4305;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln918_1_fu_3158_p2 == 1'd0))) begin
        x_7_reg_904 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_8_reg_371 <= x_11_reg_4162;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln959_1_fu_2783_p2 == 1'd0))) begin
        x_8_reg_371 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        x_reg_1437 <= x_9_reg_4412;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln834_1_fu_3537_p2 == 1'd0))) begin
        x_reg_1437 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((grp_fu_1788_p2 == 1'd0) & (8'd21 == OutPixelFmt_read_reg_3769)) | ((grp_fu_1788_p2 == 1'd0) & (8'd20 == OutPixelFmt_read_reg_3769))))) begin
        y_7_reg_893 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y_7_reg_893 <= y_9_reg_4256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_fu_1788_p2 == 1'd0) & (8'd29 == OutPixelFmt_read_reg_3769))) begin
        y_8_reg_360 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_8_reg_360 <= y_10_reg_4113;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        y_reg_1426 <= y_6_reg_4399;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_1788_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd1) & (empty_651_fu_2189_p2 == 1'd0))) begin
        y_reg_1426 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        HeightOut_read_reg_3752 <= HeightOut_dout;
        OutPixelFmt_read_reg_3769 <= OutPixelFmt_dout;
        mul_ln940_loc_read_reg_3760 <= mul_ln940_loc_dout;
        remPix_reg_3782 <= WidthOut_cast2_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln968_5_reg_4229 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_27_i_i_reg_762 <= pix_val_V_0_22_fu_2923_p1;
        ap_phi_reg_pp0_iter0_pix_val_V_1_27_i_i_reg_751 <= {{stream_out_dout[15:8]}};
        ap_phi_reg_pp0_iter0_pix_val_V_2_17_i_i_reg_740 <= {{stream_out_dout[23:16]}};
        ap_phi_reg_pp0_iter0_pix_val_V_3_27_i_i_reg_729 <= {{stream_out_dout[31:24]}};
        ap_phi_reg_pp0_iter0_pix_val_V_4_27_i_i_reg_718 <= {{stream_out_dout[39:32]}};
        ap_phi_reg_pp0_iter0_pix_val_V_5_17_i_i_reg_707 <= {{stream_out_dout[47:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln927_5_reg_4372 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_i_reg_1295 <= pix_val_V_0_21_fu_3298_p1;
        ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_i_reg_1284 <= {{stream_out_dout[15:8]}};
        ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_i_reg_1273 <= {{stream_out_dout[23:16]}};
        ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_i_reg_1262 <= {{stream_out_dout[31:24]}};
        ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_i_reg_1251 <= {{stream_out_dout[39:32]}};
        ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_i_reg_1240 <= {{stream_out_dout[47:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage6) & (or_ln843_5_reg_4497 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage6_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ap_phi_reg_pp2_iter0_pix_val_V_0_7_i_i_reg_1697 <= pix_val_V_0_14_fu_3624_p1;
        ap_phi_reg_pp2_iter0_pix_val_V_1_7_i_i_reg_1686 <= {{stream_out_dout[15:8]}};
        ap_phi_reg_pp2_iter0_pix_val_V_3_7_i_i_reg_1675 <= {{stream_out_dout[31:24]}};
        ap_phi_reg_pp2_iter0_pix_val_V_4_7_i_i_reg_1664 <= {{stream_out_dout[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln922_fu_3167_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cmp102_i_i_reg_4269 <= cmp102_i_i_fu_3172_p2;
        or_ln927_reg_4280 <= or_ln927_fu_3177_p2;
        or_ln939_1_reg_4288 <= or_ln939_1_fu_3187_p2;
        or_ln939_2_reg_4292 <= or_ln939_2_fu_3192_p2;
        or_ln939_reg_4284 <= or_ln939_fu_3182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln963_fu_2792_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp180_i_i_reg_4126 <= cmp180_i_i_fu_2797_p2;
        or_ln968_reg_4137 <= or_ln968_fu_2802_p2;
        or_ln980_1_reg_4145 <= or_ln980_1_fu_2812_p2;
        or_ln980_2_reg_4149 <= or_ln980_2_fu_2817_p2;
        or_ln980_reg_4141 <= or_ln980_fu_2807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_fu_3553_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cmp26_i_i_reg_4421 <= cmp26_i_i_fu_3562_p2;
        or_ln843_reg_4432 <= or_ln843_fu_3567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_1788_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd1) & (empty_651_fu_2189_p2 == 1'd0))) begin
        empty_653_reg_3853 <= empty_653_fu_2361_p2;
        icmp_ln843_1_reg_3863 <= icmp_ln843_1_fu_2383_p2;
        icmp_ln843_2_reg_3868 <= icmp_ln843_2_fu_2389_p2;
        icmp_ln843_3_reg_3873 <= icmp_ln843_3_fu_2405_p2;
        icmp_ln843_4_reg_3878 <= icmp_ln843_4_fu_2411_p2;
        icmp_ln843_5_reg_3883 <= icmp_ln843_5_fu_2417_p2;
        icmp_ln843_6_reg_3888 <= icmp_ln843_6_fu_2423_p2;
        icmp_ln843_reg_3858 <= icmp_ln843_fu_2367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln822_fu_2211_p2 == 1'd1) & (empty_651_fu_2189_p2 == 1'd0))) begin
        icmp_ln828_reg_3816 <= icmp_ln828_fu_2319_p2;
        sext_ln834_reg_3821 <= sext_ln834_fu_2352_p1;
        trunc_ln825_1_reg_3811 <= {{add_ln825_fu_2303_p2[16:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln838_reg_4417 <= icmp_ln838_fu_3553_p2;
        icmp_ln838_reg_4417_pp2_iter1_reg <= icmp_ln838_reg_4417;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((8'd21 == OutPixelFmt_read_reg_3769) | (8'd20 == OutPixelFmt_read_reg_3769)))) begin
        icmp_ln911_reg_4008 <= grp_fu_1793_p2;
        sub101_i_i_reg_4013 <= sub101_i_i_fu_2676_p2;
        trunc_ln2_reg_4003 <= {{grp_fu_3745_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln922_reg_4265 <= icmp_ln922_fu_3167_p2;
        icmp_ln922_reg_4265_pp1_iter1_reg <= icmp_ln922_reg_4265;
        or_ln939_2_reg_4292_pp1_iter1_reg <= or_ln939_2_reg_4292;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((grp_fu_1788_p2 == 1'd0) & (8'd21 == OutPixelFmt_read_reg_3769)) | ((grp_fu_1788_p2 == 1'd0) & (8'd20 == OutPixelFmt_read_reg_3769))))) begin
        icmp_ln927_1_reg_4068 <= icmp_ln927_1_fu_2698_p2;
        icmp_ln927_2_reg_4073 <= icmp_ln927_2_fu_2704_p2;
        icmp_ln927_3_reg_4078 <= icmp_ln927_3_fu_2720_p2;
        icmp_ln927_4_reg_4083 <= icmp_ln927_4_fu_2726_p2;
        icmp_ln927_5_reg_4088 <= icmp_ln927_5_fu_2732_p2;
        icmp_ln927_6_reg_4093 <= icmp_ln927_6_fu_2738_p2;
        icmp_ln927_reg_4063 <= icmp_ln927_fu_2682_p2;
        icmp_ln939_1_reg_4103 <= icmp_ln939_1_fu_2760_p2;
        icmp_ln939_2_reg_4108 <= icmp_ln939_2_fu_2766_p2;
        icmp_ln939_reg_4098 <= icmp_ln939_fu_2744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (8'd29 == OutPixelFmt_read_reg_3769))) begin
        icmp_ln952_reg_3898 <= grp_fu_1793_p2;
        sub179_i_i_reg_3903 <= sub179_i_i_fu_2502_p2;
        trunc_ln5_reg_3893 <= {{grp_fu_3738_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln963_reg_4122 <= icmp_ln963_fu_2792_p2;
        icmp_ln963_reg_4122_pp0_iter1_reg <= icmp_ln963_reg_4122;
        or_ln980_2_reg_4149_pp0_iter1_reg <= or_ln980_2_reg_4149;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_fu_1788_p2 == 1'd0) & (8'd29 == OutPixelFmt_read_reg_3769))) begin
        icmp_ln968_1_reg_3958 <= icmp_ln968_1_fu_2524_p2;
        icmp_ln968_2_reg_3963 <= icmp_ln968_2_fu_2530_p2;
        icmp_ln968_3_reg_3968 <= icmp_ln968_3_fu_2546_p2;
        icmp_ln968_4_reg_3973 <= icmp_ln968_4_fu_2552_p2;
        icmp_ln968_5_reg_3978 <= icmp_ln968_5_fu_2558_p2;
        icmp_ln968_6_reg_3983 <= icmp_ln968_6_fu_2564_p2;
        icmp_ln968_reg_3953 <= icmp_ln968_fu_2508_p2;
        icmp_ln980_1_reg_3993 <= icmp_ln980_1_fu_2586_p2;
        icmp_ln980_2_reg_3998 <= icmp_ln980_2_fu_2592_p2;
        icmp_ln980_reg_3988 <= icmp_ln980_fu_2570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln834_1_fu_3537_p2 == 1'd0))) begin
        or_cond89_i_i_reg_4408 <= or_cond89_i_i_fu_3542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        or_ln843_1_reg_4441 <= or_ln843_1_fu_3576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        or_ln843_2_reg_4470 <= or_ln843_2_fu_3596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001))) begin
        or_ln843_3_reg_4479 <= or_ln843_3_fu_3604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001))) begin
        or_ln843_4_reg_4488 <= or_ln843_4_fu_3612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001))) begin
        or_ln843_5_reg_4497 <= or_ln843_5_fu_3620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage6) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage6_11001))) begin
        or_ln843_6_reg_4506 <= or_ln843_6_fu_3628_p2;
        or_ln843_7_reg_4510 <= or_ln843_7_fu_3632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        or_ln927_1_reg_4301 <= or_ln927_1_fu_3201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001))) begin
        or_ln927_2_reg_4345 <= or_ln927_2_fu_3233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        or_ln927_3_reg_4354 <= or_ln927_3_fu_3241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        or_ln927_4_reg_4363 <= or_ln927_4_fu_3249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        or_ln927_5_reg_4372 <= or_ln927_5_fu_3257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        or_ln927_6_reg_4381 <= or_ln927_6_fu_3302_p2;
        or_ln927_7_reg_4385 <= or_ln927_7_fu_3306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        or_ln968_1_reg_4158 <= or_ln968_1_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        or_ln968_2_reg_4202 <= or_ln968_2_fu_2858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        or_ln968_3_reg_4211 <= or_ln968_3_fu_2866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        or_ln968_4_reg_4220 <= or_ln968_4_fu_2874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        or_ln968_5_reg_4229 <= or_ln968_5_fu_2882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        or_ln968_6_reg_4238 <= or_ln968_6_fu_2927_p2;
        or_ln968_7_reg_4242 <= or_ln968_7_fu_2931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        pix_val_V_0_12_i_i_reg_966 <= ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_i_reg_966;
        pix_val_V_1_12_i_i_reg_956 <= ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_i_reg_956;
        pix_val_V_2_2_i_i_reg_946 <= ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_i_reg_946;
        pix_val_V_3_12_i_i_reg_936 <= ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_i_reg_936;
        pix_val_V_4_12_i_i_reg_926 <= ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_i_reg_926;
        pix_val_V_5_2_i_i_reg_916 <= ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_i_reg_916;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        pix_val_V_0_13_i_i_reg_1031 <= ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_i_reg_1031;
        pix_val_V_1_13_i_i_reg_1020 <= ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_i_reg_1020;
        pix_val_V_2_3_i_i_reg_1009 <= ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_i_reg_1009;
        pix_val_V_3_13_i_i_reg_998 <= ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_i_reg_998;
        pix_val_V_4_13_i_i_reg_987 <= ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_i_reg_987;
        pix_val_V_5_3_i_i_reg_976 <= ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_i_reg_976;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        pix_val_V_0_15_i_i_reg_1163 <= ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_i_reg_1163;
        pix_val_V_1_15_i_i_reg_1152 <= ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_i_reg_1152;
        pix_val_V_2_5_i_i_reg_1141 <= ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_i_reg_1141;
        pix_val_V_3_15_i_i_reg_1130 <= ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_i_reg_1130;
        pix_val_V_4_15_i_i_reg_1119 <= ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_i_reg_1119;
        pix_val_V_5_5_i_i_reg_1108 <= ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_i_reg_1108;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        pix_val_V_0_16_i_i_reg_1229 <= ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_i_reg_1229;
        pix_val_V_1_16_i_i_reg_1218 <= ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_i_reg_1218;
        pix_val_V_2_6_i_i_reg_1207 <= ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_i_reg_1207;
        pix_val_V_3_16_i_i_reg_1196 <= ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_i_reg_1196;
        pix_val_V_4_16_i_i_reg_1185 <= ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_i_reg_1185;
        pix_val_V_5_6_i_i_reg_1174 <= ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_i_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        pix_val_V_0_1_fu_268 <= ap_phi_mux_pix_val_V_0_19_i_i_phi_fu_1419_p4;
        pix_val_V_1_25_fu_272 <= ap_phi_mux_pix_val_V_1_19_i_i_phi_fu_1409_p4;
        pix_val_V_2_16_fu_276 <= ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_1399_p4;
        pix_val_V_3_25_fu_280 <= ap_phi_mux_pix_val_V_3_19_i_i_phi_fu_1389_p4;
        pix_val_V_4_25_fu_284 <= ap_phi_mux_pix_val_V_4_19_i_i_phi_fu_1379_p4;
        pix_val_V_5_16_fu_288 <= ap_phi_mux_pix_val_V_5_9_i_i_phi_fu_1369_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        pix_val_V_0_22_i_i_reg_433 <= ap_phi_reg_pp0_iter0_pix_val_V_0_22_i_i_reg_433;
        pix_val_V_1_22_i_i_reg_423 <= ap_phi_reg_pp0_iter0_pix_val_V_1_22_i_i_reg_423;
        pix_val_V_2_12_i_i_reg_413 <= ap_phi_reg_pp0_iter0_pix_val_V_2_12_i_i_reg_413;
        pix_val_V_3_22_i_i_reg_403 <= ap_phi_reg_pp0_iter0_pix_val_V_3_22_i_i_reg_403;
        pix_val_V_4_22_i_i_reg_393 <= ap_phi_reg_pp0_iter0_pix_val_V_4_22_i_i_reg_393;
        pix_val_V_5_12_i_i_reg_383 <= ap_phi_reg_pp0_iter0_pix_val_V_5_12_i_i_reg_383;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        pix_val_V_0_23_i_i_reg_498 <= ap_phi_reg_pp0_iter0_pix_val_V_0_23_i_i_reg_498;
        pix_val_V_1_23_i_i_reg_487 <= ap_phi_reg_pp0_iter0_pix_val_V_1_23_i_i_reg_487;
        pix_val_V_2_13_i_i_reg_476 <= ap_phi_reg_pp0_iter0_pix_val_V_2_13_i_i_reg_476;
        pix_val_V_3_23_i_i_reg_465 <= ap_phi_reg_pp0_iter0_pix_val_V_3_23_i_i_reg_465;
        pix_val_V_4_23_i_i_reg_454 <= ap_phi_reg_pp0_iter0_pix_val_V_4_23_i_i_reg_454;
        pix_val_V_5_13_i_i_reg_443 <= ap_phi_reg_pp0_iter0_pix_val_V_5_13_i_i_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        pix_val_V_0_25_i_i_reg_630 <= ap_phi_reg_pp0_iter0_pix_val_V_0_25_i_i_reg_630;
        pix_val_V_1_25_i_i_reg_619 <= ap_phi_reg_pp0_iter0_pix_val_V_1_25_i_i_reg_619;
        pix_val_V_2_15_i_i_reg_608 <= ap_phi_reg_pp0_iter0_pix_val_V_2_15_i_i_reg_608;
        pix_val_V_3_25_i_i_reg_597 <= ap_phi_reg_pp0_iter0_pix_val_V_3_25_i_i_reg_597;
        pix_val_V_4_25_i_i_reg_586 <= ap_phi_reg_pp0_iter0_pix_val_V_4_25_i_i_reg_586;
        pix_val_V_5_15_i_i_reg_575 <= ap_phi_reg_pp0_iter0_pix_val_V_5_15_i_i_reg_575;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        pix_val_V_0_26_i_i_reg_696 <= ap_phi_reg_pp0_iter0_pix_val_V_0_26_i_i_reg_696;
        pix_val_V_1_26_i_i_reg_685 <= ap_phi_reg_pp0_iter0_pix_val_V_1_26_i_i_reg_685;
        pix_val_V_2_16_i_i_reg_674 <= ap_phi_reg_pp0_iter0_pix_val_V_2_16_i_i_reg_674;
        pix_val_V_3_26_i_i_reg_663 <= ap_phi_reg_pp0_iter0_pix_val_V_3_26_i_i_reg_663;
        pix_val_V_4_26_i_i_reg_652 <= ap_phi_reg_pp0_iter0_pix_val_V_4_26_i_i_reg_652;
        pix_val_V_5_16_i_i_reg_641 <= ap_phi_reg_pp0_iter0_pix_val_V_5_16_i_i_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_0_27_i_i_reg_762 <= ap_phi_reg_pp0_iter1_pix_val_V_0_27_i_i_reg_762;
        pix_val_V_3_27_i_i_reg_729 <= ap_phi_reg_pp0_iter1_pix_val_V_3_27_i_i_reg_729;
        pix_val_V_4_27_i_i_reg_718 <= ap_phi_reg_pp0_iter1_pix_val_V_4_27_i_i_reg_718;
        pix_val_V_5_17_i_i_reg_707 <= ap_phi_reg_pp0_iter1_pix_val_V_5_17_i_i_reg_707;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        pix_val_V_0_2_fu_240 <= ap_phi_mux_pix_val_V_0_29_i_i_phi_fu_886_p4;
        pix_val_V_1_26_fu_244 <= ap_phi_mux_pix_val_V_1_29_i_i_phi_fu_876_p4;
        pix_val_V_2_17_fu_248 <= ap_phi_mux_pix_val_V_2_19_i_i_phi_fu_866_p4;
        pix_val_V_3_26_fu_252 <= ap_phi_mux_pix_val_V_3_29_i_i_phi_fu_856_p4;
        pix_val_V_4_26_fu_256 <= ap_phi_mux_pix_val_V_4_29_i_i_phi_fu_846_p4;
        pix_val_V_5_17_fu_260 <= ap_phi_mux_pix_val_V_5_19_i_i_phi_fu_836_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        pix_val_V_0_2_i_i_reg_1478 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_1478;
        pix_val_V_1_2_i_i_reg_1468 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_1468;
        pix_val_V_3_2_i_i_reg_1458 <= ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_1458;
        pix_val_V_4_2_i_i_reg_1448 <= ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_1448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        pix_val_V_0_3_i_i_reg_1521 <= ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_1521;
        pix_val_V_1_3_i_i_reg_1510 <= ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_1510;
        pix_val_V_3_3_i_i_reg_1499 <= ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_1499;
        pix_val_V_4_3_i_i_reg_1488 <= ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_1488;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        pix_val_V_0_4_i_i_reg_1565 <= ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_1565;
        pix_val_V_1_4_i_i_reg_1554 <= ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_1554;
        pix_val_V_3_4_i_i_reg_1543 <= ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_1543;
        pix_val_V_4_4_i_i_reg_1532 <= ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_1532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        pix_val_V_0_5_i_i_reg_1609 <= ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_1609;
        pix_val_V_1_5_i_i_reg_1598 <= ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_1598;
        pix_val_V_3_5_i_i_reg_1587 <= ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_1587;
        pix_val_V_4_5_i_i_reg_1576 <= ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_1576;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        pix_val_V_0_6_i_i_reg_1653 <= ap_phi_reg_pp2_iter0_pix_val_V_0_6_i_i_reg_1653;
        pix_val_V_1_6_i_i_reg_1642 <= ap_phi_reg_pp2_iter0_pix_val_V_1_6_i_i_reg_1642;
        pix_val_V_3_6_i_i_reg_1631 <= ap_phi_reg_pp2_iter0_pix_val_V_3_6_i_i_reg_1631;
        pix_val_V_4_6_i_i_reg_1620 <= ap_phi_reg_pp2_iter0_pix_val_V_4_6_i_i_reg_1620;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pix_val_V_0_7_i_i_reg_1697 <= ap_phi_reg_pp2_iter1_pix_val_V_0_7_i_i_reg_1697;
        pix_val_V_1_7_i_i_reg_1686 <= ap_phi_reg_pp2_iter1_pix_val_V_1_7_i_i_reg_1686;
        pix_val_V_3_7_i_i_reg_1675 <= ap_phi_reg_pp2_iter1_pix_val_V_3_7_i_i_reg_1675;
        pix_val_V_4_7_i_i_reg_1664 <= ap_phi_reg_pp2_iter1_pix_val_V_4_7_i_i_reg_1664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln838_reg_4417_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        pix_val_V_0_fu_220 <= ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1781_p4;
        pix_val_V_1_24_fu_224 <= ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1771_p4;
        pix_val_V_3_24_fu_228 <= ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1761_p4;
        pix_val_V_4_24_fu_232 <= ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1751_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        pix_val_V_2_7_i_i_reg_1273 <= ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_i_reg_1273;
        pix_val_V_3_17_i_i_reg_1262 <= ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_i_reg_1262;
        pix_val_V_4_17_i_i_reg_1251 <= ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_i_reg_1251;
        pix_val_V_5_7_i_i_reg_1240 <= ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_i_reg_1240;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        pix_val_V_3_24_i_i_reg_531 <= ap_phi_reg_pp0_iter0_pix_val_V_3_24_i_i_reg_531;
        pix_val_V_4_24_i_i_reg_520 <= ap_phi_reg_pp0_iter0_pix_val_V_4_24_i_i_reg_520;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001))) begin
        pix_val_V_4_14_i_i_reg_1053 <= ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_i_reg_1053;
        pix_val_V_5_4_i_i_reg_1042 <= ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_i_reg_1042;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001))) begin
        x_10_reg_4305 <= x_10_fu_3205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        x_11_reg_4162 <= x_11_fu_2830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_9_reg_4412 <= x_9_fu_3547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_10_reg_4113 <= y_10_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        y_6_reg_4399 <= y_6_fu_3527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        y_9_reg_4256 <= y_9_fu_3152_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_blk_n = HeightOut_empty_n;
    end else begin
        HeightOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_blk_n = HeightOut_out_full_n;
    end else begin
        HeightOut_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_write = 1'b1;
    end else begin
        HeightOut_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_read = 1'b1;
    end else begin
        HeightOut_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OutPixelFmt_blk_n = OutPixelFmt_empty_n;
    end else begin
        OutPixelFmt_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OutPixelFmt_out_blk_n = OutPixelFmt_out_full_n;
    end else begin
        OutPixelFmt_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        OutPixelFmt_out_write = 1'b1;
    end else begin
        OutPixelFmt_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        OutPixelFmt_read = 1'b1;
    end else begin
        OutPixelFmt_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthOut_cast2_loc_blk_n = WidthOut_cast2_loc_empty_n;
    end else begin
        WidthOut_cast2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthOut_cast2_loc_read = 1'b1;
    end else begin
        WidthOut_cast2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln963_reg_4122 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln922_reg_4265 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln838_reg_4417 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_0_19_i_i_phi_fu_1419_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356;
    end else begin
        ap_phi_mux_pix_val_V_0_19_i_i_phi_fu_1419_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_i_reg_1416;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_0_29_i_i_phi_fu_886_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823;
    end else begin
        ap_phi_mux_pix_val_V_0_29_i_i_phi_fu_886_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_29_i_i_reg_883;
    end
end

always @ (*) begin
    if (((or_ln843_7_reg_4510 == 1'd0) & (icmp_ln838_reg_4417_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1781_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738;
    end else begin
        ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1781_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_9_i_i_reg_1778;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_1_19_i_i_phi_fu_1409_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346;
    end else begin
        ap_phi_mux_pix_val_V_1_19_i_i_phi_fu_1409_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_i_reg_1406;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_1_29_i_i_phi_fu_876_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813;
    end else begin
        ap_phi_mux_pix_val_V_1_29_i_i_phi_fu_876_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_29_i_i_reg_873;
    end
end

always @ (*) begin
    if (((or_ln843_7_reg_4510 == 1'd0) & (icmp_ln838_reg_4417_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1771_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728;
    end else begin
        ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1771_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_9_i_i_reg_1768;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_2_19_i_i_phi_fu_866_p4 = ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803;
    end else begin
        ap_phi_mux_pix_val_V_2_19_i_i_phi_fu_866_p4 = ap_phi_reg_pp0_iter1_pix_val_V_2_19_i_i_reg_863;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_1399_p4 = ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336;
    end else begin
        ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_1399_p4 = ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_i_reg_1396;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_3_19_i_i_phi_fu_1389_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326;
    end else begin
        ap_phi_mux_pix_val_V_3_19_i_i_phi_fu_1389_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_i_reg_1386;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_3_29_i_i_phi_fu_856_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793;
    end else begin
        ap_phi_mux_pix_val_V_3_29_i_i_phi_fu_856_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_29_i_i_reg_853;
    end
end

always @ (*) begin
    if (((or_ln843_7_reg_4510 == 1'd0) & (icmp_ln838_reg_4417_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1761_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718;
    end else begin
        ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1761_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_9_i_i_reg_1758;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_4_19_i_i_phi_fu_1379_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316;
    end else begin
        ap_phi_mux_pix_val_V_4_19_i_i_phi_fu_1379_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_i_reg_1376;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_4_29_i_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783;
    end else begin
        ap_phi_mux_pix_val_V_4_29_i_i_phi_fu_846_p4 = ap_phi_reg_pp0_iter1_pix_val_V_4_29_i_i_reg_843;
    end
end

always @ (*) begin
    if (((or_ln843_7_reg_4510 == 1'd0) & (icmp_ln838_reg_4417_pp2_iter1_reg == 1'd0))) begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1751_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708;
    end else begin
        ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1751_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_9_i_i_reg_1748;
    end
end

always @ (*) begin
    if (((or_ln968_7_reg_4242 == 1'd0) & (icmp_ln963_reg_4122_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_5_19_i_i_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773;
    end else begin
        ap_phi_mux_pix_val_V_5_19_i_i_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_pix_val_V_5_19_i_i_reg_833;
    end
end

always @ (*) begin
    if (((or_ln927_7_reg_4385 == 1'd0) & (icmp_ln922_reg_4265_pp1_iter1_reg == 1'd1))) begin
        ap_phi_mux_pix_val_V_5_9_i_i_phi_fu_1369_p4 = ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306;
    end else begin
        ap_phi_mux_pix_val_V_5_9_i_i_phi_fu_1369_p4 = ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_i_reg_1366;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_x_7_phi_fu_908_p4 = x_10_reg_4305;
    end else begin
        ap_phi_mux_x_7_phi_fu_908_p4 = x_7_reg_904;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_x_8_phi_fu_375_p4 = x_11_reg_4162;
    end else begin
        ap_phi_mux_x_8_phi_fu_375_p4 = x_8_reg_371;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_x_phi_fu_1441_p4 = x_9_reg_4412;
    end else begin
        ap_phi_mux_x_phi_fu_1441_p4 = x_reg_1437;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((or_ln980_1_reg_4145 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((or_ln980_reg_4141 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln939_1_reg_4288 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((or_ln939_reg_4284 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        dstPlanes_plane0_blk_n = dstPlanes_plane0_full_n;
    end else begin
        dstPlanes_plane0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        dstPlanes_plane0_din = p_Result_21_7_i_i_fu_3644_p17;
    end else if (((or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        dstPlanes_plane0_din = p_Result_25_2_i_i_fu_3455_p17;
    end else if (((or_ln939_1_reg_4288 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        dstPlanes_plane0_din = p_Result_25_1_i_i_fu_3318_p17;
    end else if (((ap_predicate_op485_write_state24 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        dstPlanes_plane0_din = p_Result_25_i_i_fu_3261_p17;
    end else if (((or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        dstPlanes_plane0_din = p_Result_28_2_i_i_fu_3080_p17;
    end else if (((or_ln980_1_reg_4145 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dstPlanes_plane0_din = p_Result_28_1_i_i_fu_2943_p17;
    end else if (((ap_predicate_op309_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        dstPlanes_plane0_din = p_Result_28_i_i_fu_2886_p17;
    end else begin
        dstPlanes_plane0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op485_write_state24 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op309_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((or_ln980_1_reg_4145 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln939_1_reg_4288 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        dstPlanes_plane0_write = 1'b1;
    end else begin
        dstPlanes_plane0_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond89_i_i_reg_4408 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        dstPlanes_plane1_blk_n = dstPlanes_plane1_full_n;
    end else begin
        dstPlanes_plane1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond89_i_i_reg_4408 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        dstPlanes_plane1_write = 1'b1;
    end else begin
        dstPlanes_plane1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln940_loc_blk_n = mul_ln940_loc_empty_n;
    end else begin
        mul_ln940_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln940_loc_out_blk_n = mul_ln940_loc_out_full_n;
    end else begin
        mul_ln940_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln940_loc_out_write = 1'b1;
    end else begin
        mul_ln940_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln940_loc_read = 1'b1;
    end else begin
        mul_ln940_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln968_7_reg_4242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln963_reg_4122 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((or_ln968_5_reg_4229 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((or_ln968_4_reg_4220 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((or_ln968_3_reg_4211 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((or_ln968_2_reg_4202 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((or_ln968_1_reg_4158 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((or_ln968_reg_4137 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((or_ln927_7_reg_4385 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln922_reg_4265 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((or_ln927_5_reg_4372 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((or_ln927_4_reg_4363 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((or_ln927_3_reg_4354 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((or_ln927_2_reg_4345 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((or_ln927_1_reg_4301 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((or_ln927_reg_4280 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln843_7_reg_4510 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage0)) | ((or_ln843_6_reg_4506 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (or_ln843_5_reg_4497 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (or_ln843_4_reg_4488 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (or_ln843_3_reg_4479 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_ln843_2_reg_4470 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln843_1_reg_4441 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln843_reg_4432 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        stream_out_blk_n = stream_out_empty_n;
    end else begin
        stream_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op632_read_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op475_read_state24 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op299_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op620_read_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op459_read_state23 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op283_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op608_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op443_read_state22 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001)) | ((ap_predicate_op267_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op596_read_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op427_read_state21 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001)) | ((ap_predicate_op251_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op581_read_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op407_read_state20 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((ap_predicate_op231_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op350_read_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op335_read_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op318_read_state13 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op526_read_state27 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001) & (ap_predicate_op511_read_state26 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_predicate_op494_read_state25 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_predicate_op668_read_state39 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_predicate_op657_read_state38 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op644_read_state37 == 1'b1)))) begin
        stream_out_read = 1'b1;
    end else begin
        stream_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_1788_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd1) & (empty_651_fu_2189_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((8'd20 == OutPixelFmt_read_reg_3769) & (icmp_ln859_fu_2233_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd0) & (empty_651_fu_2189_p2 == 1'd0)) | ((8'd29 == OutPixelFmt_read_reg_3769) & (icmp_ln859_fu_2233_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd0) & (empty_651_fu_2189_p2 == 1'd0))) | ((8'd21 == OutPixelFmt_read_reg_3769) & (icmp_ln859_fu_2233_p2 == 1'd0) & (icmp_ln822_fu_2211_p2 == 1'd0) & (empty_651_fu_2189_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((grp_fu_1788_p2 == 1'd0) & (8'd21 == OutPixelFmt_read_reg_3769)) | ((grp_fu_1788_p2 == 1'd0) & (8'd20 == OutPixelFmt_read_reg_3769))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((1'b1 == ap_CS_fsm_state5) & (grp_fu_1788_p2 == 1'd0) & (8'd29 == OutPixelFmt_read_reg_3769))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln959_1_fu_2783_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((icmp_ln963_reg_4122 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((icmp_ln963_reg_4122 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln918_1_fu_3158_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((icmp_ln922_reg_4265 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((icmp_ln922_reg_4265 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln834_1_fu_3537_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((icmp_ln838_reg_4417 == 1'd1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((icmp_ln838_reg_4417 == 1'd1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HeightOut_out_din = HeightOut_dout;

assign OutPixelFmt_out_din = OutPixelFmt_dout;

assign add_ln822_fu_2195_p2 = ($signed(zext_ln645_fu_2121_p1) + $signed(9'd494));

assign add_ln825_fu_2303_p2 = (zext_ln825_fu_2300_p1 + 17'd15);

assign add_ln859_fu_2217_p2 = ($signed(zext_ln645_fu_2121_p1) + $signed(9'd490));

assign add_ln907_fu_2271_p2 = (zext_ln907_fu_2268_p1 + 17'd15);

assign add_ln908_fu_2287_p2 = (trunc_ln_fu_2277_p4 + 13'd2);

assign add_ln912_fu_2652_p2 = (sub_ln912_fu_2646_p2 + 10'd127);

assign add_ln948_fu_2242_p2 = (zext_ln948_fu_2239_p1 + 17'd15);

assign add_ln949_fu_2258_p2 = (trunc_ln4_fu_2248_p4 + 13'd2);

assign add_ln953_fu_2478_p2 = (sub_ln953_fu_2472_p2 + 10'd127);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_1_reg_4145 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op350_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_1_reg_4145 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op350_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_1_reg_4145 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op350_read_state15 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op231_read_state8 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op231_read_state8 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op231_read_state8 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op251_read_state9 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op251_read_state9 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op267_read_state10 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op267_read_state10 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op283_read_state11 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op283_read_state11 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op309_write_state12 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op299_read_state12 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op309_write_state12 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op299_read_state12 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op309_write_state12 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op299_read_state12 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op318_read_state13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op318_read_state13 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op335_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op335_read_state14 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_1_reg_4288 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op526_read_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_1_reg_4288 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op526_read_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_1_reg_4288 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op526_read_state27 == 1'b1))));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((ap_predicate_op407_read_state20 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((ap_predicate_op407_read_state20 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((ap_predicate_op407_read_state20 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op427_read_state21 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op427_read_state21 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op443_read_state22 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op443_read_state22 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op459_read_state23 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op459_read_state23 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op485_write_state24 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op475_read_state24 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op485_write_state24 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op475_read_state24 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op485_write_state24 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op475_read_state24 == 1'b1) & (stream_out_empty_n == 1'b0))));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op494_read_state25 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op494_read_state25 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op511_read_state26 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op511_read_state26 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (ap_predicate_op668_read_state39 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (ap_predicate_op668_read_state39 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((ap_predicate_op581_read_state32 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((dstPlanes_plane0_full_n == 1'b0) | ((dstPlanes_plane1_full_n == 1'b0) & (or_cond89_i_i_reg_4408 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((ap_predicate_op581_read_state32 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((dstPlanes_plane0_full_n == 1'b0) | ((dstPlanes_plane1_full_n == 1'b0) & (or_cond89_i_i_reg_4408 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((ap_predicate_op581_read_state32 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & ((dstPlanes_plane0_full_n == 1'b0) | ((dstPlanes_plane1_full_n == 1'b0) & (or_cond89_i_i_reg_4408 == 1'd0)))));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_predicate_op596_read_state33 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_predicate_op596_read_state33 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op608_read_state34 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op608_read_state34 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op620_read_state35 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op620_read_state35 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op632_read_state36 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op632_read_state36 == 1'b1) & (stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage6_11001 = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op644_read_state37 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_subdone = ((stream_out_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op644_read_state37 == 1'b1));
end

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage7_11001 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op657_read_state38 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage7_subdone = ((stream_out_empty_n == 1'b0) & (ap_predicate_op657_read_state38 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((mul_ln940_loc_out_full_n == 1'b0) | (mul_ln940_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == OutPixelFmt_out_full_n) | (1'b0 == HeightOut_out_full_n) | (1'b0 == OutPixelFmt_empty_n) | (1'b0 == WidthOut_cast2_loc_empty_n) | (1'b0 == HeightOut_empty_n));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter0 = ((ap_predicate_op267_read_state10 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage4_iter0 = ((ap_predicate_op283_read_state11 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage5_iter0 = (((ap_predicate_op309_write_state12 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op299_read_state12 == 1'b1) & (stream_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state13_pp0_stage6_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op318_read_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state14_pp0_stage7_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op335_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter1 = (((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_1_reg_4145 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op350_read_state15 == 1'b1)));
end

always @ (*) begin
    ap_block_state16_pp0_stage1_iter1 = ((dstPlanes_plane0_full_n == 1'b0) & (or_ln980_2_reg_4149_pp0_iter1_reg == 1'd1));
end

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage1_iter0 = ((ap_predicate_op407_read_state20 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp1_stage2_iter0 = ((ap_predicate_op427_read_state21 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp1_stage3_iter0 = ((ap_predicate_op443_read_state22 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp1_stage4_iter0 = ((ap_predicate_op459_read_state23 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp1_stage5_iter0 = (((ap_predicate_op485_write_state24 == 1'b1) & (dstPlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op475_read_state24 == 1'b1) & (stream_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state25_pp1_stage6_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op494_read_state25 == 1'b1));
end

always @ (*) begin
    ap_block_state26_pp1_stage7_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op511_read_state26 == 1'b1));
end

always @ (*) begin
    ap_block_state27_pp1_stage0_iter1 = (((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_1_reg_4288 == 1'd1)) | ((stream_out_empty_n == 1'b0) & (ap_predicate_op526_read_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_state28_pp1_stage1_iter1 = ((dstPlanes_plane0_full_n == 1'b0) & (or_ln939_2_reg_4292_pp1_iter1_reg == 1'd1));
end

assign ap_block_state31_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp2_stage1_iter0 = ((ap_predicate_op581_read_state32 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp2_stage2_iter0 = ((ap_predicate_op596_read_state33 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp2_stage3_iter0 = ((ap_predicate_op608_read_state34 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp2_stage4_iter0 = ((ap_predicate_op620_read_state35 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp2_stage5_iter0 = ((ap_predicate_op632_read_state36 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp2_stage6_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op644_read_state37 == 1'b1));
end

always @ (*) begin
    ap_block_state38_pp2_stage7_iter0 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op657_read_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state39_pp2_stage0_iter1 = ((stream_out_empty_n == 1'b0) & (ap_predicate_op668_read_state39 == 1'b1));
end

always @ (*) begin
    ap_block_state40_pp2_stage1_iter1 = ((dstPlanes_plane0_full_n == 1'b0) | ((dstPlanes_plane1_full_n == 1'b0) & (or_cond89_i_i_reg_4408 == 1'd0)));
end

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage1_iter0 = ((ap_predicate_op231_read_state8 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage2_iter0 = ((ap_predicate_op251_read_state9 == 1'b1) & (stream_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1051 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001));
end

always @ (*) begin
    ap_condition_1061 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001));
end

always @ (*) begin
    ap_condition_1072 = ((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_3449 = ((or_ln968_reg_4137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_3453 = ((or_ln968_reg_4137 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_3457 = ((or_ln968_1_reg_4158 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_3461 = ((or_ln968_1_reg_4158 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_3465 = ((or_ln968_2_reg_4202 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_3469 = ((or_ln968_2_reg_4202 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_3473 = ((or_ln968_3_reg_4211 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_3477 = ((or_ln968_3_reg_4211 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_3481 = ((or_ln968_4_reg_4220 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_3485 = ((or_ln968_4_reg_4220 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001));
end

always @ (*) begin
    ap_condition_3492 = ((or_ln927_reg_4280 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001));
end

always @ (*) begin
    ap_condition_3496 = ((or_ln927_reg_4280 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001));
end

always @ (*) begin
    ap_condition_3500 = ((or_ln927_1_reg_4301 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001));
end

always @ (*) begin
    ap_condition_3504 = ((or_ln927_1_reg_4301 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001));
end

always @ (*) begin
    ap_condition_3508 = ((or_ln927_2_reg_4345 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001));
end

always @ (*) begin
    ap_condition_3512 = ((or_ln927_2_reg_4345 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001));
end

always @ (*) begin
    ap_condition_3516 = ((or_ln927_3_reg_4354 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001));
end

always @ (*) begin
    ap_condition_3520 = ((or_ln927_3_reg_4354 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3524 = ((or_ln927_4_reg_4363 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001));
end

always @ (*) begin
    ap_condition_3528 = ((or_ln927_4_reg_4363 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001));
end

always @ (*) begin
    ap_condition_3535 = ((1'b1 == ap_CS_fsm_pp2_stage1) & (or_ln843_reg_4432 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001));
end

always @ (*) begin
    ap_condition_3539 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln843_reg_4432 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3543 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln843_1_reg_4441 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001));
end

always @ (*) begin
    ap_condition_3547 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_ln843_1_reg_4441 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3551 = ((1'b1 == ap_CS_fsm_pp2_stage3) & (or_ln843_2_reg_4470 == 1'd1) & (1'b0 == ap_block_pp2_stage3_11001));
end

always @ (*) begin
    ap_condition_3555 = ((1'b1 == ap_CS_fsm_pp2_stage4) & (or_ln843_2_reg_4470 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001));
end

always @ (*) begin
    ap_condition_3559 = ((1'b1 == ap_CS_fsm_pp2_stage4) & (or_ln843_3_reg_4479 == 1'd1) & (1'b0 == ap_block_pp2_stage4_11001));
end

always @ (*) begin
    ap_condition_3563 = ((1'b1 == ap_CS_fsm_pp2_stage5) & (or_ln843_3_reg_4479 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001));
end

always @ (*) begin
    ap_condition_3567 = ((1'b1 == ap_CS_fsm_pp2_stage5) & (or_ln843_4_reg_4488 == 1'd1) & (1'b0 == ap_block_pp2_stage5_11001));
end

always @ (*) begin
    ap_condition_3571 = ((1'b1 == ap_CS_fsm_pp2_stage6) & (or_ln843_4_reg_4488 == 1'd0) & (1'b0 == ap_block_pp2_stage6_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_28_i_i_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_29_i_i_reg_883 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_28_i_i_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_29_i_i_reg_873 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_2_18_i_i_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_2_19_i_i_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_28_i_i_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_29_i_i_reg_853 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_28_i_i_reg_783 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_29_i_i_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_5_18_i_i_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_5_19_i_i_reg_833 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_i_reg_1356 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_i_reg_1416 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_i_reg_1346 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_i_reg_1406 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_i_reg_1336 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_i_reg_1396 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_i_reg_1326 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_i_reg_1386 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_i_reg_1316 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_i_reg_1376 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_i_reg_1306 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_i_reg_1366 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_8_i_i_reg_1738 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_9_i_i_reg_1778 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_8_i_i_reg_1728 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_9_i_i_reg_1768 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_8_i_i_reg_1718 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_9_i_i_reg_1758 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_8_i_i_reg_1708 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_9_i_i_reg_1748 = 'bx;

always @ (*) begin
    ap_predicate_op231_read_state8 = ((or_ln968_reg_4137 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op251_read_state9 = ((or_ln968_1_reg_4158 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op267_read_state10 = ((or_ln968_2_reg_4202 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op283_read_state11 = ((or_ln968_3_reg_4211 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op299_read_state12 = ((or_ln968_4_reg_4220 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op309_write_state12 = ((or_ln980_reg_4141 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op318_read_state13 = ((or_ln968_5_reg_4229 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op335_read_state14 = ((or_ln968_6_reg_4238 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op350_read_state15 = ((or_ln968_7_reg_4242 == 1'd1) & (icmp_ln963_reg_4122 == 1'd1));
end

always @ (*) begin
    ap_predicate_op407_read_state20 = ((or_ln927_reg_4280 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op427_read_state21 = ((or_ln927_1_reg_4301 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op443_read_state22 = ((or_ln927_2_reg_4345 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op459_read_state23 = ((or_ln927_3_reg_4354 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op475_read_state24 = ((or_ln927_4_reg_4363 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op485_write_state24 = ((or_ln939_reg_4284 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op494_read_state25 = ((or_ln927_5_reg_4372 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op511_read_state26 = ((or_ln927_6_reg_4381 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op526_read_state27 = ((or_ln927_7_reg_4385 == 1'd1) & (icmp_ln922_reg_4265 == 1'd1));
end

always @ (*) begin
    ap_predicate_op581_read_state32 = ((or_ln843_reg_4432 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op596_read_state33 = ((or_ln843_1_reg_4441 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op608_read_state34 = ((or_ln843_2_reg_4470 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op620_read_state35 = ((or_ln843_3_reg_4479 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op632_read_state36 = ((or_ln843_4_reg_4488 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op644_read_state37 = ((or_ln843_5_reg_4497 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op657_read_state38 = ((or_ln843_6_reg_4506 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

always @ (*) begin
    ap_predicate_op668_read_state39 = ((or_ln843_7_reg_4510 == 1'd1) & (icmp_ln838_reg_4417 == 1'd0));
end

assign cmp102_i_i_fu_3172_p2 = (($signed(zext_ln922_fu_3163_p1) < $signed(sub101_i_i_reg_4013)) ? 1'b1 : 1'b0);

assign cmp180_i_i_fu_2797_p2 = (($signed(zext_ln963_fu_2788_p1) < $signed(sub179_i_i_reg_3903)) ? 1'b1 : 1'b0);

assign cmp26_i_i_fu_3562_p2 = (($signed(zext_ln838_fu_3558_p1) < $signed(sext_ln834_reg_3821)) ? 1'b1 : 1'b0);

assign dstPlanes_plane1_din = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_4_9_i_i_phi_fu_1751_p4}, {ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_1771_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_4_8_i_i_reg_1708}}, {ap_phi_reg_pp2_iter1_pix_val_V_1_8_i_i_reg_1728}}, {pix_val_V_4_7_i_i_reg_1664}}, {pix_val_V_1_7_i_i_reg_1686}}, {pix_val_V_4_6_i_i_reg_1620}}, {pix_val_V_1_6_i_i_reg_1642}}, {pix_val_V_4_5_i_i_reg_1576}}, {pix_val_V_1_5_i_i_reg_1598}}, {pix_val_V_4_4_i_i_reg_1532}}, {pix_val_V_1_4_i_i_reg_1554}}, {pix_val_V_4_3_i_i_reg_1488}}, {pix_val_V_1_3_i_i_reg_1510}}, {pix_val_V_4_2_i_i_reg_1448}}, {pix_val_V_1_2_i_i_reg_1468}};

assign empty_640_fu_2129_p2 = ((OutPixelFmt_read_reg_3769 == 8'd27) ? 1'b1 : 1'b0);

assign empty_641_fu_2134_p2 = (empty_fu_2124_p2 | empty_640_fu_2129_p2);

assign empty_642_fu_2140_p2 = ((OutPixelFmt_read_reg_3769 == 8'd16) ? 1'b1 : 1'b0);

assign empty_643_fu_2145_p2 = (empty_642_fu_2140_p2 | empty_641_fu_2134_p2);

assign empty_644_fu_2151_p2 = ((OutPixelFmt_read_reg_3769 == 8'd15) ? 1'b1 : 1'b0);

assign empty_645_fu_2156_p2 = (empty_644_fu_2151_p2 | empty_643_fu_2145_p2);

assign empty_646_fu_2162_p2 = ((OutPixelFmt_read_reg_3769 == 8'd12) ? 1'b1 : 1'b0);

assign empty_647_fu_2167_p2 = (empty_646_fu_2162_p2 | empty_645_fu_2156_p2);

assign empty_648_fu_2173_p2 = ((OutPixelFmt_read_reg_3769 == 8'd11) ? 1'b1 : 1'b0);

assign empty_649_fu_2178_p2 = (empty_648_fu_2173_p2 | empty_647_fu_2167_p2);

assign empty_650_fu_2184_p2 = ((OutPixelFmt_read_reg_3769 == 8'd10) ? 1'b1 : 1'b0);

assign empty_651_fu_2189_p2 = (empty_650_fu_2184_p2 | empty_649_fu_2178_p2);

assign empty_652_fu_2356_p2 = (8'd16 | OutPixelFmt_read_reg_3769);

assign empty_653_fu_2361_p2 = ((empty_652_fu_2356_p2 == 8'd19) ? 1'b1 : 1'b0);

assign empty_fu_2124_p2 = ((OutPixelFmt_read_reg_3769 == 8'd28) ? 1'b1 : 1'b0);

assign grp_fu_1788_p2 = ((HeightOut_read_reg_3752 == 16'd0) ? 1'b1 : 1'b0);

assign grp_fu_1793_p2 = ((remPix_reg_3782 == 4'd0) ? 1'b1 : 1'b0);

assign grp_fu_1798_p4 = {{remPix_reg_3782[3:1]}};

assign grp_fu_3738_p0 = grp_fu_3738_p00;

assign grp_fu_3738_p00 = add_ln949_fu_2258_p2;

assign grp_fu_3738_p1 = 27'd10923;

assign grp_fu_3745_p0 = grp_fu_3745_p00;

assign grp_fu_3745_p00 = add_ln908_fu_2287_p2;

assign grp_fu_3745_p1 = 27'd10923;

assign icmp_ln822_fu_2211_p2 = ((tmp_fu_2201_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln828_fu_2319_p2 = ((remainPix_fu_2297_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln834_1_fu_3537_p2 = ((y_reg_1426 == HeightOut_read_reg_3752) ? 1'b1 : 1'b0);

assign icmp_ln838_fu_3553_p2 = ((ap_phi_mux_x_phi_fu_1441_p4 == trunc_ln825_1_reg_3811) ? 1'b1 : 1'b0);

assign icmp_ln843_1_fu_2383_p2 = ((tmp_39_fu_2373_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln843_2_fu_2389_p2 = ((remainPix_1_fu_2338_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln843_3_fu_2405_p2 = ((tmp_40_fu_2395_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln843_4_fu_2411_p2 = ((remainPix_1_fu_2338_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln843_5_fu_2417_p2 = ((remainPix_1_fu_2338_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln843_6_fu_2423_p2 = ((remainPix_1_fu_2338_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln843_fu_2367_p2 = ((remainPix_1_fu_2338_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln859_fu_2233_p2 = ((tmp_38_fu_2223_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln918_1_fu_3158_p2 = ((y_7_reg_893 == HeightOut_read_reg_3752) ? 1'b1 : 1'b0);

assign icmp_ln922_fu_3167_p2 = (($signed(zext_ln922_fu_3163_p1) < $signed(trunc_ln2_reg_4003)) ? 1'b1 : 1'b0);

assign icmp_ln927_1_fu_2698_p2 = ((tmp_41_fu_2688_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln927_2_fu_2704_p2 = ((remainPix_2_fu_2616_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln927_3_fu_2720_p2 = ((tmp_42_fu_2710_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln927_4_fu_2726_p2 = ((remainPix_2_fu_2616_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln927_5_fu_2732_p2 = ((remainPix_2_fu_2616_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln927_6_fu_2738_p2 = ((remainPix_2_fu_2616_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln927_fu_2682_p2 = ((remainPix_2_fu_2616_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln939_1_fu_2760_p2 = ((tmp_43_fu_2750_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln939_2_fu_2766_p2 = ((remainTrx_fu_2668_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln939_fu_2744_p2 = ((remainTrx_fu_2668_p3 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln959_1_fu_2783_p2 = ((y_8_reg_360 == HeightOut_read_reg_3752) ? 1'b1 : 1'b0);

assign icmp_ln963_fu_2792_p2 = (($signed(zext_ln963_fu_2788_p1) < $signed(trunc_ln5_reg_3893)) ? 1'b1 : 1'b0);

assign icmp_ln968_1_fu_2524_p2 = ((tmp_44_fu_2514_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln968_2_fu_2530_p2 = ((remainPix_3_fu_2442_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln968_3_fu_2546_p2 = ((tmp_45_fu_2536_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln968_4_fu_2552_p2 = ((remainPix_3_fu_2442_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln968_5_fu_2558_p2 = ((remainPix_3_fu_2442_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln968_6_fu_2564_p2 = ((remainPix_3_fu_2442_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln968_fu_2508_p2 = ((remainPix_3_fu_2442_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln980_1_fu_2586_p2 = ((tmp_46_fu_2576_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln980_2_fu_2592_p2 = ((remainTrx_1_fu_2494_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln980_fu_2570_p2 = ((remainTrx_1_fu_2494_p3 != 3'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_2325_p4 = {{mul_ln940_loc_read_reg_3760[3:1]}};

assign mul_ln940_loc_out_din = mul_ln940_loc_dout;

assign or_cond89_i_i_fu_3542_p2 = (trunc_ln834_fu_3533_p1 & empty_653_reg_3853);

assign or_ln843_1_fu_3576_p2 = (icmp_ln843_1_reg_3863 | cmp26_i_i_reg_4421);

assign or_ln843_2_fu_3596_p2 = (icmp_ln843_2_reg_3868 | cmp26_i_i_reg_4421);

assign or_ln843_3_fu_3604_p2 = (icmp_ln843_3_reg_3873 | cmp26_i_i_reg_4421);

assign or_ln843_4_fu_3612_p2 = (icmp_ln843_4_reg_3878 | cmp26_i_i_reg_4421);

assign or_ln843_5_fu_3620_p2 = (icmp_ln843_5_reg_3883 | cmp26_i_i_reg_4421);

assign or_ln843_6_fu_3628_p2 = (icmp_ln843_6_reg_3888 | cmp26_i_i_reg_4421);

assign or_ln843_7_fu_3632_p2 = (icmp_ln828_reg_3816 | cmp26_i_i_reg_4421);

assign or_ln843_fu_3567_p2 = (icmp_ln843_reg_3858 | cmp26_i_i_fu_3562_p2);

assign or_ln927_1_fu_3201_p2 = (icmp_ln927_1_reg_4068 | cmp102_i_i_reg_4269);

assign or_ln927_2_fu_3233_p2 = (icmp_ln927_2_reg_4073 | cmp102_i_i_reg_4269);

assign or_ln927_3_fu_3241_p2 = (icmp_ln927_3_reg_4078 | cmp102_i_i_reg_4269);

assign or_ln927_4_fu_3249_p2 = (icmp_ln927_4_reg_4083 | cmp102_i_i_reg_4269);

assign or_ln927_5_fu_3257_p2 = (icmp_ln927_5_reg_4088 | cmp102_i_i_reg_4269);

assign or_ln927_6_fu_3302_p2 = (icmp_ln927_6_reg_4093 | cmp102_i_i_reg_4269);

assign or_ln927_7_fu_3306_p2 = (icmp_ln911_reg_4008 | cmp102_i_i_reg_4269);

assign or_ln927_fu_3177_p2 = (icmp_ln927_reg_4063 | cmp102_i_i_fu_3172_p2);

assign or_ln939_1_fu_3187_p2 = (icmp_ln939_1_reg_4103 | cmp102_i_i_fu_3172_p2);

assign or_ln939_2_fu_3192_p2 = (icmp_ln939_2_reg_4108 | cmp102_i_i_fu_3172_p2);

assign or_ln939_fu_3182_p2 = (icmp_ln939_reg_4098 | cmp102_i_i_fu_3172_p2);

assign or_ln968_1_fu_2826_p2 = (icmp_ln968_1_reg_3958 | cmp180_i_i_reg_4126);

assign or_ln968_2_fu_2858_p2 = (icmp_ln968_2_reg_3963 | cmp180_i_i_reg_4126);

assign or_ln968_3_fu_2866_p2 = (icmp_ln968_3_reg_3968 | cmp180_i_i_reg_4126);

assign or_ln968_4_fu_2874_p2 = (icmp_ln968_4_reg_3973 | cmp180_i_i_reg_4126);

assign or_ln968_5_fu_2882_p2 = (icmp_ln968_5_reg_3978 | cmp180_i_i_reg_4126);

assign or_ln968_6_fu_2927_p2 = (icmp_ln968_6_reg_3983 | cmp180_i_i_reg_4126);

assign or_ln968_7_fu_2931_p2 = (icmp_ln952_reg_3898 | cmp180_i_i_reg_4126);

assign or_ln968_fu_2802_p2 = (icmp_ln968_reg_3953 | cmp180_i_i_fu_2797_p2);

assign or_ln980_1_fu_2812_p2 = (icmp_ln980_1_reg_3993 | cmp180_i_i_fu_2797_p2);

assign or_ln980_2_fu_2817_p2 = (icmp_ln980_2_reg_3998 | cmp180_i_i_fu_2797_p2);

assign or_ln980_fu_2807_p2 = (icmp_ln980_reg_3988 | cmp180_i_i_fu_2797_p2);

assign p_Result_21_7_i_i_fu_3644_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_3_9_i_i_phi_fu_1761_p4}, {ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_1781_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_3_8_i_i_reg_1718}}, {ap_phi_reg_pp2_iter1_pix_val_V_0_8_i_i_reg_1738}}, {pix_val_V_3_7_i_i_reg_1675}}, {pix_val_V_0_7_i_i_reg_1697}}, {pix_val_V_3_6_i_i_reg_1631}}, {pix_val_V_0_6_i_i_reg_1653}}, {pix_val_V_3_5_i_i_reg_1587}}, {pix_val_V_0_5_i_i_reg_1609}}, {pix_val_V_3_4_i_i_reg_1543}}, {pix_val_V_0_4_i_i_reg_1565}}, {pix_val_V_3_3_i_i_reg_1499}}, {pix_val_V_0_3_i_i_reg_1521}}, {pix_val_V_3_2_i_i_reg_1458}}, {pix_val_V_0_2_i_i_reg_1478}};

assign p_Result_25_1_i_i_fu_3318_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_i_reg_1284}, {ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_i_reg_1295}}, {pix_val_V_5_6_i_i_reg_1174}}, {pix_val_V_4_16_i_i_reg_1185}}, {pix_val_V_3_16_i_i_reg_1196}}, {pix_val_V_2_6_i_i_reg_1207}}, {pix_val_V_1_16_i_i_reg_1218}}, {pix_val_V_0_16_i_i_reg_1229}}, {pix_val_V_5_5_i_i_reg_1108}}, {pix_val_V_4_15_i_i_reg_1119}}, {pix_val_V_3_15_i_i_reg_1130}}, {pix_val_V_2_5_i_i_reg_1141}}, {pix_val_V_1_15_i_i_reg_1152}}, {pix_val_V_0_15_i_i_reg_1163}}, {pix_val_V_5_4_i_i_reg_1042}}, {pix_val_V_4_14_i_i_reg_1053}};

assign p_Result_25_2_i_i_fu_3455_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_5_9_i_i_phi_fu_1369_p4}, {ap_phi_mux_pix_val_V_4_19_i_i_phi_fu_1379_p4}}, {ap_phi_mux_pix_val_V_3_19_i_i_phi_fu_1389_p4}}, {ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_1399_p4}}, {ap_phi_mux_pix_val_V_1_19_i_i_phi_fu_1409_p4}}, {ap_phi_mux_pix_val_V_0_19_i_i_phi_fu_1419_p4}}, {ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_i_reg_1306}}, {ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_i_reg_1316}}, {ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_i_reg_1326}}, {ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_i_reg_1336}}, {ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_i_reg_1346}}, {ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_i_reg_1356}}, {pix_val_V_5_7_i_i_reg_1240}}, {pix_val_V_4_17_i_i_reg_1251}}, {pix_val_V_3_17_i_i_reg_1262}}, {pix_val_V_2_7_i_i_reg_1273}};

assign p_Result_25_i_i_fu_3261_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_i_reg_1064}, {ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_i_reg_1075}}, {ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_i_reg_1086}}, {ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_i_reg_1097}}, {pix_val_V_5_3_i_i_reg_976}}, {pix_val_V_4_13_i_i_reg_987}}, {pix_val_V_3_13_i_i_reg_998}}, {pix_val_V_2_3_i_i_reg_1009}}, {pix_val_V_1_13_i_i_reg_1020}}, {pix_val_V_0_13_i_i_reg_1031}}, {pix_val_V_5_2_i_i_reg_916}}, {pix_val_V_4_12_i_i_reg_926}}, {pix_val_V_3_12_i_i_reg_936}}, {pix_val_V_2_2_i_i_reg_946}}, {pix_val_V_1_12_i_i_reg_956}}, {pix_val_V_0_12_i_i_reg_966}};

assign p_Result_28_1_i_i_fu_2943_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp0_iter1_pix_val_V_1_27_i_i_reg_751}, {ap_phi_reg_pp0_iter1_pix_val_V_2_17_i_i_reg_740}}, {pix_val_V_3_26_i_i_reg_663}}, {pix_val_V_4_26_i_i_reg_652}}, {pix_val_V_5_16_i_i_reg_641}}, {pix_val_V_0_26_i_i_reg_696}}, {pix_val_V_1_26_i_i_reg_685}}, {pix_val_V_2_16_i_i_reg_674}}, {pix_val_V_3_25_i_i_reg_597}}, {pix_val_V_4_25_i_i_reg_586}}, {pix_val_V_5_15_i_i_reg_575}}, {pix_val_V_0_25_i_i_reg_630}}, {pix_val_V_1_25_i_i_reg_619}}, {pix_val_V_2_15_i_i_reg_608}}, {pix_val_V_3_24_i_i_reg_531}}, {pix_val_V_4_24_i_i_reg_520}};

assign p_Result_28_2_i_i_fu_3080_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_3_29_i_i_phi_fu_856_p4}, {ap_phi_mux_pix_val_V_4_29_i_i_phi_fu_846_p4}}, {ap_phi_mux_pix_val_V_5_19_i_i_phi_fu_836_p4}}, {ap_phi_mux_pix_val_V_0_29_i_i_phi_fu_886_p4}}, {ap_phi_mux_pix_val_V_1_29_i_i_phi_fu_876_p4}}, {ap_phi_mux_pix_val_V_2_19_i_i_phi_fu_866_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_3_28_i_i_reg_793}}, {ap_phi_reg_pp0_iter1_pix_val_V_4_28_i_i_reg_783}}, {ap_phi_reg_pp0_iter1_pix_val_V_5_18_i_i_reg_773}}, {ap_phi_reg_pp0_iter1_pix_val_V_0_28_i_i_reg_823}}, {ap_phi_reg_pp0_iter1_pix_val_V_1_28_i_i_reg_813}}, {ap_phi_reg_pp0_iter1_pix_val_V_2_18_i_i_reg_803}}, {pix_val_V_3_27_i_i_reg_729}}, {pix_val_V_4_27_i_i_reg_718}}, {pix_val_V_5_17_i_i_reg_707}}, {pix_val_V_0_27_i_i_reg_762}};

assign p_Result_28_i_i_fu_2886_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp0_iter0_pix_val_V_5_14_i_i_reg_509}, {ap_phi_reg_pp0_iter0_pix_val_V_0_24_i_i_reg_564}}, {ap_phi_reg_pp0_iter0_pix_val_V_1_24_i_i_reg_553}}, {ap_phi_reg_pp0_iter0_pix_val_V_2_14_i_i_reg_542}}, {pix_val_V_3_23_i_i_reg_465}}, {pix_val_V_4_23_i_i_reg_454}}, {pix_val_V_5_13_i_i_reg_443}}, {pix_val_V_0_23_i_i_reg_498}}, {pix_val_V_1_23_i_i_reg_487}}, {pix_val_V_2_13_i_i_reg_476}}, {pix_val_V_3_22_i_i_reg_403}}, {pix_val_V_4_22_i_i_reg_393}}, {pix_val_V_5_12_i_i_reg_383}}, {pix_val_V_0_22_i_i_reg_433}}, {pix_val_V_1_22_i_i_reg_423}}, {pix_val_V_2_12_i_i_reg_413}};

assign pix_val_V_0_10_fu_2854_p1 = stream_out_dout[7:0];

assign pix_val_V_0_11_fu_3616_p1 = stream_out_dout[7:0];

assign pix_val_V_0_12_fu_3237_p1 = stream_out_dout[7:0];

assign pix_val_V_0_13_fu_2862_p1 = stream_out_dout[7:0];

assign pix_val_V_0_14_fu_3624_p1 = stream_out_dout[7:0];

assign pix_val_V_0_15_fu_3245_p1 = stream_out_dout[7:0];

assign pix_val_V_0_16_fu_2870_p1 = stream_out_dout[7:0];

assign pix_val_V_0_17_fu_3636_p1 = stream_out_dout[7:0];

assign pix_val_V_0_18_fu_3253_p1 = stream_out_dout[7:0];

assign pix_val_V_0_19_fu_2878_p1 = stream_out_dout[7:0];

assign pix_val_V_0_20_fu_3640_p1 = stream_out_dout[7:0];

assign pix_val_V_0_21_fu_3298_p1 = stream_out_dout[7:0];

assign pix_val_V_0_22_fu_2923_p1 = stream_out_dout[7:0];

assign pix_val_V_0_23_fu_3310_p1 = stream_out_dout[7:0];

assign pix_val_V_0_24_fu_2935_p1 = stream_out_dout[7:0];

assign pix_val_V_0_25_fu_3314_p1 = stream_out_dout[7:0];

assign pix_val_V_0_26_fu_2939_p1 = stream_out_dout[7:0];

assign pix_val_V_0_3_fu_3572_p1 = stream_out_dout[7:0];

assign pix_val_V_0_4_fu_3592_p1 = stream_out_dout[7:0];

assign pix_val_V_0_5_fu_3600_p1 = stream_out_dout[7:0];

assign pix_val_V_0_6_fu_3197_p1 = stream_out_dout[7:0];

assign pix_val_V_0_7_fu_2822_p1 = stream_out_dout[7:0];

assign pix_val_V_0_8_fu_3608_p1 = stream_out_dout[7:0];

assign pix_val_V_0_9_fu_3229_p1 = stream_out_dout[7:0];

assign remainPix_1_fu_2338_p3 = ((icmp_ln828_fu_2319_p2[0:0] == 1'b1) ? 4'd8 : zext_ln828_fu_2334_p1);

assign remainPix_2_fu_2616_p3 = ((grp_fu_1793_p2[0:0] == 1'b1) ? 4'd8 : zext_ln911_fu_2612_p1);

assign remainPix_3_fu_2442_p3 = ((grp_fu_1793_p2[0:0] == 1'b1) ? 4'd8 : zext_ln952_fu_2438_p1);

assign remainPix_fu_2297_p1 = mul_ln940_loc_read_reg_3760[3:0];

assign remainTrx_1_fu_2494_p3 = ((grp_fu_1793_p2[0:0] == 1'b1) ? 3'd3 : trunc_ln6_fu_2484_p4);

assign remainTrx_fu_2668_p3 = ((grp_fu_1793_p2[0:0] == 1'b1) ? 3'd3 : trunc_ln3_fu_2658_p4);

assign sext_ln834_fu_2352_p1 = $signed(sub25_i_i_fu_2346_p2);

assign shl_ln2_fu_2450_p3 = {{remPix_reg_3782}, {5'd0}};

assign shl_ln912_1_fu_2635_p3 = {{remPix_reg_3782}, {3'd0}};

assign shl_ln953_1_fu_2461_p3 = {{remPix_reg_3782}, {3'd0}};

assign shl_ln_fu_2624_p3 = {{remPix_reg_3782}, {5'd0}};

assign sub101_i_i_fu_2676_p2 = ($signed(trunc_ln2_fu_2603_p4) + $signed(12'd4095));

assign sub179_i_i_fu_2502_p2 = ($signed(trunc_ln5_fu_2429_p4) + $signed(12'd4095));

assign sub25_i_i_fu_2346_p2 = ($signed(trunc_ln825_1_fu_2309_p4) + $signed(13'd8191));

assign sub_ln912_fu_2646_p2 = (zext_ln912_fu_2631_p1 - zext_ln912_1_fu_2642_p1);

assign sub_ln953_fu_2472_p2 = (zext_ln953_fu_2457_p1 - zext_ln953_1_fu_2468_p1);

assign tmp_38_fu_2223_p4 = {{add_ln859_fu_2217_p2[8:1]}};

assign tmp_39_fu_2373_p4 = {{remainPix_1_fu_2338_p3[3:1]}};

assign tmp_40_fu_2395_p4 = {{remainPix_1_fu_2338_p3[3:2]}};

assign tmp_41_fu_2688_p4 = {{remainPix_2_fu_2616_p3[3:1]}};

assign tmp_42_fu_2710_p4 = {{remainPix_2_fu_2616_p3[3:2]}};

assign tmp_43_fu_2750_p4 = {{remainTrx_fu_2668_p3[2:1]}};

assign tmp_44_fu_2514_p4 = {{remainPix_3_fu_2442_p3[3:1]}};

assign tmp_45_fu_2536_p4 = {{remainPix_3_fu_2442_p3[3:2]}};

assign tmp_46_fu_2576_p4 = {{remainTrx_1_fu_2494_p3[2:1]}};

assign tmp_fu_2201_p4 = {{add_ln822_fu_2195_p2[8:1]}};

assign trunc_ln2_fu_2603_p4 = {{grp_fu_3745_p2[26:15]}};

assign trunc_ln3_fu_2658_p4 = {{add_ln912_fu_2652_p2[9:7]}};

assign trunc_ln4_fu_2248_p4 = {{add_ln948_fu_2242_p2[16:4]}};

assign trunc_ln5_fu_2429_p4 = {{grp_fu_3738_p2[26:15]}};

assign trunc_ln6_fu_2484_p4 = {{add_ln953_fu_2478_p2[9:7]}};

assign trunc_ln825_1_fu_2309_p4 = {{add_ln825_fu_2303_p2[16:4]}};

assign trunc_ln834_fu_3533_p1 = y_reg_1426[0:0];

assign trunc_ln_fu_2277_p4 = {{add_ln907_fu_2271_p2[16:4]}};

assign x_10_fu_3205_p2 = (x_7_reg_904 + 11'd1);

assign x_11_fu_2830_p2 = (x_8_reg_371 + 11'd1);

assign x_9_fu_3547_p2 = (ap_phi_mux_x_phi_fu_1441_p4 + 13'd1);

assign y_10_fu_2777_p2 = (y_8_reg_360 + 16'd1);

assign y_6_fu_3527_p2 = (y_reg_1426 + 16'd1);

assign y_9_fu_3152_p2 = (y_7_reg_893 + 16'd1);

assign zext_ln645_fu_2121_p1 = OutPixelFmt_read_reg_3769;

assign zext_ln825_fu_2300_p1 = mul_ln940_loc_read_reg_3760;

assign zext_ln828_fu_2334_p1 = lshr_ln_fu_2325_p4;

assign zext_ln838_fu_3558_p1 = ap_phi_mux_x_phi_fu_1441_p4;

assign zext_ln907_fu_2268_p1 = mul_ln940_loc_read_reg_3760;

assign zext_ln911_fu_2612_p1 = grp_fu_1798_p4;

assign zext_ln912_1_fu_2642_p1 = shl_ln912_1_fu_2635_p3;

assign zext_ln912_fu_2631_p1 = shl_ln_fu_2624_p3;

assign zext_ln922_fu_3163_p1 = ap_phi_mux_x_7_phi_fu_908_p4;

assign zext_ln948_fu_2239_p1 = mul_ln940_loc_read_reg_3760;

assign zext_ln952_fu_2438_p1 = grp_fu_1798_p4;

assign zext_ln953_1_fu_2468_p1 = shl_ln953_1_fu_2461_p3;

assign zext_ln953_fu_2457_p1 = shl_ln2_fu_2450_p3;

assign zext_ln963_fu_2788_p1 = ap_phi_mux_x_8_phi_fu_375_p4;

endmodule //bd_v_multi_scaler_0_0_MultiPixStream2Bytes
