Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Sep 13 02:18:49 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |              33 |           12 |
| No           | Yes                   | No                     |              88 |           36 |
| Yes          | No                    | No                     |            4121 |         1029 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |             296 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                Enable Signal               |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------------------+--------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 |                                            |                                                                         |                1 |              1 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_uart_rx/s_reg[3]_i_1_n_0      | SW_IBUF[0]                                                              |                2 |              4 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_uart_tx/s_reg[3]_i_1__0_n_0   | SW_IBUF[0]                                                              |                1 |              4 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_register_file/E[0]                                                    |                2 |              4 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_top_mixer/u_mixer_infase/addr_counter[4]                              |                1 |              4 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_top_mixer/u_mixer_quadrature/addr_counter[4]                          |                1 |              4 |
|  clk_wiz_0/inst/clk_out2 | u_tx_top/u_fcsg/buffer_reg[14]             | u_register_file/LED_OBUF[1]                                             |                2 |              5 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_uart_rx/b_reg[7]_i_1_n_0      | SW_IBUF[0]                                                              |                2 |              8 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_uart_tx/b_reg[7]_i_1__0_n_0   | SW_IBUF[0]                                                              |                2 |              8 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_simple_adder/sat_pos                                                  |                2 |              8 |
|  clk_wiz_0/inst/clk_out2 | u_register_file/aux_counter[7]_i_1_n_0     | SW_IBUF[0]                                                              |                2 |              8 |
|  clk_wiz_0/inst/clk_out1 |                                            | u_register_file/SR[0]                                                   |                8 |             11 |
|  clk_wiz_0/inst/clk_out2 | u_tx_top/u_fcsg/buffer_reg[14]             |                                                                         |                5 |             12 |
|  clk_wiz_0/inst/clk_out2 | u_read_unit/msg_long_reg[14][0]            | SW_IBUF[0]                                                              |                5 |             15 |
|  clk_wiz_0/inst/clk_out2 | u_register_file/E[0]                       |                                                                         |                5 |             15 |
|  clk_wiz_0/inst/clk_out2 | u_tx_top/u_splitter_top/u_splitter/sel     | u_tx_top/u_splitter_top/u_info_ram_addr_counter/reg_ram_addr[0]_i_1_n_0 |                4 |             15 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_uart_rx/wr_enb                |                                                                         |                2 |             16 |
|  clk_wiz_0/inst/clk_out1 | u_write_unit/wr_enb                        |                                                                         |                2 |             16 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_register_file/rst_addr_counter                                        |                5 |             17 |
|  clk_wiz_0/inst/clk_out2 |                                            | SW_IBUF[0]                                                              |                9 |             17 |
|  clk_wiz_0/inst/clk_out2 |                                            | u_register_file/LED_OBUF[1]                                             |                8 |             23 |
|  clk_wiz_0/inst/clk_out2 | u_read_unit/info_ram_addr_reg_reg[14][0]   | SW_IBUF[0]                                                              |                3 |             23 |
|  clk_wiz_0/inst/clk_out2 | u_read_unit/ram_addr_r                     | SW_IBUF[0]                                                              |                8 |             30 |
|  clk_wiz_0/inst/clk_out2 | u_read_unit/ram_addr_w                     | SW_IBUF[0]                                                              |                8 |             30 |
|  clk_wiz_0/inst/clk_out1 | u_read_unit/dout[31]_i_1_n_0               | SW_IBUF[0]                                                              |                6 |             32 |
|  clk_wiz_0/inst/clk_out2 | u_read_unit/E[0]                           | SW_IBUF[0]                                                              |               15 |             32 |
|  clk_wiz_0/inst/clk_out1 |                                            | SW_IBUF[0]                                                              |               12 |             33 |
|  clk_wiz_0/inst/clk_out1 | u_uart_top/u_fifo_rx/dout_aux_reg[31]_0[0] | SW_IBUF[0]                                                              |                7 |             34 |
|  clk_wiz_0/inst/clk_out2 |                                            |                                                                         |               16 |             44 |
|  clk_wiz_0/inst/clk_out2 | u_tx_top/u_fcsg/E[0]                       | u_register_file/LED_OBUF[1]                                             |               28 |             72 |
|  clk_wiz_0/inst/clk_out2 | u_register_file/LED_OBUF[1]                |                                                                         |             1020 |           4096 |
+--------------------------+--------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


