file riscboy_fpga_ecp5evn.v
file $LIBFPGA/common/blinky.v
file $LIBFPGA/common/fpga_reset.v
file pll_12_36.v
list $HDL/riscboy_core/riscboy_core.f
