#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xaef0f0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0xc2db70_0 .var "DATA_IN", 3 0;
v0xc2dc50_0 .net "OUT_A", 3 0, L_0xc506a0;  1 drivers
v0xc2dd10_0 .net "OUT_B", 3 0, L_0xc56710;  1 drivers
v0xc2ddb0_0 .var "SEL_A", 1 0;
v0xc2de70_0 .var "SEL_B", 1 0;
v0xc2df60_0 .var "SEL_W", 1 0;
v0xc2e000_0 .var "clk", 0 0;
v0xc2e0a0_0 .var "write_en", 0 0;
S_0xaef280 .scope module, "reg_file_0" "reg_file" 2 13, 3 1 0, S_0xaef0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
v0xc2c300_0 .net "DATA_IN", 3 0, v0xc2db70_0;  1 drivers
v0xc2c3e0_0 .net "IN0", 3 0, L_0xc38a20;  1 drivers
v0xc2c4a0_0 .net "IN1", 3 0, L_0xc36410;  1 drivers
v0xc2c590_0 .net "IN2", 3 0, L_0xc33cc0;  1 drivers
v0xc2c6a0_0 .net "IN3", 3 0, L_0xc31490;  1 drivers
v0xc2c800_0 .net "OUT_A", 3 0, L_0xc506a0;  alias, 1 drivers
v0xc2c8c0_0 .net "OUT_B", 3 0, L_0xc56710;  alias, 1 drivers
v0xc2c960_0 .net "Q0", 3 0, L_0xc4ae20;  1 drivers
v0xc2ca90_0 .net "Q1", 3 0, L_0xc46590;  1 drivers
v0xc2cc70_0 .net "Q2", 3 0, L_0xc41990;  1 drivers
v0xc2cdc0_0 .net "Q3", 3 0, L_0xc3cf40;  1 drivers
v0xc2cf10_0 .net "QB0", 3 0, L_0xc4aec0;  1 drivers
v0xc2cfd0_0 .net "QB1", 3 0, L_0xc46630;  1 drivers
v0xc2d070_0 .net "QB2", 3 0, L_0xc41a30;  1 drivers
v0xc2d110_0 .net "QB3", 3 0, L_0xc3cfe0;  1 drivers
v0xc2d1b0_0 .net "SEL_A", 1 0, v0xc2ddb0_0;  1 drivers
v0xc2d270_0 .net "SEL_B", 1 0, v0xc2de70_0;  1 drivers
v0xc2d350_0 .net "SEL_W", 1 0, v0xc2df60_0;  1 drivers
v0xc2d430_0 .net "clk", 0 0, v0xc2e000_0;  1 drivers
v0xc2d4d0_0 .net "d0", 0 0, L_0xc2e4a0;  1 drivers
v0xc2d570_0 .net "d1", 0 0, L_0xc2e650;  1 drivers
v0xc2d610_0 .net "d2", 0 0, L_0xc2e7e0;  1 drivers
v0xc2d6b0_0 .net "d3", 0 0, L_0xc2e940;  1 drivers
v0xc2d750_0 .net "s0", 0 0, L_0xc36920;  1 drivers
v0xc2d7f0_0 .net "s1", 0 0, L_0xc342e0;  1 drivers
v0xc2d890_0 .net "s2", 0 0, L_0xc31bc0;  1 drivers
v0xc2d930_0 .net "s3", 0 0, L_0xc2f0e0;  1 drivers
v0xc2d9d0_0 .net "write_en", 0 0, v0xc2e0a0_0;  1 drivers
L_0xc2eab0 .part v0xc2df60_0, 1, 1;
L_0xc2ec00 .part v0xc2df60_0, 0, 1;
L_0xc50740 .part v0xc2ddb0_0, 1, 1;
L_0xc507e0 .part v0xc2ddb0_0, 0, 1;
L_0xc567b0 .part v0xc2de70_0, 1, 1;
L_0xc56850 .part v0xc2de70_0, 0, 1;
S_0xaf5020 .scope module, "decoder_24_1b_0" "decoder_24_1b" 3 17, 4 1 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0xc2e140/d .functor NOT 1, L_0xc2ec00, C4<0>, C4<0>, C4<0>;
L_0xc2e140 .delay 1 (1,1,1) L_0xc2e140/d;
L_0xc2e360/d .functor NOT 1, L_0xc2eab0, C4<0>, C4<0>, C4<0>;
L_0xc2e360 .delay 1 (1,1,1) L_0xc2e360/d;
L_0xc2e4a0/d .functor AND 1, L_0xc2e140, L_0xc2e360, C4<1>, C4<1>;
L_0xc2e4a0 .delay 1 (3,3,3) L_0xc2e4a0/d;
L_0xc2e650/d .functor AND 1, L_0xc2ec00, L_0xc2e360, C4<1>, C4<1>;
L_0xc2e650 .delay 1 (3,3,3) L_0xc2e650/d;
L_0xc2e7e0/d .functor AND 1, L_0xc2eab0, L_0xc2e140, C4<1>, C4<1>;
L_0xc2e7e0 .delay 1 (3,3,3) L_0xc2e7e0/d;
L_0xc2e940/d .functor AND 1, L_0xc2eab0, L_0xc2ec00, C4<1>, C4<1>;
L_0xc2e940 .delay 1 (3,3,3) L_0xc2e940/d;
v0xaf52a0_0 .net "d0", 0 0, L_0xc2e4a0;  alias, 1 drivers
v0xbe4ed0_0 .net "d1", 0 0, L_0xc2e650;  alias, 1 drivers
v0xbe4f90_0 .net "d2", 0 0, L_0xc2e7e0;  alias, 1 drivers
v0xbe5030_0 .net "d3", 0 0, L_0xc2e940;  alias, 1 drivers
v0xbe50f0_0 .net "nw0", 0 0, L_0xc2e140;  1 drivers
v0xbe5200_0 .net "nw1", 0 0, L_0xc2e360;  1 drivers
v0xbe52c0_0 .net "w0", 0 0, L_0xc2ec00;  1 drivers
v0xbe5380_0 .net "w1", 0 0, L_0xc2eab0;  1 drivers
S_0xbe5500 .scope module, "mux_21_1b_0" "mux_21_1b" 3 44, 5 4 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc365f0/d .functor NOT 1, v0xc2e0a0_0, C4<0>, C4<0>, C4<0>;
L_0xc365f0 .delay 1 (1,1,1) L_0xc365f0/d;
L_0x7fbca638f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xc36700/d .functor AND 1, L_0x7fbca638f0f0, L_0xc365f0, C4<1>, C4<1>;
L_0xc36700 .delay 1 (3,3,3) L_0xc36700/d;
L_0xc36860/d .functor AND 1, L_0xc2e4a0, v0xc2e0a0_0, C4<1>, C4<1>;
L_0xc36860 .delay 1 (3,3,3) L_0xc36860/d;
L_0xc36920/d .functor OR 1, L_0xc36700, L_0xc36860, C4<0>, C4<0>;
L_0xc36920 .delay 1 (3,3,3) L_0xc36920/d;
v0xbe5770_0 .net "a", 0 0, L_0x7fbca638f0f0;  1 drivers
v0xbe5830_0 .net "a_out", 0 0, L_0xc36700;  1 drivers
v0xbe58f0_0 .net "b", 0 0, L_0xc2e4a0;  alias, 1 drivers
v0xbe5990_0 .net "b_out", 0 0, L_0xc36860;  1 drivers
v0xbe5a30_0 .net "not_sel", 0 0, L_0xc365f0;  1 drivers
v0xbe5b20_0 .net "res", 0 0, L_0xc36920;  alias, 1 drivers
v0xbe5be0_0 .net "sel", 0 0, v0xc2e0a0_0;  alias, 1 drivers
S_0xbe5d20 .scope module, "mux_21_1b_1" "mux_21_1b" 3 37, 5 4 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc33ea0/d .functor NOT 1, v0xc2e0a0_0, C4<0>, C4<0>, C4<0>;
L_0xc33ea0 .delay 1 (1,1,1) L_0xc33ea0/d;
L_0x7fbca638f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xc340c0/d .functor AND 1, L_0x7fbca638f0a8, L_0xc33ea0, C4<1>, C4<1>;
L_0xc340c0 .delay 1 (3,3,3) L_0xc340c0/d;
L_0xc34220/d .functor AND 1, L_0xc2e650, v0xc2e0a0_0, C4<1>, C4<1>;
L_0xc34220 .delay 1 (3,3,3) L_0xc34220/d;
L_0xc342e0/d .functor OR 1, L_0xc340c0, L_0xc34220, C4<0>, C4<0>;
L_0xc342e0 .delay 1 (3,3,3) L_0xc342e0/d;
v0xbe5f70_0 .net "a", 0 0, L_0x7fbca638f0a8;  1 drivers
v0xbe6030_0 .net "a_out", 0 0, L_0xc340c0;  1 drivers
v0xbe60f0_0 .net "b", 0 0, L_0xc2e650;  alias, 1 drivers
v0xbe61c0_0 .net "b_out", 0 0, L_0xc34220;  1 drivers
v0xbe6260_0 .net "not_sel", 0 0, L_0xc33ea0;  1 drivers
v0xbe6350_0 .net "res", 0 0, L_0xc342e0;  alias, 1 drivers
v0xbe6410_0 .net "sel", 0 0, v0xc2e0a0_0;  alias, 1 drivers
S_0xbe6540 .scope module, "mux_21_1b_2" "mux_21_1b" 3 30, 5 4 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc31670/d .functor NOT 1, v0xc2e0a0_0, C4<0>, C4<0>, C4<0>;
L_0xc31670 .delay 1 (1,1,1) L_0xc31670/d;
L_0x7fbca638f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xc319a0/d .functor AND 1, L_0x7fbca638f060, L_0xc31670, C4<1>, C4<1>;
L_0xc319a0 .delay 1 (3,3,3) L_0xc319a0/d;
L_0xc31b00/d .functor AND 1, L_0xc2e7e0, v0xc2e0a0_0, C4<1>, C4<1>;
L_0xc31b00 .delay 1 (3,3,3) L_0xc31b00/d;
L_0xc31bc0/d .functor OR 1, L_0xc319a0, L_0xc31b00, C4<0>, C4<0>;
L_0xc31bc0 .delay 1 (3,3,3) L_0xc31bc0/d;
v0xbe6790_0 .net "a", 0 0, L_0x7fbca638f060;  1 drivers
v0xbe6870_0 .net "a_out", 0 0, L_0xc319a0;  1 drivers
v0xbe6930_0 .net "b", 0 0, L_0xc2e7e0;  alias, 1 drivers
v0xbe6a30_0 .net "b_out", 0 0, L_0xc31b00;  1 drivers
v0xbe6ad0_0 .net "not_sel", 0 0, L_0xc31670;  1 drivers
v0xbe6bc0_0 .net "res", 0 0, L_0xc31bc0;  alias, 1 drivers
v0xbe6c80_0 .net "sel", 0 0, v0xc2e0a0_0;  alias, 1 drivers
S_0xbe6df0 .scope module, "mux_21_1b_3" "mux_21_1b" 3 23, 5 4 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc2ed30/d .functor NOT 1, v0xc2e0a0_0, C4<0>, C4<0>, C4<0>;
L_0xc2ed30 .delay 1 (1,1,1) L_0xc2ed30/d;
L_0x7fbca638f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xc2ee10/d .functor AND 1, L_0x7fbca638f018, L_0xc2ed30, C4<1>, C4<1>;
L_0xc2ee10 .delay 1 (3,3,3) L_0xc2ee10/d;
L_0xc2ef90/d .functor AND 1, L_0xc2e940, v0xc2e0a0_0, C4<1>, C4<1>;
L_0xc2ef90 .delay 1 (3,3,3) L_0xc2ef90/d;
L_0xc2f0e0/d .functor OR 1, L_0xc2ee10, L_0xc2ef90, C4<0>, C4<0>;
L_0xc2f0e0 .delay 1 (3,3,3) L_0xc2f0e0/d;
v0xbe7090_0 .net "a", 0 0, L_0x7fbca638f018;  1 drivers
v0xbe7170_0 .net "a_out", 0 0, L_0xc2ee10;  1 drivers
v0xbe7230_0 .net "b", 0 0, L_0xc2e940;  alias, 1 drivers
v0xbe72d0_0 .net "b_out", 0 0, L_0xc2ef90;  1 drivers
v0xbe7370_0 .net "not_sel", 0 0, L_0xc2ed30;  1 drivers
v0xbe7460_0 .net "res", 0 0, L_0xc2f0e0;  alias, 1 drivers
v0xbe7520_0 .net "sel", 0 0, v0xc2e0a0_0;  alias, 1 drivers
S_0xbe7640 .scope module, "mux_21_4b_0" "mux_21_4b" 3 45, 6 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xbe9b60_0 .net "A", 3 0, L_0xc4ae20;  alias, 1 drivers
v0xbe9c60_0 .net "B", 3 0, v0xc2db70_0;  alias, 1 drivers
v0xbe9d40_0 .net "RES", 3 0, L_0xc38a20;  alias, 1 drivers
v0xbe9e00_0 .net "sel", 0 0, L_0xc36920;  alias, 1 drivers
L_0xc381e0 .part L_0xc4ae20, 0, 1;
L_0xc382d0 .part L_0xc4ae20, 1, 1;
L_0xc383c0 .part L_0xc4ae20, 2, 1;
L_0xc384b0 .part L_0xc4ae20, 3, 1;
L_0xc385d0 .part v0xc2db70_0, 0, 1;
L_0xc386c0 .part v0xc2db70_0, 1, 1;
L_0xc387f0 .part v0xc2db70_0, 2, 1;
L_0xc388e0 .part v0xc2db70_0, 3, 1;
L_0xc38a20 .concat [ 1 1 1 1], L_0xc36fb0, L_0xc374e0, L_0xc37a10, L_0xc37fd0;
S_0xbe7890 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 6 7, 5 4 0, S_0xbe7640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc36b20/d .functor NOT 1, L_0xc36920, C4<0>, C4<0>, C4<0>;
L_0xc36b20 .delay 1 (1,1,1) L_0xc36b20/d;
L_0xc36d40/d .functor AND 1, L_0xc381e0, L_0xc36b20, C4<1>, C4<1>;
L_0xc36d40 .delay 1 (3,3,3) L_0xc36d40/d;
L_0xc36ea0/d .functor AND 1, L_0xc385d0, L_0xc36920, C4<1>, C4<1>;
L_0xc36ea0 .delay 1 (3,3,3) L_0xc36ea0/d;
L_0xc36fb0/d .functor OR 1, L_0xc36d40, L_0xc36ea0, C4<0>, C4<0>;
L_0xc36fb0 .delay 1 (3,3,3) L_0xc36fb0/d;
v0xbe7b50_0 .net "a", 0 0, L_0xc381e0;  1 drivers
v0xbe7c30_0 .net "a_out", 0 0, L_0xc36d40;  1 drivers
v0xbe7cf0_0 .net "b", 0 0, L_0xc385d0;  1 drivers
v0xbe7dc0_0 .net "b_out", 0 0, L_0xc36ea0;  1 drivers
v0xbe7e80_0 .net "not_sel", 0 0, L_0xc36b20;  1 drivers
v0xbe7f90_0 .net "res", 0 0, L_0xc36fb0;  1 drivers
v0xbe8050_0 .net "sel", 0 0, L_0xc36920;  alias, 1 drivers
S_0xbe8180 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 6 7, 5 4 0, S_0xbe7640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc37160/d .functor NOT 1, L_0xc36920, C4<0>, C4<0>, C4<0>;
L_0xc37160 .delay 1 (1,1,1) L_0xc37160/d;
L_0xc37270/d .functor AND 1, L_0xc382d0, L_0xc37160, C4<1>, C4<1>;
L_0xc37270 .delay 1 (3,3,3) L_0xc37270/d;
L_0xc373d0/d .functor AND 1, L_0xc386c0, L_0xc36920, C4<1>, C4<1>;
L_0xc373d0 .delay 1 (3,3,3) L_0xc373d0/d;
L_0xc374e0/d .functor OR 1, L_0xc37270, L_0xc373d0, C4<0>, C4<0>;
L_0xc374e0 .delay 1 (3,3,3) L_0xc374e0/d;
v0xbe8410_0 .net "a", 0 0, L_0xc382d0;  1 drivers
v0xbe84d0_0 .net "a_out", 0 0, L_0xc37270;  1 drivers
v0xbe8590_0 .net "b", 0 0, L_0xc386c0;  1 drivers
v0xbe8660_0 .net "b_out", 0 0, L_0xc373d0;  1 drivers
v0xbe8720_0 .net "not_sel", 0 0, L_0xc37160;  1 drivers
v0xbe8830_0 .net "res", 0 0, L_0xc374e0;  1 drivers
v0xbe88f0_0 .net "sel", 0 0, L_0xc36920;  alias, 1 drivers
S_0xbe8a60 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 6 7, 5 4 0, S_0xbe7640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc37690/d .functor NOT 1, L_0xc36920, C4<0>, C4<0>, C4<0>;
L_0xc37690 .delay 1 (1,1,1) L_0xc37690/d;
L_0xc377a0/d .functor AND 1, L_0xc383c0, L_0xc37690, C4<1>, C4<1>;
L_0xc377a0 .delay 1 (3,3,3) L_0xc377a0/d;
L_0xc37900/d .functor AND 1, L_0xc387f0, L_0xc36920, C4<1>, C4<1>;
L_0xc37900 .delay 1 (3,3,3) L_0xc37900/d;
L_0xc37a10/d .functor OR 1, L_0xc377a0, L_0xc37900, C4<0>, C4<0>;
L_0xc37a10 .delay 1 (3,3,3) L_0xc37a10/d;
v0xbe8cd0_0 .net "a", 0 0, L_0xc383c0;  1 drivers
v0xbe8d90_0 .net "a_out", 0 0, L_0xc377a0;  1 drivers
v0xbe8e50_0 .net "b", 0 0, L_0xc387f0;  1 drivers
v0xbe8f20_0 .net "b_out", 0 0, L_0xc37900;  1 drivers
v0xbe8fe0_0 .net "not_sel", 0 0, L_0xc37690;  1 drivers
v0xbe90f0_0 .net "res", 0 0, L_0xc37a10;  1 drivers
v0xbe91b0_0 .net "sel", 0 0, L_0xc36920;  alias, 1 drivers
S_0xbe92d0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 6 7, 5 4 0, S_0xbe7640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc37bf0/d .functor NOT 1, L_0xc36920, C4<0>, C4<0>, C4<0>;
L_0xc37bf0 .delay 1 (1,1,1) L_0xc37bf0/d;
L_0xc37d00/d .functor AND 1, L_0xc384b0, L_0xc37bf0, C4<1>, C4<1>;
L_0xc37d00 .delay 1 (3,3,3) L_0xc37d00/d;
L_0xc37e90/d .functor AND 1, L_0xc388e0, L_0xc36920, C4<1>, C4<1>;
L_0xc37e90 .delay 1 (3,3,3) L_0xc37e90/d;
L_0xc37fd0/d .functor OR 1, L_0xc37d00, L_0xc37e90, C4<0>, C4<0>;
L_0xc37fd0 .delay 1 (3,3,3) L_0xc37fd0/d;
v0xbe9540_0 .net "a", 0 0, L_0xc384b0;  1 drivers
v0xbe9620_0 .net "a_out", 0 0, L_0xc37d00;  1 drivers
v0xbe96e0_0 .net "b", 0 0, L_0xc388e0;  1 drivers
v0xbe97b0_0 .net "b_out", 0 0, L_0xc37e90;  1 drivers
v0xbe9870_0 .net "not_sel", 0 0, L_0xc37bf0;  1 drivers
v0xbe9980_0 .net "res", 0 0, L_0xc37fd0;  1 drivers
v0xbe9a40_0 .net "sel", 0 0, L_0xc36920;  alias, 1 drivers
S_0xbe9f50 .scope module, "mux_21_4b_1" "mux_21_4b" 3 38, 6 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xbec420_0 .net "A", 3 0, L_0xc46590;  alias, 1 drivers
v0xbec520_0 .net "B", 3 0, v0xc2db70_0;  alias, 1 drivers
v0xbec5e0_0 .net "RES", 3 0, L_0xc36410;  alias, 1 drivers
v0xbec6b0_0 .net "sel", 0 0, L_0xc342e0;  alias, 1 drivers
L_0xc35bd0 .part L_0xc46590, 0, 1;
L_0xc35cc0 .part L_0xc46590, 1, 1;
L_0xc35db0 .part L_0xc46590, 2, 1;
L_0xc35ea0 .part L_0xc46590, 3, 1;
L_0xc35fc0 .part v0xc2db70_0, 0, 1;
L_0xc360b0 .part v0xc2db70_0, 1, 1;
L_0xc361e0 .part v0xc2db70_0, 2, 1;
L_0xc362d0 .part v0xc2db70_0, 3, 1;
L_0xc36410 .concat [ 1 1 1 1], L_0xc34970, L_0xc34ea0, L_0xc353d0, L_0xc359c0;
S_0xbea150 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 6 7, 5 4 0, S_0xbe9f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc344e0/d .functor NOT 1, L_0xc342e0, C4<0>, C4<0>, C4<0>;
L_0xc344e0 .delay 1 (1,1,1) L_0xc344e0/d;
L_0xc34700/d .functor AND 1, L_0xc35bd0, L_0xc344e0, C4<1>, C4<1>;
L_0xc34700 .delay 1 (3,3,3) L_0xc34700/d;
L_0xc34860/d .functor AND 1, L_0xc35fc0, L_0xc342e0, C4<1>, C4<1>;
L_0xc34860 .delay 1 (3,3,3) L_0xc34860/d;
L_0xc34970/d .functor OR 1, L_0xc34700, L_0xc34860, C4<0>, C4<0>;
L_0xc34970 .delay 1 (3,3,3) L_0xc34970/d;
v0xbea410_0 .net "a", 0 0, L_0xc35bd0;  1 drivers
v0xbea4f0_0 .net "a_out", 0 0, L_0xc34700;  1 drivers
v0xbea5b0_0 .net "b", 0 0, L_0xc35fc0;  1 drivers
v0xbea680_0 .net "b_out", 0 0, L_0xc34860;  1 drivers
v0xbea740_0 .net "not_sel", 0 0, L_0xc344e0;  1 drivers
v0xbea850_0 .net "res", 0 0, L_0xc34970;  1 drivers
v0xbea910_0 .net "sel", 0 0, L_0xc342e0;  alias, 1 drivers
S_0xbeaa40 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 6 7, 5 4 0, S_0xbe9f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc34b20/d .functor NOT 1, L_0xc342e0, C4<0>, C4<0>, C4<0>;
L_0xc34b20 .delay 1 (1,1,1) L_0xc34b20/d;
L_0xc34c30/d .functor AND 1, L_0xc35cc0, L_0xc34b20, C4<1>, C4<1>;
L_0xc34c30 .delay 1 (3,3,3) L_0xc34c30/d;
L_0xc34d90/d .functor AND 1, L_0xc360b0, L_0xc342e0, C4<1>, C4<1>;
L_0xc34d90 .delay 1 (3,3,3) L_0xc34d90/d;
L_0xc34ea0/d .functor OR 1, L_0xc34c30, L_0xc34d90, C4<0>, C4<0>;
L_0xc34ea0 .delay 1 (3,3,3) L_0xc34ea0/d;
v0xbeacd0_0 .net "a", 0 0, L_0xc35cc0;  1 drivers
v0xbead90_0 .net "a_out", 0 0, L_0xc34c30;  1 drivers
v0xbeae50_0 .net "b", 0 0, L_0xc360b0;  1 drivers
v0xbeaf20_0 .net "b_out", 0 0, L_0xc34d90;  1 drivers
v0xbeafe0_0 .net "not_sel", 0 0, L_0xc34b20;  1 drivers
v0xbeb0f0_0 .net "res", 0 0, L_0xc34ea0;  1 drivers
v0xbeb1b0_0 .net "sel", 0 0, L_0xc342e0;  alias, 1 drivers
S_0xbeb320 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 6 7, 5 4 0, S_0xbe9f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc35050/d .functor NOT 1, L_0xc342e0, C4<0>, C4<0>, C4<0>;
L_0xc35050 .delay 1 (1,1,1) L_0xc35050/d;
L_0xc35160/d .functor AND 1, L_0xc35db0, L_0xc35050, C4<1>, C4<1>;
L_0xc35160 .delay 1 (3,3,3) L_0xc35160/d;
L_0xc352c0/d .functor AND 1, L_0xc361e0, L_0xc342e0, C4<1>, C4<1>;
L_0xc352c0 .delay 1 (3,3,3) L_0xc352c0/d;
L_0xc353d0/d .functor OR 1, L_0xc35160, L_0xc352c0, C4<0>, C4<0>;
L_0xc353d0 .delay 1 (3,3,3) L_0xc353d0/d;
v0xbeb590_0 .net "a", 0 0, L_0xc35db0;  1 drivers
v0xbeb650_0 .net "a_out", 0 0, L_0xc35160;  1 drivers
v0xbeb710_0 .net "b", 0 0, L_0xc361e0;  1 drivers
v0xbeb7e0_0 .net "b_out", 0 0, L_0xc352c0;  1 drivers
v0xbeb8a0_0 .net "not_sel", 0 0, L_0xc35050;  1 drivers
v0xbeb9b0_0 .net "res", 0 0, L_0xc353d0;  1 drivers
v0xbeba70_0 .net "sel", 0 0, L_0xc342e0;  alias, 1 drivers
S_0xbebb90 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 6 7, 5 4 0, S_0xbe9f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc355e0/d .functor NOT 1, L_0xc342e0, C4<0>, C4<0>, C4<0>;
L_0xc355e0 .delay 1 (1,1,1) L_0xc355e0/d;
L_0xc356f0/d .functor AND 1, L_0xc35ea0, L_0xc355e0, C4<1>, C4<1>;
L_0xc356f0 .delay 1 (3,3,3) L_0xc356f0/d;
L_0xc35880/d .functor AND 1, L_0xc362d0, L_0xc342e0, C4<1>, C4<1>;
L_0xc35880 .delay 1 (3,3,3) L_0xc35880/d;
L_0xc359c0/d .functor OR 1, L_0xc356f0, L_0xc35880, C4<0>, C4<0>;
L_0xc359c0 .delay 1 (3,3,3) L_0xc359c0/d;
v0xbebe00_0 .net "a", 0 0, L_0xc35ea0;  1 drivers
v0xbebee0_0 .net "a_out", 0 0, L_0xc356f0;  1 drivers
v0xbebfa0_0 .net "b", 0 0, L_0xc362d0;  1 drivers
v0xbec070_0 .net "b_out", 0 0, L_0xc35880;  1 drivers
v0xbec130_0 .net "not_sel", 0 0, L_0xc355e0;  1 drivers
v0xbec240_0 .net "res", 0 0, L_0xc359c0;  1 drivers
v0xbec300_0 .net "sel", 0 0, L_0xc342e0;  alias, 1 drivers
S_0xbec800 .scope module, "mux_21_4b_2" "mux_21_4b" 3 31, 6 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xbeed60_0 .net "A", 3 0, L_0xc41990;  alias, 1 drivers
v0xbeee60_0 .net "B", 3 0, v0xc2db70_0;  alias, 1 drivers
v0xbeef20_0 .net "RES", 3 0, L_0xc33cc0;  alias, 1 drivers
v0xbeefe0_0 .net "sel", 0 0, L_0xc31bc0;  alias, 1 drivers
L_0xc33480 .part L_0xc41990, 0, 1;
L_0xc33570 .part L_0xc41990, 1, 1;
L_0xc33660 .part L_0xc41990, 2, 1;
L_0xc33750 .part L_0xc41990, 3, 1;
L_0xc33870 .part v0xc2db70_0, 0, 1;
L_0xc33960 .part v0xc2db70_0, 1, 1;
L_0xc33a90 .part v0xc2db70_0, 2, 1;
L_0xc33b80 .part v0xc2db70_0, 3, 1;
L_0xc33cc0 .concat [ 1 1 1 1], L_0xc32250, L_0xc32780, L_0xc32cb0, L_0xc33270;
S_0xbeca00 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 6 7, 5 4 0, S_0xbec800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc31dc0/d .functor NOT 1, L_0xc31bc0, C4<0>, C4<0>, C4<0>;
L_0xc31dc0 .delay 1 (1,1,1) L_0xc31dc0/d;
L_0xc31fe0/d .functor AND 1, L_0xc33480, L_0xc31dc0, C4<1>, C4<1>;
L_0xc31fe0 .delay 1 (3,3,3) L_0xc31fe0/d;
L_0xc32140/d .functor AND 1, L_0xc33870, L_0xc31bc0, C4<1>, C4<1>;
L_0xc32140 .delay 1 (3,3,3) L_0xc32140/d;
L_0xc32250/d .functor OR 1, L_0xc31fe0, L_0xc32140, C4<0>, C4<0>;
L_0xc32250 .delay 1 (3,3,3) L_0xc32250/d;
v0xbeccc0_0 .net "a", 0 0, L_0xc33480;  1 drivers
v0xbecda0_0 .net "a_out", 0 0, L_0xc31fe0;  1 drivers
v0xbece60_0 .net "b", 0 0, L_0xc33870;  1 drivers
v0xbecf30_0 .net "b_out", 0 0, L_0xc32140;  1 drivers
v0xbecff0_0 .net "not_sel", 0 0, L_0xc31dc0;  1 drivers
v0xbed100_0 .net "res", 0 0, L_0xc32250;  1 drivers
v0xbed1c0_0 .net "sel", 0 0, L_0xc31bc0;  alias, 1 drivers
S_0xbed2f0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 6 7, 5 4 0, S_0xbec800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc32400/d .functor NOT 1, L_0xc31bc0, C4<0>, C4<0>, C4<0>;
L_0xc32400 .delay 1 (1,1,1) L_0xc32400/d;
L_0xc32510/d .functor AND 1, L_0xc33570, L_0xc32400, C4<1>, C4<1>;
L_0xc32510 .delay 1 (3,3,3) L_0xc32510/d;
L_0xc32670/d .functor AND 1, L_0xc33960, L_0xc31bc0, C4<1>, C4<1>;
L_0xc32670 .delay 1 (3,3,3) L_0xc32670/d;
L_0xc32780/d .functor OR 1, L_0xc32510, L_0xc32670, C4<0>, C4<0>;
L_0xc32780 .delay 1 (3,3,3) L_0xc32780/d;
v0xbed580_0 .net "a", 0 0, L_0xc33570;  1 drivers
v0xbed640_0 .net "a_out", 0 0, L_0xc32510;  1 drivers
v0xbed700_0 .net "b", 0 0, L_0xc33960;  1 drivers
v0xbed7d0_0 .net "b_out", 0 0, L_0xc32670;  1 drivers
v0xbed890_0 .net "not_sel", 0 0, L_0xc32400;  1 drivers
v0xbed9a0_0 .net "res", 0 0, L_0xc32780;  1 drivers
v0xbeda60_0 .net "sel", 0 0, L_0xc31bc0;  alias, 1 drivers
S_0xbedbd0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 6 7, 5 4 0, S_0xbec800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc32930/d .functor NOT 1, L_0xc31bc0, C4<0>, C4<0>, C4<0>;
L_0xc32930 .delay 1 (1,1,1) L_0xc32930/d;
L_0xc32a40/d .functor AND 1, L_0xc33660, L_0xc32930, C4<1>, C4<1>;
L_0xc32a40 .delay 1 (3,3,3) L_0xc32a40/d;
L_0xc32ba0/d .functor AND 1, L_0xc33a90, L_0xc31bc0, C4<1>, C4<1>;
L_0xc32ba0 .delay 1 (3,3,3) L_0xc32ba0/d;
L_0xc32cb0/d .functor OR 1, L_0xc32a40, L_0xc32ba0, C4<0>, C4<0>;
L_0xc32cb0 .delay 1 (3,3,3) L_0xc32cb0/d;
v0xbede40_0 .net "a", 0 0, L_0xc33660;  1 drivers
v0xbedf00_0 .net "a_out", 0 0, L_0xc32a40;  1 drivers
v0xbedfc0_0 .net "b", 0 0, L_0xc33a90;  1 drivers
v0xbee090_0 .net "b_out", 0 0, L_0xc32ba0;  1 drivers
v0xbee150_0 .net "not_sel", 0 0, L_0xc32930;  1 drivers
v0xbee260_0 .net "res", 0 0, L_0xc32cb0;  1 drivers
v0xbee320_0 .net "sel", 0 0, L_0xc31bc0;  alias, 1 drivers
S_0xbee440 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 6 7, 5 4 0, S_0xbec800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc32e90/d .functor NOT 1, L_0xc31bc0, C4<0>, C4<0>, C4<0>;
L_0xc32e90 .delay 1 (1,1,1) L_0xc32e90/d;
L_0xc32fa0/d .functor AND 1, L_0xc33750, L_0xc32e90, C4<1>, C4<1>;
L_0xc32fa0 .delay 1 (3,3,3) L_0xc32fa0/d;
L_0xc33130/d .functor AND 1, L_0xc33b80, L_0xc31bc0, C4<1>, C4<1>;
L_0xc33130 .delay 1 (3,3,3) L_0xc33130/d;
L_0xc33270/d .functor OR 1, L_0xc32fa0, L_0xc33130, C4<0>, C4<0>;
L_0xc33270 .delay 1 (3,3,3) L_0xc33270/d;
v0xbee6b0_0 .net "a", 0 0, L_0xc33750;  1 drivers
v0xbee790_0 .net "a_out", 0 0, L_0xc32fa0;  1 drivers
v0xbee850_0 .net "b", 0 0, L_0xc33b80;  1 drivers
v0xbee920_0 .net "b_out", 0 0, L_0xc33130;  1 drivers
v0xbee9e0_0 .net "not_sel", 0 0, L_0xc32e90;  1 drivers
v0xbeeaf0_0 .net "res", 0 0, L_0xc33270;  1 drivers
v0xbeebb0_0 .net "sel", 0 0, L_0xc31bc0;  alias, 1 drivers
S_0xbef100 .scope module, "mux_21_4b_3" "mux_21_4b" 3 24, 6 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xbf16f0_0 .net "A", 3 0, L_0xc3cf40;  alias, 1 drivers
v0xbf17f0_0 .net "B", 3 0, v0xc2db70_0;  alias, 1 drivers
v0xbf18b0_0 .net "RES", 3 0, L_0xc31490;  alias, 1 drivers
v0xbf1970_0 .net "sel", 0 0, L_0xc2f0e0;  alias, 1 drivers
L_0xc30b40 .part L_0xc3cf40, 0, 1;
L_0xc30c30 .part L_0xc3cf40, 1, 1;
L_0xc30d20 .part L_0xc3cf40, 2, 1;
L_0xc30e10 .part L_0xc3cf40, 3, 1;
L_0xc30f30 .part v0xc2db70_0, 0, 1;
L_0xc31020 .part v0xc2db70_0, 1, 1;
L_0xc31150 .part v0xc2db70_0, 2, 1;
L_0xc31350 .part v0xc2db70_0, 3, 1;
L_0xc31490 .concat [ 1 1 1 1], L_0xc2f7c0, L_0xc2fd50, L_0xc30340, L_0xc30930;
S_0xbef3e0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 6 7, 5 4 0, S_0xbef100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc2f310/d .functor NOT 1, L_0xc2f0e0, C4<0>, C4<0>, C4<0>;
L_0xc2f310 .delay 1 (1,1,1) L_0xc2f310/d;
L_0xc2f530/d .functor AND 1, L_0xc30b40, L_0xc2f310, C4<1>, C4<1>;
L_0xc2f530 .delay 1 (3,3,3) L_0xc2f530/d;
L_0xc2f6b0/d .functor AND 1, L_0xc30f30, L_0xc2f0e0, C4<1>, C4<1>;
L_0xc2f6b0 .delay 1 (3,3,3) L_0xc2f6b0/d;
L_0xc2f7c0/d .functor OR 1, L_0xc2f530, L_0xc2f6b0, C4<0>, C4<0>;
L_0xc2f7c0 .delay 1 (3,3,3) L_0xc2f7c0/d;
v0xbef650_0 .net "a", 0 0, L_0xc30b40;  1 drivers
v0xbef730_0 .net "a_out", 0 0, L_0xc2f530;  1 drivers
v0xbef7f0_0 .net "b", 0 0, L_0xc30f30;  1 drivers
v0xbef8c0_0 .net "b_out", 0 0, L_0xc2f6b0;  1 drivers
v0xbef980_0 .net "not_sel", 0 0, L_0xc2f310;  1 drivers
v0xbefa90_0 .net "res", 0 0, L_0xc2f7c0;  1 drivers
v0xbefb50_0 .net "sel", 0 0, L_0xc2f0e0;  alias, 1 drivers
S_0xbefc80 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 6 7, 5 4 0, S_0xbef100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc2f9a0/d .functor NOT 1, L_0xc2f0e0, C4<0>, C4<0>, C4<0>;
L_0xc2f9a0 .delay 1 (1,1,1) L_0xc2f9a0/d;
L_0xc2fab0/d .functor AND 1, L_0xc30c30, L_0xc2f9a0, C4<1>, C4<1>;
L_0xc2fab0 .delay 1 (3,3,3) L_0xc2fab0/d;
L_0xc2fc10/d .functor AND 1, L_0xc31020, L_0xc2f0e0, C4<1>, C4<1>;
L_0xc2fc10 .delay 1 (3,3,3) L_0xc2fc10/d;
L_0xc2fd50/d .functor OR 1, L_0xc2fab0, L_0xc2fc10, C4<0>, C4<0>;
L_0xc2fd50 .delay 1 (3,3,3) L_0xc2fd50/d;
v0xbeff10_0 .net "a", 0 0, L_0xc30c30;  1 drivers
v0xbeffd0_0 .net "a_out", 0 0, L_0xc2fab0;  1 drivers
v0xbf0090_0 .net "b", 0 0, L_0xc31020;  1 drivers
v0xbf0160_0 .net "b_out", 0 0, L_0xc2fc10;  1 drivers
v0xbf0220_0 .net "not_sel", 0 0, L_0xc2f9a0;  1 drivers
v0xbf0330_0 .net "res", 0 0, L_0xc2fd50;  1 drivers
v0xbf03f0_0 .net "sel", 0 0, L_0xc2f0e0;  alias, 1 drivers
S_0xbf0560 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 6 7, 5 4 0, S_0xbef100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc2ff60/d .functor NOT 1, L_0xc2f0e0, C4<0>, C4<0>, C4<0>;
L_0xc2ff60 .delay 1 (1,1,1) L_0xc2ff60/d;
L_0xc30070/d .functor AND 1, L_0xc30d20, L_0xc2ff60, C4<1>, C4<1>;
L_0xc30070 .delay 1 (3,3,3) L_0xc30070/d;
L_0xc30200/d .functor AND 1, L_0xc31150, L_0xc2f0e0, C4<1>, C4<1>;
L_0xc30200 .delay 1 (3,3,3) L_0xc30200/d;
L_0xc30340/d .functor OR 1, L_0xc30070, L_0xc30200, C4<0>, C4<0>;
L_0xc30340 .delay 1 (3,3,3) L_0xc30340/d;
v0xbf07d0_0 .net "a", 0 0, L_0xc30d20;  1 drivers
v0xbf0890_0 .net "a_out", 0 0, L_0xc30070;  1 drivers
v0xbf0950_0 .net "b", 0 0, L_0xc31150;  1 drivers
v0xbf0a20_0 .net "b_out", 0 0, L_0xc30200;  1 drivers
v0xbf0ae0_0 .net "not_sel", 0 0, L_0xc2ff60;  1 drivers
v0xbf0bf0_0 .net "res", 0 0, L_0xc30340;  1 drivers
v0xbf0cb0_0 .net "sel", 0 0, L_0xc2f0e0;  alias, 1 drivers
S_0xbf0dd0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 6 7, 5 4 0, S_0xbef100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc30550/d .functor NOT 1, L_0xc2f0e0, C4<0>, C4<0>, C4<0>;
L_0xc30550 .delay 1 (1,1,1) L_0xc30550/d;
L_0xc30660/d .functor AND 1, L_0xc30e10, L_0xc30550, C4<1>, C4<1>;
L_0xc30660 .delay 1 (3,3,3) L_0xc30660/d;
L_0xc307f0/d .functor AND 1, L_0xc31350, L_0xc2f0e0, C4<1>, C4<1>;
L_0xc307f0 .delay 1 (3,3,3) L_0xc307f0/d;
L_0xc30930/d .functor OR 1, L_0xc30660, L_0xc307f0, C4<0>, C4<0>;
L_0xc30930 .delay 1 (3,3,3) L_0xc30930/d;
v0xbf1040_0 .net "a", 0 0, L_0xc30e10;  1 drivers
v0xbf1120_0 .net "a_out", 0 0, L_0xc30660;  1 drivers
v0xbf11e0_0 .net "b", 0 0, L_0xc31350;  1 drivers
v0xbf12b0_0 .net "b_out", 0 0, L_0xc307f0;  1 drivers
v0xbf1370_0 .net "not_sel", 0 0, L_0xc30550;  1 drivers
v0xbf1480_0 .net "res", 0 0, L_0xc30930;  1 drivers
v0xbf1540_0 .net "sel", 0 0, L_0xc2f0e0;  alias, 1 drivers
S_0xbf1ac0 .scope module, "mux_41_4b_0" "mux_41_4b" 3 54, 7 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0xbface0_0 .net "A", 3 0, L_0xc4ae20;  alias, 1 drivers
v0xbfadf0_0 .net "B", 3 0, L_0xc46590;  alias, 1 drivers
v0xbfaec0_0 .net "C", 3 0, L_0xc41990;  alias, 1 drivers
v0xbfafc0_0 .net "D", 3 0, L_0xc3cf40;  alias, 1 drivers
v0xbfb090_0 .net "RES", 3 0, L_0xc506a0;  alias, 1 drivers
v0xbfb130_0 .net "sel0", 0 0, L_0xc507e0;  1 drivers
v0xbfb1d0_0 .net "sel1", 0 0, L_0xc50740;  1 drivers
L_0xc4fa30 .part L_0xc4ae20, 0, 1;
L_0xc4fad0 .part L_0xc4ae20, 1, 1;
L_0xc4fb70 .part L_0xc4ae20, 2, 1;
L_0xc4fc10 .part L_0xc4ae20, 3, 1;
L_0xc4fcb0 .part L_0xc46590, 0, 1;
L_0xc4fd50 .part L_0xc46590, 1, 1;
L_0xc4fe30 .part L_0xc46590, 2, 1;
L_0xc4fed0 .part L_0xc46590, 3, 1;
L_0xc4ffc0 .part L_0xc41990, 0, 1;
L_0xc50060 .part L_0xc41990, 1, 1;
L_0xc50160 .part L_0xc41990, 2, 1;
L_0xc50200 .part L_0xc41990, 3, 1;
L_0xc50310 .part L_0xc3cf40, 0, 1;
L_0xc503b0 .part L_0xc3cf40, 1, 1;
L_0xc504d0 .part L_0xc3cf40, 2, 1;
L_0xc50570 .part L_0xc3cf40, 3, 1;
L_0xc506a0 .concat [ 1 1 1 1], L_0xc4c020, L_0xc4d220, L_0xc4e420, L_0xc4f830;
S_0xbf1d00 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 7 10, 8 2 0, S_0xbf1ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbf3980_0 .net "a", 0 0, L_0xc4fa30;  1 drivers
v0xbf3a40_0 .net "ab_out", 0 0, L_0xc4b250;  1 drivers
v0xbf3b30_0 .net "b", 0 0, L_0xc4fcb0;  1 drivers
v0xbf3c00_0 .net "c", 0 0, L_0xc4ffc0;  1 drivers
v0xbf3cd0_0 .net "cd_out", 0 0, L_0xc4ba50;  1 drivers
v0xbf3e10_0 .net "d", 0 0, L_0xc50310;  1 drivers
v0xbf3eb0_0 .net "res", 0 0, L_0xc4c020;  1 drivers
v0xbf3f50_0 .net "sel0", 0 0, L_0xc507e0;  alias, 1 drivers
v0xbf4040_0 .net "sel1", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf1fd0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbf1d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4afa0/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4afa0 .delay 1 (1,1,1) L_0xc4afa0/d;
L_0xc4b060/d .functor AND 1, L_0xc4fa30, L_0xc4afa0, C4<1>, C4<1>;
L_0xc4b060 .delay 1 (3,3,3) L_0xc4b060/d;
L_0xc4b140/d .functor AND 1, L_0xc4fcb0, L_0xc507e0, C4<1>, C4<1>;
L_0xc4b140 .delay 1 (3,3,3) L_0xc4b140/d;
L_0xc4b250/d .functor OR 1, L_0xc4b060, L_0xc4b140, C4<0>, C4<0>;
L_0xc4b250 .delay 1 (3,3,3) L_0xc4b250/d;
v0xbf2240_0 .net "a", 0 0, L_0xc4fa30;  alias, 1 drivers
v0xbf2320_0 .net "a_out", 0 0, L_0xc4b060;  1 drivers
v0xbf23e0_0 .net "b", 0 0, L_0xc4fcb0;  alias, 1 drivers
v0xbf24b0_0 .net "b_out", 0 0, L_0xc4b140;  1 drivers
v0xbf2570_0 .net "not_sel", 0 0, L_0xc4afa0;  1 drivers
v0xbf2680_0 .net "res", 0 0, L_0xc4b250;  alias, 1 drivers
v0xbf2740_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf2880 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbf1d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4b400/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4b400 .delay 1 (1,1,1) L_0xc4b400/d;
L_0xc4b510/d .functor AND 1, L_0xc4ffc0, L_0xc4b400, C4<1>, C4<1>;
L_0xc4b510 .delay 1 (3,3,3) L_0xc4b510/d;
L_0xc4b6e0/d .functor AND 1, L_0xc50310, L_0xc507e0, C4<1>, C4<1>;
L_0xc4b6e0 .delay 1 (3,3,3) L_0xc4b6e0/d;
L_0xc4ba50/d .functor OR 1, L_0xc4b510, L_0xc4b6e0, C4<0>, C4<0>;
L_0xc4ba50 .delay 1 (3,3,3) L_0xc4ba50/d;
v0xbf2af0_0 .net "a", 0 0, L_0xc4ffc0;  alias, 1 drivers
v0xbf2bb0_0 .net "a_out", 0 0, L_0xc4b510;  1 drivers
v0xbf2c70_0 .net "b", 0 0, L_0xc50310;  alias, 1 drivers
v0xbf2d40_0 .net "b_out", 0 0, L_0xc4b6e0;  1 drivers
v0xbf2e00_0 .net "not_sel", 0 0, L_0xc4b400;  1 drivers
v0xbf2f10_0 .net "res", 0 0, L_0xc4ba50;  alias, 1 drivers
v0xbf2fd0_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf3100 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbf1d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4bc00/d .functor NOT 1, L_0xc50740, C4<0>, C4<0>, C4<0>;
L_0xc4bc00 .delay 1 (1,1,1) L_0xc4bc00/d;
L_0xc4bd10/d .functor AND 1, L_0xc4b250, L_0xc4bc00, C4<1>, C4<1>;
L_0xc4bd10 .delay 1 (3,3,3) L_0xc4bd10/d;
L_0xc4bed0/d .functor AND 1, L_0xc4ba50, L_0xc50740, C4<1>, C4<1>;
L_0xc4bed0 .delay 1 (3,3,3) L_0xc4bed0/d;
L_0xc4c020/d .functor OR 1, L_0xc4bd10, L_0xc4bed0, C4<0>, C4<0>;
L_0xc4c020 .delay 1 (3,3,3) L_0xc4c020/d;
v0xbf3380_0 .net "a", 0 0, L_0xc4b250;  alias, 1 drivers
v0xbf3450_0 .net "a_out", 0 0, L_0xc4bd10;  1 drivers
v0xbf34f0_0 .net "b", 0 0, L_0xc4ba50;  alias, 1 drivers
v0xbf35f0_0 .net "b_out", 0 0, L_0xc4bed0;  1 drivers
v0xbf3690_0 .net "not_sel", 0 0, L_0xc4bc00;  1 drivers
v0xbf3780_0 .net "res", 0 0, L_0xc4c020;  alias, 1 drivers
v0xbf3840_0 .net "sel", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf4170 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 7 10, 8 2 0, S_0xbf1ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbf5df0_0 .net "a", 0 0, L_0xc4fad0;  1 drivers
v0xbf5eb0_0 .net "ab_out", 0 0, L_0xc4c660;  1 drivers
v0xbf5fa0_0 .net "b", 0 0, L_0xc4fd50;  1 drivers
v0xbf6040_0 .net "c", 0 0, L_0xc50060;  1 drivers
v0xbf6110_0 .net "cd_out", 0 0, L_0xc4cc50;  1 drivers
v0xbf6250_0 .net "d", 0 0, L_0xc503b0;  1 drivers
v0xbf62f0_0 .net "res", 0 0, L_0xc4d220;  1 drivers
v0xbf6390_0 .net "sel0", 0 0, L_0xc507e0;  alias, 1 drivers
v0xbf6430_0 .net "sel1", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf43f0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbf4170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4c220/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4c220 .delay 1 (1,1,1) L_0xc4c220/d;
L_0xc4c330/d .functor AND 1, L_0xc4fad0, L_0xc4c220, C4<1>, C4<1>;
L_0xc4c330 .delay 1 (3,3,3) L_0xc4c330/d;
L_0xc4c500/d .functor AND 1, L_0xc4fd50, L_0xc507e0, C4<1>, C4<1>;
L_0xc4c500 .delay 1 (3,3,3) L_0xc4c500/d;
L_0xc4c660/d .functor OR 1, L_0xc4c330, L_0xc4c500, C4<0>, C4<0>;
L_0xc4c660 .delay 1 (3,3,3) L_0xc4c660/d;
v0xbf4670_0 .net "a", 0 0, L_0xc4fad0;  alias, 1 drivers
v0xbf4750_0 .net "a_out", 0 0, L_0xc4c330;  1 drivers
v0xbf4810_0 .net "b", 0 0, L_0xc4fd50;  alias, 1 drivers
v0xbf48e0_0 .net "b_out", 0 0, L_0xc4c500;  1 drivers
v0xbf49a0_0 .net "not_sel", 0 0, L_0xc4c220;  1 drivers
v0xbf4ab0_0 .net "res", 0 0, L_0xc4c660;  alias, 1 drivers
v0xbf4b70_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf4c90 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbf4170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4c810/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4c810 .delay 1 (1,1,1) L_0xc4c810/d;
L_0xc4c920/d .functor AND 1, L_0xc50060, L_0xc4c810, C4<1>, C4<1>;
L_0xc4c920 .delay 1 (3,3,3) L_0xc4c920/d;
L_0xc4caf0/d .functor AND 1, L_0xc503b0, L_0xc507e0, C4<1>, C4<1>;
L_0xc4caf0 .delay 1 (3,3,3) L_0xc4caf0/d;
L_0xc4cc50/d .functor OR 1, L_0xc4c920, L_0xc4caf0, C4<0>, C4<0>;
L_0xc4cc50 .delay 1 (3,3,3) L_0xc4cc50/d;
v0xbf4f00_0 .net "a", 0 0, L_0xc50060;  alias, 1 drivers
v0xbf4fc0_0 .net "a_out", 0 0, L_0xc4c920;  1 drivers
v0xbf5080_0 .net "b", 0 0, L_0xc503b0;  alias, 1 drivers
v0xbf5150_0 .net "b_out", 0 0, L_0xc4caf0;  1 drivers
v0xbf5210_0 .net "not_sel", 0 0, L_0xc4c810;  1 drivers
v0xbf5320_0 .net "res", 0 0, L_0xc4cc50;  alias, 1 drivers
v0xbf53e0_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf5590 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbf4170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4ce00/d .functor NOT 1, L_0xc50740, C4<0>, C4<0>, C4<0>;
L_0xc4ce00 .delay 1 (1,1,1) L_0xc4ce00/d;
L_0xc4cf10/d .functor AND 1, L_0xc4c660, L_0xc4ce00, C4<1>, C4<1>;
L_0xc4cf10 .delay 1 (3,3,3) L_0xc4cf10/d;
L_0xc4d0d0/d .functor AND 1, L_0xc4cc50, L_0xc50740, C4<1>, C4<1>;
L_0xc4d0d0 .delay 1 (3,3,3) L_0xc4d0d0/d;
L_0xc4d220/d .functor OR 1, L_0xc4cf10, L_0xc4d0d0, C4<0>, C4<0>;
L_0xc4d220 .delay 1 (3,3,3) L_0xc4d220/d;
v0xbf57c0_0 .net "a", 0 0, L_0xc4c660;  alias, 1 drivers
v0xbf5890_0 .net "a_out", 0 0, L_0xc4cf10;  1 drivers
v0xbf5930_0 .net "b", 0 0, L_0xc4cc50;  alias, 1 drivers
v0xbf5a30_0 .net "b_out", 0 0, L_0xc4d0d0;  1 drivers
v0xbf5ad0_0 .net "not_sel", 0 0, L_0xc4ce00;  1 drivers
v0xbf5bc0_0 .net "res", 0 0, L_0xc4d220;  alias, 1 drivers
v0xbf5c80_0 .net "sel", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf6580 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 7 10, 8 2 0, S_0xbf1ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbf8210_0 .net "a", 0 0, L_0xc4fb70;  1 drivers
v0xbf82d0_0 .net "ab_out", 0 0, L_0xc4d860;  1 drivers
v0xbf8370_0 .net "b", 0 0, L_0xc4fe30;  1 drivers
v0xbf8440_0 .net "c", 0 0, L_0xc50160;  1 drivers
v0xbf8510_0 .net "cd_out", 0 0, L_0xc4de50;  1 drivers
v0xbf8650_0 .net "d", 0 0, L_0xc504d0;  1 drivers
v0xbf86f0_0 .net "res", 0 0, L_0xc4e420;  1 drivers
v0xbf8790_0 .net "sel0", 0 0, L_0xc507e0;  alias, 1 drivers
v0xbf8830_0 .net "sel1", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf6810 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbf6580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4d420/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4d420 .delay 1 (1,1,1) L_0xc4d420/d;
L_0xc4d530/d .functor AND 1, L_0xc4fb70, L_0xc4d420, C4<1>, C4<1>;
L_0xc4d530 .delay 1 (3,3,3) L_0xc4d530/d;
L_0xc4d700/d .functor AND 1, L_0xc4fe30, L_0xc507e0, C4<1>, C4<1>;
L_0xc4d700 .delay 1 (3,3,3) L_0xc4d700/d;
L_0xc4d860/d .functor OR 1, L_0xc4d530, L_0xc4d700, C4<0>, C4<0>;
L_0xc4d860 .delay 1 (3,3,3) L_0xc4d860/d;
v0xbf6a90_0 .net "a", 0 0, L_0xc4fb70;  alias, 1 drivers
v0xbf6b70_0 .net "a_out", 0 0, L_0xc4d530;  1 drivers
v0xbf6c30_0 .net "b", 0 0, L_0xc4fe30;  alias, 1 drivers
v0xbf6d00_0 .net "b_out", 0 0, L_0xc4d700;  1 drivers
v0xbf6dc0_0 .net "not_sel", 0 0, L_0xc4d420;  1 drivers
v0xbf6ed0_0 .net "res", 0 0, L_0xc4d860;  alias, 1 drivers
v0xbf6f90_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf70b0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbf6580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4da10/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4da10 .delay 1 (1,1,1) L_0xc4da10/d;
L_0xc4db20/d .functor AND 1, L_0xc50160, L_0xc4da10, C4<1>, C4<1>;
L_0xc4db20 .delay 1 (3,3,3) L_0xc4db20/d;
L_0xc4dcf0/d .functor AND 1, L_0xc504d0, L_0xc507e0, C4<1>, C4<1>;
L_0xc4dcf0 .delay 1 (3,3,3) L_0xc4dcf0/d;
L_0xc4de50/d .functor OR 1, L_0xc4db20, L_0xc4dcf0, C4<0>, C4<0>;
L_0xc4de50 .delay 1 (3,3,3) L_0xc4de50/d;
v0xbf7320_0 .net "a", 0 0, L_0xc50160;  alias, 1 drivers
v0xbf73e0_0 .net "a_out", 0 0, L_0xc4db20;  1 drivers
v0xbf74a0_0 .net "b", 0 0, L_0xc504d0;  alias, 1 drivers
v0xbf7570_0 .net "b_out", 0 0, L_0xc4dcf0;  1 drivers
v0xbf7630_0 .net "not_sel", 0 0, L_0xc4da10;  1 drivers
v0xbf7740_0 .net "res", 0 0, L_0xc4de50;  alias, 1 drivers
v0xbf7800_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf7920 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbf6580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4e000/d .functor NOT 1, L_0xc50740, C4<0>, C4<0>, C4<0>;
L_0xc4e000 .delay 1 (1,1,1) L_0xc4e000/d;
L_0xc4e110/d .functor AND 1, L_0xc4d860, L_0xc4e000, C4<1>, C4<1>;
L_0xc4e110 .delay 1 (3,3,3) L_0xc4e110/d;
L_0xc4e2d0/d .functor AND 1, L_0xc4de50, L_0xc50740, C4<1>, C4<1>;
L_0xc4e2d0 .delay 1 (3,3,3) L_0xc4e2d0/d;
L_0xc4e420/d .functor OR 1, L_0xc4e110, L_0xc4e2d0, C4<0>, C4<0>;
L_0xc4e420 .delay 1 (3,3,3) L_0xc4e420/d;
v0xbf7ba0_0 .net "a", 0 0, L_0xc4d860;  alias, 1 drivers
v0xbf7c70_0 .net "a_out", 0 0, L_0xc4e110;  1 drivers
v0xbf7d10_0 .net "b", 0 0, L_0xc4de50;  alias, 1 drivers
v0xbf7e10_0 .net "b_out", 0 0, L_0xc4e2d0;  1 drivers
v0xbf7eb0_0 .net "not_sel", 0 0, L_0xc4e000;  1 drivers
v0xbf7fa0_0 .net "res", 0 0, L_0xc4e420;  alias, 1 drivers
v0xbf8060_0 .net "sel", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf88f0 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 7 10, 8 2 0, S_0xbf1ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbfa4e0_0 .net "a", 0 0, L_0xc4fc10;  1 drivers
v0xbfa5a0_0 .net "ab_out", 0 0, L_0xc4ea60;  1 drivers
v0xbfa690_0 .net "b", 0 0, L_0xc4fed0;  1 drivers
v0xbfa760_0 .net "c", 0 0, L_0xc50200;  1 drivers
v0xbfa830_0 .net "cd_out", 0 0, L_0xc4f050;  1 drivers
v0xbfa970_0 .net "d", 0 0, L_0xc50570;  1 drivers
v0xbfaa10_0 .net "res", 0 0, L_0xc4f830;  1 drivers
v0xbfaab0_0 .net "sel0", 0 0, L_0xc507e0;  alias, 1 drivers
v0xbfab50_0 .net "sel1", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbf8b50 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbf88f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4e620/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4e620 .delay 1 (1,1,1) L_0xc4e620/d;
L_0xc4e730/d .functor AND 1, L_0xc4fc10, L_0xc4e620, C4<1>, C4<1>;
L_0xc4e730 .delay 1 (3,3,3) L_0xc4e730/d;
L_0xc4e900/d .functor AND 1, L_0xc4fed0, L_0xc507e0, C4<1>, C4<1>;
L_0xc4e900 .delay 1 (3,3,3) L_0xc4e900/d;
L_0xc4ea60/d .functor OR 1, L_0xc4e730, L_0xc4e900, C4<0>, C4<0>;
L_0xc4ea60 .delay 1 (3,3,3) L_0xc4ea60/d;
v0xbf8df0_0 .net "a", 0 0, L_0xc4fc10;  alias, 1 drivers
v0xbf8ed0_0 .net "a_out", 0 0, L_0xc4e730;  1 drivers
v0xbf8f90_0 .net "b", 0 0, L_0xc4fed0;  alias, 1 drivers
v0xbf9060_0 .net "b_out", 0 0, L_0xc4e900;  1 drivers
v0xbf9120_0 .net "not_sel", 0 0, L_0xc4e620;  1 drivers
v0xbf9230_0 .net "res", 0 0, L_0xc4ea60;  alias, 1 drivers
v0xbf92f0_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf9410 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbf88f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4ec10/d .functor NOT 1, L_0xc507e0, C4<0>, C4<0>, C4<0>;
L_0xc4ec10 .delay 1 (1,1,1) L_0xc4ec10/d;
L_0xc4ed20/d .functor AND 1, L_0xc50200, L_0xc4ec10, C4<1>, C4<1>;
L_0xc4ed20 .delay 1 (3,3,3) L_0xc4ed20/d;
L_0xc4eef0/d .functor AND 1, L_0xc50570, L_0xc507e0, C4<1>, C4<1>;
L_0xc4eef0 .delay 1 (3,3,3) L_0xc4eef0/d;
L_0xc4f050/d .functor OR 1, L_0xc4ed20, L_0xc4eef0, C4<0>, C4<0>;
L_0xc4f050 .delay 1 (3,3,3) L_0xc4f050/d;
v0xbf9680_0 .net "a", 0 0, L_0xc50200;  alias, 1 drivers
v0xbf9740_0 .net "a_out", 0 0, L_0xc4ed20;  1 drivers
v0xbf9800_0 .net "b", 0 0, L_0xc50570;  alias, 1 drivers
v0xbf98d0_0 .net "b_out", 0 0, L_0xc4eef0;  1 drivers
v0xbf9990_0 .net "not_sel", 0 0, L_0xc4ec10;  1 drivers
v0xbf9aa0_0 .net "res", 0 0, L_0xc4f050;  alias, 1 drivers
v0xbf9b60_0 .net "sel", 0 0, L_0xc507e0;  alias, 1 drivers
S_0xbf9c80 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbf88f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc4f200/d .functor NOT 1, L_0xc50740, C4<0>, C4<0>, C4<0>;
L_0xc4f200 .delay 1 (1,1,1) L_0xc4f200/d;
L_0xc4f310/d .functor AND 1, L_0xc4ea60, L_0xc4f200, C4<1>, C4<1>;
L_0xc4f310 .delay 1 (3,3,3) L_0xc4f310/d;
L_0xc4f4d0/d .functor AND 1, L_0xc4f050, L_0xc50740, C4<1>, C4<1>;
L_0xc4f4d0 .delay 1 (3,3,3) L_0xc4f4d0/d;
L_0xc4f830/d .functor OR 1, L_0xc4f310, L_0xc4f4d0, C4<0>, C4<0>;
L_0xc4f830 .delay 1 (3,3,3) L_0xc4f830/d;
v0xbf9f00_0 .net "a", 0 0, L_0xc4ea60;  alias, 1 drivers
v0xbf9fd0_0 .net "a_out", 0 0, L_0xc4f310;  1 drivers
v0xbfa070_0 .net "b", 0 0, L_0xc4f050;  alias, 1 drivers
v0xbfa170_0 .net "b_out", 0 0, L_0xc4f4d0;  1 drivers
v0xbfa210_0 .net "not_sel", 0 0, L_0xc4f200;  1 drivers
v0xbfa300_0 .net "res", 0 0, L_0xc4f830;  alias, 1 drivers
v0xbfa3c0_0 .net "sel", 0 0, L_0xc50740;  alias, 1 drivers
S_0xbfb350 .scope module, "mux_41_4b_1" "mux_41_4b" 3 56, 7 2 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0xc04740_0 .net "A", 3 0, L_0xc4ae20;  alias, 1 drivers
v0xc04820_0 .net "B", 3 0, L_0xc46590;  alias, 1 drivers
v0xc04930_0 .net "C", 3 0, L_0xc41990;  alias, 1 drivers
v0xc04a20_0 .net "D", 3 0, L_0xc3cf40;  alias, 1 drivers
v0xc04b30_0 .net "RES", 3 0, L_0xc56710;  alias, 1 drivers
v0xc04c60_0 .net "sel0", 0 0, L_0xc56850;  1 drivers
v0xc04d00_0 .net "sel1", 0 0, L_0xc567b0;  1 drivers
L_0xc55410 .part L_0xc4ae20, 0, 1;
L_0xc554b0 .part L_0xc4ae20, 1, 1;
L_0xc55550 .part L_0xc4ae20, 2, 1;
L_0xc55800 .part L_0xc4ae20, 3, 1;
L_0xc558a0 .part L_0xc46590, 0, 1;
L_0xc55940 .part L_0xc46590, 1, 1;
L_0xc55a20 .part L_0xc46590, 2, 1;
L_0xc55cd0 .part L_0xc46590, 3, 1;
L_0xc55dc0 .part L_0xc41990, 0, 1;
L_0xc55e60 .part L_0xc41990, 1, 1;
L_0xc55f60 .part L_0xc41990, 2, 1;
L_0xc31e80 .part L_0xc41990, 3, 1;
L_0xc56210 .part L_0xc3cf40, 0, 1;
L_0xc562b0 .part L_0xc3cf40, 1, 1;
L_0xc563d0 .part L_0xc3cf40, 2, 1;
L_0xc2f3d0 .part L_0xc3cf40, 3, 1;
L_0xc56710 .concat [ 1 1 1 1], L_0xc51a00, L_0xc52c00, L_0xc53e00, L_0xc55210;
S_0xbfb5e0 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 7 10, 8 2 0, S_0xbfb350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbfd2a0_0 .net "a", 0 0, L_0xc55410;  1 drivers
v0xbfd360_0 .net "ab_out", 0 0, L_0xc50c30;  1 drivers
v0xbfd450_0 .net "b", 0 0, L_0xc558a0;  1 drivers
v0xbfd520_0 .net "c", 0 0, L_0xc55dc0;  1 drivers
v0xbfd5f0_0 .net "cd_out", 0 0, L_0xc51430;  1 drivers
v0xbfd730_0 .net "d", 0 0, L_0xc56210;  1 drivers
v0xbfd7d0_0 .net "res", 0 0, L_0xc51a00;  1 drivers
v0xbfd870_0 .net "sel0", 0 0, L_0xc56850;  alias, 1 drivers
v0xbfd960_0 .net "sel1", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xbfb8f0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbfb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc502a0/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc502a0 .delay 1 (1,1,1) L_0xc502a0/d;
L_0xc50920/d .functor AND 1, L_0xc55410, L_0xc502a0, C4<1>, C4<1>;
L_0xc50920 .delay 1 (3,3,3) L_0xc50920/d;
L_0xc50ad0/d .functor AND 1, L_0xc558a0, L_0xc56850, C4<1>, C4<1>;
L_0xc50ad0 .delay 1 (3,3,3) L_0xc50ad0/d;
L_0xc50c30/d .functor OR 1, L_0xc50920, L_0xc50ad0, C4<0>, C4<0>;
L_0xc50c30 .delay 1 (3,3,3) L_0xc50c30/d;
v0xbfbb60_0 .net "a", 0 0, L_0xc55410;  alias, 1 drivers
v0xbfbc40_0 .net "a_out", 0 0, L_0xc50920;  1 drivers
v0xbfbd00_0 .net "b", 0 0, L_0xc558a0;  alias, 1 drivers
v0xbfbdd0_0 .net "b_out", 0 0, L_0xc50ad0;  1 drivers
v0xbfbe90_0 .net "not_sel", 0 0, L_0xc502a0;  1 drivers
v0xbfbfa0_0 .net "res", 0 0, L_0xc50c30;  alias, 1 drivers
v0xbfc060_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xbfc1a0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbfb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc50de0/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc50de0 .delay 1 (1,1,1) L_0xc50de0/d;
L_0xc50ef0/d .functor AND 1, L_0xc55dc0, L_0xc50de0, C4<1>, C4<1>;
L_0xc50ef0 .delay 1 (3,3,3) L_0xc50ef0/d;
L_0xc510c0/d .functor AND 1, L_0xc56210, L_0xc56850, C4<1>, C4<1>;
L_0xc510c0 .delay 1 (3,3,3) L_0xc510c0/d;
L_0xc51430/d .functor OR 1, L_0xc50ef0, L_0xc510c0, C4<0>, C4<0>;
L_0xc51430 .delay 1 (3,3,3) L_0xc51430/d;
v0xbfc410_0 .net "a", 0 0, L_0xc55dc0;  alias, 1 drivers
v0xbfc4d0_0 .net "a_out", 0 0, L_0xc50ef0;  1 drivers
v0xbfc590_0 .net "b", 0 0, L_0xc56210;  alias, 1 drivers
v0xbfc660_0 .net "b_out", 0 0, L_0xc510c0;  1 drivers
v0xbfc720_0 .net "not_sel", 0 0, L_0xc50de0;  1 drivers
v0xbfc830_0 .net "res", 0 0, L_0xc51430;  alias, 1 drivers
v0xbfc8f0_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xbfca20 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbfb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc515e0/d .functor NOT 1, L_0xc567b0, C4<0>, C4<0>, C4<0>;
L_0xc515e0 .delay 1 (1,1,1) L_0xc515e0/d;
L_0xc516f0/d .functor AND 1, L_0xc50c30, L_0xc515e0, C4<1>, C4<1>;
L_0xc516f0 .delay 1 (3,3,3) L_0xc516f0/d;
L_0xc518b0/d .functor AND 1, L_0xc51430, L_0xc567b0, C4<1>, C4<1>;
L_0xc518b0 .delay 1 (3,3,3) L_0xc518b0/d;
L_0xc51a00/d .functor OR 1, L_0xc516f0, L_0xc518b0, C4<0>, C4<0>;
L_0xc51a00 .delay 1 (3,3,3) L_0xc51a00/d;
v0xbfcca0_0 .net "a", 0 0, L_0xc50c30;  alias, 1 drivers
v0xbfcd70_0 .net "a_out", 0 0, L_0xc516f0;  1 drivers
v0xbfce10_0 .net "b", 0 0, L_0xc51430;  alias, 1 drivers
v0xbfcf10_0 .net "b_out", 0 0, L_0xc518b0;  1 drivers
v0xbfcfb0_0 .net "not_sel", 0 0, L_0xc515e0;  1 drivers
v0xbfd0a0_0 .net "res", 0 0, L_0xc51a00;  alias, 1 drivers
v0xbfd160_0 .net "sel", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xbfda40 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 7 10, 8 2 0, S_0xbfb350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbff6c0_0 .net "a", 0 0, L_0xc554b0;  1 drivers
v0xbff780_0 .net "ab_out", 0 0, L_0xc52040;  1 drivers
v0xbff870_0 .net "b", 0 0, L_0xc55940;  1 drivers
v0xbff910_0 .net "c", 0 0, L_0xc55e60;  1 drivers
v0xbff9e0_0 .net "cd_out", 0 0, L_0xc52630;  1 drivers
v0xbffb20_0 .net "d", 0 0, L_0xc562b0;  1 drivers
v0xbffbc0_0 .net "res", 0 0, L_0xc52c00;  1 drivers
v0xbffc60_0 .net "sel0", 0 0, L_0xc56850;  alias, 1 drivers
v0xbffd00_0 .net "sel1", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xbfdcc0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbfda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc51c00/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc51c00 .delay 1 (1,1,1) L_0xc51c00/d;
L_0xc51d10/d .functor AND 1, L_0xc554b0, L_0xc51c00, C4<1>, C4<1>;
L_0xc51d10 .delay 1 (3,3,3) L_0xc51d10/d;
L_0xc51ee0/d .functor AND 1, L_0xc55940, L_0xc56850, C4<1>, C4<1>;
L_0xc51ee0 .delay 1 (3,3,3) L_0xc51ee0/d;
L_0xc52040/d .functor OR 1, L_0xc51d10, L_0xc51ee0, C4<0>, C4<0>;
L_0xc52040 .delay 1 (3,3,3) L_0xc52040/d;
v0xbfdf40_0 .net "a", 0 0, L_0xc554b0;  alias, 1 drivers
v0xbfe020_0 .net "a_out", 0 0, L_0xc51d10;  1 drivers
v0xbfe0e0_0 .net "b", 0 0, L_0xc55940;  alias, 1 drivers
v0xbfe1b0_0 .net "b_out", 0 0, L_0xc51ee0;  1 drivers
v0xbfe270_0 .net "not_sel", 0 0, L_0xc51c00;  1 drivers
v0xbfe380_0 .net "res", 0 0, L_0xc52040;  alias, 1 drivers
v0xbfe440_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xbfe560 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbfda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc521f0/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc521f0 .delay 1 (1,1,1) L_0xc521f0/d;
L_0xc52300/d .functor AND 1, L_0xc55e60, L_0xc521f0, C4<1>, C4<1>;
L_0xc52300 .delay 1 (3,3,3) L_0xc52300/d;
L_0xc524d0/d .functor AND 1, L_0xc562b0, L_0xc56850, C4<1>, C4<1>;
L_0xc524d0 .delay 1 (3,3,3) L_0xc524d0/d;
L_0xc52630/d .functor OR 1, L_0xc52300, L_0xc524d0, C4<0>, C4<0>;
L_0xc52630 .delay 1 (3,3,3) L_0xc52630/d;
v0xbfe7d0_0 .net "a", 0 0, L_0xc55e60;  alias, 1 drivers
v0xbfe890_0 .net "a_out", 0 0, L_0xc52300;  1 drivers
v0xbfe950_0 .net "b", 0 0, L_0xc562b0;  alias, 1 drivers
v0xbfea20_0 .net "b_out", 0 0, L_0xc524d0;  1 drivers
v0xbfeae0_0 .net "not_sel", 0 0, L_0xc521f0;  1 drivers
v0xbfebf0_0 .net "res", 0 0, L_0xc52630;  alias, 1 drivers
v0xbfecb0_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xbfee60 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbfda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc527e0/d .functor NOT 1, L_0xc567b0, C4<0>, C4<0>, C4<0>;
L_0xc527e0 .delay 1 (1,1,1) L_0xc527e0/d;
L_0xc528f0/d .functor AND 1, L_0xc52040, L_0xc527e0, C4<1>, C4<1>;
L_0xc528f0 .delay 1 (3,3,3) L_0xc528f0/d;
L_0xc52ab0/d .functor AND 1, L_0xc52630, L_0xc567b0, C4<1>, C4<1>;
L_0xc52ab0 .delay 1 (3,3,3) L_0xc52ab0/d;
L_0xc52c00/d .functor OR 1, L_0xc528f0, L_0xc52ab0, C4<0>, C4<0>;
L_0xc52c00 .delay 1 (3,3,3) L_0xc52c00/d;
v0xbff090_0 .net "a", 0 0, L_0xc52040;  alias, 1 drivers
v0xbff160_0 .net "a_out", 0 0, L_0xc528f0;  1 drivers
v0xbff200_0 .net "b", 0 0, L_0xc52630;  alias, 1 drivers
v0xbff300_0 .net "b_out", 0 0, L_0xc52ab0;  1 drivers
v0xbff3a0_0 .net "not_sel", 0 0, L_0xc527e0;  1 drivers
v0xbff490_0 .net "res", 0 0, L_0xc52c00;  alias, 1 drivers
v0xbff550_0 .net "sel", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xbffe90 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 7 10, 8 2 0, S_0xbfb350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xc01b20_0 .net "a", 0 0, L_0xc55550;  1 drivers
v0xc01be0_0 .net "ab_out", 0 0, L_0xc53240;  1 drivers
v0xc01c80_0 .net "b", 0 0, L_0xc55a20;  1 drivers
v0xc01d50_0 .net "c", 0 0, L_0xc55f60;  1 drivers
v0xc01e20_0 .net "cd_out", 0 0, L_0xc53830;  1 drivers
v0xc01f60_0 .net "d", 0 0, L_0xc563d0;  1 drivers
v0xc02000_0 .net "res", 0 0, L_0xc53e00;  1 drivers
v0xc020a0_0 .net "sel0", 0 0, L_0xc56850;  alias, 1 drivers
v0xc02250_0 .net "sel1", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xc00120 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xbffe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc52e00/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc52e00 .delay 1 (1,1,1) L_0xc52e00/d;
L_0xc52f10/d .functor AND 1, L_0xc55550, L_0xc52e00, C4<1>, C4<1>;
L_0xc52f10 .delay 1 (3,3,3) L_0xc52f10/d;
L_0xc530e0/d .functor AND 1, L_0xc55a20, L_0xc56850, C4<1>, C4<1>;
L_0xc530e0 .delay 1 (3,3,3) L_0xc530e0/d;
L_0xc53240/d .functor OR 1, L_0xc52f10, L_0xc530e0, C4<0>, C4<0>;
L_0xc53240 .delay 1 (3,3,3) L_0xc53240/d;
v0xc003a0_0 .net "a", 0 0, L_0xc55550;  alias, 1 drivers
v0xc00480_0 .net "a_out", 0 0, L_0xc52f10;  1 drivers
v0xc00540_0 .net "b", 0 0, L_0xc55a20;  alias, 1 drivers
v0xc00610_0 .net "b_out", 0 0, L_0xc530e0;  1 drivers
v0xc006d0_0 .net "not_sel", 0 0, L_0xc52e00;  1 drivers
v0xc007e0_0 .net "res", 0 0, L_0xc53240;  alias, 1 drivers
v0xc008a0_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xc009c0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xbffe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc533f0/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc533f0 .delay 1 (1,1,1) L_0xc533f0/d;
L_0xc53500/d .functor AND 1, L_0xc55f60, L_0xc533f0, C4<1>, C4<1>;
L_0xc53500 .delay 1 (3,3,3) L_0xc53500/d;
L_0xc536d0/d .functor AND 1, L_0xc563d0, L_0xc56850, C4<1>, C4<1>;
L_0xc536d0 .delay 1 (3,3,3) L_0xc536d0/d;
L_0xc53830/d .functor OR 1, L_0xc53500, L_0xc536d0, C4<0>, C4<0>;
L_0xc53830 .delay 1 (3,3,3) L_0xc53830/d;
v0xc00c30_0 .net "a", 0 0, L_0xc55f60;  alias, 1 drivers
v0xc00cf0_0 .net "a_out", 0 0, L_0xc53500;  1 drivers
v0xc00db0_0 .net "b", 0 0, L_0xc563d0;  alias, 1 drivers
v0xc00e80_0 .net "b_out", 0 0, L_0xc536d0;  1 drivers
v0xc00f40_0 .net "not_sel", 0 0, L_0xc533f0;  1 drivers
v0xc01050_0 .net "res", 0 0, L_0xc53830;  alias, 1 drivers
v0xc01110_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xc01230 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xbffe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc539e0/d .functor NOT 1, L_0xc567b0, C4<0>, C4<0>, C4<0>;
L_0xc539e0 .delay 1 (1,1,1) L_0xc539e0/d;
L_0xc53af0/d .functor AND 1, L_0xc53240, L_0xc539e0, C4<1>, C4<1>;
L_0xc53af0 .delay 1 (3,3,3) L_0xc53af0/d;
L_0xc53cb0/d .functor AND 1, L_0xc53830, L_0xc567b0, C4<1>, C4<1>;
L_0xc53cb0 .delay 1 (3,3,3) L_0xc53cb0/d;
L_0xc53e00/d .functor OR 1, L_0xc53af0, L_0xc53cb0, C4<0>, C4<0>;
L_0xc53e00 .delay 1 (3,3,3) L_0xc53e00/d;
v0xc014b0_0 .net "a", 0 0, L_0xc53240;  alias, 1 drivers
v0xc01580_0 .net "a_out", 0 0, L_0xc53af0;  1 drivers
v0xc01620_0 .net "b", 0 0, L_0xc53830;  alias, 1 drivers
v0xc01720_0 .net "b_out", 0 0, L_0xc53cb0;  1 drivers
v0xc017c0_0 .net "not_sel", 0 0, L_0xc539e0;  1 drivers
v0xc018b0_0 .net "res", 0 0, L_0xc53e00;  alias, 1 drivers
v0xc01970_0 .net "sel", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xc02350 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 7 10, 8 2 0, S_0xbfb350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xc03f40_0 .net "a", 0 0, L_0xc55800;  1 drivers
v0xc04000_0 .net "ab_out", 0 0, L_0xc54440;  1 drivers
v0xc040f0_0 .net "b", 0 0, L_0xc55cd0;  1 drivers
v0xc041c0_0 .net "c", 0 0, L_0xc31e80;  1 drivers
v0xc04290_0 .net "cd_out", 0 0, L_0xc54a30;  1 drivers
v0xc043d0_0 .net "d", 0 0, L_0xc2f3d0;  1 drivers
v0xc04470_0 .net "res", 0 0, L_0xc55210;  1 drivers
v0xc04510_0 .net "sel0", 0 0, L_0xc56850;  alias, 1 drivers
v0xc045b0_0 .net "sel1", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xc025b0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 5 4 0, S_0xc02350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc54000/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc54000 .delay 1 (1,1,1) L_0xc54000/d;
L_0xc54110/d .functor AND 1, L_0xc55800, L_0xc54000, C4<1>, C4<1>;
L_0xc54110 .delay 1 (3,3,3) L_0xc54110/d;
L_0xc542e0/d .functor AND 1, L_0xc55cd0, L_0xc56850, C4<1>, C4<1>;
L_0xc542e0 .delay 1 (3,3,3) L_0xc542e0/d;
L_0xc54440/d .functor OR 1, L_0xc54110, L_0xc542e0, C4<0>, C4<0>;
L_0xc54440 .delay 1 (3,3,3) L_0xc54440/d;
v0xc02850_0 .net "a", 0 0, L_0xc55800;  alias, 1 drivers
v0xc02930_0 .net "a_out", 0 0, L_0xc54110;  1 drivers
v0xc029f0_0 .net "b", 0 0, L_0xc55cd0;  alias, 1 drivers
v0xc02ac0_0 .net "b_out", 0 0, L_0xc542e0;  1 drivers
v0xc02b80_0 .net "not_sel", 0 0, L_0xc54000;  1 drivers
v0xc02c90_0 .net "res", 0 0, L_0xc54440;  alias, 1 drivers
v0xc02d50_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xc02e70 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 5 4 0, S_0xc02350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc545f0/d .functor NOT 1, L_0xc56850, C4<0>, C4<0>, C4<0>;
L_0xc545f0 .delay 1 (1,1,1) L_0xc545f0/d;
L_0xc54700/d .functor AND 1, L_0xc31e80, L_0xc545f0, C4<1>, C4<1>;
L_0xc54700 .delay 1 (3,3,3) L_0xc54700/d;
L_0xc548d0/d .functor AND 1, L_0xc2f3d0, L_0xc56850, C4<1>, C4<1>;
L_0xc548d0 .delay 1 (3,3,3) L_0xc548d0/d;
L_0xc54a30/d .functor OR 1, L_0xc54700, L_0xc548d0, C4<0>, C4<0>;
L_0xc54a30 .delay 1 (3,3,3) L_0xc54a30/d;
v0xc030e0_0 .net "a", 0 0, L_0xc31e80;  alias, 1 drivers
v0xc031a0_0 .net "a_out", 0 0, L_0xc54700;  1 drivers
v0xc03260_0 .net "b", 0 0, L_0xc2f3d0;  alias, 1 drivers
v0xc03330_0 .net "b_out", 0 0, L_0xc548d0;  1 drivers
v0xc033f0_0 .net "not_sel", 0 0, L_0xc545f0;  1 drivers
v0xc03500_0 .net "res", 0 0, L_0xc54a30;  alias, 1 drivers
v0xc035c0_0 .net "sel", 0 0, L_0xc56850;  alias, 1 drivers
S_0xc036e0 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 5 4 0, S_0xc02350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc54be0/d .functor NOT 1, L_0xc567b0, C4<0>, C4<0>, C4<0>;
L_0xc54be0 .delay 1 (1,1,1) L_0xc54be0/d;
L_0xc54cf0/d .functor AND 1, L_0xc54440, L_0xc54be0, C4<1>, C4<1>;
L_0xc54cf0 .delay 1 (3,3,3) L_0xc54cf0/d;
L_0xc54eb0/d .functor AND 1, L_0xc54a30, L_0xc567b0, C4<1>, C4<1>;
L_0xc54eb0 .delay 1 (3,3,3) L_0xc54eb0/d;
L_0xc55210/d .functor OR 1, L_0xc54cf0, L_0xc54eb0, C4<0>, C4<0>;
L_0xc55210 .delay 1 (3,3,3) L_0xc55210/d;
v0xc03960_0 .net "a", 0 0, L_0xc54440;  alias, 1 drivers
v0xc03a30_0 .net "a_out", 0 0, L_0xc54cf0;  1 drivers
v0xc03ad0_0 .net "b", 0 0, L_0xc54a30;  alias, 1 drivers
v0xc03bd0_0 .net "b_out", 0 0, L_0xc54eb0;  1 drivers
v0xc03c70_0 .net "not_sel", 0 0, L_0xc54be0;  1 drivers
v0xc03d60_0 .net "res", 0 0, L_0xc55210;  alias, 1 drivers
v0xc03e20_0 .net "sel", 0 0, L_0xc567b0;  alias, 1 drivers
S_0xc04f90 .scope module, "r0" "reg4" 3 51, 9 3 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xc0e880_0 .net "D", 3 0, L_0xc38a20;  alias, 1 drivers
v0xc0e960_0 .net "Q", 3 0, L_0xc4ae20;  alias, 1 drivers
v0xc0ea00_0 .net "QB", 3 0, L_0xc4aec0;  alias, 1 drivers
v0xc0eac0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
L_0xc4a8b0 .part L_0xc38a20, 0, 1;
L_0xc4aa90 .part L_0xc38a20, 1, 1;
L_0xc4abc0 .part L_0xc38a20, 2, 1;
L_0xc4acf0 .part L_0xc38a20, 3, 1;
L_0xc4ae20 .concat [ 1 1 1 1], L_0xc47250, L_0xc48300, L_0xc49430, L_0xc4a560;
L_0xc4aec0 .concat [ 1 1 1 1], L_0xc47360, L_0xc48450, L_0xc49580, L_0xc4a6b0;
S_0xc051e0 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0xc04f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc46710/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc46710 .delay 1 (1,1,1) L_0xc46710/d;
v0xc071a0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc07260_0 .net "d", 0 0, L_0xc4a8b0;  1 drivers
v0xc07330_0 .net "nclk", 0 0, L_0xc46710;  1 drivers
v0xc07430_0 .net "q", 0 0, L_0xc47250;  1 drivers
v0xc07520_0 .net "q_tmp", 0 0, L_0xc46b90;  1 drivers
v0xc07610_0 .net "qb", 0 0, L_0xc47360;  1 drivers
v0xc07700_0 .net "qb_tmp", 0 0, L_0xc46ce0;  1 drivers
S_0xc05470 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc051e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc467d0/d .functor NOT 1, L_0xc4a8b0, C4<0>, C4<0>, C4<0>;
L_0xc467d0 .delay 1 (1,1,1) L_0xc467d0/d;
L_0xc46890/d .functor AND 1, L_0xc467d0, L_0xc46710, C4<1>, C4<1>;
L_0xc46890 .delay 1 (3,3,3) L_0xc46890/d;
L_0xc469f0/d .functor AND 1, L_0xc4a8b0, L_0xc46710, C4<1>, C4<1>;
L_0xc469f0 .delay 1 (3,3,3) L_0xc469f0/d;
v0xc05d30_0 .net "d", 0 0, L_0xc4a8b0;  alias, 1 drivers
v0xc05e10_0 .net "g", 0 0, L_0xc46710;  alias, 1 drivers
v0xc05ed0_0 .net "nd", 0 0, L_0xc467d0;  1 drivers
v0xc05f70_0 .net "q", 0 0, L_0xc46b90;  alias, 1 drivers
v0xc06040_0 .net "qb", 0 0, L_0xc46ce0;  alias, 1 drivers
v0xc06130_0 .net "r", 0 0, L_0xc46890;  1 drivers
v0xc06200_0 .net "s", 0 0, L_0xc469f0;  1 drivers
S_0xc056e0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc05470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc46b90/d .functor NOR 1, L_0xc46890, L_0xc46ce0, C4<0>, C4<0>;
L_0xc46b90 .delay 1 (2,2,2) L_0xc46b90/d;
L_0xc46ce0/d .functor NOR 1, L_0xc46b90, L_0xc469f0, C4<0>, C4<0>;
L_0xc46ce0 .delay 1 (2,2,2) L_0xc46ce0/d;
v0xc05950_0 .net "q", 0 0, L_0xc46b90;  alias, 1 drivers
v0xc05a30_0 .net "qb", 0 0, L_0xc46ce0;  alias, 1 drivers
v0xc05af0_0 .net "r", 0 0, L_0xc46890;  alias, 1 drivers
v0xc05bc0_0 .net "s", 0 0, L_0xc469f0;  alias, 1 drivers
S_0xc06300 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc051e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc46e30/d .functor NOT 1, L_0xc46b90, C4<0>, C4<0>, C4<0>;
L_0xc46e30 .delay 1 (1,1,1) L_0xc46e30/d;
L_0xc46f40/d .functor AND 1, L_0xc46e30, v0xc2e000_0, C4<1>, C4<1>;
L_0xc46f40 .delay 1 (3,3,3) L_0xc46f40/d;
L_0xc470f0/d .functor AND 1, L_0xc46b90, v0xc2e000_0, C4<1>, C4<1>;
L_0xc470f0 .delay 1 (3,3,3) L_0xc470f0/d;
v0xc06bd0_0 .net "d", 0 0, L_0xc46b90;  alias, 1 drivers
v0xc06ce0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc06da0_0 .net "nd", 0 0, L_0xc46e30;  1 drivers
v0xc06e40_0 .net "q", 0 0, L_0xc47250;  alias, 1 drivers
v0xc06ee0_0 .net "qb", 0 0, L_0xc47360;  alias, 1 drivers
v0xc06fd0_0 .net "r", 0 0, L_0xc46f40;  1 drivers
v0xc070a0_0 .net "s", 0 0, L_0xc470f0;  1 drivers
S_0xc06570 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc06300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc47250/d .functor NOR 1, L_0xc46f40, L_0xc47360, C4<0>, C4<0>;
L_0xc47250 .delay 1 (2,2,2) L_0xc47250/d;
L_0xc47360/d .functor NOR 1, L_0xc47250, L_0xc470f0, C4<0>, C4<0>;
L_0xc47360 .delay 1 (2,2,2) L_0xc47360/d;
v0xc067f0_0 .net "q", 0 0, L_0xc47250;  alias, 1 drivers
v0xc068d0_0 .net "qb", 0 0, L_0xc47360;  alias, 1 drivers
v0xc06990_0 .net "r", 0 0, L_0xc46f40;  alias, 1 drivers
v0xc06a60_0 .net "s", 0 0, L_0xc470f0;  alias, 1 drivers
S_0xc077f0 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0xc04f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc47540/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc47540 .delay 1 (1,1,1) L_0xc47540/d;
v0xc09780_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc09820_0 .net "d", 0 0, L_0xc4aa90;  1 drivers
v0xc098e0_0 .net "nclk", 0 0, L_0xc47540;  1 drivers
v0xc099e0_0 .net "q", 0 0, L_0xc48300;  1 drivers
v0xc09ad0_0 .net "q_tmp", 0 0, L_0xc47b80;  1 drivers
v0xc09bc0_0 .net "qb", 0 0, L_0xc48450;  1 drivers
v0xc09cb0_0 .net "qb_tmp", 0 0, L_0xc47d10;  1 drivers
S_0xc07a80 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc077f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc47670/d .functor NOT 1, L_0xc4aa90, C4<0>, C4<0>, C4<0>;
L_0xc47670 .delay 1 (1,1,1) L_0xc47670/d;
L_0xc477f0/d .functor AND 1, L_0xc47670, L_0xc47540, C4<1>, C4<1>;
L_0xc477f0 .delay 1 (3,3,3) L_0xc477f0/d;
L_0xc479c0/d .functor AND 1, L_0xc4aa90, L_0xc47540, C4<1>, C4<1>;
L_0xc479c0 .delay 1 (3,3,3) L_0xc479c0/d;
v0xc082f0_0 .net "d", 0 0, L_0xc4aa90;  alias, 1 drivers
v0xc083d0_0 .net "g", 0 0, L_0xc47540;  alias, 1 drivers
v0xc08490_0 .net "nd", 0 0, L_0xc47670;  1 drivers
v0xc08530_0 .net "q", 0 0, L_0xc47b80;  alias, 1 drivers
v0xc08600_0 .net "qb", 0 0, L_0xc47d10;  alias, 1 drivers
v0xc086f0_0 .net "r", 0 0, L_0xc477f0;  1 drivers
v0xc087c0_0 .net "s", 0 0, L_0xc479c0;  1 drivers
S_0xc07cd0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc07a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc47b80/d .functor NOR 1, L_0xc477f0, L_0xc47d10, C4<0>, C4<0>;
L_0xc47b80 .delay 1 (2,2,2) L_0xc47b80/d;
L_0xc47d10/d .functor NOR 1, L_0xc47b80, L_0xc479c0, C4<0>, C4<0>;
L_0xc47d10 .delay 1 (2,2,2) L_0xc47d10/d;
v0xc07f40_0 .net "q", 0 0, L_0xc47b80;  alias, 1 drivers
v0xc08020_0 .net "qb", 0 0, L_0xc47d10;  alias, 1 drivers
v0xc080e0_0 .net "r", 0 0, L_0xc477f0;  alias, 1 drivers
v0xc08180_0 .net "s", 0 0, L_0xc479c0;  alias, 1 drivers
S_0xc088c0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc077f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc47e80/d .functor NOT 1, L_0xc47b80, C4<0>, C4<0>, C4<0>;
L_0xc47e80 .delay 1 (1,1,1) L_0xc47e80/d;
L_0xc47fb0/d .functor AND 1, L_0xc47e80, v0xc2e000_0, C4<1>, C4<1>;
L_0xc47fb0 .delay 1 (3,3,3) L_0xc47fb0/d;
L_0xc48180/d .functor AND 1, L_0xc47b80, v0xc2e000_0, C4<1>, C4<1>;
L_0xc48180 .delay 1 (3,3,3) L_0xc48180/d;
v0xc09190_0 .net "d", 0 0, L_0xc47b80;  alias, 1 drivers
v0xc092a0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc093b0_0 .net "nd", 0 0, L_0xc47e80;  1 drivers
v0xc09450_0 .net "q", 0 0, L_0xc48300;  alias, 1 drivers
v0xc094f0_0 .net "qb", 0 0, L_0xc48450;  alias, 1 drivers
v0xc095e0_0 .net "r", 0 0, L_0xc47fb0;  1 drivers
v0xc09680_0 .net "s", 0 0, L_0xc48180;  1 drivers
S_0xc08b30 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc088c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc48300/d .functor NOR 1, L_0xc47fb0, L_0xc48450, C4<0>, C4<0>;
L_0xc48300 .delay 1 (2,2,2) L_0xc48300/d;
L_0xc48450/d .functor NOR 1, L_0xc48300, L_0xc48180, C4<0>, C4<0>;
L_0xc48450 .delay 1 (2,2,2) L_0xc48450/d;
v0xc08db0_0 .net "q", 0 0, L_0xc48300;  alias, 1 drivers
v0xc08e90_0 .net "qb", 0 0, L_0xc48450;  alias, 1 drivers
v0xc08f50_0 .net "r", 0 0, L_0xc47fb0;  alias, 1 drivers
v0xc09020_0 .net "s", 0 0, L_0xc48180;  alias, 1 drivers
S_0xc09da0 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0xc04f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc48650/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc48650 .delay 1 (1,1,1) L_0xc48650/d;
v0xc0bcd0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc0bd70_0 .net "d", 0 0, L_0xc4abc0;  1 drivers
v0xc0be30_0 .net "nclk", 0 0, L_0xc48650;  1 drivers
v0xc0bf30_0 .net "q", 0 0, L_0xc49430;  1 drivers
v0xc0c020_0 .net "q_tmp", 0 0, L_0xc48cb0;  1 drivers
v0xc0c110_0 .net "qb", 0 0, L_0xc49580;  1 drivers
v0xc0c200_0 .net "qb_tmp", 0 0, L_0xc48e40;  1 drivers
S_0xc0a010 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc09da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc487a0/d .functor NOT 1, L_0xc4abc0, C4<0>, C4<0>, C4<0>;
L_0xc487a0 .delay 1 (1,1,1) L_0xc487a0/d;
L_0xc48920/d .functor AND 1, L_0xc487a0, L_0xc48650, C4<1>, C4<1>;
L_0xc48920 .delay 1 (3,3,3) L_0xc48920/d;
L_0xc48af0/d .functor AND 1, L_0xc4abc0, L_0xc48650, C4<1>, C4<1>;
L_0xc48af0 .delay 1 (3,3,3) L_0xc48af0/d;
v0xc0a8b0_0 .net "d", 0 0, L_0xc4abc0;  alias, 1 drivers
v0xc0a990_0 .net "g", 0 0, L_0xc48650;  alias, 1 drivers
v0xc0aa50_0 .net "nd", 0 0, L_0xc487a0;  1 drivers
v0xc0aaf0_0 .net "q", 0 0, L_0xc48cb0;  alias, 1 drivers
v0xc0abc0_0 .net "qb", 0 0, L_0xc48e40;  alias, 1 drivers
v0xc0acb0_0 .net "r", 0 0, L_0xc48920;  1 drivers
v0xc0ad80_0 .net "s", 0 0, L_0xc48af0;  1 drivers
S_0xc0a260 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc0a010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc48cb0/d .functor NOR 1, L_0xc48920, L_0xc48e40, C4<0>, C4<0>;
L_0xc48cb0 .delay 1 (2,2,2) L_0xc48cb0/d;
L_0xc48e40/d .functor NOR 1, L_0xc48cb0, L_0xc48af0, C4<0>, C4<0>;
L_0xc48e40 .delay 1 (2,2,2) L_0xc48e40/d;
v0xc0a4d0_0 .net "q", 0 0, L_0xc48cb0;  alias, 1 drivers
v0xc0a5b0_0 .net "qb", 0 0, L_0xc48e40;  alias, 1 drivers
v0xc0a670_0 .net "r", 0 0, L_0xc48920;  alias, 1 drivers
v0xc0a740_0 .net "s", 0 0, L_0xc48af0;  alias, 1 drivers
S_0xc0ae80 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc09da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc48fb0/d .functor NOT 1, L_0xc48cb0, C4<0>, C4<0>, C4<0>;
L_0xc48fb0 .delay 1 (1,1,1) L_0xc48fb0/d;
L_0xc490e0/d .functor AND 1, L_0xc48fb0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc490e0 .delay 1 (3,3,3) L_0xc490e0/d;
L_0xc492b0/d .functor AND 1, L_0xc48cb0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc492b0 .delay 1 (3,3,3) L_0xc492b0/d;
v0xc0b750_0 .net "d", 0 0, L_0xc48cb0;  alias, 1 drivers
v0xc0b860_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc0b920_0 .net "nd", 0 0, L_0xc48fb0;  1 drivers
v0xc0b9c0_0 .net "q", 0 0, L_0xc49430;  alias, 1 drivers
v0xc0ba60_0 .net "qb", 0 0, L_0xc49580;  alias, 1 drivers
v0xc0bb00_0 .net "r", 0 0, L_0xc490e0;  1 drivers
v0xc0bbd0_0 .net "s", 0 0, L_0xc492b0;  1 drivers
S_0xc0b0f0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc0ae80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc49430/d .functor NOR 1, L_0xc490e0, L_0xc49580, C4<0>, C4<0>;
L_0xc49430 .delay 1 (2,2,2) L_0xc49430/d;
L_0xc49580/d .functor NOR 1, L_0xc49430, L_0xc492b0, C4<0>, C4<0>;
L_0xc49580 .delay 1 (2,2,2) L_0xc49580/d;
v0xc0b370_0 .net "q", 0 0, L_0xc49430;  alias, 1 drivers
v0xc0b450_0 .net "qb", 0 0, L_0xc49580;  alias, 1 drivers
v0xc0b510_0 .net "r", 0 0, L_0xc490e0;  alias, 1 drivers
v0xc0b5e0_0 .net "s", 0 0, L_0xc492b0;  alias, 1 drivers
S_0xc0c2f0 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0xc04f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc49780/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc49780 .delay 1 (1,1,1) L_0xc49780/d;
v0xc0e260_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc0e300_0 .net "d", 0 0, L_0xc4acf0;  1 drivers
v0xc0e3c0_0 .net "nclk", 0 0, L_0xc49780;  1 drivers
v0xc0e4c0_0 .net "q", 0 0, L_0xc4a560;  1 drivers
v0xc0e5b0_0 .net "q_tmp", 0 0, L_0xc49de0;  1 drivers
v0xc0e6a0_0 .net "qb", 0 0, L_0xc4a6b0;  1 drivers
v0xc0e790_0 .net "qb_tmp", 0 0, L_0xc49f70;  1 drivers
S_0xc0c560 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc0c2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc498d0/d .functor NOT 1, L_0xc4acf0, C4<0>, C4<0>, C4<0>;
L_0xc498d0 .delay 1 (1,1,1) L_0xc498d0/d;
L_0xc49a50/d .functor AND 1, L_0xc498d0, L_0xc49780, C4<1>, C4<1>;
L_0xc49a50 .delay 1 (3,3,3) L_0xc49a50/d;
L_0xc49c20/d .functor AND 1, L_0xc4acf0, L_0xc49780, C4<1>, C4<1>;
L_0xc49c20 .delay 1 (3,3,3) L_0xc49c20/d;
v0xc0cdf0_0 .net "d", 0 0, L_0xc4acf0;  alias, 1 drivers
v0xc0ced0_0 .net "g", 0 0, L_0xc49780;  alias, 1 drivers
v0xc0cf90_0 .net "nd", 0 0, L_0xc498d0;  1 drivers
v0xc0d030_0 .net "q", 0 0, L_0xc49de0;  alias, 1 drivers
v0xc0d100_0 .net "qb", 0 0, L_0xc49f70;  alias, 1 drivers
v0xc0d1f0_0 .net "r", 0 0, L_0xc49a50;  1 drivers
v0xc0d2c0_0 .net "s", 0 0, L_0xc49c20;  1 drivers
S_0xc0c7d0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc0c560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc49de0/d .functor NOR 1, L_0xc49a50, L_0xc49f70, C4<0>, C4<0>;
L_0xc49de0 .delay 1 (2,2,2) L_0xc49de0/d;
L_0xc49f70/d .functor NOR 1, L_0xc49de0, L_0xc49c20, C4<0>, C4<0>;
L_0xc49f70 .delay 1 (2,2,2) L_0xc49f70/d;
v0xc0ca40_0 .net "q", 0 0, L_0xc49de0;  alias, 1 drivers
v0xc0cb20_0 .net "qb", 0 0, L_0xc49f70;  alias, 1 drivers
v0xc0cbe0_0 .net "r", 0 0, L_0xc49a50;  alias, 1 drivers
v0xc0cc80_0 .net "s", 0 0, L_0xc49c20;  alias, 1 drivers
S_0xc0d3c0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc0c2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc4a0e0/d .functor NOT 1, L_0xc49de0, C4<0>, C4<0>, C4<0>;
L_0xc4a0e0 .delay 1 (1,1,1) L_0xc4a0e0/d;
L_0xc4a210/d .functor AND 1, L_0xc4a0e0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc4a210 .delay 1 (3,3,3) L_0xc4a210/d;
L_0xc4a3e0/d .functor AND 1, L_0xc49de0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc4a3e0 .delay 1 (3,3,3) L_0xc4a3e0/d;
v0xc0dc90_0 .net "d", 0 0, L_0xc49de0;  alias, 1 drivers
v0xc0dda0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc0de60_0 .net "nd", 0 0, L_0xc4a0e0;  1 drivers
v0xc0df00_0 .net "q", 0 0, L_0xc4a560;  alias, 1 drivers
v0xc0dfa0_0 .net "qb", 0 0, L_0xc4a6b0;  alias, 1 drivers
v0xc0e090_0 .net "r", 0 0, L_0xc4a210;  1 drivers
v0xc0e160_0 .net "s", 0 0, L_0xc4a3e0;  1 drivers
S_0xc0d630 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc0d3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc4a560/d .functor NOR 1, L_0xc4a210, L_0xc4a6b0, C4<0>, C4<0>;
L_0xc4a560 .delay 1 (2,2,2) L_0xc4a560/d;
L_0xc4a6b0/d .functor NOR 1, L_0xc4a560, L_0xc4a3e0, C4<0>, C4<0>;
L_0xc4a6b0 .delay 1 (2,2,2) L_0xc4a6b0/d;
v0xc0d8b0_0 .net "q", 0 0, L_0xc4a560;  alias, 1 drivers
v0xc0d990_0 .net "qb", 0 0, L_0xc4a6b0;  alias, 1 drivers
v0xc0da50_0 .net "r", 0 0, L_0xc4a210;  alias, 1 drivers
v0xc0db20_0 .net "s", 0 0, L_0xc4a3e0;  alias, 1 drivers
S_0xc0ecf0 .scope module, "r1" "reg4" 3 50, 9 3 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xc18640_0 .net "D", 3 0, L_0xc36410;  alias, 1 drivers
v0xc18720_0 .net "Q", 3 0, L_0xc46590;  alias, 1 drivers
v0xc187c0_0 .net "QB", 3 0, L_0xc46630;  alias, 1 drivers
v0xc18880_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
L_0xc46040 .part L_0xc36410, 0, 1;
L_0xc46200 .part L_0xc36410, 1, 1;
L_0xc46330 .part L_0xc36410, 2, 1;
L_0xc46460 .part L_0xc36410, 3, 1;
L_0xc46590 .concat [ 1 1 1 1], L_0xc42f00, L_0xc43e70, L_0xc44de0, L_0xc45d50;
L_0xc46630 .concat [ 1 1 1 1], L_0xc43010, L_0xc43f80, L_0xc44ef0, L_0xc45e60;
S_0xc0ef40 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0xc0ecf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc41b10/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc41b10 .delay 1 (1,1,1) L_0xc41b10/d;
v0xc10f60_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc11000_0 .net "d", 0 0, L_0xc46040;  1 drivers
v0xc110c0_0 .net "nclk", 0 0, L_0xc41b10;  1 drivers
v0xc111c0_0 .net "q", 0 0, L_0xc42f00;  1 drivers
v0xc112b0_0 .net "q_tmp", 0 0, L_0xc42010;  1 drivers
v0xc113a0_0 .net "qb", 0 0, L_0xc43010;  1 drivers
v0xc11490_0 .net "qb_tmp", 0 0, L_0xc421a0;  1 drivers
S_0xc0f1d0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc0ef40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc41bf0/d .functor NOT 1, L_0xc46040, C4<0>, C4<0>, C4<0>;
L_0xc41bf0 .delay 1 (1,1,1) L_0xc41bf0/d;
L_0xc41cd0/d .functor AND 1, L_0xc41bf0, L_0xc41b10, C4<1>, C4<1>;
L_0xc41cd0 .delay 1 (3,3,3) L_0xc41cd0/d;
L_0xc41e50/d .functor AND 1, L_0xc46040, L_0xc41b10, C4<1>, C4<1>;
L_0xc41e50 .delay 1 (3,3,3) L_0xc41e50/d;
v0xc0faf0_0 .net "d", 0 0, L_0xc46040;  alias, 1 drivers
v0xc0fbd0_0 .net "g", 0 0, L_0xc41b10;  alias, 1 drivers
v0xc0fc90_0 .net "nd", 0 0, L_0xc41bf0;  1 drivers
v0xc0fd30_0 .net "q", 0 0, L_0xc42010;  alias, 1 drivers
v0xc0fe00_0 .net "qb", 0 0, L_0xc421a0;  alias, 1 drivers
v0xc0fef0_0 .net "r", 0 0, L_0xc41cd0;  1 drivers
v0xc0ffc0_0 .net "s", 0 0, L_0xc41e50;  1 drivers
S_0xc0f470 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc0f1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc42010/d .functor NOR 1, L_0xc41cd0, L_0xc421a0, C4<0>, C4<0>;
L_0xc42010 .delay 1 (2,2,2) L_0xc42010/d;
L_0xc421a0/d .functor NOR 1, L_0xc42010, L_0xc41e50, C4<0>, C4<0>;
L_0xc421a0 .delay 1 (2,2,2) L_0xc421a0/d;
v0xc0f710_0 .net "q", 0 0, L_0xc42010;  alias, 1 drivers
v0xc0f7f0_0 .net "qb", 0 0, L_0xc421a0;  alias, 1 drivers
v0xc0f8b0_0 .net "r", 0 0, L_0xc41cd0;  alias, 1 drivers
v0xc0f980_0 .net "s", 0 0, L_0xc41e50;  alias, 1 drivers
S_0xc100c0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc0ef40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc42310/d .functor NOT 1, L_0xc42010, C4<0>, C4<0>, C4<0>;
L_0xc42310 .delay 1 (1,1,1) L_0xc42310/d;
L_0xc42440/d .functor AND 1, L_0xc42310, v0xc2e000_0, C4<1>, C4<1>;
L_0xc42440 .delay 1 (3,3,3) L_0xc42440/d;
L_0xc42610/d .functor AND 1, L_0xc42010, v0xc2e000_0, C4<1>, C4<1>;
L_0xc42610 .delay 1 (3,3,3) L_0xc42610/d;
v0xc10990_0 .net "d", 0 0, L_0xc42010;  alias, 1 drivers
v0xc10aa0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc10b60_0 .net "nd", 0 0, L_0xc42310;  1 drivers
v0xc10c00_0 .net "q", 0 0, L_0xc42f00;  alias, 1 drivers
v0xc10ca0_0 .net "qb", 0 0, L_0xc43010;  alias, 1 drivers
v0xc10d90_0 .net "r", 0 0, L_0xc42440;  1 drivers
v0xc10e60_0 .net "s", 0 0, L_0xc42610;  1 drivers
S_0xc10330 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc100c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc42f00/d .functor NOR 1, L_0xc42440, L_0xc43010, C4<0>, C4<0>;
L_0xc42f00 .delay 1 (2,2,2) L_0xc42f00/d;
L_0xc43010/d .functor NOR 1, L_0xc42f00, L_0xc42610, C4<0>, C4<0>;
L_0xc43010 .delay 1 (2,2,2) L_0xc43010/d;
v0xc105b0_0 .net "q", 0 0, L_0xc42f00;  alias, 1 drivers
v0xc10690_0 .net "qb", 0 0, L_0xc43010;  alias, 1 drivers
v0xc10750_0 .net "r", 0 0, L_0xc42440;  alias, 1 drivers
v0xc10820_0 .net "s", 0 0, L_0xc42610;  alias, 1 drivers
S_0xc11580 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0xc0ecf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc431f0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc431f0 .delay 1 (1,1,1) L_0xc431f0/d;
v0xc134f0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc13590_0 .net "d", 0 0, L_0xc46200;  1 drivers
v0xc13650_0 .net "nclk", 0 0, L_0xc431f0;  1 drivers
v0xc13750_0 .net "q", 0 0, L_0xc43e70;  1 drivers
v0xc13840_0 .net "q_tmp", 0 0, L_0xc437b0;  1 drivers
v0xc13930_0 .net "qb", 0 0, L_0xc43f80;  1 drivers
v0xc13a20_0 .net "qb_tmp", 0 0, L_0xc43900;  1 drivers
S_0xc11810 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc11580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc43300/d .functor NOT 1, L_0xc46200, C4<0>, C4<0>, C4<0>;
L_0xc43300 .delay 1 (1,1,1) L_0xc43300/d;
L_0xc43460/d .functor AND 1, L_0xc43300, L_0xc431f0, C4<1>, C4<1>;
L_0xc43460 .delay 1 (3,3,3) L_0xc43460/d;
L_0xc43610/d .functor AND 1, L_0xc46200, L_0xc431f0, C4<1>, C4<1>;
L_0xc43610 .delay 1 (3,3,3) L_0xc43610/d;
v0xc12080_0 .net "d", 0 0, L_0xc46200;  alias, 1 drivers
v0xc12160_0 .net "g", 0 0, L_0xc431f0;  alias, 1 drivers
v0xc12220_0 .net "nd", 0 0, L_0xc43300;  1 drivers
v0xc122c0_0 .net "q", 0 0, L_0xc437b0;  alias, 1 drivers
v0xc12390_0 .net "qb", 0 0, L_0xc43900;  alias, 1 drivers
v0xc12480_0 .net "r", 0 0, L_0xc43460;  1 drivers
v0xc12550_0 .net "s", 0 0, L_0xc43610;  1 drivers
S_0xc11a60 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc11810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc437b0/d .functor NOR 1, L_0xc43460, L_0xc43900, C4<0>, C4<0>;
L_0xc437b0 .delay 1 (2,2,2) L_0xc437b0/d;
L_0xc43900/d .functor NOR 1, L_0xc437b0, L_0xc43610, C4<0>, C4<0>;
L_0xc43900 .delay 1 (2,2,2) L_0xc43900/d;
v0xc11cd0_0 .net "q", 0 0, L_0xc437b0;  alias, 1 drivers
v0xc11db0_0 .net "qb", 0 0, L_0xc43900;  alias, 1 drivers
v0xc11e70_0 .net "r", 0 0, L_0xc43460;  alias, 1 drivers
v0xc11f10_0 .net "s", 0 0, L_0xc43610;  alias, 1 drivers
S_0xc12650 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc11580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc43a50/d .functor NOT 1, L_0xc437b0, C4<0>, C4<0>, C4<0>;
L_0xc43a50 .delay 1 (1,1,1) L_0xc43a50/d;
L_0xc43b60/d .functor AND 1, L_0xc43a50, v0xc2e000_0, C4<1>, C4<1>;
L_0xc43b60 .delay 1 (3,3,3) L_0xc43b60/d;
L_0xc43d10/d .functor AND 1, L_0xc437b0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc43d10 .delay 1 (3,3,3) L_0xc43d10/d;
v0xc12f20_0 .net "d", 0 0, L_0xc437b0;  alias, 1 drivers
v0xc13030_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc130f0_0 .net "nd", 0 0, L_0xc43a50;  1 drivers
v0xc13190_0 .net "q", 0 0, L_0xc43e70;  alias, 1 drivers
v0xc13230_0 .net "qb", 0 0, L_0xc43f80;  alias, 1 drivers
v0xc13320_0 .net "r", 0 0, L_0xc43b60;  1 drivers
v0xc133f0_0 .net "s", 0 0, L_0xc43d10;  1 drivers
S_0xc128c0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc12650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc43e70/d .functor NOR 1, L_0xc43b60, L_0xc43f80, C4<0>, C4<0>;
L_0xc43e70 .delay 1 (2,2,2) L_0xc43e70/d;
L_0xc43f80/d .functor NOR 1, L_0xc43e70, L_0xc43d10, C4<0>, C4<0>;
L_0xc43f80 .delay 1 (2,2,2) L_0xc43f80/d;
v0xc12b40_0 .net "q", 0 0, L_0xc43e70;  alias, 1 drivers
v0xc12c20_0 .net "qb", 0 0, L_0xc43f80;  alias, 1 drivers
v0xc12ce0_0 .net "r", 0 0, L_0xc43b60;  alias, 1 drivers
v0xc12db0_0 .net "s", 0 0, L_0xc43d10;  alias, 1 drivers
S_0xc13b10 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0xc0ecf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc44160/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc44160 .delay 1 (1,1,1) L_0xc44160/d;
v0xc15a90_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc15b30_0 .net "d", 0 0, L_0xc46330;  1 drivers
v0xc15bf0_0 .net "nclk", 0 0, L_0xc44160;  1 drivers
v0xc15cf0_0 .net "q", 0 0, L_0xc44de0;  1 drivers
v0xc15de0_0 .net "q_tmp", 0 0, L_0xc44720;  1 drivers
v0xc15ed0_0 .net "qb", 0 0, L_0xc44ef0;  1 drivers
v0xc15fc0_0 .net "qb_tmp", 0 0, L_0xc44870;  1 drivers
S_0xc13d80 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc13b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc44270/d .functor NOT 1, L_0xc46330, C4<0>, C4<0>, C4<0>;
L_0xc44270 .delay 1 (1,1,1) L_0xc44270/d;
L_0xc443d0/d .functor AND 1, L_0xc44270, L_0xc44160, C4<1>, C4<1>;
L_0xc443d0 .delay 1 (3,3,3) L_0xc443d0/d;
L_0xc44580/d .functor AND 1, L_0xc46330, L_0xc44160, C4<1>, C4<1>;
L_0xc44580 .delay 1 (3,3,3) L_0xc44580/d;
v0xc14620_0 .net "d", 0 0, L_0xc46330;  alias, 1 drivers
v0xc14700_0 .net "g", 0 0, L_0xc44160;  alias, 1 drivers
v0xc147c0_0 .net "nd", 0 0, L_0xc44270;  1 drivers
v0xc14860_0 .net "q", 0 0, L_0xc44720;  alias, 1 drivers
v0xc14930_0 .net "qb", 0 0, L_0xc44870;  alias, 1 drivers
v0xc14a20_0 .net "r", 0 0, L_0xc443d0;  1 drivers
v0xc14af0_0 .net "s", 0 0, L_0xc44580;  1 drivers
S_0xc13fd0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc13d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc44720/d .functor NOR 1, L_0xc443d0, L_0xc44870, C4<0>, C4<0>;
L_0xc44720 .delay 1 (2,2,2) L_0xc44720/d;
L_0xc44870/d .functor NOR 1, L_0xc44720, L_0xc44580, C4<0>, C4<0>;
L_0xc44870 .delay 1 (2,2,2) L_0xc44870/d;
v0xc14240_0 .net "q", 0 0, L_0xc44720;  alias, 1 drivers
v0xc14320_0 .net "qb", 0 0, L_0xc44870;  alias, 1 drivers
v0xc143e0_0 .net "r", 0 0, L_0xc443d0;  alias, 1 drivers
v0xc144b0_0 .net "s", 0 0, L_0xc44580;  alias, 1 drivers
S_0xc14bf0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc13b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc449c0/d .functor NOT 1, L_0xc44720, C4<0>, C4<0>, C4<0>;
L_0xc449c0 .delay 1 (1,1,1) L_0xc449c0/d;
L_0xc44ad0/d .functor AND 1, L_0xc449c0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc44ad0 .delay 1 (3,3,3) L_0xc44ad0/d;
L_0xc44c80/d .functor AND 1, L_0xc44720, v0xc2e000_0, C4<1>, C4<1>;
L_0xc44c80 .delay 1 (3,3,3) L_0xc44c80/d;
v0xc154c0_0 .net "d", 0 0, L_0xc44720;  alias, 1 drivers
v0xc155d0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc15690_0 .net "nd", 0 0, L_0xc449c0;  1 drivers
v0xc15730_0 .net "q", 0 0, L_0xc44de0;  alias, 1 drivers
v0xc157d0_0 .net "qb", 0 0, L_0xc44ef0;  alias, 1 drivers
v0xc158c0_0 .net "r", 0 0, L_0xc44ad0;  1 drivers
v0xc15990_0 .net "s", 0 0, L_0xc44c80;  1 drivers
S_0xc14e60 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc14bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc44de0/d .functor NOR 1, L_0xc44ad0, L_0xc44ef0, C4<0>, C4<0>;
L_0xc44de0 .delay 1 (2,2,2) L_0xc44de0/d;
L_0xc44ef0/d .functor NOR 1, L_0xc44de0, L_0xc44c80, C4<0>, C4<0>;
L_0xc44ef0 .delay 1 (2,2,2) L_0xc44ef0/d;
v0xc150e0_0 .net "q", 0 0, L_0xc44de0;  alias, 1 drivers
v0xc151c0_0 .net "qb", 0 0, L_0xc44ef0;  alias, 1 drivers
v0xc15280_0 .net "r", 0 0, L_0xc44ad0;  alias, 1 drivers
v0xc15350_0 .net "s", 0 0, L_0xc44c80;  alias, 1 drivers
S_0xc160b0 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0xc0ecf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc450d0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc450d0 .delay 1 (1,1,1) L_0xc450d0/d;
v0xc18020_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc180c0_0 .net "d", 0 0, L_0xc46460;  1 drivers
v0xc18180_0 .net "nclk", 0 0, L_0xc450d0;  1 drivers
v0xc18280_0 .net "q", 0 0, L_0xc45d50;  1 drivers
v0xc18370_0 .net "q_tmp", 0 0, L_0xc45690;  1 drivers
v0xc18460_0 .net "qb", 0 0, L_0xc45e60;  1 drivers
v0xc18550_0 .net "qb_tmp", 0 0, L_0xc457e0;  1 drivers
S_0xc16320 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc160b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc451e0/d .functor NOT 1, L_0xc46460, C4<0>, C4<0>, C4<0>;
L_0xc451e0 .delay 1 (1,1,1) L_0xc451e0/d;
L_0xc45340/d .functor AND 1, L_0xc451e0, L_0xc450d0, C4<1>, C4<1>;
L_0xc45340 .delay 1 (3,3,3) L_0xc45340/d;
L_0xc454f0/d .functor AND 1, L_0xc46460, L_0xc450d0, C4<1>, C4<1>;
L_0xc454f0 .delay 1 (3,3,3) L_0xc454f0/d;
v0xc16bb0_0 .net "d", 0 0, L_0xc46460;  alias, 1 drivers
v0xc16c90_0 .net "g", 0 0, L_0xc450d0;  alias, 1 drivers
v0xc16d50_0 .net "nd", 0 0, L_0xc451e0;  1 drivers
v0xc16df0_0 .net "q", 0 0, L_0xc45690;  alias, 1 drivers
v0xc16ec0_0 .net "qb", 0 0, L_0xc457e0;  alias, 1 drivers
v0xc16fb0_0 .net "r", 0 0, L_0xc45340;  1 drivers
v0xc17080_0 .net "s", 0 0, L_0xc454f0;  1 drivers
S_0xc16590 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc16320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc45690/d .functor NOR 1, L_0xc45340, L_0xc457e0, C4<0>, C4<0>;
L_0xc45690 .delay 1 (2,2,2) L_0xc45690/d;
L_0xc457e0/d .functor NOR 1, L_0xc45690, L_0xc454f0, C4<0>, C4<0>;
L_0xc457e0 .delay 1 (2,2,2) L_0xc457e0/d;
v0xc16800_0 .net "q", 0 0, L_0xc45690;  alias, 1 drivers
v0xc168e0_0 .net "qb", 0 0, L_0xc457e0;  alias, 1 drivers
v0xc169a0_0 .net "r", 0 0, L_0xc45340;  alias, 1 drivers
v0xc16a40_0 .net "s", 0 0, L_0xc454f0;  alias, 1 drivers
S_0xc17180 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc160b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc45930/d .functor NOT 1, L_0xc45690, C4<0>, C4<0>, C4<0>;
L_0xc45930 .delay 1 (1,1,1) L_0xc45930/d;
L_0xc45a40/d .functor AND 1, L_0xc45930, v0xc2e000_0, C4<1>, C4<1>;
L_0xc45a40 .delay 1 (3,3,3) L_0xc45a40/d;
L_0xc45bf0/d .functor AND 1, L_0xc45690, v0xc2e000_0, C4<1>, C4<1>;
L_0xc45bf0 .delay 1 (3,3,3) L_0xc45bf0/d;
v0xc17a50_0 .net "d", 0 0, L_0xc45690;  alias, 1 drivers
v0xc17b60_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc17c20_0 .net "nd", 0 0, L_0xc45930;  1 drivers
v0xc17cc0_0 .net "q", 0 0, L_0xc45d50;  alias, 1 drivers
v0xc17d60_0 .net "qb", 0 0, L_0xc45e60;  alias, 1 drivers
v0xc17e50_0 .net "r", 0 0, L_0xc45a40;  1 drivers
v0xc17f20_0 .net "s", 0 0, L_0xc45bf0;  1 drivers
S_0xc173f0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc17180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc45d50/d .functor NOR 1, L_0xc45a40, L_0xc45e60, C4<0>, C4<0>;
L_0xc45d50 .delay 1 (2,2,2) L_0xc45d50/d;
L_0xc45e60/d .functor NOR 1, L_0xc45d50, L_0xc45bf0, C4<0>, C4<0>;
L_0xc45e60 .delay 1 (2,2,2) L_0xc45e60/d;
v0xc17670_0 .net "q", 0 0, L_0xc45d50;  alias, 1 drivers
v0xc17750_0 .net "qb", 0 0, L_0xc45e60;  alias, 1 drivers
v0xc17810_0 .net "r", 0 0, L_0xc45a40;  alias, 1 drivers
v0xc178e0_0 .net "s", 0 0, L_0xc45bf0;  alias, 1 drivers
S_0xc189a0 .scope module, "r2" "reg4" 3 49, 9 3 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xc222f0_0 .net "D", 3 0, L_0xc33cc0;  alias, 1 drivers
v0xc223d0_0 .net "Q", 3 0, L_0xc41990;  alias, 1 drivers
v0xc22470_0 .net "QB", 3 0, L_0xc41a30;  alias, 1 drivers
v0xc22530_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
L_0xc41420 .part L_0xc33cc0, 0, 1;
L_0xc41600 .part L_0xc33cc0, 1, 1;
L_0xc41730 .part L_0xc33cc0, 2, 1;
L_0xc41860 .part L_0xc33cc0, 3, 1;
L_0xc41990 .concat [ 1 1 1 1], L_0xc3dd40, L_0xc3ee70, L_0xc3ffa0, L_0xc410d0;
L_0xc41a30 .concat [ 1 1 1 1], L_0xc3de90, L_0xc3efc0, L_0xc400f0, L_0xc41220;
S_0xc18bf0 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0xc189a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3d0c0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc3d0c0 .delay 1 (1,1,1) L_0xc3d0c0/d;
v0xc1ac10_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1acb0_0 .net "d", 0 0, L_0xc41420;  1 drivers
v0xc1ad70_0 .net "nclk", 0 0, L_0xc3d0c0;  1 drivers
v0xc1ae70_0 .net "q", 0 0, L_0xc3dd40;  1 drivers
v0xc1af60_0 .net "q_tmp", 0 0, L_0xc3d5c0;  1 drivers
v0xc1b050_0 .net "qb", 0 0, L_0xc3de90;  1 drivers
v0xc1b140_0 .net "qb_tmp", 0 0, L_0xc3d750;  1 drivers
S_0xc18e80 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc18bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3d1a0/d .functor NOT 1, L_0xc41420, C4<0>, C4<0>, C4<0>;
L_0xc3d1a0 .delay 1 (1,1,1) L_0xc3d1a0/d;
L_0xc3d280/d .functor AND 1, L_0xc3d1a0, L_0xc3d0c0, C4<1>, C4<1>;
L_0xc3d280 .delay 1 (3,3,3) L_0xc3d280/d;
L_0xc3d400/d .functor AND 1, L_0xc41420, L_0xc3d0c0, C4<1>, C4<1>;
L_0xc3d400 .delay 1 (3,3,3) L_0xc3d400/d;
v0xc197a0_0 .net "d", 0 0, L_0xc41420;  alias, 1 drivers
v0xc19880_0 .net "g", 0 0, L_0xc3d0c0;  alias, 1 drivers
v0xc19940_0 .net "nd", 0 0, L_0xc3d1a0;  1 drivers
v0xc199e0_0 .net "q", 0 0, L_0xc3d5c0;  alias, 1 drivers
v0xc19ab0_0 .net "qb", 0 0, L_0xc3d750;  alias, 1 drivers
v0xc19ba0_0 .net "r", 0 0, L_0xc3d280;  1 drivers
v0xc19c70_0 .net "s", 0 0, L_0xc3d400;  1 drivers
S_0xc19120 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc18e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3d5c0/d .functor NOR 1, L_0xc3d280, L_0xc3d750, C4<0>, C4<0>;
L_0xc3d5c0 .delay 1 (2,2,2) L_0xc3d5c0/d;
L_0xc3d750/d .functor NOR 1, L_0xc3d5c0, L_0xc3d400, C4<0>, C4<0>;
L_0xc3d750 .delay 1 (2,2,2) L_0xc3d750/d;
v0xc193c0_0 .net "q", 0 0, L_0xc3d5c0;  alias, 1 drivers
v0xc194a0_0 .net "qb", 0 0, L_0xc3d750;  alias, 1 drivers
v0xc19560_0 .net "r", 0 0, L_0xc3d280;  alias, 1 drivers
v0xc19630_0 .net "s", 0 0, L_0xc3d400;  alias, 1 drivers
S_0xc19d70 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc18bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3d8c0/d .functor NOT 1, L_0xc3d5c0, C4<0>, C4<0>, C4<0>;
L_0xc3d8c0 .delay 1 (1,1,1) L_0xc3d8c0/d;
L_0xc3d9f0/d .functor AND 1, L_0xc3d8c0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3d9f0 .delay 1 (3,3,3) L_0xc3d9f0/d;
L_0xc3dbc0/d .functor AND 1, L_0xc3d5c0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3dbc0 .delay 1 (3,3,3) L_0xc3dbc0/d;
v0xc1a640_0 .net "d", 0 0, L_0xc3d5c0;  alias, 1 drivers
v0xc1a750_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1a810_0 .net "nd", 0 0, L_0xc3d8c0;  1 drivers
v0xc1a8b0_0 .net "q", 0 0, L_0xc3dd40;  alias, 1 drivers
v0xc1a950_0 .net "qb", 0 0, L_0xc3de90;  alias, 1 drivers
v0xc1aa40_0 .net "r", 0 0, L_0xc3d9f0;  1 drivers
v0xc1ab10_0 .net "s", 0 0, L_0xc3dbc0;  1 drivers
S_0xc19fe0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc19d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3dd40/d .functor NOR 1, L_0xc3d9f0, L_0xc3de90, C4<0>, C4<0>;
L_0xc3dd40 .delay 1 (2,2,2) L_0xc3dd40/d;
L_0xc3de90/d .functor NOR 1, L_0xc3dd40, L_0xc3dbc0, C4<0>, C4<0>;
L_0xc3de90 .delay 1 (2,2,2) L_0xc3de90/d;
v0xc1a260_0 .net "q", 0 0, L_0xc3dd40;  alias, 1 drivers
v0xc1a340_0 .net "qb", 0 0, L_0xc3de90;  alias, 1 drivers
v0xc1a400_0 .net "r", 0 0, L_0xc3d9f0;  alias, 1 drivers
v0xc1a4d0_0 .net "s", 0 0, L_0xc3dbc0;  alias, 1 drivers
S_0xc1b230 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0xc189a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3e090/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc3e090 .delay 1 (1,1,1) L_0xc3e090/d;
v0xc1d1a0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1d240_0 .net "d", 0 0, L_0xc41600;  1 drivers
v0xc1d300_0 .net "nclk", 0 0, L_0xc3e090;  1 drivers
v0xc1d400_0 .net "q", 0 0, L_0xc3ee70;  1 drivers
v0xc1d4f0_0 .net "q_tmp", 0 0, L_0xc3e6f0;  1 drivers
v0xc1d5e0_0 .net "qb", 0 0, L_0xc3efc0;  1 drivers
v0xc1d6d0_0 .net "qb_tmp", 0 0, L_0xc3e880;  1 drivers
S_0xc1b4c0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc1b230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3e1e0/d .functor NOT 1, L_0xc41600, C4<0>, C4<0>, C4<0>;
L_0xc3e1e0 .delay 1 (1,1,1) L_0xc3e1e0/d;
L_0xc3e360/d .functor AND 1, L_0xc3e1e0, L_0xc3e090, C4<1>, C4<1>;
L_0xc3e360 .delay 1 (3,3,3) L_0xc3e360/d;
L_0xc3e530/d .functor AND 1, L_0xc41600, L_0xc3e090, C4<1>, C4<1>;
L_0xc3e530 .delay 1 (3,3,3) L_0xc3e530/d;
v0xc1bd30_0 .net "d", 0 0, L_0xc41600;  alias, 1 drivers
v0xc1be10_0 .net "g", 0 0, L_0xc3e090;  alias, 1 drivers
v0xc1bed0_0 .net "nd", 0 0, L_0xc3e1e0;  1 drivers
v0xc1bf70_0 .net "q", 0 0, L_0xc3e6f0;  alias, 1 drivers
v0xc1c040_0 .net "qb", 0 0, L_0xc3e880;  alias, 1 drivers
v0xc1c130_0 .net "r", 0 0, L_0xc3e360;  1 drivers
v0xc1c200_0 .net "s", 0 0, L_0xc3e530;  1 drivers
S_0xc1b710 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc1b4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3e6f0/d .functor NOR 1, L_0xc3e360, L_0xc3e880, C4<0>, C4<0>;
L_0xc3e6f0 .delay 1 (2,2,2) L_0xc3e6f0/d;
L_0xc3e880/d .functor NOR 1, L_0xc3e6f0, L_0xc3e530, C4<0>, C4<0>;
L_0xc3e880 .delay 1 (2,2,2) L_0xc3e880/d;
v0xc1b980_0 .net "q", 0 0, L_0xc3e6f0;  alias, 1 drivers
v0xc1ba60_0 .net "qb", 0 0, L_0xc3e880;  alias, 1 drivers
v0xc1bb20_0 .net "r", 0 0, L_0xc3e360;  alias, 1 drivers
v0xc1bbc0_0 .net "s", 0 0, L_0xc3e530;  alias, 1 drivers
S_0xc1c300 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc1b230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3e9f0/d .functor NOT 1, L_0xc3e6f0, C4<0>, C4<0>, C4<0>;
L_0xc3e9f0 .delay 1 (1,1,1) L_0xc3e9f0/d;
L_0xc3eb20/d .functor AND 1, L_0xc3e9f0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3eb20 .delay 1 (3,3,3) L_0xc3eb20/d;
L_0xc3ecf0/d .functor AND 1, L_0xc3e6f0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3ecf0 .delay 1 (3,3,3) L_0xc3ecf0/d;
v0xc1cbd0_0 .net "d", 0 0, L_0xc3e6f0;  alias, 1 drivers
v0xc1cce0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1cda0_0 .net "nd", 0 0, L_0xc3e9f0;  1 drivers
v0xc1ce40_0 .net "q", 0 0, L_0xc3ee70;  alias, 1 drivers
v0xc1cee0_0 .net "qb", 0 0, L_0xc3efc0;  alias, 1 drivers
v0xc1cfd0_0 .net "r", 0 0, L_0xc3eb20;  1 drivers
v0xc1d0a0_0 .net "s", 0 0, L_0xc3ecf0;  1 drivers
S_0xc1c570 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc1c300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3ee70/d .functor NOR 1, L_0xc3eb20, L_0xc3efc0, C4<0>, C4<0>;
L_0xc3ee70 .delay 1 (2,2,2) L_0xc3ee70/d;
L_0xc3efc0/d .functor NOR 1, L_0xc3ee70, L_0xc3ecf0, C4<0>, C4<0>;
L_0xc3efc0 .delay 1 (2,2,2) L_0xc3efc0/d;
v0xc1c7f0_0 .net "q", 0 0, L_0xc3ee70;  alias, 1 drivers
v0xc1c8d0_0 .net "qb", 0 0, L_0xc3efc0;  alias, 1 drivers
v0xc1c990_0 .net "r", 0 0, L_0xc3eb20;  alias, 1 drivers
v0xc1ca60_0 .net "s", 0 0, L_0xc3ecf0;  alias, 1 drivers
S_0xc1d7c0 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0xc189a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3f1c0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc3f1c0 .delay 1 (1,1,1) L_0xc3f1c0/d;
v0xc1f740_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1f7e0_0 .net "d", 0 0, L_0xc41730;  1 drivers
v0xc1f8a0_0 .net "nclk", 0 0, L_0xc3f1c0;  1 drivers
v0xc1f9a0_0 .net "q", 0 0, L_0xc3ffa0;  1 drivers
v0xc1fa90_0 .net "q_tmp", 0 0, L_0xc3f820;  1 drivers
v0xc1fb80_0 .net "qb", 0 0, L_0xc400f0;  1 drivers
v0xc1fc70_0 .net "qb_tmp", 0 0, L_0xc3f9b0;  1 drivers
S_0xc1da30 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc1d7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3f310/d .functor NOT 1, L_0xc41730, C4<0>, C4<0>, C4<0>;
L_0xc3f310 .delay 1 (1,1,1) L_0xc3f310/d;
L_0xc3f490/d .functor AND 1, L_0xc3f310, L_0xc3f1c0, C4<1>, C4<1>;
L_0xc3f490 .delay 1 (3,3,3) L_0xc3f490/d;
L_0xc3f660/d .functor AND 1, L_0xc41730, L_0xc3f1c0, C4<1>, C4<1>;
L_0xc3f660 .delay 1 (3,3,3) L_0xc3f660/d;
v0xc1e2d0_0 .net "d", 0 0, L_0xc41730;  alias, 1 drivers
v0xc1e3b0_0 .net "g", 0 0, L_0xc3f1c0;  alias, 1 drivers
v0xc1e470_0 .net "nd", 0 0, L_0xc3f310;  1 drivers
v0xc1e510_0 .net "q", 0 0, L_0xc3f820;  alias, 1 drivers
v0xc1e5e0_0 .net "qb", 0 0, L_0xc3f9b0;  alias, 1 drivers
v0xc1e6d0_0 .net "r", 0 0, L_0xc3f490;  1 drivers
v0xc1e7a0_0 .net "s", 0 0, L_0xc3f660;  1 drivers
S_0xc1dc80 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc1da30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3f820/d .functor NOR 1, L_0xc3f490, L_0xc3f9b0, C4<0>, C4<0>;
L_0xc3f820 .delay 1 (2,2,2) L_0xc3f820/d;
L_0xc3f9b0/d .functor NOR 1, L_0xc3f820, L_0xc3f660, C4<0>, C4<0>;
L_0xc3f9b0 .delay 1 (2,2,2) L_0xc3f9b0/d;
v0xc1def0_0 .net "q", 0 0, L_0xc3f820;  alias, 1 drivers
v0xc1dfd0_0 .net "qb", 0 0, L_0xc3f9b0;  alias, 1 drivers
v0xc1e090_0 .net "r", 0 0, L_0xc3f490;  alias, 1 drivers
v0xc1e160_0 .net "s", 0 0, L_0xc3f660;  alias, 1 drivers
S_0xc1e8a0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc1d7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3fb20/d .functor NOT 1, L_0xc3f820, C4<0>, C4<0>, C4<0>;
L_0xc3fb20 .delay 1 (1,1,1) L_0xc3fb20/d;
L_0xc3fc50/d .functor AND 1, L_0xc3fb20, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3fc50 .delay 1 (3,3,3) L_0xc3fc50/d;
L_0xc3fe20/d .functor AND 1, L_0xc3f820, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3fe20 .delay 1 (3,3,3) L_0xc3fe20/d;
v0xc1f170_0 .net "d", 0 0, L_0xc3f820;  alias, 1 drivers
v0xc1f280_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc1f340_0 .net "nd", 0 0, L_0xc3fb20;  1 drivers
v0xc1f3e0_0 .net "q", 0 0, L_0xc3ffa0;  alias, 1 drivers
v0xc1f480_0 .net "qb", 0 0, L_0xc400f0;  alias, 1 drivers
v0xc1f570_0 .net "r", 0 0, L_0xc3fc50;  1 drivers
v0xc1f640_0 .net "s", 0 0, L_0xc3fe20;  1 drivers
S_0xc1eb10 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc1e8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3ffa0/d .functor NOR 1, L_0xc3fc50, L_0xc400f0, C4<0>, C4<0>;
L_0xc3ffa0 .delay 1 (2,2,2) L_0xc3ffa0/d;
L_0xc400f0/d .functor NOR 1, L_0xc3ffa0, L_0xc3fe20, C4<0>, C4<0>;
L_0xc400f0 .delay 1 (2,2,2) L_0xc400f0/d;
v0xc1ed90_0 .net "q", 0 0, L_0xc3ffa0;  alias, 1 drivers
v0xc1ee70_0 .net "qb", 0 0, L_0xc400f0;  alias, 1 drivers
v0xc1ef30_0 .net "r", 0 0, L_0xc3fc50;  alias, 1 drivers
v0xc1f000_0 .net "s", 0 0, L_0xc3fe20;  alias, 1 drivers
S_0xc1fd60 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0xc189a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc402f0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc402f0 .delay 1 (1,1,1) L_0xc402f0/d;
v0xc21cd0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc21d70_0 .net "d", 0 0, L_0xc41860;  1 drivers
v0xc21e30_0 .net "nclk", 0 0, L_0xc402f0;  1 drivers
v0xc21f30_0 .net "q", 0 0, L_0xc410d0;  1 drivers
v0xc22020_0 .net "q_tmp", 0 0, L_0xc40950;  1 drivers
v0xc22110_0 .net "qb", 0 0, L_0xc41220;  1 drivers
v0xc22200_0 .net "qb_tmp", 0 0, L_0xc40ae0;  1 drivers
S_0xc1ffd0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc1fd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc40440/d .functor NOT 1, L_0xc41860, C4<0>, C4<0>, C4<0>;
L_0xc40440 .delay 1 (1,1,1) L_0xc40440/d;
L_0xc405c0/d .functor AND 1, L_0xc40440, L_0xc402f0, C4<1>, C4<1>;
L_0xc405c0 .delay 1 (3,3,3) L_0xc405c0/d;
L_0xc40790/d .functor AND 1, L_0xc41860, L_0xc402f0, C4<1>, C4<1>;
L_0xc40790 .delay 1 (3,3,3) L_0xc40790/d;
v0xc20860_0 .net "d", 0 0, L_0xc41860;  alias, 1 drivers
v0xc20940_0 .net "g", 0 0, L_0xc402f0;  alias, 1 drivers
v0xc20a00_0 .net "nd", 0 0, L_0xc40440;  1 drivers
v0xc20aa0_0 .net "q", 0 0, L_0xc40950;  alias, 1 drivers
v0xc20b70_0 .net "qb", 0 0, L_0xc40ae0;  alias, 1 drivers
v0xc20c60_0 .net "r", 0 0, L_0xc405c0;  1 drivers
v0xc20d30_0 .net "s", 0 0, L_0xc40790;  1 drivers
S_0xc20240 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc1ffd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc40950/d .functor NOR 1, L_0xc405c0, L_0xc40ae0, C4<0>, C4<0>;
L_0xc40950 .delay 1 (2,2,2) L_0xc40950/d;
L_0xc40ae0/d .functor NOR 1, L_0xc40950, L_0xc40790, C4<0>, C4<0>;
L_0xc40ae0 .delay 1 (2,2,2) L_0xc40ae0/d;
v0xc204b0_0 .net "q", 0 0, L_0xc40950;  alias, 1 drivers
v0xc20590_0 .net "qb", 0 0, L_0xc40ae0;  alias, 1 drivers
v0xc20650_0 .net "r", 0 0, L_0xc405c0;  alias, 1 drivers
v0xc206f0_0 .net "s", 0 0, L_0xc40790;  alias, 1 drivers
S_0xc20e30 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc1fd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc40c50/d .functor NOT 1, L_0xc40950, C4<0>, C4<0>, C4<0>;
L_0xc40c50 .delay 1 (1,1,1) L_0xc40c50/d;
L_0xc40d80/d .functor AND 1, L_0xc40c50, v0xc2e000_0, C4<1>, C4<1>;
L_0xc40d80 .delay 1 (3,3,3) L_0xc40d80/d;
L_0xc40f50/d .functor AND 1, L_0xc40950, v0xc2e000_0, C4<1>, C4<1>;
L_0xc40f50 .delay 1 (3,3,3) L_0xc40f50/d;
v0xc21700_0 .net "d", 0 0, L_0xc40950;  alias, 1 drivers
v0xc21810_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc218d0_0 .net "nd", 0 0, L_0xc40c50;  1 drivers
v0xc21970_0 .net "q", 0 0, L_0xc410d0;  alias, 1 drivers
v0xc21a10_0 .net "qb", 0 0, L_0xc41220;  alias, 1 drivers
v0xc21b00_0 .net "r", 0 0, L_0xc40d80;  1 drivers
v0xc21bd0_0 .net "s", 0 0, L_0xc40f50;  1 drivers
S_0xc210a0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc20e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc410d0/d .functor NOR 1, L_0xc40d80, L_0xc41220, C4<0>, C4<0>;
L_0xc410d0 .delay 1 (2,2,2) L_0xc410d0/d;
L_0xc41220/d .functor NOR 1, L_0xc410d0, L_0xc40f50, C4<0>, C4<0>;
L_0xc41220 .delay 1 (2,2,2) L_0xc41220/d;
v0xc21320_0 .net "q", 0 0, L_0xc410d0;  alias, 1 drivers
v0xc21400_0 .net "qb", 0 0, L_0xc41220;  alias, 1 drivers
v0xc214c0_0 .net "r", 0 0, L_0xc40d80;  alias, 1 drivers
v0xc21590_0 .net "s", 0 0, L_0xc40f50;  alias, 1 drivers
S_0xc22650 .scope module, "r3" "reg4" 3 48, 9 3 0, S_0xaef280;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xc2bfa0_0 .net "D", 3 0, L_0xc31490;  alias, 1 drivers
v0xc2c080_0 .net "Q", 3 0, L_0xc3cf40;  alias, 1 drivers
v0xc2c120_0 .net "QB", 3 0, L_0xc3cfe0;  alias, 1 drivers
v0xc2c1e0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
L_0xc3c9d0 .part L_0xc31490, 0, 1;
L_0xc3cbb0 .part L_0xc31490, 1, 1;
L_0xc3cce0 .part L_0xc31490, 2, 1;
L_0xc3ce10 .part L_0xc31490, 3, 1;
L_0xc3cf40 .concat [ 1 1 1 1], L_0xc39830, L_0xc3a560, L_0xc3b550, L_0xc3c680;
L_0xc3cfe0 .concat [ 1 1 1 1], L_0xc39940, L_0xc3a670, L_0xc3b6a0, L_0xc3c7d0;
S_0xc228a0 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0xc22650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc38c00/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc38c00 .delay 1 (1,1,1) L_0xc38c00/d;
v0xc248c0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc24960_0 .net "d", 0 0, L_0xc3c9d0;  1 drivers
v0xc24a20_0 .net "nclk", 0 0, L_0xc38c00;  1 drivers
v0xc24b20_0 .net "q", 0 0, L_0xc39830;  1 drivers
v0xc24c10_0 .net "q_tmp", 0 0, L_0xc39290;  1 drivers
v0xc24d00_0 .net "qb", 0 0, L_0xc39940;  1 drivers
v0xc24df0_0 .net "qb_tmp", 0 0, L_0xc39350;  1 drivers
S_0xc22b30 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc228a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc38e70/d .functor NOT 1, L_0xc3c9d0, C4<0>, C4<0>, C4<0>;
L_0xc38e70 .delay 1 (1,1,1) L_0xc38e70/d;
L_0xc38fd0/d .functor AND 1, L_0xc38e70, L_0xc38c00, C4<1>, C4<1>;
L_0xc38fd0 .delay 1 (3,3,3) L_0xc38fd0/d;
L_0xc39180/d .functor AND 1, L_0xc3c9d0, L_0xc38c00, C4<1>, C4<1>;
L_0xc39180 .delay 1 (3,3,3) L_0xc39180/d;
v0xc23450_0 .net "d", 0 0, L_0xc3c9d0;  alias, 1 drivers
v0xc23530_0 .net "g", 0 0, L_0xc38c00;  alias, 1 drivers
v0xc235f0_0 .net "nd", 0 0, L_0xc38e70;  1 drivers
v0xc23690_0 .net "q", 0 0, L_0xc39290;  alias, 1 drivers
v0xc23760_0 .net "qb", 0 0, L_0xc39350;  alias, 1 drivers
v0xc23850_0 .net "r", 0 0, L_0xc38fd0;  1 drivers
v0xc23920_0 .net "s", 0 0, L_0xc39180;  1 drivers
S_0xc22dd0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc22b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39290/d .functor NOR 1, L_0xc38fd0, L_0xc39350, C4<0>, C4<0>;
L_0xc39290 .delay 1 (2,2,2) L_0xc39290/d;
L_0xc39350/d .functor NOR 1, L_0xc39290, L_0xc39180, C4<0>, C4<0>;
L_0xc39350 .delay 1 (2,2,2) L_0xc39350/d;
v0xc23070_0 .net "q", 0 0, L_0xc39290;  alias, 1 drivers
v0xc23150_0 .net "qb", 0 0, L_0xc39350;  alias, 1 drivers
v0xc23210_0 .net "r", 0 0, L_0xc38fd0;  alias, 1 drivers
v0xc232e0_0 .net "s", 0 0, L_0xc39180;  alias, 1 drivers
S_0xc23a20 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc228a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39410/d .functor NOT 1, L_0xc39290, C4<0>, C4<0>, C4<0>;
L_0xc39410 .delay 1 (1,1,1) L_0xc39410/d;
L_0xc39520/d .functor AND 1, L_0xc39410, v0xc2e000_0, C4<1>, C4<1>;
L_0xc39520 .delay 1 (3,3,3) L_0xc39520/d;
L_0xc396d0/d .functor AND 1, L_0xc39290, v0xc2e000_0, C4<1>, C4<1>;
L_0xc396d0 .delay 1 (3,3,3) L_0xc396d0/d;
v0xc242f0_0 .net "d", 0 0, L_0xc39290;  alias, 1 drivers
v0xc24400_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc244c0_0 .net "nd", 0 0, L_0xc39410;  1 drivers
v0xc24560_0 .net "q", 0 0, L_0xc39830;  alias, 1 drivers
v0xc24600_0 .net "qb", 0 0, L_0xc39940;  alias, 1 drivers
v0xc246f0_0 .net "r", 0 0, L_0xc39520;  1 drivers
v0xc247c0_0 .net "s", 0 0, L_0xc396d0;  1 drivers
S_0xc23c90 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc23a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39830/d .functor NOR 1, L_0xc39520, L_0xc39940, C4<0>, C4<0>;
L_0xc39830 .delay 1 (2,2,2) L_0xc39830/d;
L_0xc39940/d .functor NOR 1, L_0xc39830, L_0xc396d0, C4<0>, C4<0>;
L_0xc39940 .delay 1 (2,2,2) L_0xc39940/d;
v0xc23f10_0 .net "q", 0 0, L_0xc39830;  alias, 1 drivers
v0xc23ff0_0 .net "qb", 0 0, L_0xc39940;  alias, 1 drivers
v0xc240b0_0 .net "r", 0 0, L_0xc39520;  alias, 1 drivers
v0xc24180_0 .net "s", 0 0, L_0xc396d0;  alias, 1 drivers
S_0xc24ee0 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0xc22650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39a00/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc39a00 .delay 1 (1,1,1) L_0xc39a00/d;
v0xc26e50_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc26ef0_0 .net "d", 0 0, L_0xc3cbb0;  1 drivers
v0xc26fb0_0 .net "nclk", 0 0, L_0xc39a00;  1 drivers
v0xc270b0_0 .net "q", 0 0, L_0xc3a560;  1 drivers
v0xc271a0_0 .net "q_tmp", 0 0, L_0xc39f30;  1 drivers
v0xc27290_0 .net "qb", 0 0, L_0xc3a670;  1 drivers
v0xc27380_0 .net "qb_tmp", 0 0, L_0xc39ff0;  1 drivers
S_0xc25170 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc24ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39b10/d .functor NOT 1, L_0xc3cbb0, C4<0>, C4<0>, C4<0>;
L_0xc39b10 .delay 1 (1,1,1) L_0xc39b10/d;
L_0xc39c70/d .functor AND 1, L_0xc39b10, L_0xc39a00, C4<1>, C4<1>;
L_0xc39c70 .delay 1 (3,3,3) L_0xc39c70/d;
L_0xc39e20/d .functor AND 1, L_0xc3cbb0, L_0xc39a00, C4<1>, C4<1>;
L_0xc39e20 .delay 1 (3,3,3) L_0xc39e20/d;
v0xc259e0_0 .net "d", 0 0, L_0xc3cbb0;  alias, 1 drivers
v0xc25ac0_0 .net "g", 0 0, L_0xc39a00;  alias, 1 drivers
v0xc25b80_0 .net "nd", 0 0, L_0xc39b10;  1 drivers
v0xc25c20_0 .net "q", 0 0, L_0xc39f30;  alias, 1 drivers
v0xc25cf0_0 .net "qb", 0 0, L_0xc39ff0;  alias, 1 drivers
v0xc25de0_0 .net "r", 0 0, L_0xc39c70;  1 drivers
v0xc25eb0_0 .net "s", 0 0, L_0xc39e20;  1 drivers
S_0xc253c0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc25170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc39f30/d .functor NOR 1, L_0xc39c70, L_0xc39ff0, C4<0>, C4<0>;
L_0xc39f30 .delay 1 (2,2,2) L_0xc39f30/d;
L_0xc39ff0/d .functor NOR 1, L_0xc39f30, L_0xc39e20, C4<0>, C4<0>;
L_0xc39ff0 .delay 1 (2,2,2) L_0xc39ff0/d;
v0xc25630_0 .net "q", 0 0, L_0xc39f30;  alias, 1 drivers
v0xc25710_0 .net "qb", 0 0, L_0xc39ff0;  alias, 1 drivers
v0xc257d0_0 .net "r", 0 0, L_0xc39c70;  alias, 1 drivers
v0xc25870_0 .net "s", 0 0, L_0xc39e20;  alias, 1 drivers
S_0xc25fb0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc24ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3a140/d .functor NOT 1, L_0xc39f30, C4<0>, C4<0>, C4<0>;
L_0xc3a140 .delay 1 (1,1,1) L_0xc3a140/d;
L_0xc3a250/d .functor AND 1, L_0xc3a140, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3a250 .delay 1 (3,3,3) L_0xc3a250/d;
L_0xc3a400/d .functor AND 1, L_0xc39f30, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3a400 .delay 1 (3,3,3) L_0xc3a400/d;
v0xc26880_0 .net "d", 0 0, L_0xc39f30;  alias, 1 drivers
v0xc26990_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc26a50_0 .net "nd", 0 0, L_0xc3a140;  1 drivers
v0xc26af0_0 .net "q", 0 0, L_0xc3a560;  alias, 1 drivers
v0xc26b90_0 .net "qb", 0 0, L_0xc3a670;  alias, 1 drivers
v0xc26c80_0 .net "r", 0 0, L_0xc3a250;  1 drivers
v0xc26d50_0 .net "s", 0 0, L_0xc3a400;  1 drivers
S_0xc26220 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc25fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3a560/d .functor NOR 1, L_0xc3a250, L_0xc3a670, C4<0>, C4<0>;
L_0xc3a560 .delay 1 (2,2,2) L_0xc3a560/d;
L_0xc3a670/d .functor NOR 1, L_0xc3a560, L_0xc3a400, C4<0>, C4<0>;
L_0xc3a670 .delay 1 (2,2,2) L_0xc3a670/d;
v0xc264a0_0 .net "q", 0 0, L_0xc3a560;  alias, 1 drivers
v0xc26580_0 .net "qb", 0 0, L_0xc3a670;  alias, 1 drivers
v0xc26640_0 .net "r", 0 0, L_0xc3a250;  alias, 1 drivers
v0xc26710_0 .net "s", 0 0, L_0xc3a400;  alias, 1 drivers
S_0xc27470 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0xc22650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3a850/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc3a850 .delay 1 (1,1,1) L_0xc3a850/d;
v0xc293f0_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc29490_0 .net "d", 0 0, L_0xc3cce0;  1 drivers
v0xc29550_0 .net "nclk", 0 0, L_0xc3a850;  1 drivers
v0xc29650_0 .net "q", 0 0, L_0xc3b550;  1 drivers
v0xc29740_0 .net "q_tmp", 0 0, L_0xc3ae10;  1 drivers
v0xc29830_0 .net "qb", 0 0, L_0xc3b6a0;  1 drivers
v0xc29920_0 .net "qb_tmp", 0 0, L_0xc3af60;  1 drivers
S_0xc276e0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc27470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3a960/d .functor NOT 1, L_0xc3cce0, C4<0>, C4<0>, C4<0>;
L_0xc3a960 .delay 1 (1,1,1) L_0xc3a960/d;
L_0xc3aac0/d .functor AND 1, L_0xc3a960, L_0xc3a850, C4<1>, C4<1>;
L_0xc3aac0 .delay 1 (3,3,3) L_0xc3aac0/d;
L_0xc3ac70/d .functor AND 1, L_0xc3cce0, L_0xc3a850, C4<1>, C4<1>;
L_0xc3ac70 .delay 1 (3,3,3) L_0xc3ac70/d;
v0xc27f80_0 .net "d", 0 0, L_0xc3cce0;  alias, 1 drivers
v0xc28060_0 .net "g", 0 0, L_0xc3a850;  alias, 1 drivers
v0xc28120_0 .net "nd", 0 0, L_0xc3a960;  1 drivers
v0xc281c0_0 .net "q", 0 0, L_0xc3ae10;  alias, 1 drivers
v0xc28290_0 .net "qb", 0 0, L_0xc3af60;  alias, 1 drivers
v0xc28380_0 .net "r", 0 0, L_0xc3aac0;  1 drivers
v0xc28450_0 .net "s", 0 0, L_0xc3ac70;  1 drivers
S_0xc27930 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc276e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3ae10/d .functor NOR 1, L_0xc3aac0, L_0xc3af60, C4<0>, C4<0>;
L_0xc3ae10 .delay 1 (2,2,2) L_0xc3ae10/d;
L_0xc3af60/d .functor NOR 1, L_0xc3ae10, L_0xc3ac70, C4<0>, C4<0>;
L_0xc3af60 .delay 1 (2,2,2) L_0xc3af60/d;
v0xc27ba0_0 .net "q", 0 0, L_0xc3ae10;  alias, 1 drivers
v0xc27c80_0 .net "qb", 0 0, L_0xc3af60;  alias, 1 drivers
v0xc27d40_0 .net "r", 0 0, L_0xc3aac0;  alias, 1 drivers
v0xc27e10_0 .net "s", 0 0, L_0xc3ac70;  alias, 1 drivers
S_0xc28550 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc27470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3b0d0/d .functor NOT 1, L_0xc3ae10, C4<0>, C4<0>, C4<0>;
L_0xc3b0d0 .delay 1 (1,1,1) L_0xc3b0d0/d;
L_0xc3b200/d .functor AND 1, L_0xc3b0d0, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3b200 .delay 1 (3,3,3) L_0xc3b200/d;
L_0xc3b3d0/d .functor AND 1, L_0xc3ae10, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3b3d0 .delay 1 (3,3,3) L_0xc3b3d0/d;
v0xc28e20_0 .net "d", 0 0, L_0xc3ae10;  alias, 1 drivers
v0xc28f30_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc28ff0_0 .net "nd", 0 0, L_0xc3b0d0;  1 drivers
v0xc29090_0 .net "q", 0 0, L_0xc3b550;  alias, 1 drivers
v0xc29130_0 .net "qb", 0 0, L_0xc3b6a0;  alias, 1 drivers
v0xc29220_0 .net "r", 0 0, L_0xc3b200;  1 drivers
v0xc292f0_0 .net "s", 0 0, L_0xc3b3d0;  1 drivers
S_0xc287c0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc28550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3b550/d .functor NOR 1, L_0xc3b200, L_0xc3b6a0, C4<0>, C4<0>;
L_0xc3b550 .delay 1 (2,2,2) L_0xc3b550/d;
L_0xc3b6a0/d .functor NOR 1, L_0xc3b550, L_0xc3b3d0, C4<0>, C4<0>;
L_0xc3b6a0 .delay 1 (2,2,2) L_0xc3b6a0/d;
v0xc28a40_0 .net "q", 0 0, L_0xc3b550;  alias, 1 drivers
v0xc28b20_0 .net "qb", 0 0, L_0xc3b6a0;  alias, 1 drivers
v0xc28be0_0 .net "r", 0 0, L_0xc3b200;  alias, 1 drivers
v0xc28cb0_0 .net "s", 0 0, L_0xc3b3d0;  alias, 1 drivers
S_0xc29a10 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0xc22650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3b8a0/d .functor NOT 1, v0xc2e000_0, C4<0>, C4<0>, C4<0>;
L_0xc3b8a0 .delay 1 (1,1,1) L_0xc3b8a0/d;
v0xc2b980_0 .net "clk", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc2ba20_0 .net "d", 0 0, L_0xc3ce10;  1 drivers
v0xc2bae0_0 .net "nclk", 0 0, L_0xc3b8a0;  1 drivers
v0xc2bbe0_0 .net "q", 0 0, L_0xc3c680;  1 drivers
v0xc2bcd0_0 .net "q_tmp", 0 0, L_0xc3bf00;  1 drivers
v0xc2bdc0_0 .net "qb", 0 0, L_0xc3c7d0;  1 drivers
v0xc2beb0_0 .net "qb_tmp", 0 0, L_0xc3c090;  1 drivers
S_0xc29c80 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0xc29a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3b9f0/d .functor NOT 1, L_0xc3ce10, C4<0>, C4<0>, C4<0>;
L_0xc3b9f0 .delay 1 (1,1,1) L_0xc3b9f0/d;
L_0xc3bb70/d .functor AND 1, L_0xc3b9f0, L_0xc3b8a0, C4<1>, C4<1>;
L_0xc3bb70 .delay 1 (3,3,3) L_0xc3bb70/d;
L_0xc3bd40/d .functor AND 1, L_0xc3ce10, L_0xc3b8a0, C4<1>, C4<1>;
L_0xc3bd40 .delay 1 (3,3,3) L_0xc3bd40/d;
v0xc2a510_0 .net "d", 0 0, L_0xc3ce10;  alias, 1 drivers
v0xc2a5f0_0 .net "g", 0 0, L_0xc3b8a0;  alias, 1 drivers
v0xc2a6b0_0 .net "nd", 0 0, L_0xc3b9f0;  1 drivers
v0xc2a750_0 .net "q", 0 0, L_0xc3bf00;  alias, 1 drivers
v0xc2a820_0 .net "qb", 0 0, L_0xc3c090;  alias, 1 drivers
v0xc2a910_0 .net "r", 0 0, L_0xc3bb70;  1 drivers
v0xc2a9e0_0 .net "s", 0 0, L_0xc3bd40;  1 drivers
S_0xc29ef0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc29c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3bf00/d .functor NOR 1, L_0xc3bb70, L_0xc3c090, C4<0>, C4<0>;
L_0xc3bf00 .delay 1 (2,2,2) L_0xc3bf00/d;
L_0xc3c090/d .functor NOR 1, L_0xc3bf00, L_0xc3bd40, C4<0>, C4<0>;
L_0xc3c090 .delay 1 (2,2,2) L_0xc3c090/d;
v0xc2a160_0 .net "q", 0 0, L_0xc3bf00;  alias, 1 drivers
v0xc2a240_0 .net "qb", 0 0, L_0xc3c090;  alias, 1 drivers
v0xc2a300_0 .net "r", 0 0, L_0xc3bb70;  alias, 1 drivers
v0xc2a3a0_0 .net "s", 0 0, L_0xc3bd40;  alias, 1 drivers
S_0xc2aae0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0xc29a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3c200/d .functor NOT 1, L_0xc3bf00, C4<0>, C4<0>, C4<0>;
L_0xc3c200 .delay 1 (1,1,1) L_0xc3c200/d;
L_0xc3c330/d .functor AND 1, L_0xc3c200, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3c330 .delay 1 (3,3,3) L_0xc3c330/d;
L_0xc3c500/d .functor AND 1, L_0xc3bf00, v0xc2e000_0, C4<1>, C4<1>;
L_0xc3c500 .delay 1 (3,3,3) L_0xc3c500/d;
v0xc2b3b0_0 .net "d", 0 0, L_0xc3bf00;  alias, 1 drivers
v0xc2b4c0_0 .net "g", 0 0, v0xc2e000_0;  alias, 1 drivers
v0xc2b580_0 .net "nd", 0 0, L_0xc3c200;  1 drivers
v0xc2b620_0 .net "q", 0 0, L_0xc3c680;  alias, 1 drivers
v0xc2b6c0_0 .net "qb", 0 0, L_0xc3c7d0;  alias, 1 drivers
v0xc2b7b0_0 .net "r", 0 0, L_0xc3c330;  1 drivers
v0xc2b880_0 .net "s", 0 0, L_0xc3c500;  1 drivers
S_0xc2ad50 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0xc2aae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xc3c680/d .functor NOR 1, L_0xc3c330, L_0xc3c7d0, C4<0>, C4<0>;
L_0xc3c680 .delay 1 (2,2,2) L_0xc3c680/d;
L_0xc3c7d0/d .functor NOR 1, L_0xc3c680, L_0xc3c500, C4<0>, C4<0>;
L_0xc3c7d0 .delay 1 (2,2,2) L_0xc3c7d0/d;
v0xc2afd0_0 .net "q", 0 0, L_0xc3c680;  alias, 1 drivers
v0xc2b0b0_0 .net "qb", 0 0, L_0xc3c7d0;  alias, 1 drivers
v0xc2b170_0 .net "r", 0 0, L_0xc3c330;  alias, 1 drivers
v0xc2b240_0 .net "s", 0 0, L_0xc3c500;  alias, 1 drivers
    .scope S_0xaef0f0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaef0f0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xc2db70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2df60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc2ddb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc2de70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2e000_0, 0, 1;
    %delay 31, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "write_testbench.v";
    "reg_file.v";
    "../decoder_24_1b/decoder_24_1b.v";
    "../mux_21_1b/mux_21_1b.v";
    "../mux_21_4b/mux_21_4b.v";
    "../mux_41_4b/mux_41_4b.v";
    "../mux_41_1b/mux_41_1b.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
