// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Nov 12 00:06:50 2024
// Host        : DESKTOP-LUJNASU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_myKEYPAD2_0_0_sim_netlist.v
// Design      : design_1_myKEYPAD2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Keypad
   (Q,
    \oKEYST_reg[14]_0 ,
    \oKEYST_reg[15]_0 ,
    \oKEYST_reg[8]_0 ,
    \oKEYST_reg[5]_0 ,
    \oKEYST_reg[2]_0 ,
    \oKEYST_reg[13]_0 ,
    \oKEYST_reg[11]_0 ,
    \oKEYST_reg[7]_0 ,
    \oKEYST_reg[4]_0 ,
    \oKEYST_reg[1]_0 ,
    \oKEYST_reg[0]_0 ,
    oCOL,
    iROW,
    s00_axi_aclk,
    SR);
  output [4:0]Q;
  output [5:0]\oKEYST_reg[14]_0 ;
  output \oKEYST_reg[15]_0 ;
  output \oKEYST_reg[8]_0 ;
  output \oKEYST_reg[5]_0 ;
  output \oKEYST_reg[2]_0 ;
  output \oKEYST_reg[13]_0 ;
  output \oKEYST_reg[11]_0 ;
  output \oKEYST_reg[7]_0 ;
  output \oKEYST_reg[4]_0 ;
  output \oKEYST_reg[1]_0 ;
  output \oKEYST_reg[0]_0 ;
  output [3:0]oCOL;
  input [3:0]iROW;
  input s00_axi_aclk;
  input [0:0]SR;

  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]current_state;
  wire \current_state[0]_i_1_n_0 ;
  wire \current_state[1]_i_1_n_0 ;
  wire \current_state[2]_i_1_n_0 ;
  wire \current_state[2]_i_2_n_0 ;
  wire \current_state[2]_i_3_n_0 ;
  wire \current_state[2]_i_4_n_0 ;
  wire \current_state[2]_i_5_n_0 ;
  wire \current_state[2]_i_6_n_0 ;
  wire \current_state[2]_i_7_n_0 ;
  wire \current_state[2]_i_8_n_0 ;
  wire [19:1]data0;
  wire [19:0]delay_counter;
  wire delay_counter0_carry__0_n_0;
  wire delay_counter0_carry__0_n_1;
  wire delay_counter0_carry__0_n_2;
  wire delay_counter0_carry__0_n_3;
  wire delay_counter0_carry__1_n_0;
  wire delay_counter0_carry__1_n_1;
  wire delay_counter0_carry__1_n_2;
  wire delay_counter0_carry__1_n_3;
  wire delay_counter0_carry__2_n_0;
  wire delay_counter0_carry__2_n_1;
  wire delay_counter0_carry__2_n_2;
  wire delay_counter0_carry__2_n_3;
  wire delay_counter0_carry__3_n_2;
  wire delay_counter0_carry__3_n_3;
  wire delay_counter0_carry_n_0;
  wire delay_counter0_carry_n_1;
  wire delay_counter0_carry_n_2;
  wire delay_counter0_carry_n_3;
  wire \delay_counter_reg_n_0_[0] ;
  wire \delay_counter_reg_n_0_[10] ;
  wire \delay_counter_reg_n_0_[11] ;
  wire \delay_counter_reg_n_0_[12] ;
  wire \delay_counter_reg_n_0_[13] ;
  wire \delay_counter_reg_n_0_[14] ;
  wire \delay_counter_reg_n_0_[15] ;
  wire \delay_counter_reg_n_0_[16] ;
  wire \delay_counter_reg_n_0_[17] ;
  wire \delay_counter_reg_n_0_[18] ;
  wire \delay_counter_reg_n_0_[19] ;
  wire \delay_counter_reg_n_0_[1] ;
  wire \delay_counter_reg_n_0_[2] ;
  wire \delay_counter_reg_n_0_[3] ;
  wire \delay_counter_reg_n_0_[4] ;
  wire \delay_counter_reg_n_0_[5] ;
  wire \delay_counter_reg_n_0_[6] ;
  wire \delay_counter_reg_n_0_[7] ;
  wire \delay_counter_reg_n_0_[8] ;
  wire \delay_counter_reg_n_0_[9] ;
  wire [3:0]iROW;
  wire \next_state[0]_i_1_n_0 ;
  wire \next_state[1]_i_1_n_0 ;
  wire \next_state[2]_i_1_n_0 ;
  wire \next_state_reg_n_0_[0] ;
  wire \next_state_reg_n_0_[1] ;
  wire \next_state_reg_n_0_[2] ;
  wire [3:0]oCOL;
  wire \oCOL[0]_i_1_n_0 ;
  wire \oCOL[1]_i_1_n_0 ;
  wire \oCOL[2]_i_1_n_0 ;
  wire \oCOL[3]_i_1_n_0 ;
  wire \oCOL[3]_i_2_n_0 ;
  wire [7:0]oKEYNUM;
  wire \oKEYNUM[0]_i_2_n_0 ;
  wire \oKEYNUM[2]_i_2_n_0 ;
  wire \oKEYNUM[2]_i_3_n_0 ;
  wire \oKEYNUM[7]_i_1_n_0 ;
  wire \oKEYNUM[7]_i_3_n_0 ;
  wire [14:3]oKEYST;
  wire \oKEYST[10]_i_1_n_0 ;
  wire \oKEYST[11]_i_1_n_0 ;
  wire \oKEYST[13]_i_1_n_0 ;
  wire \oKEYST[13]_i_2_n_0 ;
  wire \oKEYST[14]_i_2_n_0 ;
  wire \oKEYST[15]_i_1_n_0 ;
  wire \oKEYST[15]_i_2_n_0 ;
  wire \oKEYST[2]_i_1_n_0 ;
  wire \oKEYST[3]_i_2_n_0 ;
  wire \oKEYST[5]_i_1_n_0 ;
  wire \oKEYST[6]_i_2_n_0 ;
  wire \oKEYST[8]_i_1_n_0 ;
  wire \oKEYST[9]_i_1_n_0 ;
  wire \oKEYST[9]_i_2_n_0 ;
  wire \oKEYST_reg[0]_0 ;
  wire \oKEYST_reg[11]_0 ;
  wire \oKEYST_reg[13]_0 ;
  wire [5:0]\oKEYST_reg[14]_0 ;
  wire \oKEYST_reg[15]_0 ;
  wire \oKEYST_reg[1]_0 ;
  wire \oKEYST_reg[2]_0 ;
  wire \oKEYST_reg[4]_0 ;
  wire \oKEYST_reg[5]_0 ;
  wire \oKEYST_reg[7]_0 ;
  wire \oKEYST_reg[8]_0 ;
  wire s00_axi_aclk;
  wire [3:2]NLW_delay_counter0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_delay_counter0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \current_state[0]_i_1 
       (.I0(\next_state_reg_n_0_[0] ),
        .I1(\current_state[2]_i_2_n_0 ),
        .I2(iROW[0]),
        .I3(iROW[1]),
        .I4(\current_state[2]_i_3_n_0 ),
        .I5(current_state[0]),
        .O(\current_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \current_state[1]_i_1 
       (.I0(\next_state_reg_n_0_[1] ),
        .I1(\current_state[2]_i_2_n_0 ),
        .I2(iROW[0]),
        .I3(iROW[1]),
        .I4(\current_state[2]_i_3_n_0 ),
        .I5(current_state[1]),
        .O(\current_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \current_state[2]_i_1 
       (.I0(\next_state_reg_n_0_[2] ),
        .I1(\current_state[2]_i_2_n_0 ),
        .I2(iROW[0]),
        .I3(iROW[1]),
        .I4(\current_state[2]_i_3_n_0 ),
        .I5(current_state[2]),
        .O(\current_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \current_state[2]_i_2 
       (.I0(iROW[2]),
        .I1(iROW[3]),
        .O(\current_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \current_state[2]_i_3 
       (.I0(\current_state[2]_i_4_n_0 ),
        .I1(\current_state[2]_i_5_n_0 ),
        .I2(\current_state[2]_i_6_n_0 ),
        .I3(\current_state[2]_i_7_n_0 ),
        .I4(\current_state[2]_i_8_n_0 ),
        .O(\current_state[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \current_state[2]_i_4 
       (.I0(\delay_counter_reg_n_0_[19] ),
        .I1(\delay_counter_reg_n_0_[4] ),
        .I2(\delay_counter_reg_n_0_[6] ),
        .I3(\delay_counter_reg_n_0_[7] ),
        .O(\current_state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \current_state[2]_i_5 
       (.I0(\delay_counter_reg_n_0_[13] ),
        .I1(\delay_counter_reg_n_0_[18] ),
        .I2(\delay_counter_reg_n_0_[17] ),
        .I3(\delay_counter_reg_n_0_[5] ),
        .O(\current_state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \current_state[2]_i_6 
       (.I0(\delay_counter_reg_n_0_[14] ),
        .I1(\delay_counter_reg_n_0_[8] ),
        .I2(\delay_counter_reg_n_0_[16] ),
        .I3(\delay_counter_reg_n_0_[12] ),
        .O(\current_state[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \current_state[2]_i_7 
       (.I0(\delay_counter_reg_n_0_[9] ),
        .I1(\delay_counter_reg_n_0_[11] ),
        .I2(\delay_counter_reg_n_0_[2] ),
        .I3(\delay_counter_reg_n_0_[3] ),
        .O(\current_state[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \current_state[2]_i_8 
       (.I0(\delay_counter_reg_n_0_[10] ),
        .I1(\delay_counter_reg_n_0_[0] ),
        .I2(\delay_counter_reg_n_0_[1] ),
        .I3(\delay_counter_reg_n_0_[15] ),
        .O(\current_state[2]_i_8_n_0 ));
  FDRE \current_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_state[0]_i_1_n_0 ),
        .Q(current_state[0]),
        .R(SR));
  FDRE \current_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_state[1]_i_1_n_0 ),
        .Q(current_state[1]),
        .R(SR));
  FDRE \current_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_state[2]_i_1_n_0 ),
        .Q(current_state[2]),
        .R(SR));
  CARRY4 delay_counter0_carry
       (.CI(1'b0),
        .CO({delay_counter0_carry_n_0,delay_counter0_carry_n_1,delay_counter0_carry_n_2,delay_counter0_carry_n_3}),
        .CYINIT(\delay_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\delay_counter_reg_n_0_[4] ,\delay_counter_reg_n_0_[3] ,\delay_counter_reg_n_0_[2] ,\delay_counter_reg_n_0_[1] }));
  CARRY4 delay_counter0_carry__0
       (.CI(delay_counter0_carry_n_0),
        .CO({delay_counter0_carry__0_n_0,delay_counter0_carry__0_n_1,delay_counter0_carry__0_n_2,delay_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\delay_counter_reg_n_0_[8] ,\delay_counter_reg_n_0_[7] ,\delay_counter_reg_n_0_[6] ,\delay_counter_reg_n_0_[5] }));
  CARRY4 delay_counter0_carry__1
       (.CI(delay_counter0_carry__0_n_0),
        .CO({delay_counter0_carry__1_n_0,delay_counter0_carry__1_n_1,delay_counter0_carry__1_n_2,delay_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\delay_counter_reg_n_0_[12] ,\delay_counter_reg_n_0_[11] ,\delay_counter_reg_n_0_[10] ,\delay_counter_reg_n_0_[9] }));
  CARRY4 delay_counter0_carry__2
       (.CI(delay_counter0_carry__1_n_0),
        .CO({delay_counter0_carry__2_n_0,delay_counter0_carry__2_n_1,delay_counter0_carry__2_n_2,delay_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\delay_counter_reg_n_0_[16] ,\delay_counter_reg_n_0_[15] ,\delay_counter_reg_n_0_[14] ,\delay_counter_reg_n_0_[13] }));
  CARRY4 delay_counter0_carry__3
       (.CI(delay_counter0_carry__2_n_0),
        .CO({NLW_delay_counter0_carry__3_CO_UNCONNECTED[3:2],delay_counter0_carry__3_n_2,delay_counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_delay_counter0_carry__3_O_UNCONNECTED[3],data0[19:17]}),
        .S({1'b0,\delay_counter_reg_n_0_[19] ,\delay_counter_reg_n_0_[18] ,\delay_counter_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \delay_counter[0]_i_1 
       (.I0(\delay_counter_reg_n_0_[0] ),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[10]_i_1 
       (.I0(data0[10]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[11]_i_1 
       (.I0(data0[11]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[12]_i_1 
       (.I0(data0[12]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[13]_i_1 
       (.I0(data0[13]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[14]_i_1 
       (.I0(data0[14]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[14]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[15]_i_1 
       (.I0(data0[15]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[16]_i_1 
       (.I0(data0[16]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[17]_i_1 
       (.I0(data0[17]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[18]_i_1 
       (.I0(data0[18]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[19]_i_1 
       (.I0(data0[19]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[1]_i_1 
       (.I0(data0[1]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[2]_i_1 
       (.I0(data0[2]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[3]_i_1 
       (.I0(data0[3]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[4]_i_1 
       (.I0(data0[4]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[5]_i_1 
       (.I0(data0[5]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[6]_i_1 
       (.I0(data0[6]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[7]_i_1 
       (.I0(data0[7]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[8]_i_1 
       (.I0(data0[8]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_counter[9]_i_1 
       (.I0(data0[9]),
        .I1(\current_state[2]_i_3_n_0 ),
        .O(delay_counter[9]));
  FDRE \delay_counter_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[0]),
        .Q(\delay_counter_reg_n_0_[0] ),
        .R(SR));
  FDRE \delay_counter_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[10]),
        .Q(\delay_counter_reg_n_0_[10] ),
        .R(SR));
  FDRE \delay_counter_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[11]),
        .Q(\delay_counter_reg_n_0_[11] ),
        .R(SR));
  FDRE \delay_counter_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[12]),
        .Q(\delay_counter_reg_n_0_[12] ),
        .R(SR));
  FDRE \delay_counter_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[13]),
        .Q(\delay_counter_reg_n_0_[13] ),
        .R(SR));
  FDRE \delay_counter_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[14]),
        .Q(\delay_counter_reg_n_0_[14] ),
        .R(SR));
  FDRE \delay_counter_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[15]),
        .Q(\delay_counter_reg_n_0_[15] ),
        .R(SR));
  FDRE \delay_counter_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[16]),
        .Q(\delay_counter_reg_n_0_[16] ),
        .R(SR));
  FDRE \delay_counter_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[17]),
        .Q(\delay_counter_reg_n_0_[17] ),
        .R(SR));
  FDRE \delay_counter_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[18]),
        .Q(\delay_counter_reg_n_0_[18] ),
        .R(SR));
  FDRE \delay_counter_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[19]),
        .Q(\delay_counter_reg_n_0_[19] ),
        .R(SR));
  FDRE \delay_counter_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[1]),
        .Q(\delay_counter_reg_n_0_[1] ),
        .R(SR));
  FDRE \delay_counter_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[2]),
        .Q(\delay_counter_reg_n_0_[2] ),
        .R(SR));
  FDRE \delay_counter_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[3]),
        .Q(\delay_counter_reg_n_0_[3] ),
        .R(SR));
  FDRE \delay_counter_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[4]),
        .Q(\delay_counter_reg_n_0_[4] ),
        .R(SR));
  FDRE \delay_counter_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[5]),
        .Q(\delay_counter_reg_n_0_[5] ),
        .R(SR));
  FDRE \delay_counter_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[6]),
        .Q(\delay_counter_reg_n_0_[6] ),
        .R(SR));
  FDRE \delay_counter_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[7]),
        .Q(\delay_counter_reg_n_0_[7] ),
        .R(SR));
  FDRE \delay_counter_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[8]),
        .Q(\delay_counter_reg_n_0_[8] ),
        .R(SR));
  FDRE \delay_counter_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delay_counter[9]),
        .Q(\delay_counter_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF130013)) 
    \next_state[0]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state[2]),
        .I3(\oKEYNUM[7]_i_1_n_0 ),
        .I4(\next_state_reg_n_0_[0] ),
        .O(\next_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF140014)) 
    \next_state[1]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(\oKEYNUM[7]_i_1_n_0 ),
        .I4(\next_state_reg_n_0_[1] ),
        .O(\next_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF080008)) 
    \next_state[2]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(\oKEYNUM[7]_i_1_n_0 ),
        .I4(\next_state_reg_n_0_[2] ),
        .O(\next_state[2]_i_1_n_0 ));
  FDRE \next_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\next_state[0]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \next_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\next_state[1]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \next_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\next_state[2]_i_1_n_0 ),
        .Q(\next_state_reg_n_0_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \oCOL[0]_i_1 
       (.I0(current_state[2]),
        .O(\oCOL[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \oCOL[1]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(\oCOL[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \oCOL[2]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(\oCOL[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \oCOL[3]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .O(\oCOL[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \oCOL[3]_i_2 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\oCOL[3]_i_2_n_0 ));
  FDRE \oCOL_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\oCOL[3]_i_1_n_0 ),
        .D(\oCOL[0]_i_1_n_0 ),
        .Q(oCOL[0]),
        .R(1'b0));
  FDRE \oCOL_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\oCOL[3]_i_1_n_0 ),
        .D(\oCOL[1]_i_1_n_0 ),
        .Q(oCOL[1]),
        .R(1'b0));
  FDRE \oCOL_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\oCOL[3]_i_1_n_0 ),
        .D(\oCOL[2]_i_1_n_0 ),
        .Q(oCOL[2]),
        .R(1'b0));
  FDRE \oCOL_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\oCOL[3]_i_1_n_0 ),
        .D(\oCOL[3]_i_2_n_0 ),
        .Q(oCOL[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hD7FFBF7F)) 
    \oKEYNUM[0]_i_1 
       (.I0(iROW[3]),
        .I1(iROW[0]),
        .I2(iROW[2]),
        .I3(iROW[1]),
        .I4(\oKEYNUM[0]_i_2_n_0 ),
        .O(oKEYNUM[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \oKEYNUM[0]_i_2 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .O(\oKEYNUM[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5DF2FFFCFFFFFFF)) 
    \oKEYNUM[1]_i_1 
       (.I0(\oKEYNUM[2]_i_3_n_0 ),
        .I1(\oKEYNUM[2]_i_2_n_0 ),
        .I2(iROW[0]),
        .I3(iROW[3]),
        .I4(iROW[1]),
        .I5(iROW[2]),
        .O(oKEYNUM[1]));
  LUT6 #(
    .INIT(64'hFB7FCFFF0FFFFFFF)) 
    \oKEYNUM[2]_i_1 
       (.I0(\oKEYNUM[2]_i_2_n_0 ),
        .I1(\oKEYNUM[2]_i_3_n_0 ),
        .I2(iROW[0]),
        .I3(iROW[2]),
        .I4(iROW[1]),
        .I5(iROW[3]),
        .O(oKEYNUM[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \oKEYNUM[2]_i_2 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .O(\oKEYNUM[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \oKEYNUM[2]_i_3 
       (.I0(current_state[2]),
        .I1(current_state[1]),
        .O(\oKEYNUM[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFAFFFAFFFFFFF)) 
    \oKEYNUM[3]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[1]),
        .I2(iROW[1]),
        .I3(iROW[0]),
        .I4(iROW[2]),
        .I5(iROW[3]),
        .O(oKEYNUM[3]));
  LUT6 #(
    .INIT(64'h7FFF000000007FFF)) 
    \oKEYNUM[7]_i_1 
       (.I0(iROW[3]),
        .I1(iROW[2]),
        .I2(iROW[0]),
        .I3(iROW[1]),
        .I4(\oKEYNUM[7]_i_3_n_0 ),
        .I5(current_state[2]),
        .O(\oKEYNUM[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h977F)) 
    \oKEYNUM[7]_i_2 
       (.I0(iROW[1]),
        .I1(iROW[2]),
        .I2(iROW[0]),
        .I3(iROW[3]),
        .O(oKEYNUM[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \oKEYNUM[7]_i_3 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\oKEYNUM[7]_i_3_n_0 ));
  FDRE \oKEYNUM_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYNUM[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \oKEYNUM_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYNUM[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \oKEYNUM_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYNUM[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \oKEYNUM_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYNUM[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \oKEYNUM_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYNUM[7]),
        .Q(Q[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \oKEYST[10]_i_1 
       (.I0(iROW[3]),
        .I1(iROW[0]),
        .I2(iROW[2]),
        .I3(iROW[1]),
        .I4(current_state[2]),
        .O(\oKEYST[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \oKEYST[11]_i_1 
       (.I0(\oKEYNUM[2]_i_2_n_0 ),
        .I1(iROW[3]),
        .I2(iROW[0]),
        .I3(iROW[1]),
        .I4(iROW[2]),
        .O(\oKEYST[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \oKEYST[12]_i_1 
       (.I0(current_state[2]),
        .I1(iROW[3]),
        .I2(iROW[2]),
        .I3(iROW[0]),
        .I4(iROW[1]),
        .O(oKEYST[12]));
  LUT3 #(
    .INIT(8'h08)) 
    \oKEYST[13]_i_1 
       (.I0(\oKEYNUM[7]_i_1_n_0 ),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .O(\oKEYST[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \oKEYST[13]_i_2 
       (.I0(\oKEYNUM[2]_i_2_n_0 ),
        .I1(iROW[0]),
        .I2(iROW[1]),
        .I3(iROW[2]),
        .I4(iROW[3]),
        .O(\oKEYST[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \oKEYST[14]_i_1 
       (.I0(\oKEYST[14]_i_2_n_0 ),
        .I1(iROW[0]),
        .I2(iROW[1]),
        .I3(iROW[2]),
        .I4(iROW[3]),
        .O(oKEYST[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \oKEYST[14]_i_2 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .O(\oKEYST[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \oKEYST[15]_i_1 
       (.I0(\oKEYNUM[7]_i_1_n_0 ),
        .I1(current_state[1]),
        .O(\oKEYST[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \oKEYST[15]_i_2 
       (.I0(iROW[0]),
        .I1(iROW[1]),
        .I2(iROW[2]),
        .I3(iROW[3]),
        .I4(\oKEYNUM[2]_i_2_n_0 ),
        .O(\oKEYST[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \oKEYST[2]_i_1 
       (.I0(iROW[3]),
        .I1(iROW[0]),
        .I2(iROW[2]),
        .I3(iROW[1]),
        .I4(\oKEYNUM[2]_i_2_n_0 ),
        .O(\oKEYST[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \oKEYST[3]_i_1 
       (.I0(\oKEYST[3]_i_2_n_0 ),
        .I1(current_state[2]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .O(oKEYST[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \oKEYST[3]_i_2 
       (.I0(iROW[1]),
        .I1(iROW[2]),
        .I2(iROW[0]),
        .I3(iROW[3]),
        .O(\oKEYST[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \oKEYST[5]_i_1 
       (.I0(iROW[3]),
        .I1(iROW[0]),
        .I2(iROW[1]),
        .I3(iROW[2]),
        .I4(\oKEYNUM[2]_i_2_n_0 ),
        .O(\oKEYST[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \oKEYST[6]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(\oKEYST[6]_i_2_n_0 ),
        .O(oKEYST[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \oKEYST[6]_i_2 
       (.I0(iROW[2]),
        .I1(iROW[1]),
        .I2(iROW[0]),
        .I3(iROW[3]),
        .O(\oKEYST[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \oKEYST[8]_i_1 
       (.I0(\oKEYNUM[2]_i_2_n_0 ),
        .I1(iROW[3]),
        .I2(iROW[2]),
        .I3(iROW[0]),
        .I4(iROW[1]),
        .O(\oKEYST[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \oKEYST[9]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(\oKEYST[9]_i_2_n_0 ),
        .O(\oKEYST[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \oKEYST[9]_i_2 
       (.I0(iROW[1]),
        .I1(iROW[0]),
        .I2(iROW[2]),
        .I3(iROW[3]),
        .O(\oKEYST[9]_i_2_n_0 ));
  FDRE \oKEYST_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[15]_i_2_n_0 ),
        .Q(\oKEYST_reg[0]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[10]_i_1_n_0 ),
        .Q(\oKEYST_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \oKEYST_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[11]_i_1_n_0 ),
        .Q(\oKEYST_reg[11]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYST[12]),
        .Q(\oKEYST_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \oKEYST_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[13]_i_2_n_0 ),
        .Q(\oKEYST_reg[13]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYST[14]),
        .Q(\oKEYST_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \oKEYST_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[15]_i_2_n_0 ),
        .Q(\oKEYST_reg[15]_0 ),
        .R(\oKEYST[15]_i_1_n_0 ));
  FDRE \oKEYST_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[2]_i_1_n_0 ),
        .Q(\oKEYST_reg[1]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[2]_i_1_n_0 ),
        .Q(\oKEYST_reg[2]_0 ),
        .R(\oKEYST[15]_i_1_n_0 ));
  FDRE \oKEYST_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYST[3]),
        .Q(\oKEYST_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \oKEYST_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[5]_i_1_n_0 ),
        .Q(\oKEYST_reg[4]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[5]_i_1_n_0 ),
        .Q(\oKEYST_reg[5]_0 ),
        .R(\oKEYST[15]_i_1_n_0 ));
  FDRE \oKEYST_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(oKEYST[6]),
        .Q(\oKEYST_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \oKEYST_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[8]_i_1_n_0 ),
        .Q(\oKEYST_reg[7]_0 ),
        .R(\oKEYST[13]_i_1_n_0 ));
  FDRE \oKEYST_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[8]_i_1_n_0 ),
        .Q(\oKEYST_reg[8]_0 ),
        .R(\oKEYST[15]_i_1_n_0 ));
  FDRE \oKEYST_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\oKEYNUM[7]_i_1_n_0 ),
        .D(\oKEYST[9]_i_1_n_0 ),
        .Q(\oKEYST_reg[14]_0 [2]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_myKEYPAD2_0_0,myKEYPAD2_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "myKEYPAD2_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (iROW,
    oCOL,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input [3:0]iROW;
  output [3:0]oCOL;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire [3:0]iROW;
  wire [3:0]oCOL;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myKEYPAD2_v1_0 inst
       (.iROW(iROW),
        .oCOL(oCOL),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myKEYPAD2_v1_0
   (s00_axi_wready,
    s00_axi_awready,
    s00_axi_arready,
    s00_axi_rdata,
    oCOL,
    s00_axi_rvalid,
    s00_axi_bvalid,
    iROW,
    s00_axi_aclk,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output s00_axi_wready;
  output s00_axi_awready;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output [3:0]oCOL;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]iROW;
  input s00_axi_aclk;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire KEYPAD_n_0;
  wire KEYPAD_n_1;
  wire KEYPAD_n_10;
  wire KEYPAD_n_11;
  wire KEYPAD_n_12;
  wire KEYPAD_n_13;
  wire KEYPAD_n_14;
  wire KEYPAD_n_15;
  wire KEYPAD_n_16;
  wire KEYPAD_n_17;
  wire KEYPAD_n_18;
  wire KEYPAD_n_19;
  wire KEYPAD_n_2;
  wire KEYPAD_n_20;
  wire KEYPAD_n_3;
  wire KEYPAD_n_4;
  wire KEYPAD_n_5;
  wire KEYPAD_n_6;
  wire KEYPAD_n_7;
  wire KEYPAD_n_8;
  wire KEYPAD_n_9;
  wire [3:0]iROW;
  wire myKEYPAD2_v1_0_S00_AXI_inst_n_1;
  wire [3:0]oCOL;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Keypad KEYPAD
       (.Q({KEYPAD_n_0,KEYPAD_n_1,KEYPAD_n_2,KEYPAD_n_3,KEYPAD_n_4}),
        .SR(myKEYPAD2_v1_0_S00_AXI_inst_n_1),
        .iROW(iROW),
        .oCOL(oCOL),
        .\oKEYST_reg[0]_0 (KEYPAD_n_20),
        .\oKEYST_reg[11]_0 (KEYPAD_n_16),
        .\oKEYST_reg[13]_0 (KEYPAD_n_15),
        .\oKEYST_reg[14]_0 ({KEYPAD_n_5,KEYPAD_n_6,KEYPAD_n_7,KEYPAD_n_8,KEYPAD_n_9,KEYPAD_n_10}),
        .\oKEYST_reg[15]_0 (KEYPAD_n_11),
        .\oKEYST_reg[1]_0 (KEYPAD_n_19),
        .\oKEYST_reg[2]_0 (KEYPAD_n_14),
        .\oKEYST_reg[4]_0 (KEYPAD_n_18),
        .\oKEYST_reg[5]_0 (KEYPAD_n_13),
        .\oKEYST_reg[7]_0 (KEYPAD_n_17),
        .\oKEYST_reg[8]_0 (KEYPAD_n_12),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myKEYPAD2_v1_0_S00_AXI myKEYPAD2_v1_0_S00_AXI_inst
       (.Q({KEYPAD_n_0,KEYPAD_n_1,KEYPAD_n_2,KEYPAD_n_3,KEYPAD_n_4}),
        .SR(myKEYPAD2_v1_0_S00_AXI_inst_n_1),
        .axi_arready_reg_0(s00_axi_arready),
        .axi_awready_reg_0(s00_axi_awready),
        .\axi_rdata_reg[0]_0 (KEYPAD_n_20),
        .\axi_rdata_reg[11]_0 (KEYPAD_n_16),
        .\axi_rdata_reg[13]_0 (KEYPAD_n_15),
        .\axi_rdata_reg[14]_0 ({KEYPAD_n_5,KEYPAD_n_6,KEYPAD_n_7,KEYPAD_n_8,KEYPAD_n_9,KEYPAD_n_10}),
        .\axi_rdata_reg[15]_0 (KEYPAD_n_11),
        .\axi_rdata_reg[1]_0 (KEYPAD_n_19),
        .\axi_rdata_reg[2]_0 (KEYPAD_n_14),
        .\axi_rdata_reg[4]_0 (KEYPAD_n_18),
        .\axi_rdata_reg[5]_0 (KEYPAD_n_13),
        .\axi_rdata_reg[7]_0 (KEYPAD_n_17),
        .\axi_rdata_reg[8]_0 (KEYPAD_n_12),
        .axi_wready_reg_0(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myKEYPAD2_v1_0_S00_AXI
   (axi_wready_reg_0,
    SR,
    axi_awready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    s00_axi_rvalid,
    s00_axi_rdata,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_araddr,
    s00_axi_awaddr,
    s00_axi_wdata,
    Q,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[14]_0 ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[11]_0 ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata_reg[15]_0 ,
    s00_axi_wstrb);
  output axi_wready_reg_0;
  output [0:0]SR;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_araddr;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [4:0]Q;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[2]_0 ;
  input [5:0]\axi_rdata_reg[14]_0 ;
  input \axi_rdata_reg[4]_0 ;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[11]_0 ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata_reg[15]_0 ;
  input [3:0]s00_axi_wstrb;

  wire [4:0]Q;
  wire [0:0]SR;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[11]_0 ;
  wire \axi_rdata_reg[13]_0 ;
  wire [5:0]\axi_rdata_reg[14]_0 ;
  wire \axi_rdata_reg[15]_0 ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[8]_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(SR));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(SR));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg3[0]),
        .I1(Q[0]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[0]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[0]_0 ),
        .O(reg_data_out[0]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg3[10]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[10]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[14]_0 [3]),
        .O(reg_data_out[10]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg3[11]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[11]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[11]_0 ),
        .O(reg_data_out[11]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg3[12]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[12]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[14]_0 [4]),
        .O(reg_data_out[12]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg3[13]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[13]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[13]_0 ),
        .O(reg_data_out[13]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg3[14]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[14]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[14]_0 [5]),
        .O(reg_data_out[14]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg3[15]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[15]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[15]_0 ),
        .O(reg_data_out[15]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[16]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[16]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[16]),
        .O(reg_data_out[16]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[17]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[17]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[17]),
        .O(reg_data_out[17]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[18]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[18]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[18]),
        .O(reg_data_out[18]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[19]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[19]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg3[1]),
        .I1(Q[1]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[1]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[1]_0 ),
        .O(reg_data_out[1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[20]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[20]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[20]),
        .O(reg_data_out[20]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[21]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[21]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[21]),
        .O(reg_data_out[21]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[22]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[22]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[22]),
        .O(reg_data_out[22]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[23]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[23]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[23]),
        .O(reg_data_out[23]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[24]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[24]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[24]),
        .O(reg_data_out[24]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[25]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[25]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[25]),
        .O(reg_data_out[25]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[26]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[26]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[26]),
        .O(reg_data_out[26]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[27]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[27]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[27]),
        .O(reg_data_out[27]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[28]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[28]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[28]),
        .O(reg_data_out[28]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[29]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[29]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg3[2]),
        .I1(Q[2]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[2]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[2]_0 ),
        .O(reg_data_out[2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[30]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[30]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[30]),
        .O(reg_data_out[30]));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_araddr[3]),
        .I1(slv_reg2[31]),
        .I2(axi_araddr[2]),
        .I3(slv_reg3[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg3[3]),
        .I1(Q[3]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[3]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[14]_0 [0]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg3[4]),
        .I1(Q[4]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[4]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[4]_0 ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg3[5]),
        .I1(Q[4]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[5]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[5]_0 ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg3[6]),
        .I1(Q[4]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[6]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[14]_0 [1]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg3[7]),
        .I1(Q[4]),
        .I2(axi_araddr[2]),
        .I3(slv_reg2[7]),
        .I4(axi_araddr[3]),
        .I5(\axi_rdata_reg[7]_0 ),
        .O(reg_data_out[7]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg3[8]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[8]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[8]_0 ),
        .O(reg_data_out[8]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg3[9]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[9]),
        .I3(axi_araddr[3]),
        .I4(\axi_rdata_reg[14]_0 [2]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(SR));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(SR));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(SR));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(SR));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(SR));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(SR));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(SR));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(SR));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(SR));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(SR));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(SR));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(SR));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(SR));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(SR));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(SR));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(SR));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(SR));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(SR));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(SR));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(SR));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(SR));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(SR));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(SR));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(SR));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(SR));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(SR));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(SR));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(SR));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(SR));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(SR));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(SR));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(SR));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(SR));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(SR));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(SR));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(SR));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(SR));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(SR));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(SR));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(SR));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(SR));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(SR));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(SR));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(SR));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(SR));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(SR));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(SR));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(SR));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(SR));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(SR));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(SR));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(SR));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(SR));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(SR));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(SR));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(SR));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(SR));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(SR));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(SR));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(SR));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(SR));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(SR));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[7]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(SR));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(SR));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(SR));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(SR));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(SR));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(SR));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(SR));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(SR));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(SR));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(SR));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(SR));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(SR));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(SR));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(SR));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(SR));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(SR));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(SR));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(SR));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(SR));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(SR));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(SR));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(SR));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(SR));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(SR));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(SR));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(SR));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(SR));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(SR));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(SR));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(SR));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(SR));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
