module demux1_2(A,SEL,OUT1,OUT2)

	input A,SEL;
	output OUT1,OUT2;

	assign OUT1 = ( SEL == 1'b0 ) ? A : '1b0';
	assign OUT2 = ( SEL == 1'b1 ) ? '1b0': A;
	
endmodule 