<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2639, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   386, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   162, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   135, user inline pragmas are applied</column>
            <column name="">(4) simplification,   125, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   123, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   123, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   124, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   135, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   140, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   140, loop and instruction simplification</column>
            <column name="">(2) parallelization,   139, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   137, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   137, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   150, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   180, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="module3_fine_sync" col1="module3_fine_sync.cpp:83" col2="2639" col3="125" col4="140" col5="137" col6="180">
                    <row id="7" col0="split_input" col1="module3_fine_sync.cpp:24" col2="387" col3="17" col4="31" col5="30" col6="30"/>
                    <row id="4" col0="FIR" col1="hls_fir.h:529" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="run" col1="hls_fir.h:578" col2="285" col2_disp=" 285 (3 calls)" col3="33" col3_disp=" 33 (3 calls)" col4="33" col4_disp=" 33 (3 calls)" col5="33" col5_disp=" 33 (3 calls)" col6="57" col6_disp=" 57 (3 calls)">
                        <row id="8" col0="insert_fpga_ip" col1="hls_fir.h:271" col2="6" col2_disp="   6 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="combine_and_peak" col1="module3_fine_sync.cpp:45" col2="1887" col3="51" col4="52" col5="50" col6="58"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

