Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 18 16:20:36 2023
| Host         : LAPTOP-CK74LVEA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ErrorFunnel_Top_timing_summary_routed.rpt -pb ErrorFunnel_Top_timing_summary_routed.pb -rpx ErrorFunnel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : ErrorFunnel_Top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.551        0.000                      0                 6059        0.073        0.000                      0                 6059        1.358        0.000                       0                  3217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.551        0.000                      0                 5715        0.073        0.000                      0                 5715        1.358        0.000                       0                  3217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.482        0.000                      0                  344        0.306        0.000                      0                  344  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 2.505ns (73.820%)  route 0.888ns (26.180%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.406 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.406    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2_n_0
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.572 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.349     7.921    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[13]
    SLICE_X28Y153        LUT3 (Prop_lut3_I2_O)        0.123     8.044 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[13]_i_1/O
                         net (fo=1, routed)           0.000     8.044    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[13]
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[13]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y153        FDCE (Setup_fdce_C_D)        0.034     8.594    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[13]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 2.396ns (71.498%)  route 0.955ns (28.502%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.464 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.416     7.879    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[10]
    SLICE_X28Y152        LUT3 (Prop_lut3_I2_O)        0.122     8.001 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[10]_i_1/O
                         net (fo=1, routed)           0.000     8.001    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[10]
    SLICE_X28Y152        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y152        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[10]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y152        FDCE (Setup_fdce_C_D)        0.034     8.594    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[10]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 2.461ns (73.436%)  route 0.890ns (26.564%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.406 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.406    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2_n_0
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.517 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.351     7.867    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[12]
    SLICE_X28Y153        LUT3 (Prop_lut3_I2_O)        0.134     8.001 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[12]_i_1/O
                         net (fo=1, routed)           0.000     8.001    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[12]
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[12]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y153        FDCE (Setup_fdce_C_D)        0.058     8.618    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[12]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 2.432ns (73.101%)  route 0.895ns (26.899%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.502 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.355     7.857    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[11]
    SLICE_X28Y153        LUT3 (Prop_lut3_I2_O)        0.120     7.977 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[11]_i_1/O
                         net (fo=1, routed)           0.000     7.977    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[11]
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y153        FDCE (Setup_fdce_C_D)        0.034     8.594    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 2.494ns (74.470%)  route 0.855ns (25.530%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.406 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.406    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2_n_0
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.555 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.315     7.870    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[15]
    SLICE_X29Y154        LUT3 (Prop_lut3_I2_O)        0.129     7.999 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[15]_i_1/O
                         net (fo=1, routed)           0.000     7.999    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[15]
    SLICE_X29Y154        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X29Y154        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X29Y154        FDCE (Setup_fdce_C_D)        0.058     8.618    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 2.460ns (73.462%)  route 0.889ns (26.538%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.519 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.349     7.868    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[9]
    SLICE_X28Y152        LUT3 (Prop_lut3_I2_O)        0.131     7.999 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[9]_i_1/O
                         net (fo=1, routed)           0.000     7.999    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[9]
    SLICE_X28Y152        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y152        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[9]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y152        FDCE (Setup_fdce_C_D)        0.058     8.618    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[9]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 2.458ns (73.450%)  route 0.888ns (26.550%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.353 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2_n_0
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.406 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.406    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[11]_i_2_n_0
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.517 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.349     7.866    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[14]
    SLICE_X28Y153        LUT3 (Prop_lut3_I2_O)        0.131     7.997 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[14]_i_1/O
                         net (fo=1, routed)           0.000     7.997    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[14]
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y153        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[14]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y153        FDCE (Setup_fdce_C_D)        0.058     8.618    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[14]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 2.356ns (70.654%)  route 0.979ns (29.346%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.411 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.439     7.850    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[4]
    SLICE_X28Y150        LUT3 (Prop_lut3_I2_O)        0.135     7.985 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[4]_i_1/O
                         net (fo=1, routed)           0.000     7.985    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[4]
    SLICE_X28Y150        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y150        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[4]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y150        FDCE (Setup_fdce_C_D)        0.058     8.618    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[4]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/o_freeeze_offset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.929ns (59.017%)  route 1.340ns (40.983%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 8.238 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     6.450 f  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=25, routed)          0.680     7.130    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/doutb[16]
    SLICE_X27Y152        LUT5 (Prop_lut5_I0_O)        0.043     7.173 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/o_freeeze_offset[7]_i_3/O
                         net (fo=13, routed)          0.304     7.478    u_towertcm_16b/u_freezebucket/u_delay_2clock_freeze_hash/o_freeeze_offset_reg[5]
    SLICE_X25Y150        LUT4 (Prop_lut4_I3_O)        0.043     7.521 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_freeze_hash/o_freeeze_offset[8]_i_2/O
                         net (fo=1, routed)           0.355     7.876    u_towertcm_16b/u_freezebucket/u_delay_2clock_freeze_hash/o_freeeze_offset[8]_i_2_n_0
    SLICE_X25Y150        LUT5 (Prop_lut5_I1_O)        0.043     7.919 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_freeze_hash/o_freeeze_offset[8]_i_1/O
                         net (fo=1, routed)           0.000     7.919    u_towertcm_16b/u_freezebucket/u_delay_2clock_freeze_hash_n_0
    SLICE_X25Y150        FDCE                                         r  u_towertcm_16b/u_freezebucket/o_freeeze_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.489     8.238    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X25Y150        FDCE                                         r  u_towertcm_16b/u_freezebucket/o_freeeze_offset_reg[8]/C
                         clock pessimism              0.331     8.570    
                         clock uncertainty           -0.035     8.534    
    SLICE_X25Y150        FDCE (Setup_fdce_C_D)        0.033     8.567    u_towertcm_16b/u_freezebucket/o_freeeze_offset_reg[8]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.399ns (72.966%)  route 0.889ns (27.034%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 8.236 - 4.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.658     4.650    u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.450 r  u_towertcm_16b/u_freezebucket/u_freeze_bucket_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           0.540     6.990    u_towertcm_16b/u_freezebucket/ram_rd_data_freeze[1]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.300 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[3]_i_2_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.466 r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.349     7.815    u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze0[5]
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.123     7.938 r  u_towertcm_16b/u_freezebucket/u_delay_2clock_indicator/ram_wr_data_freeze[5]_i_1/O
                         net (fo=1, routed)           0.000     7.938    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze[5]
    SLICE_X28Y151        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.487     8.236    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X28Y151        FDCE                                         r  u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[5]/C
                         clock pessimism              0.359     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X28Y151        FDCE (Setup_fdce_C_D)        0.034     8.594    u_towertcm_16b/u_freezebucket/ram_wr_data_freeze_reg[5]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_towertcm_16b/freeze_hash_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.177ns (42.849%)  route 0.236ns (57.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.739     1.966    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X23Y153        FDCE                                         r  u_towertcm_16b/freeze_hash_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDCE (Prop_fdce_C_Q)         0.100     2.066 r  u_towertcm_16b/freeze_hash_reg[6]/Q
                         net (fo=2, routed)           0.236     2.302    u_towertcm_16b/u_freezebucket/data_delay_1_reg[11][4]
    SLICE_X23Y147        LUT2 (Prop_lut2_I1_O)        0.028     2.330 r  u_towertcm_16b/u_freezebucket/temp_freeze_hash[8]_i_3/O
                         net (fo=1, routed)           0.000     2.330    u_towertcm_16b/u_freezebucket/temp_freeze_hash[8]_i_3_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.379 r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.379    u_towertcm_16b/u_freezebucket/p_0_in[6]
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.036     2.506    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[6]/C
                         clock pessimism             -0.270     2.235    
    SLICE_X23Y147        FDCE (Hold_fdce_C_D)         0.071     2.306    u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_towertcm_16b/freeze_hash_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.207%)  route 0.231ns (55.793%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.739     1.966    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X23Y153        FDCE                                         r  u_towertcm_16b/freeze_hash_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDCE (Prop_fdce_C_Q)         0.100     2.066 r  u_towertcm_16b/freeze_hash_reg[5]/Q
                         net (fo=3, routed)           0.231     2.297    u_towertcm_16b/u_freezebucket/data_delay_1_reg[11][3]
    SLICE_X23Y147        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.380 r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.380    u_towertcm_16b/u_freezebucket/p_0_in[5]
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.036     2.506    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[5]/C
                         clock pessimism             -0.270     2.235    
    SLICE_X23Y147        FDCE (Hold_fdce_C_D)         0.071     2.306    u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_u1_crc32_32in/o_crc32_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.295%)  route 0.146ns (57.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.731     1.958    u_u1_crc32_32in/i_clk_IBUF_BUFG
    SLICE_X26Y182        FDCE                                         r  u_u1_crc32_32in/o_crc32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y182        FDCE (Prop_fdce_C_Q)         0.107     2.065 r  u_u1_crc32_32in/o_crc32_reg[4]/Q
                         net (fo=1, routed)           0.146     2.211    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[44]
    RAMB36_X2Y36         RAMB36E1                                     r  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.981     2.450    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y36         RAMB36E1                                     r  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.430     2.020    
    RAMB36_X2Y36         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.117     2.137    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_towertcm_16b/freeze_hash_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.177ns (42.344%)  route 0.241ns (57.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.739     1.966    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X23Y153        FDCE                                         r  u_towertcm_16b/freeze_hash_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDCE (Prop_fdce_C_Q)         0.100     2.066 r  u_towertcm_16b/freeze_hash_reg[10]/Q
                         net (fo=3, routed)           0.241     2.307    u_towertcm_16b/u_freezebucket/data_delay_1_reg[11][8]
    SLICE_X23Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.384 r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.384    u_towertcm_16b/u_freezebucket/p_0_in[8]
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.036     2.506    u_towertcm_16b/u_freezebucket/i_clk_IBUF_BUFG
    SLICE_X23Y147        FDCE                                         r  u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]/C
                         clock pessimism             -0.270     2.235    
    SLICE_X23Y147        FDCE (Hold_fdce_C_D)         0.071     2.306    u_towertcm_16b/u_freezebucket/temp_freeze_hash_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_towertcm_16b/ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.743%)  route 0.464ns (82.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.741     1.968    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X19Y152        FDCE                                         r  u_towertcm_16b/ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y152        FDCE (Prop_fdce_C_Q)         0.100     2.068 r  u_towertcm_16b/ram_wr_addr_reg[3]/Q
                         net (fo=3, routed)           0.464     2.532    u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y29         RAMB36E1                                     r  u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.071     2.540    u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.270     2.270    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.453    u_towertcm_16b/u_towertcm16b_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_cocosketch/ram_addr_key_b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.652%)  route 0.206ns (69.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.732     1.959    u_cocosketch/i_clk_IBUF_BUFG
    SLICE_X16Y169        FDCE                                         r  u_cocosketch/ram_addr_key_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y169        FDCE (Prop_fdce_C_Q)         0.091     2.050 r  u_cocosketch/ram_addr_key_b_reg[2]/Q
                         net (fo=8, routed)           0.206     2.256    u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y66         RAMB18E1                                     r  u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.991     2.460    u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y66         RAMB18E1                                     r  u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.430     2.030    
    RAMB18_X1Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147     2.177    u_cocosketch/ram_2048_128_key/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_towertcm_16b/ram_rd_data_delay1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/freeze_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.131ns (31.052%)  route 0.291ns (68.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.741     1.968    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X19Y150        FDCE                                         r  u_towertcm_16b/ram_rd_data_delay1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDCE (Prop_fdce_C_Q)         0.100     2.068 r  u_towertcm_16b/ram_rd_data_delay1_reg[17]/Q
                         net (fo=7, routed)           0.291     2.359    u_towertcm_16b/u_delay_3clock_rd_tcm/Q[17]
    SLICE_X21Y148        LUT5 (Prop_lut5_I2_O)        0.031     2.390 r  u_towertcm_16b/u_delay_3clock_rd_tcm/freeze_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.390    u_towertcm_16b/freeze_addr[3]
    SLICE_X21Y148        FDCE                                         r  u_towertcm_16b/freeze_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.036     2.506    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X21Y148        FDCE                                         r  u_towertcm_16b/freeze_addr_reg[3]/C
                         clock pessimism             -0.270     2.235    
    SLICE_X21Y148        FDCE (Hold_fdce_C_D)         0.075     2.310    u_towertcm_16b/freeze_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_towertcm_2b/fifo_main_wr_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.455%)  route 0.182ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.729     1.956    u_towertcm_2b/i_clk_IBUF_BUFG
    SLICE_X29Y182        FDCE                                         r  u_towertcm_2b/fifo_main_wr_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y182        FDCE (Prop_fdce_C_Q)         0.100     2.056 r  u_towertcm_2b/fifo_main_wr_data_reg[38]/Q
                         net (fo=1, routed)           0.182     2.238    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[38]
    RAMB36_X2Y37         RAMB36E1                                     r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.985     2.454    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y37         RAMB36E1                                     r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.453     2.001    
    RAMB36_X2Y37         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     2.156    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_towertcm_4b/fifo_main_wr_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.290%)  route 0.183ns (64.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.742     1.969    u_towertcm_4b/i_clk_IBUF_BUFG
    SLICE_X15Y188        FDCE                                         r  u_towertcm_4b/fifo_main_wr_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y188        FDCE (Prop_fdce_C_Q)         0.100     2.069 r  u_towertcm_4b/fifo_main_wr_data_reg[28]/Q
                         net (fo=1, routed)           0.183     2.253    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB36_X1Y38         RAMB36E1                                     r  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.997     2.466    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y38         RAMB36E1                                     r  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.452     2.014    
    RAMB36_X1Y38         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     2.169    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/fifo_main_wr_data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.699     1.926    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y167        FDRE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y167        FDRE (Prop_fdre_C_Q)         0.100     2.026 r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/Q
                         net (fo=1, routed)           0.055     2.081    u_towertcm_16b/fifo_buffer_rd_data[32]
    SLICE_X30Y167        LUT6 (Prop_lut6_I0_O)        0.028     2.109 r  u_towertcm_16b/fifo_main_wr_data[32]_i_1__2/O
                         net (fo=1, routed)           0.000     2.109    u_towertcm_16b/fifo_main_wr_data[32]
    SLICE_X30Y167        FDCE                                         r  u_towertcm_16b/fifo_main_wr_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.920     2.390    u_towertcm_16b/i_clk_IBUF_BUFG
    SLICE_X30Y167        FDCE                                         r  u_towertcm_16b/fifo_main_wr_data_reg[32]/C
                         clock pessimism             -0.452     1.937    
    SLICE_X30Y167        FDCE (Hold_fdce_C_D)         0.087     2.024    u_towertcm_16b/fifo_main_wr_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y32   u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y32   u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y38   u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y38   u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y34   u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y34   u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y36   u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y36   u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y35   u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X2Y35   u_towertcm_8b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X24Y175  u_cocosketch/hash_e_f3_reg[0]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X24Y175  u_cocosketch/hash_e_f3_reg[22]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X24Y175  u_cocosketch/hash_e_f3_reg[23]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X24Y175  u_cocosketch/hash_e_f3_reg[42]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X26Y172  u_cocosketch/hash_e_f3_reg[18]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X26Y172  u_cocosketch/hash_e_f3_reg[20]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X26Y172  u_cocosketch/hash_e_f3_reg[28]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X26Y172  u_cocosketch/hash_e_f3_reg[29]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[48]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[49]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y172  u_cocosketch/hash_e_f3_reg[12]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y176  u_cocosketch/hash_e_f3_reg[13]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y172  u_cocosketch/hash_e_f3_reg[14]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y176  u_cocosketch/hash_e_f3_reg[30]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y176  u_cocosketch/hash_e_f3_reg[31]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[48]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[49]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[53]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y176  u_cocosketch/hash_e_f3_reg[54]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y182  u_cocosketch/hash_e_f3_reg[59]_srl3_u_cocosketch_P_ramdom_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X31Y159        FDCE (Recov_fdce_C_CLR)     -0.212     8.265    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X31Y159        FDCE (Recov_fdce_C_CLR)     -0.212     8.265    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X31Y159        FDCE (Recov_fdce_C_CLR)     -0.212     8.265    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X31Y159        FDCE (Recov_fdce_C_CLR)     -0.212     8.265    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X30Y159        FDCE (Recov_fdce_C_CLR)     -0.187     8.290    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X30Y159        FDCE (Recov_fdce_C_CLR)     -0.187     8.290    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y159        FDPE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y159        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X30Y159        FDPE (Recov_fdpe_C_PRE)     -0.187     8.290    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.359ns (16.146%)  route 1.864ns (83.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.567     4.560    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y163        FDPE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDPE (Prop_fdpe_C_Q)         0.236     4.796 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.454     5.249    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y163        LUT3 (Prop_lut3_I2_O)        0.123     5.372 f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[49]_i_1/O
                         net (fo=88, routed)          1.411     6.783    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y159        FDCE                                         f  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.432     8.181    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y159        FDCE                                         r  u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.331     8.513    
                         clock uncertainty           -0.035     8.477    
    SLICE_X30Y159        FDCE (Recov_fdce_C_CLR)     -0.154     8.323    u_towertcm_16b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.330ns (18.669%)  route 1.438ns (81.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 8.226 - 4.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.617     4.610    u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y170        FDPE                                         r  u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y170        FDPE (Prop_fdpe_C_Q)         0.204     4.814 f  u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.478     5.292    u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y170        LUT3 (Prop_lut3_I2_O)        0.126     5.418 f  u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1/O
                         net (fo=86, routed)          0.959     6.377    u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y170        FDCE                                         f  u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.477     8.226    u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y170        FDCE                                         r  u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.331     8.558    
                         clock uncertainty           -0.035     8.522    
    SLICE_X29Y170        FDCE (Recov_fdce_C_CLR)     -0.212     8.310    u_towertcm_8b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.330ns (19.986%)  route 1.321ns (80.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 8.238 - 4.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.627     4.620    u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y179         FDPE                                         r  u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y179         FDPE (Prop_fdpe_C_Q)         0.204     4.824 f  u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.487     5.311    u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y179         LUT3 (Prop_lut3_I2_O)        0.126     5.437 f  u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_bm.dout_i[47]_i_1/O
                         net (fo=88, routed)          0.834     6.271    u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X11Y182        FDCE                                         f  u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU28                                              0.000     4.000 r  i_clk (IN)
                         net (fo=0)                   0.000     4.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     4.521 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     6.666    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.749 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        1.489     8.238    u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y182        FDCE                                         r  u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.331     8.570    
                         clock uncertainty           -0.035     8.534    
    SLICE_X11Y182        FDCE (Recov_fdce_C_CLR)     -0.212     8.322    u_towertcm_4b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  2.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.249%)  route 0.106ns (49.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.743     1.970    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y189         FDPE                                         r  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDPE (Prop_fdpe_C_Q)         0.107     2.077 f  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.106     2.183    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y190         FDPE                                         f  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.969     2.439    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y190         FDPE                                         r  u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.453     1.985    
    SLICE_X9Y190         FDPE (Remov_fdpe_C_PRE)     -0.108     1.877    u_towertcm_4b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.257%)  route 0.106ns (49.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.694     1.921    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y171        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.106     2.134    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y172        FDPE                                         f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.915     2.385    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y172        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.452     1.932    
    SLICE_X35Y172        FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.257%)  route 0.106ns (49.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.694     1.921    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y171        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.106     2.134    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y172        FDPE                                         f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.915     2.385    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y172        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.452     1.932    
    SLICE_X35Y172        FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.257%)  route 0.106ns (49.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.694     1.921    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y171        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.106     2.134    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y172        FDPE                                         f  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.915     2.385    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y172        FDPE                                         r  u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.452     1.932    
    SLICE_X35Y172        FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    u_towertcm_16b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.414%)  route 0.164ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.700     1.927    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.107     2.034 f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.164     2.199    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X32Y186        FDPE                                         f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.923     2.393    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.430     1.962    
    SLICE_X32Y186        FDPE (Remov_fdpe_C_PRE)     -0.088     1.874    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.414%)  route 0.164ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.700     1.927    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.107     2.034 f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.164     2.199    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X32Y186        FDPE                                         f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.923     2.393    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.430     1.962    
    SLICE_X32Y186        FDPE (Remov_fdpe_C_PRE)     -0.088     1.874    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.829%)  route 0.156ns (63.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.701     1.928    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y187        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.091     2.019 f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.156     2.175    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y186        FDPE                                         f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.922     2.392    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.451     1.940    
    SLICE_X36Y186        FDPE (Remov_fdpe_C_PRE)     -0.090     1.850    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.829%)  route 0.156ns (63.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.701     1.928    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y187        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.091     2.019 f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.156     2.175    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y186        FDPE                                         f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.922     2.392    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.451     1.940    
    SLICE_X36Y186        FDPE (Remov_fdpe_C_PRE)     -0.090     1.850    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.829%)  route 0.156ns (63.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.701     1.928    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y187        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.091     2.019 f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.156     2.175    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y186        FDPE                                         f  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.922     2.392    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y186        FDPE                                         r  u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.451     1.940    
    SLICE_X36Y186        FDPE (Remov_fdpe_C_PRE)     -0.090     1.850    u_towertcm_2b/u_main_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.851%)  route 0.156ns (63.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.697     1.924    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y181        FDPE                                         r  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y181        FDPE (Prop_fdpe_C_Q)         0.091     2.015 f  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.156     2.171    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y180        FDPE                                         f  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3216, routed)        0.918     2.388    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y180        FDPE                                         r  u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.452     1.935    
    SLICE_X34Y180        FDPE (Remov_fdpe_C_PRE)     -0.090     1.845    u_towertcm_2b/u_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.326    





