
Exercise4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001848  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08001954  08001954  00011954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a1c  08001a1c  00011a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a20  08001a20  00011a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001a30  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001a30  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002d93  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e39  00000000  00000000  00022dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f0  00000000  00000000  00023c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000368  00000000  00000000  00023ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000155ce  00000000  00000000  00024360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004601  00000000  00000000  0003992e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079a61  00000000  00000000  0003df2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b7990  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000de8  00000000  00000000  000b79e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800193c 	.word	0x0800193c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800193c 	.word	0x0800193c

0800014c <main>:
static void MX_GPIO_Init(void);
void Switch(S_Pair pair, E_LEDState state);
void SwitchCluster(S_Side side, E_LEDColor color);
void DisplaySegment(S_Segment p_Seg, int num);

int main(void) {
 800014c:	b5b0      	push	{r4, r5, r7, lr}
 800014e:	b0ba      	sub	sp, #232	; 0xe8
 8000150:	af0c      	add	r7, sp, #48	; 0x30

	HAL_Init();
 8000152:	f000 fce1 	bl	8000b18 <HAL_Init>
	SystemClock_Config();
 8000156:	f000 fbd3 	bl	8000900 <SystemClock_Config>
	MX_GPIO_Init();
 800015a:	f000 fc0d 	bl	8000978 <MX_GPIO_Init>

	/*
	 * 7 Segment lights
	 */
	S_Segment v_Segment = { { O_SEG_A_GPIO_Port, O_SEG_A_Pin }, {
 800015e:	4bbc      	ldr	r3, [pc, #752]	; (8000450 <main+0x304>)
 8000160:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000164:	461d      	mov	r5, r3
 8000166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000168:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800016a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800016c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800016e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000172:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000176:	e884 0003 	stmia.w	r4, {r0, r1}

	/*
	 * Clusters of traffic lights
	 */

	S_Side v_Top = { Top, { O_T_RED_GPIO_Port, O_T_RED_Pin }, {
 800017a:	4bb6      	ldr	r3, [pc, #728]	; (8000454 <main+0x308>)
 800017c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000180:	461d      	mov	r5, r3
 8000182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000186:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800018a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	O_T_YEL_GPIO_Port,
	O_T_YEL_Pin }, { O_T_GRE_GPIO_Port, O_T_GRE_Pin } };

	S_Side v_Right = { Right, { O_R_RED_GPIO_Port, O_R_RED_Pin }, {
 800018e:	4bb2      	ldr	r3, [pc, #712]	; (8000458 <main+0x30c>)
 8000190:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000194:	461d      	mov	r5, r3
 8000196:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000198:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800019e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	O_R_YEL_GPIO_Port,
	O_R_YEL_Pin }, { O_R_GRE_GPIO_Port, O_R_GRE_Pin } };

	S_Side v_Bottom = { Bottom, { O_B_RED_GPIO_Port, O_B_RED_Pin }, {
 80001a2:	4bae      	ldr	r3, [pc, #696]	; (800045c <main+0x310>)
 80001a4:	f107 0420 	add.w	r4, r7, #32
 80001a8:	461d      	mov	r5, r3
 80001aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	O_B_YEL_GPIO_Port,
	O_B_YEL_Pin }, { O_B_GRE_GPIO_Port, O_B_GRE_Pin } };

	S_Side v_Left = { Left, { O_L_RED_GPIO_Port, O_L_RED_Pin }, {
 80001b6:	4baa      	ldr	r3, [pc, #680]	; (8000460 <main+0x314>)
 80001b8:	1d3c      	adds	r4, r7, #4
 80001ba:	461d      	mov	r5, r3
 80001bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	 * i.e If the TOP cluster is in red
	 * -> BOTTOM is in red
	 * -> RIGHT & LEFT is in green
	 */
	E_LEDColor v_State_Top;
	v_State_Top = Red;
 80001c8:	2300      	movs	r3, #0
 80001ca:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

	E_LEDColor v_PreviousState_Top;
	v_PreviousState_Top = Yellow;
 80001ce:	2301      	movs	r3, #1
 80001d0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

	/*
	 * TOP & BOTTOM clusters have GREEN lights in 3s, RED in 5s and YELLOW in 2s
	 * RIGHT & LEFT clusters have GREEN lights in 5s, RED in 3s and YELLOW in 2s
	 */
	int v_Counter = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	while (1) {
		DisplaySegment(v_Segment, v_Counter);
 80001da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80001de:	930a      	str	r3, [sp, #40]	; 0x28
 80001e0:	466d      	mov	r5, sp
 80001e2:	f107 0484 	add.w	r4, r7, #132	; 0x84
 80001e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001f2:	e885 0003 	stmia.w	r5, {r0, r1}
 80001f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80001fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001fc:	f000 fa20 	bl	8000640 <DisplaySegment>
		if (v_Counter == 0) {
 8000200:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000204:	2b00      	cmp	r3, #0
 8000206:	f040 8114 	bne.w	8000432 <main+0x2e6>
			E_LEDColor v_NextState_Top;
			if (v_State_Top == Red) {
 800020a:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 800020e:	2b00      	cmp	r3, #0
 8000210:	d13f      	bne.n	8000292 <main+0x146>
				v_NextState_Top = Yellow;
 8000212:	2301      	movs	r3, #1
 8000214:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
				v_PreviousState_Top = Red;
 8000218:	2300      	movs	r3, #0
 800021a:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
				v_Counter = T_YEL;
 800021e:	2302      	movs	r3, #2
 8000220:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

				/*
				 * YELLOW for all clusters
				 */
				SwitchCluster(v_Top, Yellow);
 8000224:	2301      	movs	r3, #1
 8000226:	9303      	str	r3, [sp, #12]
 8000228:	466c      	mov	r4, sp
 800022a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800022e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000232:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000236:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800023a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800023c:	f000 f931 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Right, Yellow);
 8000240:	2301      	movs	r3, #1
 8000242:	9303      	str	r3, [sp, #12]
 8000244:	466c      	mov	r4, sp
 8000246:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800024a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800024e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000252:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000256:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000258:	f000 f923 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Bottom, Yellow);
 800025c:	2301      	movs	r3, #1
 800025e:	9303      	str	r3, [sp, #12]
 8000260:	466c      	mov	r4, sp
 8000262:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000266:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800026a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800026e:	f107 0320 	add.w	r3, r7, #32
 8000272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000274:	f000 f915 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Left, Yellow);
 8000278:	2301      	movs	r3, #1
 800027a:	9303      	str	r3, [sp, #12]
 800027c:	466c      	mov	r4, sp
 800027e:	f107 0314 	add.w	r3, r7, #20
 8000282:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000286:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800028e:	f000 f908 	bl	80004a2 <SwitchCluster>
			}
			if (v_State_Top == Green) {
 8000292:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8000296:	2b02      	cmp	r3, #2
 8000298:	d13f      	bne.n	800031a <main+0x1ce>
				v_NextState_Top = Yellow;
 800029a:	2301      	movs	r3, #1
 800029c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
				v_PreviousState_Top = Green;
 80002a0:	2302      	movs	r3, #2
 80002a2:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
				v_Counter = T_YEL;
 80002a6:	2302      	movs	r3, #2
 80002a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

				/*
				 * YELLOW for all clusters
				 */
				SwitchCluster(v_Top, Yellow);
 80002ac:	2301      	movs	r3, #1
 80002ae:	9303      	str	r3, [sp, #12]
 80002b0:	466c      	mov	r4, sp
 80002b2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80002b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80002ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80002be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80002c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002c4:	f000 f8ed 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Right, Yellow);
 80002c8:	2301      	movs	r3, #1
 80002ca:	9303      	str	r3, [sp, #12]
 80002cc:	466c      	mov	r4, sp
 80002ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80002d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80002d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80002da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002e0:	f000 f8df 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Bottom, Yellow);
 80002e4:	2301      	movs	r3, #1
 80002e6:	9303      	str	r3, [sp, #12]
 80002e8:	466c      	mov	r4, sp
 80002ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80002ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80002f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80002f6:	f107 0320 	add.w	r3, r7, #32
 80002fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002fc:	f000 f8d1 	bl	80004a2 <SwitchCluster>
				SwitchCluster(v_Left, Yellow);
 8000300:	2301      	movs	r3, #1
 8000302:	9303      	str	r3, [sp, #12]
 8000304:	466c      	mov	r4, sp
 8000306:	f107 0314 	add.w	r3, r7, #20
 800030a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800030e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000316:	f000 f8c4 	bl	80004a2 <SwitchCluster>
			}
			if (v_State_Top == Yellow) {
 800031a:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 800031e:	2b01      	cmp	r3, #1
 8000320:	f040 8082 	bne.w	8000428 <main+0x2dc>
				if (v_PreviousState_Top == Red) {
 8000324:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8000328:	2b00      	cmp	r3, #0
 800032a:	d13c      	bne.n	80003a6 <main+0x25a>
					v_NextState_Top = Green;
 800032c:	2302      	movs	r3, #2
 800032e:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
					v_Counter = T_GRE;
 8000332:	2303      	movs	r3, #3
 8000334:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

					/*
					 * GREEN for TOP & BOTTOM clusters
					 * RED for RIGHT & LEFT clusters
					 */
					SwitchCluster(v_Top, Green);
 8000338:	2302      	movs	r3, #2
 800033a:	9303      	str	r3, [sp, #12]
 800033c:	466c      	mov	r4, sp
 800033e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000342:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000346:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800034a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800034e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000350:	f000 f8a7 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Right, Red);
 8000354:	2300      	movs	r3, #0
 8000356:	9303      	str	r3, [sp, #12]
 8000358:	466c      	mov	r4, sp
 800035a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800035e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000362:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000366:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800036a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800036c:	f000 f899 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Bottom, Green);
 8000370:	2302      	movs	r3, #2
 8000372:	9303      	str	r3, [sp, #12]
 8000374:	466c      	mov	r4, sp
 8000376:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800037a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800037e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000382:	f107 0320 	add.w	r3, r7, #32
 8000386:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000388:	f000 f88b 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Left, Red);
 800038c:	2300      	movs	r3, #0
 800038e:	9303      	str	r3, [sp, #12]
 8000390:	466c      	mov	r4, sp
 8000392:	f107 0314 	add.w	r3, r7, #20
 8000396:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800039a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003a2:	f000 f87e 	bl	80004a2 <SwitchCluster>

				}
				if (v_PreviousState_Top == Green) {
 80003a6:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80003aa:	2b02      	cmp	r3, #2
 80003ac:	d13c      	bne.n	8000428 <main+0x2dc>
					v_NextState_Top = Red;
 80003ae:	2300      	movs	r3, #0
 80003b0:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
					v_Counter = T_RED;
 80003b4:	2305      	movs	r3, #5
 80003b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

					/*
					 * RED for TOP & BOTTOM clusters
					 * GREEN for RIGHT & LEFT clusters
					 */
					SwitchCluster(v_Top, Red);
 80003ba:	2300      	movs	r3, #0
 80003bc:	9303      	str	r3, [sp, #12]
 80003be:	466c      	mov	r4, sp
 80003c0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80003c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80003c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80003cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80003d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003d2:	f000 f866 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Right, Green);
 80003d6:	2302      	movs	r3, #2
 80003d8:	9303      	str	r3, [sp, #12]
 80003da:	466c      	mov	r4, sp
 80003dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80003e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80003e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80003e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003ee:	f000 f858 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Bottom, Red);
 80003f2:	2300      	movs	r3, #0
 80003f4:	9303      	str	r3, [sp, #12]
 80003f6:	466c      	mov	r4, sp
 80003f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80003fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000400:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000404:	f107 0320 	add.w	r3, r7, #32
 8000408:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800040a:	f000 f84a 	bl	80004a2 <SwitchCluster>
					SwitchCluster(v_Left, Green);
 800040e:	2302      	movs	r3, #2
 8000410:	9303      	str	r3, [sp, #12]
 8000412:	466c      	mov	r4, sp
 8000414:	f107 0314 	add.w	r3, r7, #20
 8000418:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800041c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000424:	f000 f83d 	bl	80004a2 <SwitchCluster>
				}
			}
			v_State_Top = v_NextState_Top;
 8000428:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800042c:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
			continue;
 8000430:	e00c      	b.n	800044c <main+0x300>
		}
		if (v_Counter > 0) {
 8000432:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000436:	2b00      	cmp	r3, #0
 8000438:	dd04      	ble.n	8000444 <main+0x2f8>
			v_Counter -= 1;
 800043a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800043e:	3b01      	subs	r3, #1
 8000440:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		HAL_Delay(1000);
 8000444:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000448:	f000 fbc8 	bl	8000bdc <HAL_Delay>
		DisplaySegment(v_Segment, v_Counter);
 800044c:	e6c5      	b.n	80001da <main+0x8e>
 800044e:	bf00      	nop
 8000450:	08001954 	.word	0x08001954
 8000454:	0800198c 	.word	0x0800198c
 8000458:	080019a8 	.word	0x080019a8
 800045c:	080019c4 	.word	0x080019c4
 8000460:	080019e0 	.word	0x080019e0

08000464 <Switch>:
	}
}

void Switch(S_Pair pair, E_LEDState state) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	f107 0308 	add.w	r3, r7, #8
 800046e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000472:	4613      	mov	r3, r2
 8000474:	71fb      	strb	r3, [r7, #7]
	if (state == On) {
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d105      	bne.n	8000488 <Switch+0x24>
		HAL_GPIO_WritePin(pair.port, pair.pin, RESET);
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	89b9      	ldrh	r1, [r7, #12]
 8000480:	2200      	movs	r2, #0
 8000482:	4618      	mov	r0, r3
 8000484:	f000 fe2e 	bl	80010e4 <HAL_GPIO_WritePin>
	}
	if (state == Off) {
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d105      	bne.n	800049a <Switch+0x36>
		HAL_GPIO_WritePin(pair.port, pair.pin, SET);
 800048e:	68bb      	ldr	r3, [r7, #8]
 8000490:	89b9      	ldrh	r1, [r7, #12]
 8000492:	2201      	movs	r2, #1
 8000494:	4618      	mov	r0, r3
 8000496:	f000 fe25 	bl	80010e4 <HAL_GPIO_WritePin>
	}
}
 800049a:	bf00      	nop
 800049c:	3710      	adds	r7, #16
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <SwitchCluster>:

void SwitchCluster(S_Side side, E_LEDColor color) {
 80004a2:	b084      	sub	sp, #16
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	f107 0c08 	add.w	ip, r7, #8
 80004ac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (color == Red) {
 80004b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d114      	bne.n	80004e2 <SwitchCluster+0x40>
		Switch(side.red, On);
 80004b8:	2200      	movs	r2, #0
 80004ba:	f107 030c 	add.w	r3, r7, #12
 80004be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004c2:	f7ff ffcf 	bl	8000464 <Switch>
		Switch(side.yellow, Off);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f107 0314 	add.w	r3, r7, #20
 80004cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004d0:	f7ff ffc8 	bl	8000464 <Switch>
		Switch(side.green, Off);
 80004d4:	2201      	movs	r2, #1
 80004d6:	f107 031c 	add.w	r3, r7, #28
 80004da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004de:	f7ff ffc1 	bl	8000464 <Switch>
	}
	if (color == Yellow) {
 80004e2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d114      	bne.n	8000514 <SwitchCluster+0x72>
		Switch(side.yellow, On);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f107 0314 	add.w	r3, r7, #20
 80004f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004f4:	f7ff ffb6 	bl	8000464 <Switch>
		Switch(side.red, Off);
 80004f8:	2201      	movs	r2, #1
 80004fa:	f107 030c 	add.w	r3, r7, #12
 80004fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000502:	f7ff ffaf 	bl	8000464 <Switch>
		Switch(side.green, Off);
 8000506:	2201      	movs	r2, #1
 8000508:	f107 031c 	add.w	r3, r7, #28
 800050c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000510:	f7ff ffa8 	bl	8000464 <Switch>
	}
	if (color == Green) {
 8000514:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000518:	2b02      	cmp	r3, #2
 800051a:	d114      	bne.n	8000546 <SwitchCluster+0xa4>
		Switch(side.green, On);
 800051c:	2200      	movs	r2, #0
 800051e:	f107 031c 	add.w	r3, r7, #28
 8000522:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000526:	f7ff ff9d 	bl	8000464 <Switch>
		Switch(side.yellow, Off);
 800052a:	2201      	movs	r2, #1
 800052c:	f107 0314 	add.w	r3, r7, #20
 8000530:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000534:	f7ff ff96 	bl	8000464 <Switch>
		Switch(side.red, Off);
 8000538:	2201      	movs	r2, #1
 800053a:	f107 030c 	add.w	r3, r7, #12
 800053e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000542:	f7ff ff8f 	bl	8000464 <Switch>
	}
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800054e:	b004      	add	sp, #16
 8000550:	4770      	bx	lr

08000552 <SegmentTurnsAll>:

void SegmentTurnsAll(S_Segment p_Seg, E_LEDState state) {
 8000552:	b084      	sub	sp, #16
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
 8000558:	f107 0c08 	add.w	ip, r7, #8
 800055c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (state == On) {
 8000560:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000564:	2b00      	cmp	r3, #0
 8000566:	d130      	bne.n	80005ca <SegmentTurnsAll+0x78>
		Switch(p_Seg.a, On);
 8000568:	2200      	movs	r2, #0
 800056a:	f107 0308 	add.w	r3, r7, #8
 800056e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000572:	f7ff ff77 	bl	8000464 <Switch>
		Switch(p_Seg.b, On);
 8000576:	2200      	movs	r2, #0
 8000578:	f107 0310 	add.w	r3, r7, #16
 800057c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000580:	f7ff ff70 	bl	8000464 <Switch>
		Switch(p_Seg.c, On);
 8000584:	2200      	movs	r2, #0
 8000586:	f107 0318 	add.w	r3, r7, #24
 800058a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800058e:	f7ff ff69 	bl	8000464 <Switch>
		Switch(p_Seg.d, On);
 8000592:	2200      	movs	r2, #0
 8000594:	f107 0320 	add.w	r3, r7, #32
 8000598:	e893 0003 	ldmia.w	r3, {r0, r1}
 800059c:	f7ff ff62 	bl	8000464 <Switch>
		Switch(p_Seg.e, On);
 80005a0:	2200      	movs	r2, #0
 80005a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005aa:	f7ff ff5b 	bl	8000464 <Switch>
		Switch(p_Seg.f, On);
 80005ae:	2200      	movs	r2, #0
 80005b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005b8:	f7ff ff54 	bl	8000464 <Switch>
		Switch(p_Seg.g, On);
 80005bc:	2200      	movs	r2, #0
 80005be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005c6:	f7ff ff4d 	bl	8000464 <Switch>
	}
	if (state == Off) {
 80005ca:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d130      	bne.n	8000634 <SegmentTurnsAll+0xe2>
		Switch(p_Seg.a, Off);
 80005d2:	2201      	movs	r2, #1
 80005d4:	f107 0308 	add.w	r3, r7, #8
 80005d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005dc:	f7ff ff42 	bl	8000464 <Switch>
		Switch(p_Seg.b, Off);
 80005e0:	2201      	movs	r2, #1
 80005e2:	f107 0310 	add.w	r3, r7, #16
 80005e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005ea:	f7ff ff3b 	bl	8000464 <Switch>
		Switch(p_Seg.c, Off);
 80005ee:	2201      	movs	r2, #1
 80005f0:	f107 0318 	add.w	r3, r7, #24
 80005f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005f8:	f7ff ff34 	bl	8000464 <Switch>
		Switch(p_Seg.d, Off);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000606:	f7ff ff2d 	bl	8000464 <Switch>
		Switch(p_Seg.e, Off);
 800060a:	2201      	movs	r2, #1
 800060c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000610:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000614:	f7ff ff26 	bl	8000464 <Switch>
		Switch(p_Seg.f, Off);
 8000618:	2201      	movs	r2, #1
 800061a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800061e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000622:	f7ff ff1f 	bl	8000464 <Switch>
		Switch(p_Seg.g, Off);
 8000626:	2201      	movs	r2, #1
 8000628:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800062c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000630:	f7ff ff18 	bl	8000464 <Switch>
	}
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800063c:	b004      	add	sp, #16
 800063e:	4770      	bx	lr

08000640 <DisplaySegment>:

void DisplaySegment(S_Segment p_Seg, int num) {
 8000640:	b084      	sub	sp, #16
 8000642:	b5b0      	push	{r4, r5, r7, lr}
 8000644:	b08c      	sub	sp, #48	; 0x30
 8000646:	af0c      	add	r7, sp, #48	; 0x30
 8000648:	f107 0410 	add.w	r4, r7, #16
 800064c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/*
	 *
	 */
	switch (num) {
 8000650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000652:	2b09      	cmp	r3, #9
 8000654:	f200 814d 	bhi.w	80008f2 <DisplaySegment+0x2b2>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <DisplaySegment+0x20>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000689 	.word	0x08000689
 8000664:	080006bd 	.word	0x080006bd
 8000668:	080006ff 	.word	0x080006ff
 800066c:	08000741 	.word	0x08000741
 8000670:	08000783 	.word	0x08000783
 8000674:	080007d3 	.word	0x080007d3
 8000678:	08000815 	.word	0x08000815
 800067c:	08000849 	.word	0x08000849
 8000680:	08000899 	.word	0x08000899
 8000684:	080008bf 	.word	0x080008bf
	case 0:
		// Turns on all except g
		SegmentTurnsAll(p_Seg, On);
 8000688:	2300      	movs	r3, #0
 800068a:	930a      	str	r3, [sp, #40]	; 0x28
 800068c:	466d      	mov	r5, sp
 800068e:	f107 0420 	add.w	r4, r7, #32
 8000692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000696:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000698:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800069a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800069e:	e885 0003 	stmia.w	r5, {r0, r1}
 80006a2:	f107 0310 	add.w	r3, r7, #16
 80006a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006a8:	f7ff ff53 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.g, Off);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80006b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006b6:	f7ff fed5 	bl	8000464 <Switch>
		break;
 80006ba:	e11b      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 1:
		// Turns on b and c
		SegmentTurnsAll(p_Seg, Off);
 80006bc:	2301      	movs	r3, #1
 80006be:	930a      	str	r3, [sp, #40]	; 0x28
 80006c0:	466d      	mov	r5, sp
 80006c2:	f107 0420 	add.w	r4, r7, #32
 80006c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80006d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80006d6:	f107 0310 	add.w	r3, r7, #16
 80006da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006dc:	f7ff ff39 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.b, On);
 80006e0:	2200      	movs	r2, #0
 80006e2:	f107 0318 	add.w	r3, r7, #24
 80006e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006ea:	f7ff febb 	bl	8000464 <Switch>
		Switch(p_Seg.c, On);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f107 0320 	add.w	r3, r7, #32
 80006f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006f8:	f7ff feb4 	bl	8000464 <Switch>
		break;
 80006fc:	e0fa      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 2:
		// Turns off c and f
		SegmentTurnsAll(p_Seg, On);
 80006fe:	2300      	movs	r3, #0
 8000700:	930a      	str	r3, [sp, #40]	; 0x28
 8000702:	466d      	mov	r5, sp
 8000704:	f107 0420 	add.w	r4, r7, #32
 8000708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800070c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000710:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000714:	e885 0003 	stmia.w	r5, {r0, r1}
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800071e:	f7ff ff18 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.c, Off);
 8000722:	2201      	movs	r2, #1
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	e893 0003 	ldmia.w	r3, {r0, r1}
 800072c:	f7ff fe9a 	bl	8000464 <Switch>
		Switch(p_Seg.f, Off);
 8000730:	2201      	movs	r2, #1
 8000732:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000736:	e893 0003 	ldmia.w	r3, {r0, r1}
 800073a:	f7ff fe93 	bl	8000464 <Switch>
		break;
 800073e:	e0d9      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 3:
		// Turns off e and f
		SegmentTurnsAll(p_Seg, On);
 8000740:	2300      	movs	r3, #0
 8000742:	930a      	str	r3, [sp, #40]	; 0x28
 8000744:	466d      	mov	r5, sp
 8000746:	f107 0420 	add.w	r4, r7, #32
 800074a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800074c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800074e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000750:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000752:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000756:	e885 0003 	stmia.w	r5, {r0, r1}
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000760:	f7ff fef7 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.e, Off);
 8000764:	2201      	movs	r2, #1
 8000766:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800076a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800076e:	f7ff fe79 	bl	8000464 <Switch>
		Switch(p_Seg.f, Off);
 8000772:	2201      	movs	r2, #1
 8000774:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000778:	e893 0003 	ldmia.w	r3, {r0, r1}
 800077c:	f7ff fe72 	bl	8000464 <Switch>
		break;
 8000780:	e0b8      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 4:
		// Turns off a, e, and d
		SegmentTurnsAll(p_Seg, On);
 8000782:	2300      	movs	r3, #0
 8000784:	930a      	str	r3, [sp, #40]	; 0x28
 8000786:	466d      	mov	r5, sp
 8000788:	f107 0420 	add.w	r4, r7, #32
 800078c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800078e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000794:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000798:	e885 0003 	stmia.w	r5, {r0, r1}
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007a2:	f7ff fed6 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.a, Off);
 80007a6:	2201      	movs	r2, #1
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007b0:	f7ff fe58 	bl	8000464 <Switch>
		Switch(p_Seg.e, Off);
 80007b4:	2201      	movs	r2, #1
 80007b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007be:	f7ff fe51 	bl	8000464 <Switch>
		Switch(p_Seg.d, Off);
 80007c2:	2201      	movs	r2, #1
 80007c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007cc:	f7ff fe4a 	bl	8000464 <Switch>
		break;
 80007d0:	e090      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 5:
		// Turns off b and e
		SegmentTurnsAll(p_Seg, On);
 80007d2:	2300      	movs	r3, #0
 80007d4:	930a      	str	r3, [sp, #40]	; 0x28
 80007d6:	466d      	mov	r5, sp
 80007d8:	f107 0420 	add.w	r4, r7, #32
 80007dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80007e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80007ec:	f107 0310 	add.w	r3, r7, #16
 80007f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007f2:	f7ff feae 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.b, Off);
 80007f6:	2201      	movs	r2, #1
 80007f8:	f107 0318 	add.w	r3, r7, #24
 80007fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000800:	f7ff fe30 	bl	8000464 <Switch>
		Switch(p_Seg.e, Off);
 8000804:	2201      	movs	r2, #1
 8000806:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800080a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800080e:	f7ff fe29 	bl	8000464 <Switch>
		break;
 8000812:	e06f      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 6:
		// Turns off b
		// Turns off c and f
		SegmentTurnsAll(p_Seg, On);
 8000814:	2300      	movs	r3, #0
 8000816:	930a      	str	r3, [sp, #40]	; 0x28
 8000818:	466d      	mov	r5, sp
 800081a:	f107 0420 	add.w	r4, r7, #32
 800081e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000820:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000824:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000826:	e894 0003 	ldmia.w	r4, {r0, r1}
 800082a:	e885 0003 	stmia.w	r5, {r0, r1}
 800082e:	f107 0310 	add.w	r3, r7, #16
 8000832:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000834:	f7ff fe8d 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.b, Off);
 8000838:	2201      	movs	r2, #1
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000842:	f7ff fe0f 	bl	8000464 <Switch>
		break;
 8000846:	e055      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 7:
		// Turns on a, b and c
		SegmentTurnsAll(p_Seg, Off);
 8000848:	2301      	movs	r3, #1
 800084a:	930a      	str	r3, [sp, #40]	; 0x28
 800084c:	466d      	mov	r5, sp
 800084e:	f107 0420 	add.w	r4, r7, #32
 8000852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800085a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800085e:	e885 0003 	stmia.w	r5, {r0, r1}
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000868:	f7ff fe73 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.a, On);
 800086c:	2200      	movs	r2, #0
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000876:	f7ff fdf5 	bl	8000464 <Switch>
		Switch(p_Seg.b, On);
 800087a:	2200      	movs	r2, #0
 800087c:	f107 0318 	add.w	r3, r7, #24
 8000880:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000884:	f7ff fdee 	bl	8000464 <Switch>
		Switch(p_Seg.c, On);
 8000888:	2200      	movs	r2, #0
 800088a:	f107 0320 	add.w	r3, r7, #32
 800088e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000892:	f7ff fde7 	bl	8000464 <Switch>
		break;
 8000896:	e02d      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 8:
		// Turns on all
		SegmentTurnsAll(p_Seg, On);
 8000898:	2300      	movs	r3, #0
 800089a:	930a      	str	r3, [sp, #40]	; 0x28
 800089c:	466d      	mov	r5, sp
 800089e:	f107 0420 	add.w	r4, r7, #32
 80008a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80008ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80008b2:	f107 0310 	add.w	r3, r7, #16
 80008b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008b8:	f7ff fe4b 	bl	8000552 <SegmentTurnsAll>
		break;
 80008bc:	e01a      	b.n	80008f4 <DisplaySegment+0x2b4>
	case 9:
		// Turns off e
		SegmentTurnsAll(p_Seg, On);
 80008be:	2300      	movs	r3, #0
 80008c0:	930a      	str	r3, [sp, #40]	; 0x28
 80008c2:	466d      	mov	r5, sp
 80008c4:	f107 0420 	add.w	r4, r7, #32
 80008c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80008d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008de:	f7ff fe38 	bl	8000552 <SegmentTurnsAll>
		Switch(p_Seg.e, Off);
 80008e2:	2201      	movs	r2, #1
 80008e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80008ec:	f7ff fdba 	bl	8000464 <Switch>
		break;
 80008f0:	e000      	b.n	80008f4 <DisplaySegment+0x2b4>
	default:
		break;
 80008f2:	bf00      	nop
	}
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80008fc:	b004      	add	sp, #16
 80008fe:	4770      	bx	lr

08000900 <SystemClock_Config>:

void SystemClock_Config(void) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b090      	sub	sp, #64	; 0x40
 8000904:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000906:	f107 0318 	add.w	r3, r7, #24
 800090a:	2228      	movs	r2, #40	; 0x28
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f001 f80c 	bl	800192c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]
 8000920:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000922:	2302      	movs	r3, #2
 8000924:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000926:	2301      	movs	r3, #1
 8000928:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800092a:	2310      	movs	r3, #16
 800092c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800092e:	2300      	movs	r3, #0
 8000930:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000932:	f107 0318 	add.w	r3, r7, #24
 8000936:	4618      	mov	r0, r3
 8000938:	f000 fbec 	bl	8001114 <HAL_RCC_OscConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x46>
		Error_Handler();
 8000942:	f000 f86d 	bl	8000a20 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000946:	230f      	movs	r3, #15
 8000948:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f000 fe5a 	bl	8001618 <HAL_RCC_ClockConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x6e>
		Error_Handler();
 800096a:	f000 f859 	bl	8000a20 <Error_Handler>
	}
}
 800096e:	bf00      	nop
 8000970:	3740      	adds	r7, #64	; 0x40
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800097e:	f107 0308 	add.w	r3, r7, #8
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <MX_GPIO_Init+0x9c>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a20      	ldr	r2, [pc, #128]	; (8000a14 <MX_GPIO_Init+0x9c>)
 8000992:	f043 0304 	orr.w	r3, r3, #4
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <MX_GPIO_Init+0x9c>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f003 0304 	and.w	r3, r3, #4
 80009a0:	607b      	str	r3, [r7, #4]
 80009a2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009a4:	4b1b      	ldr	r3, [pc, #108]	; (8000a14 <MX_GPIO_Init+0x9c>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	4a1a      	ldr	r2, [pc, #104]	; (8000a14 <MX_GPIO_Init+0x9c>)
 80009aa:	f043 0308 	orr.w	r3, r3, #8
 80009ae:	6193      	str	r3, [r2, #24]
 80009b0:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <MX_GPIO_Init+0x9c>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	f003 0308 	and.w	r3, r3, #8
 80009b8:	603b      	str	r3, [r7, #0]
 80009ba:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 80009bc:	2200      	movs	r2, #0
 80009be:	f641 71fe 	movw	r1, #8190	; 0x1ffe
 80009c2:	4815      	ldr	r0, [pc, #84]	; (8000a18 <MX_GPIO_Init+0xa0>)
 80009c4:	f000 fb8e 	bl	80010e4 <HAL_GPIO_WritePin>
			O_T_RED_Pin | O_T_YEL_Pin | O_T_GRE_Pin | O_R_RED_Pin | O_R_YEL_Pin
					| O_R_GRE_Pin | O_B_RED_Pin | O_B_YEL_Pin | O_B_GRE_Pin
					| O_L_RED_Pin | O_L_YEL_Pin | O_L_GRE_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 80009c8:	2200      	movs	r2, #0
 80009ca:	217f      	movs	r1, #127	; 0x7f
 80009cc:	4813      	ldr	r0, [pc, #76]	; (8000a1c <MX_GPIO_Init+0xa4>)
 80009ce:	f000 fb89 	bl	80010e4 <HAL_GPIO_WritePin>
					| O_SEG_F_Pin | O_SEG_G_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : O_T_RED_Pin O_T_YEL_Pin O_T_GRE_Pin O_R_RED_Pin
	 O_R_YEL_Pin O_R_GRE_Pin O_B_RED_Pin O_B_YEL_Pin
	 O_B_GRE_Pin O_L_RED_Pin O_L_YEL_Pin O_L_GRE_Pin */
	GPIO_InitStruct.Pin = O_T_RED_Pin | O_T_YEL_Pin | O_T_GRE_Pin | O_R_RED_Pin
 80009d2:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80009d6:	60bb      	str	r3, [r7, #8]
			| O_R_YEL_Pin | O_R_GRE_Pin | O_B_RED_Pin | O_B_YEL_Pin
			| O_B_GRE_Pin | O_L_RED_Pin | O_L_YEL_Pin | O_L_GRE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	2301      	movs	r3, #1
 80009da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	2302      	movs	r3, #2
 80009e2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	4619      	mov	r1, r3
 80009ea:	480b      	ldr	r0, [pc, #44]	; (8000a18 <MX_GPIO_Init+0xa0>)
 80009ec:	f000 f9fe 	bl	8000dec <HAL_GPIO_Init>

	/*Configure GPIO pins : O_SEG_A_Pin O_SEG_B_Pin O_SEG_C_Pin O_SEG_D_Pin
	 O_SEG_E_Pin O_SEG_F_Pin O_SEG_G_Pin */
	GPIO_InitStruct.Pin = O_SEG_A_Pin | O_SEG_B_Pin | O_SEG_C_Pin | O_SEG_D_Pin
 80009f0:	237f      	movs	r3, #127	; 0x7f
 80009f2:	60bb      	str	r3, [r7, #8]
			| O_SEG_E_Pin | O_SEG_F_Pin | O_SEG_G_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f4:	2301      	movs	r3, #1
 80009f6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fc:	2302      	movs	r3, #2
 80009fe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	4619      	mov	r1, r3
 8000a06:	4805      	ldr	r0, [pc, #20]	; (8000a1c <MX_GPIO_Init+0xa4>)
 8000a08:	f000 f9f0 	bl	8000dec <HAL_GPIO_Init>

}
 8000a0c:	bf00      	nop
 8000a0e:	3718      	adds	r7, #24
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40021000 	.word	0x40021000
 8000a18:	40010800 	.word	0x40010800
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a24:	b672      	cpsid	i
}
 8000a26:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a28:	e7fe      	b.n	8000a28 <Error_Handler+0x8>
	...

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <HAL_MspInit+0x40>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <HAL_MspInit+0x40>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6193      	str	r3, [r2, #24]
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <HAL_MspInit+0x40>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <HAL_MspInit+0x40>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	4a07      	ldr	r2, [pc, #28]	; (8000a6c <HAL_MspInit+0x40>)
 8000a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a54:	61d3      	str	r3, [r2, #28]
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_MspInit+0x40>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	40021000 	.word	0x40021000

08000a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <NMI_Handler+0x4>

08000a76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a76:	b480      	push	{r7}
 8000a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <HardFault_Handler+0x4>

08000a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <MemManage_Handler+0x4>

08000a82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a86:	e7fe      	b.n	8000a86 <BusFault_Handler+0x4>

08000a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <UsageFault_Handler+0x4>

08000a8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr

08000a9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr

08000aa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr

08000ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab6:	f000 f875 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}

08000abe <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac2:	bf00      	nop
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr
	...

08000acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	; (8000b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	; (8000b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	; (8000b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	; (8000b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000af2:	f7ff ffe4 	bl	8000abe <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af6:	f000 fef5 	bl	80018e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000afa:	f7ff fb27 	bl	800014c <main>
  bx lr
 8000afe:	4770      	bx	lr
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b08:	08001a24 	.word	0x08001a24
  ldr r2, =_sbss
 8000b0c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b10:	2000002c 	.word	0x2000002c

08000b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_2_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_Init+0x28>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_Init+0x28>)
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b28:	2003      	movs	r0, #3
 8000b2a:	f000 f92b 	bl	8000d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b2e:	200f      	movs	r0, #15
 8000b30:	f000 f808 	bl	8000b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b34:	f7ff ff7a 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40022000 	.word	0x40022000

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_InitTick+0x54>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <HAL_InitTick+0x58>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 f935 	bl	8000dd2 <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e00e      	b.n	8000b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	d80a      	bhi.n	8000b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	f000 f90b 	bl	8000d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b84:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <HAL_InitTick+0x5c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e000      	b.n	8000b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20000004 	.word	0x20000004

08000ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba8:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <HAL_IncTick+0x1c>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <HAL_IncTick+0x20>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <HAL_IncTick+0x20>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000028 	.word	0x20000028

08000bc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return uwTick;
 8000bcc:	4b02      	ldr	r3, [pc, #8]	; (8000bd8 <HAL_GetTick+0x10>)
 8000bce:	681b      	ldr	r3, [r3, #0]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	20000028 	.word	0x20000028

08000bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be4:	f7ff fff0 	bl	8000bc8 <HAL_GetTick>
 8000be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf4:	d005      	beq.n	8000c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf6:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <HAL_Delay+0x44>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c02:	bf00      	nop
 8000c04:	f7ff ffe0 	bl	8000bc8 <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d8f7      	bhi.n	8000c04 <HAL_Delay+0x28>
  {
  }
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000008 	.word	0x20000008

08000c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c34:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c56:	4a04      	ldr	r2, [pc, #16]	; (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	60d3      	str	r3, [r2, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <__NVIC_GetPriorityGrouping+0x18>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	f003 0307 	and.w	r3, r3, #7
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	; (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	; (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	; 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
         );
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	; 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d50:	d301      	bcc.n	8000d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d52:	2301      	movs	r3, #1
 8000d54:	e00f      	b.n	8000d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d56:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <SysTick_Config+0x40>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d5e:	210f      	movs	r1, #15
 8000d60:	f04f 30ff 	mov.w	r0, #4294967295
 8000d64:	f7ff ff90 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <SysTick_Config+0x40>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d6e:	4b04      	ldr	r3, [pc, #16]	; (8000d80 <SysTick_Config+0x40>)
 8000d70:	2207      	movs	r2, #7
 8000d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	e000e010 	.word	0xe000e010

08000d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ff49 	bl	8000c24 <__NVIC_SetPriorityGrouping>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b086      	sub	sp, #24
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	4603      	mov	r3, r0
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
 8000da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dac:	f7ff ff5e 	bl	8000c6c <__NVIC_GetPriorityGrouping>
 8000db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	68b9      	ldr	r1, [r7, #8]
 8000db6:	6978      	ldr	r0, [r7, #20]
 8000db8:	f7ff ff90 	bl	8000cdc <NVIC_EncodePriority>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff5f 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dca:	bf00      	nop
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff ffb0 	bl	8000d40 <SysTick_Config>
 8000de0:	4603      	mov	r3, r0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b08b      	sub	sp, #44	; 0x2c
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dfe:	e161      	b.n	80010c4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e00:	2201      	movs	r2, #1
 8000e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	69fa      	ldr	r2, [r7, #28]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	f040 8150 	bne.w	80010be <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	4a97      	ldr	r2, [pc, #604]	; (8001080 <HAL_GPIO_Init+0x294>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d05e      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e28:	4a95      	ldr	r2, [pc, #596]	; (8001080 <HAL_GPIO_Init+0x294>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d875      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e2e:	4a95      	ldr	r2, [pc, #596]	; (8001084 <HAL_GPIO_Init+0x298>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d058      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e34:	4a93      	ldr	r2, [pc, #588]	; (8001084 <HAL_GPIO_Init+0x298>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d86f      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e3a:	4a93      	ldr	r2, [pc, #588]	; (8001088 <HAL_GPIO_Init+0x29c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d052      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e40:	4a91      	ldr	r2, [pc, #580]	; (8001088 <HAL_GPIO_Init+0x29c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d869      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e46:	4a91      	ldr	r2, [pc, #580]	; (800108c <HAL_GPIO_Init+0x2a0>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d04c      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e4c:	4a8f      	ldr	r2, [pc, #572]	; (800108c <HAL_GPIO_Init+0x2a0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d863      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e52:	4a8f      	ldr	r2, [pc, #572]	; (8001090 <HAL_GPIO_Init+0x2a4>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d046      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e58:	4a8d      	ldr	r2, [pc, #564]	; (8001090 <HAL_GPIO_Init+0x2a4>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d85d      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e5e:	2b12      	cmp	r3, #18
 8000e60:	d82a      	bhi.n	8000eb8 <HAL_GPIO_Init+0xcc>
 8000e62:	2b12      	cmp	r3, #18
 8000e64:	d859      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e66:	a201      	add	r2, pc, #4	; (adr r2, 8000e6c <HAL_GPIO_Init+0x80>)
 8000e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6c:	08000ee7 	.word	0x08000ee7
 8000e70:	08000ec1 	.word	0x08000ec1
 8000e74:	08000ed3 	.word	0x08000ed3
 8000e78:	08000f15 	.word	0x08000f15
 8000e7c:	08000f1b 	.word	0x08000f1b
 8000e80:	08000f1b 	.word	0x08000f1b
 8000e84:	08000f1b 	.word	0x08000f1b
 8000e88:	08000f1b 	.word	0x08000f1b
 8000e8c:	08000f1b 	.word	0x08000f1b
 8000e90:	08000f1b 	.word	0x08000f1b
 8000e94:	08000f1b 	.word	0x08000f1b
 8000e98:	08000f1b 	.word	0x08000f1b
 8000e9c:	08000f1b 	.word	0x08000f1b
 8000ea0:	08000f1b 	.word	0x08000f1b
 8000ea4:	08000f1b 	.word	0x08000f1b
 8000ea8:	08000f1b 	.word	0x08000f1b
 8000eac:	08000f1b 	.word	0x08000f1b
 8000eb0:	08000ec9 	.word	0x08000ec9
 8000eb4:	08000edd 	.word	0x08000edd
 8000eb8:	4a76      	ldr	r2, [pc, #472]	; (8001094 <HAL_GPIO_Init+0x2a8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d013      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ebe:	e02c      	b.n	8000f1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	623b      	str	r3, [r7, #32]
          break;
 8000ec6:	e029      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	3304      	adds	r3, #4
 8000ece:	623b      	str	r3, [r7, #32]
          break;
 8000ed0:	e024      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	3308      	adds	r3, #8
 8000ed8:	623b      	str	r3, [r7, #32]
          break;
 8000eda:	e01f      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	330c      	adds	r3, #12
 8000ee2:	623b      	str	r3, [r7, #32]
          break;
 8000ee4:	e01a      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	623b      	str	r3, [r7, #32]
          break;
 8000ef2:	e013      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d105      	bne.n	8000f08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000efc:	2308      	movs	r3, #8
 8000efe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	611a      	str	r2, [r3, #16]
          break;
 8000f06:	e009      	b.n	8000f1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f08:	2308      	movs	r3, #8
 8000f0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	69fa      	ldr	r2, [r7, #28]
 8000f10:	615a      	str	r2, [r3, #20]
          break;
 8000f12:	e003      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
          break;
 8000f18:	e000      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          break;
 8000f1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	2bff      	cmp	r3, #255	; 0xff
 8000f20:	d801      	bhi.n	8000f26 <HAL_GPIO_Init+0x13a>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	e001      	b.n	8000f2a <HAL_GPIO_Init+0x13e>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3304      	adds	r3, #4
 8000f2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	2bff      	cmp	r3, #255	; 0xff
 8000f30:	d802      	bhi.n	8000f38 <HAL_GPIO_Init+0x14c>
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	e002      	b.n	8000f3e <HAL_GPIO_Init+0x152>
 8000f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3a:	3b08      	subs	r3, #8
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	210f      	movs	r1, #15
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	401a      	ands	r2, r3
 8000f50:	6a39      	ldr	r1, [r7, #32]
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	f000 80a9 	beq.w	80010be <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f6c:	4b4a      	ldr	r3, [pc, #296]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	4a49      	ldr	r2, [pc, #292]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6193      	str	r3, [r2, #24]
 8000f78:	4b47      	ldr	r3, [pc, #284]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f84:	4a45      	ldr	r2, [pc, #276]	; (800109c <HAL_GPIO_Init+0x2b0>)
 8000f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f88:	089b      	lsrs	r3, r3, #2
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	220f      	movs	r2, #15
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a3d      	ldr	r2, [pc, #244]	; (80010a0 <HAL_GPIO_Init+0x2b4>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d00d      	beq.n	8000fcc <HAL_GPIO_Init+0x1e0>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a3c      	ldr	r2, [pc, #240]	; (80010a4 <HAL_GPIO_Init+0x2b8>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d007      	beq.n	8000fc8 <HAL_GPIO_Init+0x1dc>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a3b      	ldr	r2, [pc, #236]	; (80010a8 <HAL_GPIO_Init+0x2bc>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d101      	bne.n	8000fc4 <HAL_GPIO_Init+0x1d8>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e004      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e002      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e000      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fd0:	f002 0203 	and.w	r2, r2, #3
 8000fd4:	0092      	lsls	r2, r2, #2
 8000fd6:	4093      	lsls	r3, r2
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fde:	492f      	ldr	r1, [pc, #188]	; (800109c <HAL_GPIO_Init+0x2b0>)
 8000fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe2:	089b      	lsrs	r3, r3, #2
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d006      	beq.n	8001006 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	492b      	ldr	r1, [pc, #172]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	600b      	str	r3, [r1, #0]
 8001004:	e006      	b.n	8001014 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001006:	4b29      	ldr	r3, [pc, #164]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	43db      	mvns	r3, r3
 800100e:	4927      	ldr	r1, [pc, #156]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001010:	4013      	ands	r3, r2
 8001012:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d006      	beq.n	800102e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001020:	4b22      	ldr	r3, [pc, #136]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001022:	685a      	ldr	r2, [r3, #4]
 8001024:	4921      	ldr	r1, [pc, #132]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	4313      	orrs	r3, r2
 800102a:	604b      	str	r3, [r1, #4]
 800102c:	e006      	b.n	800103c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	43db      	mvns	r3, r3
 8001036:	491d      	ldr	r1, [pc, #116]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001038:	4013      	ands	r3, r2
 800103a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d006      	beq.n	8001056 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001048:	4b18      	ldr	r3, [pc, #96]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	4917      	ldr	r1, [pc, #92]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	4313      	orrs	r3, r2
 8001052:	608b      	str	r3, [r1, #8]
 8001054:	e006      	b.n	8001064 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	43db      	mvns	r3, r3
 800105e:	4913      	ldr	r1, [pc, #76]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001060:	4013      	ands	r3, r2
 8001062:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d01f      	beq.n	80010b0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001070:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	490d      	ldr	r1, [pc, #52]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	4313      	orrs	r3, r2
 800107a:	60cb      	str	r3, [r1, #12]
 800107c:	e01f      	b.n	80010be <HAL_GPIO_Init+0x2d2>
 800107e:	bf00      	nop
 8001080:	10320000 	.word	0x10320000
 8001084:	10310000 	.word	0x10310000
 8001088:	10220000 	.word	0x10220000
 800108c:	10210000 	.word	0x10210000
 8001090:	10120000 	.word	0x10120000
 8001094:	10110000 	.word	0x10110000
 8001098:	40021000 	.word	0x40021000
 800109c:	40010000 	.word	0x40010000
 80010a0:	40010800 	.word	0x40010800
 80010a4:	40010c00 	.word	0x40010c00
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_GPIO_Init+0x2f4>)
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	4909      	ldr	r1, [pc, #36]	; (80010e0 <HAL_GPIO_Init+0x2f4>)
 80010ba:	4013      	ands	r3, r2
 80010bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80010be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c0:	3301      	adds	r3, #1
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ca:	fa22 f303 	lsr.w	r3, r2, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f47f ae96 	bne.w	8000e00 <HAL_GPIO_Init+0x14>
  }
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	372c      	adds	r7, #44	; 0x2c
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	40010400 	.word	0x40010400

080010e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
 80010f0:	4613      	mov	r3, r2
 80010f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010f4:	787b      	ldrb	r3, [r7, #1]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001100:	e003      	b.n	800110a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001102:	887b      	ldrh	r3, [r7, #2]
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	611a      	str	r2, [r3, #16]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e272      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b00      	cmp	r3, #0
 8001130:	f000 8087 	beq.w	8001242 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001134:	4b92      	ldr	r3, [pc, #584]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	2b04      	cmp	r3, #4
 800113e:	d00c      	beq.n	800115a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001140:	4b8f      	ldr	r3, [pc, #572]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 030c 	and.w	r3, r3, #12
 8001148:	2b08      	cmp	r3, #8
 800114a:	d112      	bne.n	8001172 <HAL_RCC_OscConfig+0x5e>
 800114c:	4b8c      	ldr	r3, [pc, #560]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001158:	d10b      	bne.n	8001172 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800115a:	4b89      	ldr	r3, [pc, #548]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d06c      	beq.n	8001240 <HAL_RCC_OscConfig+0x12c>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d168      	bne.n	8001240 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e24c      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800117a:	d106      	bne.n	800118a <HAL_RCC_OscConfig+0x76>
 800117c:	4b80      	ldr	r3, [pc, #512]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a7f      	ldr	r2, [pc, #508]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001182:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	e02e      	b.n	80011e8 <HAL_RCC_OscConfig+0xd4>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10c      	bne.n	80011ac <HAL_RCC_OscConfig+0x98>
 8001192:	4b7b      	ldr	r3, [pc, #492]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a7a      	ldr	r2, [pc, #488]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	4b78      	ldr	r3, [pc, #480]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a77      	ldr	r2, [pc, #476]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011a8:	6013      	str	r3, [r2, #0]
 80011aa:	e01d      	b.n	80011e8 <HAL_RCC_OscConfig+0xd4>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011b4:	d10c      	bne.n	80011d0 <HAL_RCC_OscConfig+0xbc>
 80011b6:	4b72      	ldr	r3, [pc, #456]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a71      	ldr	r2, [pc, #452]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	4b6f      	ldr	r3, [pc, #444]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a6e      	ldr	r2, [pc, #440]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011cc:	6013      	str	r3, [r2, #0]
 80011ce:	e00b      	b.n	80011e8 <HAL_RCC_OscConfig+0xd4>
 80011d0:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a6a      	ldr	r2, [pc, #424]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	4b68      	ldr	r3, [pc, #416]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a67      	ldr	r2, [pc, #412]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80011e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d013      	beq.n	8001218 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f0:	f7ff fcea 	bl	8000bc8 <HAL_GetTick>
 80011f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f8:	f7ff fce6 	bl	8000bc8 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b64      	cmp	r3, #100	; 0x64
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e200      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	4b5d      	ldr	r3, [pc, #372]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0f0      	beq.n	80011f8 <HAL_RCC_OscConfig+0xe4>
 8001216:	e014      	b.n	8001242 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fcd6 	bl	8000bc8 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fcd2 	bl	8000bc8 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e1ec      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	4b53      	ldr	r3, [pc, #332]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f0      	bne.n	8001220 <HAL_RCC_OscConfig+0x10c>
 800123e:	e000      	b.n	8001242 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d063      	beq.n	8001316 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800124e:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 030c 	and.w	r3, r3, #12
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00b      	beq.n	8001272 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800125a:	4b49      	ldr	r3, [pc, #292]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 030c 	and.w	r3, r3, #12
 8001262:	2b08      	cmp	r3, #8
 8001264:	d11c      	bne.n	80012a0 <HAL_RCC_OscConfig+0x18c>
 8001266:	4b46      	ldr	r3, [pc, #280]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d116      	bne.n	80012a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001272:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <HAL_RCC_OscConfig+0x176>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d001      	beq.n	800128a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e1c0      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800128a:	4b3d      	ldr	r3, [pc, #244]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	4939      	ldr	r1, [pc, #228]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800129a:	4313      	orrs	r3, r2
 800129c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129e:	e03a      	b.n	8001316 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d020      	beq.n	80012ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012a8:	4b36      	ldr	r3, [pc, #216]	; (8001384 <HAL_RCC_OscConfig+0x270>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ae:	f7ff fc8b 	bl	8000bc8 <HAL_GetTick>
 80012b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b4:	e008      	b.n	80012c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012b6:	f7ff fc87 	bl	8000bc8 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e1a1      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	4b2d      	ldr	r3, [pc, #180]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d0f0      	beq.n	80012b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d4:	4b2a      	ldr	r3, [pc, #168]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4927      	ldr	r1, [pc, #156]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	600b      	str	r3, [r1, #0]
 80012e8:	e015      	b.n	8001316 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ea:	4b26      	ldr	r3, [pc, #152]	; (8001384 <HAL_RCC_OscConfig+0x270>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff fc6a 	bl	8000bc8 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012f8:	f7ff fc66 	bl	8000bc8 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e180      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f0      	bne.n	80012f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	2b00      	cmp	r3, #0
 8001320:	d03a      	beq.n	8001398 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d019      	beq.n	800135e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800132a:	4b17      	ldr	r3, [pc, #92]	; (8001388 <HAL_RCC_OscConfig+0x274>)
 800132c:	2201      	movs	r2, #1
 800132e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001330:	f7ff fc4a 	bl	8000bc8 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001338:	f7ff fc46 	bl	8000bc8 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e160      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <HAL_RCC_OscConfig+0x26c>)
 800134c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001356:	2001      	movs	r0, #1
 8001358:	f000 faa6 	bl	80018a8 <RCC_Delay>
 800135c:	e01c      	b.n	8001398 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <HAL_RCC_OscConfig+0x274>)
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001364:	f7ff fc30 	bl	8000bc8 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800136a:	e00f      	b.n	800138c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800136c:	f7ff fc2c 	bl	8000bc8 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d908      	bls.n	800138c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e146      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	42420000 	.word	0x42420000
 8001388:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138c:	4b92      	ldr	r3, [pc, #584]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1e9      	bne.n	800136c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 80a6 	beq.w	80014f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013aa:	4b8b      	ldr	r3, [pc, #556]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10d      	bne.n	80013d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	4b88      	ldr	r3, [pc, #544]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	4a87      	ldr	r2, [pc, #540]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80013bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c0:	61d3      	str	r3, [r2, #28]
 80013c2:	4b85      	ldr	r3, [pc, #532]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013ce:	2301      	movs	r3, #1
 80013d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d2:	4b82      	ldr	r3, [pc, #520]	; (80015dc <HAL_RCC_OscConfig+0x4c8>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d118      	bne.n	8001410 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013de:	4b7f      	ldr	r3, [pc, #508]	; (80015dc <HAL_RCC_OscConfig+0x4c8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a7e      	ldr	r2, [pc, #504]	; (80015dc <HAL_RCC_OscConfig+0x4c8>)
 80013e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fbed 	bl	8000bc8 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f2:	f7ff fbe9 	bl	8000bc8 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b64      	cmp	r3, #100	; 0x64
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e103      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001404:	4b75      	ldr	r3, [pc, #468]	; (80015dc <HAL_RCC_OscConfig+0x4c8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800140c:	2b00      	cmp	r3, #0
 800140e:	d0f0      	beq.n	80013f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d106      	bne.n	8001426 <HAL_RCC_OscConfig+0x312>
 8001418:	4b6f      	ldr	r3, [pc, #444]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800141a:	6a1b      	ldr	r3, [r3, #32]
 800141c:	4a6e      	ldr	r2, [pc, #440]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6213      	str	r3, [r2, #32]
 8001424:	e02d      	b.n	8001482 <HAL_RCC_OscConfig+0x36e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10c      	bne.n	8001448 <HAL_RCC_OscConfig+0x334>
 800142e:	4b6a      	ldr	r3, [pc, #424]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001430:	6a1b      	ldr	r3, [r3, #32]
 8001432:	4a69      	ldr	r2, [pc, #420]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001434:	f023 0301 	bic.w	r3, r3, #1
 8001438:	6213      	str	r3, [r2, #32]
 800143a:	4b67      	ldr	r3, [pc, #412]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	4a66      	ldr	r2, [pc, #408]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001440:	f023 0304 	bic.w	r3, r3, #4
 8001444:	6213      	str	r3, [r2, #32]
 8001446:	e01c      	b.n	8001482 <HAL_RCC_OscConfig+0x36e>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	2b05      	cmp	r3, #5
 800144e:	d10c      	bne.n	800146a <HAL_RCC_OscConfig+0x356>
 8001450:	4b61      	ldr	r3, [pc, #388]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001452:	6a1b      	ldr	r3, [r3, #32]
 8001454:	4a60      	ldr	r2, [pc, #384]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001456:	f043 0304 	orr.w	r3, r3, #4
 800145a:	6213      	str	r3, [r2, #32]
 800145c:	4b5e      	ldr	r3, [pc, #376]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	4a5d      	ldr	r2, [pc, #372]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6213      	str	r3, [r2, #32]
 8001468:	e00b      	b.n	8001482 <HAL_RCC_OscConfig+0x36e>
 800146a:	4b5b      	ldr	r3, [pc, #364]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800146c:	6a1b      	ldr	r3, [r3, #32]
 800146e:	4a5a      	ldr	r2, [pc, #360]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001470:	f023 0301 	bic.w	r3, r3, #1
 8001474:	6213      	str	r3, [r2, #32]
 8001476:	4b58      	ldr	r3, [pc, #352]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	4a57      	ldr	r2, [pc, #348]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800147c:	f023 0304 	bic.w	r3, r3, #4
 8001480:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d015      	beq.n	80014b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148a:	f7ff fb9d 	bl	8000bc8 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001490:	e00a      	b.n	80014a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7ff fb99 	bl	8000bc8 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e0b1      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a8:	4b4b      	ldr	r3, [pc, #300]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0ee      	beq.n	8001492 <HAL_RCC_OscConfig+0x37e>
 80014b4:	e014      	b.n	80014e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7ff fb87 	bl	8000bc8 <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014bc:	e00a      	b.n	80014d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014be:	f7ff fb83 	bl	8000bc8 <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e09b      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d4:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1ee      	bne.n	80014be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d105      	bne.n	80014f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e6:	4b3c      	ldr	r3, [pc, #240]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a3b      	ldr	r2, [pc, #236]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80014ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	f000 8087 	beq.w	800160a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014fc:	4b36      	ldr	r3, [pc, #216]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 030c 	and.w	r3, r3, #12
 8001504:	2b08      	cmp	r3, #8
 8001506:	d061      	beq.n	80015cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69db      	ldr	r3, [r3, #28]
 800150c:	2b02      	cmp	r3, #2
 800150e:	d146      	bne.n	800159e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001510:	4b33      	ldr	r3, [pc, #204]	; (80015e0 <HAL_RCC_OscConfig+0x4cc>)
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001516:	f7ff fb57 	bl	8000bc8 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800151e:	f7ff fb53 	bl	8000bc8 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e06d      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001530:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f0      	bne.n	800151e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001544:	d108      	bne.n	8001558 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	4921      	ldr	r1, [pc, #132]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a19      	ldr	r1, [r3, #32]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001568:	430b      	orrs	r3, r1
 800156a:	491b      	ldr	r1, [pc, #108]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001570:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x4cc>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001576:	f7ff fb27 	bl	8000bc8 <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800157e:	f7ff fb23 	bl	8000bc8 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e03d      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0f0      	beq.n	800157e <HAL_RCC_OscConfig+0x46a>
 800159c:	e035      	b.n	800160a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <HAL_RCC_OscConfig+0x4cc>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7ff fb10 	bl	8000bc8 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ac:	f7ff fb0c 	bl	8000bc8 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e026      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x498>
 80015ca:	e01e      	b.n	800160a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	69db      	ldr	r3, [r3, #28]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d107      	bne.n	80015e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e019      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40007000 	.word	0x40007000
 80015e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <HAL_RCC_OscConfig+0x500>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a1b      	ldr	r3, [r3, #32]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d106      	bne.n	8001606 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d001      	beq.n	800160a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40021000 	.word	0x40021000

08001618 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0d0      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800162c:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d910      	bls.n	800165c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163a:	4b67      	ldr	r3, [pc, #412]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f023 0207 	bic.w	r2, r3, #7
 8001642:	4965      	ldr	r1, [pc, #404]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	4313      	orrs	r3, r2
 8001648:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800164a:	4b63      	ldr	r3, [pc, #396]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	429a      	cmp	r2, r3
 8001656:	d001      	beq.n	800165c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e0b8      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d020      	beq.n	80016aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	d005      	beq.n	8001680 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001674:	4b59      	ldr	r3, [pc, #356]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	4a58      	ldr	r2, [pc, #352]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 800167a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800167e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800168c:	4b53      	ldr	r3, [pc, #332]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4a52      	ldr	r2, [pc, #328]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001692:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001696:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001698:	4b50      	ldr	r3, [pc, #320]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	494d      	ldr	r1, [pc, #308]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d040      	beq.n	8001738 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d107      	bne.n	80016ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	4b47      	ldr	r3, [pc, #284]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d115      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e07f      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d107      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d6:	4b41      	ldr	r3, [pc, #260]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d109      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e073      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e6:	4b3d      	ldr	r3, [pc, #244]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e06b      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016f6:	4b39      	ldr	r3, [pc, #228]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f023 0203 	bic.w	r2, r3, #3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	4936      	ldr	r1, [pc, #216]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	4313      	orrs	r3, r2
 8001706:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001708:	f7ff fa5e 	bl	8000bc8 <HAL_GetTick>
 800170c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800170e:	e00a      	b.n	8001726 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001710:	f7ff fa5a 	bl	8000bc8 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	f241 3288 	movw	r2, #5000	; 0x1388
 800171e:	4293      	cmp	r3, r2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e053      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001726:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 020c 	and.w	r2, r3, #12
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	429a      	cmp	r2, r3
 8001736:	d1eb      	bne.n	8001710 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001738:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d210      	bcs.n	8001768 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001746:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f023 0207 	bic.w	r2, r3, #7
 800174e:	4922      	ldr	r1, [pc, #136]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	4313      	orrs	r3, r2
 8001754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001756:	4b20      	ldr	r3, [pc, #128]	; (80017d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d001      	beq.n	8001768 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e032      	b.n	80017ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	d008      	beq.n	8001786 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	4916      	ldr	r1, [pc, #88]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001782:	4313      	orrs	r3, r2
 8001784:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0308 	and.w	r3, r3, #8
 800178e:	2b00      	cmp	r3, #0
 8001790:	d009      	beq.n	80017a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001792:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	490e      	ldr	r1, [pc, #56]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017a6:	f000 f821 	bl	80017ec <HAL_RCC_GetSysClockFreq>
 80017aa:	4602      	mov	r2, r0
 80017ac:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <HAL_RCC_ClockConfig+0x1c4>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	091b      	lsrs	r3, r3, #4
 80017b2:	f003 030f 	and.w	r3, r3, #15
 80017b6:	490a      	ldr	r1, [pc, #40]	; (80017e0 <HAL_RCC_ClockConfig+0x1c8>)
 80017b8:	5ccb      	ldrb	r3, [r1, r3]
 80017ba:	fa22 f303 	lsr.w	r3, r2, r3
 80017be:	4a09      	ldr	r2, [pc, #36]	; (80017e4 <HAL_RCC_ClockConfig+0x1cc>)
 80017c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <HAL_RCC_ClockConfig+0x1d0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff f9bc 	bl	8000b44 <HAL_InitTick>

  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40022000 	.word	0x40022000
 80017dc:	40021000 	.word	0x40021000
 80017e0:	08001a0c 	.word	0x08001a0c
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000004 	.word	0x20000004

080017ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017ec:	b490      	push	{r4, r7}
 80017ee:	b08a      	sub	sp, #40	; 0x28
 80017f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017f2:	4b29      	ldr	r3, [pc, #164]	; (8001898 <HAL_RCC_GetSysClockFreq+0xac>)
 80017f4:	1d3c      	adds	r4, r7, #4
 80017f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017fc:	f240 2301 	movw	r3, #513	; 0x201
 8001800:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
 800180a:	2300      	movs	r3, #0
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001816:	4b21      	ldr	r3, [pc, #132]	; (800189c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	f003 030c 	and.w	r3, r3, #12
 8001822:	2b04      	cmp	r3, #4
 8001824:	d002      	beq.n	800182c <HAL_RCC_GetSysClockFreq+0x40>
 8001826:	2b08      	cmp	r3, #8
 8001828:	d003      	beq.n	8001832 <HAL_RCC_GetSysClockFreq+0x46>
 800182a:	e02b      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800182c:	4b1c      	ldr	r3, [pc, #112]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800182e:	623b      	str	r3, [r7, #32]
      break;
 8001830:	e02b      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	0c9b      	lsrs	r3, r3, #18
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3328      	adds	r3, #40	; 0x28
 800183c:	443b      	add	r3, r7
 800183e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001842:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d012      	beq.n	8001874 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800184e:	4b13      	ldr	r3, [pc, #76]	; (800189c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	0c5b      	lsrs	r3, r3, #17
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	3328      	adds	r3, #40	; 0x28
 800185a:	443b      	add	r3, r7
 800185c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001860:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	4a0e      	ldr	r2, [pc, #56]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001866:	fb03 f202 	mul.w	r2, r3, r2
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	e004      	b.n	800187e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	4a0b      	ldr	r2, [pc, #44]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001878:	fb02 f303 	mul.w	r3, r2, r3
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	623b      	str	r3, [r7, #32]
      break;
 8001882:	e002      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001884:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001886:	623b      	str	r3, [r7, #32]
      break;
 8001888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188a:	6a3b      	ldr	r3, [r7, #32]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3728      	adds	r7, #40	; 0x28
 8001890:	46bd      	mov	sp, r7
 8001892:	bc90      	pop	{r4, r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	080019fc 	.word	0x080019fc
 800189c:	40021000 	.word	0x40021000
 80018a0:	007a1200 	.word	0x007a1200
 80018a4:	003d0900 	.word	0x003d0900

080018a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018b0:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <RCC_Delay+0x34>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <RCC_Delay+0x38>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	0a5b      	lsrs	r3, r3, #9
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80018c4:	bf00      	nop
  }
  while (Delay --);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1e5a      	subs	r2, r3, #1
 80018ca:	60fa      	str	r2, [r7, #12]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1f9      	bne.n	80018c4 <RCC_Delay+0x1c>
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	20000000 	.word	0x20000000
 80018e0:	10624dd3 	.word	0x10624dd3

080018e4 <__libc_init_array>:
 80018e4:	b570      	push	{r4, r5, r6, lr}
 80018e6:	2600      	movs	r6, #0
 80018e8:	4d0c      	ldr	r5, [pc, #48]	; (800191c <__libc_init_array+0x38>)
 80018ea:	4c0d      	ldr	r4, [pc, #52]	; (8001920 <__libc_init_array+0x3c>)
 80018ec:	1b64      	subs	r4, r4, r5
 80018ee:	10a4      	asrs	r4, r4, #2
 80018f0:	42a6      	cmp	r6, r4
 80018f2:	d109      	bne.n	8001908 <__libc_init_array+0x24>
 80018f4:	f000 f822 	bl	800193c <_init>
 80018f8:	2600      	movs	r6, #0
 80018fa:	4d0a      	ldr	r5, [pc, #40]	; (8001924 <__libc_init_array+0x40>)
 80018fc:	4c0a      	ldr	r4, [pc, #40]	; (8001928 <__libc_init_array+0x44>)
 80018fe:	1b64      	subs	r4, r4, r5
 8001900:	10a4      	asrs	r4, r4, #2
 8001902:	42a6      	cmp	r6, r4
 8001904:	d105      	bne.n	8001912 <__libc_init_array+0x2e>
 8001906:	bd70      	pop	{r4, r5, r6, pc}
 8001908:	f855 3b04 	ldr.w	r3, [r5], #4
 800190c:	4798      	blx	r3
 800190e:	3601      	adds	r6, #1
 8001910:	e7ee      	b.n	80018f0 <__libc_init_array+0xc>
 8001912:	f855 3b04 	ldr.w	r3, [r5], #4
 8001916:	4798      	blx	r3
 8001918:	3601      	adds	r6, #1
 800191a:	e7f2      	b.n	8001902 <__libc_init_array+0x1e>
 800191c:	08001a1c 	.word	0x08001a1c
 8001920:	08001a1c 	.word	0x08001a1c
 8001924:	08001a1c 	.word	0x08001a1c
 8001928:	08001a20 	.word	0x08001a20

0800192c <memset>:
 800192c:	4603      	mov	r3, r0
 800192e:	4402      	add	r2, r0
 8001930:	4293      	cmp	r3, r2
 8001932:	d100      	bne.n	8001936 <memset+0xa>
 8001934:	4770      	bx	lr
 8001936:	f803 1b01 	strb.w	r1, [r3], #1
 800193a:	e7f9      	b.n	8001930 <memset+0x4>

0800193c <_init>:
 800193c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800193e:	bf00      	nop
 8001940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001942:	bc08      	pop	{r3}
 8001944:	469e      	mov	lr, r3
 8001946:	4770      	bx	lr

08001948 <_fini>:
 8001948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800194a:	bf00      	nop
 800194c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800194e:	bc08      	pop	{r3}
 8001950:	469e      	mov	lr, r3
 8001952:	4770      	bx	lr
