#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 19 15:03:25 2020
# Process ID: 8368
# Current directory: E:/PS/ov5640_gray_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8400 E:\PS\ov5640_gray_lcd\ov5640_gray_lcd.xpr
# Log file: E:/PS/ov5640_gray_lcd/vivado.log
# Journal file: E:/PS/ov5640_gray_lcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.xpr
INFO: [Project 1-313] Project file moved from 'F:/lfas/finish/PS/ov5640_gray_lcd' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'E:/../edge/23_ov5640_lcd/ip_repo'; using path 'F:/lfas/edge/23_ov5640_lcd/ip_repo' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/lfas/edge/23_ov5640_lcd/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/PS/ov5640_gray_lcd/ip_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 772.430 ; gain = 161.023
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg400-2
current_run [get_runs synth_2]
set_property part xc7z010clg400-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vdma_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_vdma_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_gpio_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_axi4s_vid_out_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_axi4s_vid_out_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rgb2lcd_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rgb2lcd_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_smc_0' do not match.
* IP 'design_1_axi_smc_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_ov5640_capture_data_0_1' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_ov5640_capture_data_0_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_xbar_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_bd_design {E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- alientek.com:user:rgb2lcd:1.4 - rgb2lcd_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- opnendv.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0/vid_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2ycbcr_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_1/ycbcbr_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_v_vid_in_axi4s_0_0 design_1_axi_dynclk_0_0 design_1_rst_ps7_0_50M_0 design_1_axi_gpio_0_0 design_1_rgb2lcd_0_0 design_1_axi_vdma_0_0 design_1_rgb2ycbcr_1_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_v_tc_0_0 design_1_ps7_0_axi_periph_0 design_1_processing_system7_0_0 design_1_ov5640_capture_data_0_1}] -log ip_upgrade.log
Upgrading 'E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_axi_dynclk_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/rst_n(rst) and /axi_dynclk_0_upgraded_ipi/LOCKED_O(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2lcd_0/vid_rst(rst) and /axi_dynclk_0_upgraded_ipi/LOCKED_O(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_1/rst_n(rst) and /axi_dynclk_0_upgraded_ipi/LOCKED_O(undef)
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_smc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ov5640_capture_data_0_1 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0_upgraded_ipi/rst_n(rst)
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ps7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rgb2lcd_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0_upgraded_ipi/vid_rst(rst)
INFO: [IP_Flow 19-3420] Updated design_1_rgb2ycbcr_1_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2ycbcr_1_upgraded_ipi/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/vid_io_in_ce(ce) and /rgb2ycbcr_1_upgraded_ipi/ycbcbr_clken(undef)
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_v_axi4s_vid_out_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_v_tc_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_v_vid_in_axi4s_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_1/ycbcbr_clken(undef) and /v_vid_in_axi4s_0_upgraded_ipi/vid_io_in_ce(ce)
Wrote  : <E:\PS\ov5640_gray_lcd\ov5640_gray_lcd.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/PS/ov5640_gray_lcd/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1780.449 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_v_vid_in_axi4s_0_0 design_1_axi_dynclk_0_0 design_1_rst_ps7_0_50M_0 design_1_axi_gpio_0_0 design_1_rgb2lcd_0_0 design_1_axi_vdma_0_0 design_1_rgb2ycbcr_1_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_v_tc_0_0 design_1_ps7_0_axi_periph_0 design_1_processing_system7_0_0 design_1_ov5640_capture_data_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov5640_capture_data_0/cmos_frame_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov5640_capture_data_0_1_cmos_frame_clk 
WARNING: [BD 41-927] Following properties on pin /rgb2lcd_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2ycbcr_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov5640_capture_data_0_1_cmos_frame_clk 
Wrote  : <E:\PS\ov5640_gray_lcd\ov5640_gray_lcd.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2lcd_0 .
Exporting to file e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_capture_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2ycbcr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1780.449 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dynclk_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rgb2lcd_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_ov5640_capture_data_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rgb2ycbcr_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_axi_dynclk_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_rgb2lcd_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_ov5640_capture_data_0_1_synth_1 design_1_rgb2ycbcr_1_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1}
[Sun Jan 19 15:09:01 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_rgb2lcd_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_ov5640_capture_data_0_1_synth_1, design_1_rgb2ycbcr_1_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_rgb2lcd_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_rgb2lcd_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_ov5640_capture_data_0_1_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_ov5640_capture_data_0_1_synth_1/runme.log
design_1_rgb2ycbcr_1_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_rgb2ycbcr_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files -ipstatic_source_dir E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/modelsim} {questa=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/questa} {riviera=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/riviera} {activehdl=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov5640_capture_data_0/cmos_frame_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov5640_capture_data_0_1_cmos_frame_clk 
WARNING: [BD 41-927] Following properties on pin /rgb2lcd_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2ycbcr_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov5640_capture_data_0_1_cmos_frame_clk 
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1780.449 ; gain = 0.000
generate_target all [get_files  E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\PS\ov5640_gray_lcd\ov5640_gray_lcd.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2lcd_0 .
Exporting to file e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_capture_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2ycbcr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1780.449 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
reset_run design_1_axi_smc_0_synth_1
launch_runs -jobs 4 {design_1_axi_vdma_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_auto_pc_0_synth_1}
[Sun Jan 19 15:13:15 2020] Launched design_1_axi_vdma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files/sim_scripts -ip_user_files_dir E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files -ipstatic_source_dir E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/modelsim} {questa=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/questa} {riviera=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/riviera} {activehdl=E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Jan 19 15:15:18 2020] Launched design_1_axi_vdma_0_0_synth_1, synth_2...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/design_1_axi_vdma_0_0_synth_1/runme.log
synth_2: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/synth_2/runme.log
[Sun Jan 19 15:15:18 2020] Launched impl_2...
Run output will be captured here: E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/impl_2/runme.log
file mkdir E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk
file copy -force E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/impl_2/design_1_wrapper.sysdef E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf

file copy -force E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.runs/impl_2/design_1_wrapper.sysdef E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk -hwspec E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk -hwspec E:/PS/ov5640_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 15:28:10 2020...
