WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502081 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5003621 heartbeat IPC: 3.998 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6254918 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6254918 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12038725 heartbeat IPC: 1.421 cumulative IPC: 0.8645 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 24689662 heartbeat IPC: 0.7905 cumulative IPC: 0.8137 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 39501928 heartbeat IPC: 0.6751 cumulative IPC: 0.7519 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 51589586 heartbeat IPC: 0.8273 cumulative IPC: 0.772 (Simulation time: 00 hr 04 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 65054287 heartbeat IPC: 0.7427 cumulative IPC: 0.7653 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 78312682 heartbeat IPC: 0.7542 cumulative IPC: 0.7633 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 91469013 heartbeat IPC: 0.7601 cumulative IPC: 0.7628 (Simulation time: 00 hr 06 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 105203904 heartbeat IPC: 0.7281 cumulative IPC: 0.758 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 117767639 heartbeat IPC: 0.7959 cumulative IPC: 0.7622 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 131895834 heartbeat IPC: 0.7078 cumulative IPC: 0.7561 (Simulation time: 00 hr 09 min 35 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_49.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 130755238 cumulative IPC: 0.7648 (Simulation time: 00 hr 09 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 130755238 cumulative IPC: 0.7648 (Simulation time: 00 hr 09 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_49.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7648 instructions: 100000000 cycles: 130755238
CPU 0 Branch Prediction Accuracy: 81.57% MPKI: 33.17 Average ROB Occupancy at Mispredict: 12.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.727
BRANCH_INDIRECT: 19.4
BRANCH_CONDITIONAL: 9
BRANCH_DIRECT_CALL: 1.33
BRANCH_INDIRECT_CALL: 1.83
BRANCH_RETURN: 0.917

LLC TOTAL        ACCESS:    1434009 HIT:    1122280 MISS:     311729
LLC LOAD         ACCESS:     831251 HIT:     663276 MISS:     167975
LLC RFO          ACCESS:     228008 HIT:     123991 MISS:     104017
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     320737 HIT:     320389 MISS:        348
LLC TRANSLATION  ACCESS:      54013 HIT:      14624 MISS:      39389
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 202 cycles
cpu0_DTLB TOTAL        ACCESS:   25473150 HIT:   24784319 MISS:     688831
cpu0_DTLB LOAD         ACCESS:   25473150 HIT:   24784319 MISS:     688831
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.66 cycles
cpu0_ITLB TOTAL        ACCESS:    8425855 HIT:    7521158 MISS:     904697
cpu0_ITLB LOAD         ACCESS:    8425855 HIT:    7521158 MISS:     904697
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.138 cycles
cpu0_L1D TOTAL        ACCESS:   32886113 HIT:   30261938 MISS:    2624175
cpu0_L1D LOAD         ACCESS:   21281138 HIT:   20247650 MISS:    1033488
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   11542541 HIT:   10010842 MISS:    1531699
cpu0_L1D TRANSLATION  ACCESS:      62434 HIT:       3446 MISS:      58988
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.32 cycles
cpu0_L1I TOTAL        ACCESS:    9395408 HIT:    6851134 MISS:    2544274
cpu0_L1I LOAD         ACCESS:    9395408 HIT:    6851134 MISS:    2544274
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.74 cycles
cpu0_L2C TOTAL        ACCESS:    3846221 HIT:    2730634 MISS:    1115587
cpu0_L2C LOAD         ACCESS:    2864850 HIT:    2033599 MISS:     831251
cpu0_L2C RFO          ACCESS:     362391 HIT:     134383 MISS:     228008
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     560593 HIT:     558278 MISS:       2315
cpu0_L2C TRANSLATION  ACCESS:      58387 HIT:       4374 MISS:      54013
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 76.68 cycles
cpu0_STLB TOTAL        ACCESS:     966931 HIT:     923269 MISS:      43662
cpu0_STLB LOAD         ACCESS:     966931 HIT:     923269 MISS:      43662
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 225.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80424
  ROW_BUFFER_MISS:     230946
 AVG DBUS CONGESTED CYCLE: 3.895
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      27966
  FULL:     115544
