// soc1_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module soc1_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                                                       //                                               clk_0_clk.clk
		input  wire        pll_c0_clk,                                                          //                                                  pll_c0.clk
		input  wire        jtag_uart_reset_reset_bridge_in_reset_reset,                         //                   jtag_uart_reset_reset_bridge_in_reset.reset
		input  wire        pixelbuff_reset_reset_bridge_in_reset_reset,                         //                   pixelbuff_reset_reset_bridge_in_reset.reset
		input  wire        pll_inclk_interface_reset_reset_bridge_in_reset_reset,               //         pll_inclk_interface_reset_reset_bridge_in_reset.reset
		input  wire [26:0] cpu_data_master_address,                                             //                                         cpu_data_master.address
		output wire        cpu_data_master_waitrequest,                                         //                                                        .waitrequest
		input  wire [3:0]  cpu_data_master_byteenable,                                          //                                                        .byteenable
		input  wire        cpu_data_master_read,                                                //                                                        .read
		output wire [31:0] cpu_data_master_readdata,                                            //                                                        .readdata
		output wire        cpu_data_master_readdatavalid,                                       //                                                        .readdatavalid
		input  wire        cpu_data_master_write,                                               //                                                        .write
		input  wire [31:0] cpu_data_master_writedata,                                           //                                                        .writedata
		input  wire        cpu_data_master_debugaccess,                                         //                                                        .debugaccess
		input  wire [26:0] cpu_instruction_master_address,                                      //                                  cpu_instruction_master.address
		output wire        cpu_instruction_master_waitrequest,                                  //                                                        .waitrequest
		input  wire        cpu_instruction_master_read,                                         //                                                        .read
		output wire [31:0] cpu_instruction_master_readdata,                                     //                                                        .readdata
		output wire        cpu_instruction_master_readdatavalid,                                //                                                        .readdatavalid
		input  wire [31:0] pixelbuff_avalon_pixel_dma_master_address,                           //                       pixelbuff_avalon_pixel_dma_master.address
		output wire        pixelbuff_avalon_pixel_dma_master_waitrequest,                       //                                                        .waitrequest
		input  wire        pixelbuff_avalon_pixel_dma_master_read,                              //                                                        .read
		output wire [7:0]  pixelbuff_avalon_pixel_dma_master_readdata,                          //                                                        .readdata
		output wire        pixelbuff_avalon_pixel_dma_master_readdatavalid,                     //                                                        .readdatavalid
		input  wire        pixelbuff_avalon_pixel_dma_master_lock,                              //                                                        .lock
		output wire [0:0]  accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_address,     // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave.address
		output wire        accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_write,       //                                                        .write
		output wire        accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_read,        //                                                        .read
		input  wire [7:0]  accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_readdata,    //                                                        .readdata
		output wire [7:0]  accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_writedata,   //                                                        .writedata
		output wire [0:0]  accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_byteenable,  //                                                        .byteenable
		input  wire        accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_waitrequest, //                                                        .waitrequest
		output wire [12:0] charbuff_avalon_char_buffer_slave_address,                           //                       charbuff_avalon_char_buffer_slave.address
		output wire        charbuff_avalon_char_buffer_slave_write,                             //                                                        .write
		output wire        charbuff_avalon_char_buffer_slave_read,                              //                                                        .read
		input  wire [7:0]  charbuff_avalon_char_buffer_slave_readdata,                          //                                                        .readdata
		output wire [7:0]  charbuff_avalon_char_buffer_slave_writedata,                         //                                                        .writedata
		output wire [0:0]  charbuff_avalon_char_buffer_slave_byteenable,                        //                                                        .byteenable
		input  wire        charbuff_avalon_char_buffer_slave_waitrequest,                       //                                                        .waitrequest
		output wire        charbuff_avalon_char_buffer_slave_chipselect,                        //                                                        .chipselect
		output wire [0:0]  charbuff_avalon_char_control_slave_address,                          //                      charbuff_avalon_char_control_slave.address
		output wire        charbuff_avalon_char_control_slave_write,                            //                                                        .write
		output wire        charbuff_avalon_char_control_slave_read,                             //                                                        .read
		input  wire [31:0] charbuff_avalon_char_control_slave_readdata,                         //                                                        .readdata
		output wire [31:0] charbuff_avalon_char_control_slave_writedata,                        //                                                        .writedata
		output wire [3:0]  charbuff_avalon_char_control_slave_byteenable,                       //                                                        .byteenable
		output wire        charbuff_avalon_char_control_slave_chipselect,                       //                                                        .chipselect
		output wire [8:0]  cpu_debug_mem_slave_address,                                         //                                     cpu_debug_mem_slave.address
		output wire        cpu_debug_mem_slave_write,                                           //                                                        .write
		output wire        cpu_debug_mem_slave_read,                                            //                                                        .read
		input  wire [31:0] cpu_debug_mem_slave_readdata,                                        //                                                        .readdata
		output wire [31:0] cpu_debug_mem_slave_writedata,                                       //                                                        .writedata
		output wire [3:0]  cpu_debug_mem_slave_byteenable,                                      //                                                        .byteenable
		input  wire        cpu_debug_mem_slave_waitrequest,                                     //                                                        .waitrequest
		output wire        cpu_debug_mem_slave_debugaccess,                                     //                                                        .debugaccess
		output wire [2:0]  hex0_s1_address,                                                     //                                                 hex0_s1.address
		output wire        hex0_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex0_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex0_s1_writedata,                                                   //                                                        .writedata
		output wire        hex0_s1_chipselect,                                                  //                                                        .chipselect
		output wire [2:0]  hex1_s1_address,                                                     //                                                 hex1_s1.address
		output wire        hex1_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex1_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex1_s1_writedata,                                                   //                                                        .writedata
		output wire        hex1_s1_chipselect,                                                  //                                                        .chipselect
		output wire [2:0]  hex2_s1_address,                                                     //                                                 hex2_s1.address
		output wire        hex2_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex2_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex2_s1_writedata,                                                   //                                                        .writedata
		output wire        hex2_s1_chipselect,                                                  //                                                        .chipselect
		output wire [2:0]  hex3_s1_address,                                                     //                                                 hex3_s1.address
		output wire        hex3_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex3_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex3_s1_writedata,                                                   //                                                        .writedata
		output wire        hex3_s1_chipselect,                                                  //                                                        .chipselect
		output wire [2:0]  hex4_s1_address,                                                     //                                                 hex4_s1.address
		output wire        hex4_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex4_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex4_s1_writedata,                                                   //                                                        .writedata
		output wire        hex4_s1_chipselect,                                                  //                                                        .chipselect
		output wire [2:0]  hex5_s1_address,                                                     //                                                 hex5_s1.address
		output wire        hex5_s1_write,                                                       //                                                        .write
		input  wire [31:0] hex5_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] hex5_s1_writedata,                                                   //                                                        .writedata
		output wire        hex5_s1_chipselect,                                                  //                                                        .chipselect
		output wire [0:0]  jtag_uart_avalon_jtag_slave_address,                                 //                             jtag_uart_avalon_jtag_slave.address
		output wire        jtag_uart_avalon_jtag_slave_write,                                   //                                                        .write
		output wire        jtag_uart_avalon_jtag_slave_read,                                    //                                                        .read
		input  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,                                //                                                        .readdata
		output wire [31:0] jtag_uart_avalon_jtag_slave_writedata,                               //                                                        .writedata
		input  wire        jtag_uart_avalon_jtag_slave_waitrequest,                             //                                                        .waitrequest
		output wire        jtag_uart_avalon_jtag_slave_chipselect,                              //                                                        .chipselect
		output wire [2:0]  key_s1_address,                                                      //                                                  key_s1.address
		input  wire [31:0] key_s1_readdata,                                                     //                                                        .readdata
		output wire [2:0]  ledr_s1_address,                                                     //                                                 ledr_s1.address
		output wire        ledr_s1_write,                                                       //                                                        .write
		input  wire [31:0] ledr_s1_readdata,                                                    //                                                        .readdata
		output wire [31:0] ledr_s1_writedata,                                                   //                                                        .writedata
		output wire        ledr_s1_chipselect,                                                  //                                                        .chipselect
		output wire [1:0]  pixelbuff_avalon_control_slave_address,                              //                          pixelbuff_avalon_control_slave.address
		output wire        pixelbuff_avalon_control_slave_write,                                //                                                        .write
		output wire        pixelbuff_avalon_control_slave_read,                                 //                                                        .read
		input  wire [31:0] pixelbuff_avalon_control_slave_readdata,                             //                                                        .readdata
		output wire [31:0] pixelbuff_avalon_control_slave_writedata,                            //                                                        .writedata
		output wire [3:0]  pixelbuff_avalon_control_slave_byteenable,                           //                                                        .byteenable
		output wire [1:0]  pll_pll_slave_address,                                               //                                           pll_pll_slave.address
		output wire        pll_pll_slave_write,                                                 //                                                        .write
		output wire        pll_pll_slave_read,                                                  //                                                        .read
		input  wire [31:0] pll_pll_slave_readdata,                                              //                                                        .readdata
		output wire [31:0] pll_pll_slave_writedata,                                             //                                                        .writedata
		output wire [14:0] ram_s1_address,                                                      //                                                  ram_s1.address
		output wire        ram_s1_write,                                                        //                                                        .write
		input  wire [31:0] ram_s1_readdata,                                                     //                                                        .readdata
		output wire [31:0] ram_s1_writedata,                                                    //                                                        .writedata
		output wire [3:0]  ram_s1_byteenable,                                                   //                                                        .byteenable
		output wire        ram_s1_chipselect,                                                   //                                                        .chipselect
		output wire        ram_s1_clken,                                                        //                                                        .clken
		output wire [24:0] sdram_s1_address,                                                    //                                                sdram_s1.address
		output wire        sdram_s1_write,                                                      //                                                        .write
		output wire        sdram_s1_read,                                                       //                                                        .read
		input  wire [15:0] sdram_s1_readdata,                                                   //                                                        .readdata
		output wire [15:0] sdram_s1_writedata,                                                  //                                                        .writedata
		output wire [1:0]  sdram_s1_byteenable,                                                 //                                                        .byteenable
		input  wire        sdram_s1_readdatavalid,                                              //                                                        .readdatavalid
		input  wire        sdram_s1_waitrequest,                                                //                                                        .waitrequest
		output wire        sdram_s1_chipselect,                                                 //                                                        .chipselect
		output wire [2:0]  sw_s1_address,                                                       //                                                   sw_s1.address
		input  wire [31:0] sw_s1_readdata,                                                      //                                                        .readdata
		output wire [0:0]  sysid_qsys_0_control_slave_address,                                  //                              sysid_qsys_0_control_slave.address
		input  wire [31:0] sysid_qsys_0_control_slave_readdata,                                 //                                                        .readdata
		output wire [2:0]  timer_0_s1_address,                                                  //                                              timer_0_s1.address
		output wire        timer_0_s1_write,                                                    //                                                        .write
		input  wire [15:0] timer_0_s1_readdata,                                                 //                                                        .readdata
		output wire [15:0] timer_0_s1_writedata,                                                //                                                        .writedata
		output wire        timer_0_s1_chipselect,                                               //                                                        .chipselect
		output wire        video_rgb_resampler_0_avalon_rgb_slave_read,                         //                  video_rgb_resampler_0_avalon_rgb_slave.read
		input  wire [31:0] video_rgb_resampler_0_avalon_rgb_slave_readdata                      //                                                        .readdata
	);

	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest;                             // pixelbuff_avalon_pixel_dma_master_agent:av_waitrequest -> pixelbuff_avalon_pixel_dma_master_translator:uav_waitrequest
	wire    [7:0] pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata;                                // pixelbuff_avalon_pixel_dma_master_agent:av_readdata -> pixelbuff_avalon_pixel_dma_master_translator:uav_readdata
	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess;                             // pixelbuff_avalon_pixel_dma_master_translator:uav_debugaccess -> pixelbuff_avalon_pixel_dma_master_agent:av_debugaccess
	wire   [31:0] pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_address;                                 // pixelbuff_avalon_pixel_dma_master_translator:uav_address -> pixelbuff_avalon_pixel_dma_master_agent:av_address
	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_read;                                    // pixelbuff_avalon_pixel_dma_master_translator:uav_read -> pixelbuff_avalon_pixel_dma_master_agent:av_read
	wire    [0:0] pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable;                              // pixelbuff_avalon_pixel_dma_master_translator:uav_byteenable -> pixelbuff_avalon_pixel_dma_master_agent:av_byteenable
	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid;                           // pixelbuff_avalon_pixel_dma_master_agent:av_readdatavalid -> pixelbuff_avalon_pixel_dma_master_translator:uav_readdatavalid
	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock;                                    // pixelbuff_avalon_pixel_dma_master_translator:uav_lock -> pixelbuff_avalon_pixel_dma_master_agent:av_lock
	wire          pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_write;                                   // pixelbuff_avalon_pixel_dma_master_translator:uav_write -> pixelbuff_avalon_pixel_dma_master_agent:av_write
	wire    [7:0] pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata;                               // pixelbuff_avalon_pixel_dma_master_translator:uav_writedata -> pixelbuff_avalon_pixel_dma_master_agent:av_writedata
	wire    [0:0] pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount;                              // pixelbuff_avalon_pixel_dma_master_translator:uav_burstcount -> pixelbuff_avalon_pixel_dma_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                                                              // rsp_mux:src_valid -> pixelbuff_avalon_pixel_dma_master_agent:rp_valid
	wire   [84:0] rsp_mux_src_data;                                                                                               // rsp_mux:src_data -> pixelbuff_avalon_pixel_dma_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                                                              // pixelbuff_avalon_pixel_dma_master_agent:rp_ready -> rsp_mux:src_ready
	wire   [20:0] rsp_mux_src_channel;                                                                                            // rsp_mux:src_channel -> pixelbuff_avalon_pixel_dma_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                                                      // rsp_mux:src_startofpacket -> pixelbuff_avalon_pixel_dma_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                                        // rsp_mux:src_endofpacket -> pixelbuff_avalon_pixel_dma_master_agent:rp_endofpacket
	wire          cpu_data_master_translator_avalon_universal_master_0_waitrequest;                                               // cpu_data_master_agent:av_waitrequest -> cpu_data_master_translator:uav_waitrequest
	wire   [31:0] cpu_data_master_translator_avalon_universal_master_0_readdata;                                                  // cpu_data_master_agent:av_readdata -> cpu_data_master_translator:uav_readdata
	wire          cpu_data_master_translator_avalon_universal_master_0_debugaccess;                                               // cpu_data_master_translator:uav_debugaccess -> cpu_data_master_agent:av_debugaccess
	wire   [31:0] cpu_data_master_translator_avalon_universal_master_0_address;                                                   // cpu_data_master_translator:uav_address -> cpu_data_master_agent:av_address
	wire          cpu_data_master_translator_avalon_universal_master_0_read;                                                      // cpu_data_master_translator:uav_read -> cpu_data_master_agent:av_read
	wire    [3:0] cpu_data_master_translator_avalon_universal_master_0_byteenable;                                                // cpu_data_master_translator:uav_byteenable -> cpu_data_master_agent:av_byteenable
	wire          cpu_data_master_translator_avalon_universal_master_0_readdatavalid;                                             // cpu_data_master_agent:av_readdatavalid -> cpu_data_master_translator:uav_readdatavalid
	wire          cpu_data_master_translator_avalon_universal_master_0_lock;                                                      // cpu_data_master_translator:uav_lock -> cpu_data_master_agent:av_lock
	wire          cpu_data_master_translator_avalon_universal_master_0_write;                                                     // cpu_data_master_translator:uav_write -> cpu_data_master_agent:av_write
	wire   [31:0] cpu_data_master_translator_avalon_universal_master_0_writedata;                                                 // cpu_data_master_translator:uav_writedata -> cpu_data_master_agent:av_writedata
	wire    [2:0] cpu_data_master_translator_avalon_universal_master_0_burstcount;                                                // cpu_data_master_translator:uav_burstcount -> cpu_data_master_agent:av_burstcount
	wire          cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;                                        // cpu_instruction_master_agent:av_waitrequest -> cpu_instruction_master_translator:uav_waitrequest
	wire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_readdata;                                           // cpu_instruction_master_agent:av_readdata -> cpu_instruction_master_translator:uav_readdata
	wire          cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;                                        // cpu_instruction_master_translator:uav_debugaccess -> cpu_instruction_master_agent:av_debugaccess
	wire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_address;                                            // cpu_instruction_master_translator:uav_address -> cpu_instruction_master_agent:av_address
	wire          cpu_instruction_master_translator_avalon_universal_master_0_read;                                               // cpu_instruction_master_translator:uav_read -> cpu_instruction_master_agent:av_read
	wire    [3:0] cpu_instruction_master_translator_avalon_universal_master_0_byteenable;                                         // cpu_instruction_master_translator:uav_byteenable -> cpu_instruction_master_agent:av_byteenable
	wire          cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid;                                      // cpu_instruction_master_agent:av_readdatavalid -> cpu_instruction_master_translator:uav_readdatavalid
	wire          cpu_instruction_master_translator_avalon_universal_master_0_lock;                                               // cpu_instruction_master_translator:uav_lock -> cpu_instruction_master_agent:av_lock
	wire          cpu_instruction_master_translator_avalon_universal_master_0_write;                                              // cpu_instruction_master_translator:uav_write -> cpu_instruction_master_agent:av_write
	wire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_writedata;                                          // cpu_instruction_master_translator:uav_writedata -> cpu_instruction_master_agent:av_writedata
	wire    [2:0] cpu_instruction_master_translator_avalon_universal_master_0_burstcount;                                         // cpu_instruction_master_translator:uav_burstcount -> cpu_instruction_master_agent:av_burstcount
	wire   [31:0] ram_s1_agent_m0_readdata;                                                                                       // ram_s1_translator:uav_readdata -> ram_s1_agent:m0_readdata
	wire          ram_s1_agent_m0_waitrequest;                                                                                    // ram_s1_translator:uav_waitrequest -> ram_s1_agent:m0_waitrequest
	wire          ram_s1_agent_m0_debugaccess;                                                                                    // ram_s1_agent:m0_debugaccess -> ram_s1_translator:uav_debugaccess
	wire   [31:0] ram_s1_agent_m0_address;                                                                                        // ram_s1_agent:m0_address -> ram_s1_translator:uav_address
	wire    [3:0] ram_s1_agent_m0_byteenable;                                                                                     // ram_s1_agent:m0_byteenable -> ram_s1_translator:uav_byteenable
	wire          ram_s1_agent_m0_read;                                                                                           // ram_s1_agent:m0_read -> ram_s1_translator:uav_read
	wire          ram_s1_agent_m0_readdatavalid;                                                                                  // ram_s1_translator:uav_readdatavalid -> ram_s1_agent:m0_readdatavalid
	wire          ram_s1_agent_m0_lock;                                                                                           // ram_s1_agent:m0_lock -> ram_s1_translator:uav_lock
	wire   [31:0] ram_s1_agent_m0_writedata;                                                                                      // ram_s1_agent:m0_writedata -> ram_s1_translator:uav_writedata
	wire          ram_s1_agent_m0_write;                                                                                          // ram_s1_agent:m0_write -> ram_s1_translator:uav_write
	wire    [2:0] ram_s1_agent_m0_burstcount;                                                                                     // ram_s1_agent:m0_burstcount -> ram_s1_translator:uav_burstcount
	wire          ram_s1_agent_rf_source_valid;                                                                                   // ram_s1_agent:rf_source_valid -> ram_s1_agent_rsp_fifo:in_valid
	wire  [112:0] ram_s1_agent_rf_source_data;                                                                                    // ram_s1_agent:rf_source_data -> ram_s1_agent_rsp_fifo:in_data
	wire          ram_s1_agent_rf_source_ready;                                                                                   // ram_s1_agent_rsp_fifo:in_ready -> ram_s1_agent:rf_source_ready
	wire          ram_s1_agent_rf_source_startofpacket;                                                                           // ram_s1_agent:rf_source_startofpacket -> ram_s1_agent_rsp_fifo:in_startofpacket
	wire          ram_s1_agent_rf_source_endofpacket;                                                                             // ram_s1_agent:rf_source_endofpacket -> ram_s1_agent_rsp_fifo:in_endofpacket
	wire          ram_s1_agent_rsp_fifo_out_valid;                                                                                // ram_s1_agent_rsp_fifo:out_valid -> ram_s1_agent:rf_sink_valid
	wire  [112:0] ram_s1_agent_rsp_fifo_out_data;                                                                                 // ram_s1_agent_rsp_fifo:out_data -> ram_s1_agent:rf_sink_data
	wire          ram_s1_agent_rsp_fifo_out_ready;                                                                                // ram_s1_agent:rf_sink_ready -> ram_s1_agent_rsp_fifo:out_ready
	wire          ram_s1_agent_rsp_fifo_out_startofpacket;                                                                        // ram_s1_agent_rsp_fifo:out_startofpacket -> ram_s1_agent:rf_sink_startofpacket
	wire          ram_s1_agent_rsp_fifo_out_endofpacket;                                                                          // ram_s1_agent_rsp_fifo:out_endofpacket -> ram_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_src_valid;                                                                                              // cmd_mux:src_valid -> ram_s1_agent:cp_valid
	wire  [111:0] cmd_mux_src_data;                                                                                               // cmd_mux:src_data -> ram_s1_agent:cp_data
	wire          cmd_mux_src_ready;                                                                                              // ram_s1_agent:cp_ready -> cmd_mux:src_ready
	wire   [20:0] cmd_mux_src_channel;                                                                                            // cmd_mux:src_channel -> ram_s1_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                                                      // cmd_mux:src_startofpacket -> ram_s1_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                                        // cmd_mux:src_endofpacket -> ram_s1_agent:cp_endofpacket
	wire    [7:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdata;                                      // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_readdata -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_readdata
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest;                                   // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_waitrequest -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_waitrequest
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess;                                   // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_debugaccess -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_debugaccess
	wire   [31:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_address;                                       // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_address -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_address
	wire    [0:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable;                                    // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_byteenable -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_byteenable
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_read;                                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_read -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_read
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid;                                 // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_readdatavalid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_readdatavalid
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_lock;                                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_lock -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_lock
	wire    [7:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_writedata;                                     // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_writedata -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_writedata
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_write;                                         // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_write -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_write
	wire    [0:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount;                                    // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:m0_burstcount -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator:uav_burstcount
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid;                                  // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_source_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_valid
	wire   [85:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_data;                                   // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_source_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready;                                  // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_source_ready
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket;                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_source_startofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_startofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket;                            // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_source_endofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_endofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid;                               // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_sink_valid
	wire   [85:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data;                                // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_sink_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready;                               // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_sink_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_ready
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket;                       // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_startofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_sink_startofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket;                         // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_endofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rf_sink_endofpacket
	wire    [7:0] charbuff_avalon_char_buffer_slave_agent_m0_readdata;                                                            // charbuff_avalon_char_buffer_slave_translator:uav_readdata -> charbuff_avalon_char_buffer_slave_agent:m0_readdata
	wire          charbuff_avalon_char_buffer_slave_agent_m0_waitrequest;                                                         // charbuff_avalon_char_buffer_slave_translator:uav_waitrequest -> charbuff_avalon_char_buffer_slave_agent:m0_waitrequest
	wire          charbuff_avalon_char_buffer_slave_agent_m0_debugaccess;                                                         // charbuff_avalon_char_buffer_slave_agent:m0_debugaccess -> charbuff_avalon_char_buffer_slave_translator:uav_debugaccess
	wire   [31:0] charbuff_avalon_char_buffer_slave_agent_m0_address;                                                             // charbuff_avalon_char_buffer_slave_agent:m0_address -> charbuff_avalon_char_buffer_slave_translator:uav_address
	wire    [0:0] charbuff_avalon_char_buffer_slave_agent_m0_byteenable;                                                          // charbuff_avalon_char_buffer_slave_agent:m0_byteenable -> charbuff_avalon_char_buffer_slave_translator:uav_byteenable
	wire          charbuff_avalon_char_buffer_slave_agent_m0_read;                                                                // charbuff_avalon_char_buffer_slave_agent:m0_read -> charbuff_avalon_char_buffer_slave_translator:uav_read
	wire          charbuff_avalon_char_buffer_slave_agent_m0_readdatavalid;                                                       // charbuff_avalon_char_buffer_slave_translator:uav_readdatavalid -> charbuff_avalon_char_buffer_slave_agent:m0_readdatavalid
	wire          charbuff_avalon_char_buffer_slave_agent_m0_lock;                                                                // charbuff_avalon_char_buffer_slave_agent:m0_lock -> charbuff_avalon_char_buffer_slave_translator:uav_lock
	wire    [7:0] charbuff_avalon_char_buffer_slave_agent_m0_writedata;                                                           // charbuff_avalon_char_buffer_slave_agent:m0_writedata -> charbuff_avalon_char_buffer_slave_translator:uav_writedata
	wire          charbuff_avalon_char_buffer_slave_agent_m0_write;                                                               // charbuff_avalon_char_buffer_slave_agent:m0_write -> charbuff_avalon_char_buffer_slave_translator:uav_write
	wire    [0:0] charbuff_avalon_char_buffer_slave_agent_m0_burstcount;                                                          // charbuff_avalon_char_buffer_slave_agent:m0_burstcount -> charbuff_avalon_char_buffer_slave_translator:uav_burstcount
	wire          charbuff_avalon_char_buffer_slave_agent_rf_source_valid;                                                        // charbuff_avalon_char_buffer_slave_agent:rf_source_valid -> charbuff_avalon_char_buffer_slave_agent_rsp_fifo:in_valid
	wire   [85:0] charbuff_avalon_char_buffer_slave_agent_rf_source_data;                                                         // charbuff_avalon_char_buffer_slave_agent:rf_source_data -> charbuff_avalon_char_buffer_slave_agent_rsp_fifo:in_data
	wire          charbuff_avalon_char_buffer_slave_agent_rf_source_ready;                                                        // charbuff_avalon_char_buffer_slave_agent_rsp_fifo:in_ready -> charbuff_avalon_char_buffer_slave_agent:rf_source_ready
	wire          charbuff_avalon_char_buffer_slave_agent_rf_source_startofpacket;                                                // charbuff_avalon_char_buffer_slave_agent:rf_source_startofpacket -> charbuff_avalon_char_buffer_slave_agent_rsp_fifo:in_startofpacket
	wire          charbuff_avalon_char_buffer_slave_agent_rf_source_endofpacket;                                                  // charbuff_avalon_char_buffer_slave_agent:rf_source_endofpacket -> charbuff_avalon_char_buffer_slave_agent_rsp_fifo:in_endofpacket
	wire          charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_valid;                                                     // charbuff_avalon_char_buffer_slave_agent_rsp_fifo:out_valid -> charbuff_avalon_char_buffer_slave_agent:rf_sink_valid
	wire   [85:0] charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_data;                                                      // charbuff_avalon_char_buffer_slave_agent_rsp_fifo:out_data -> charbuff_avalon_char_buffer_slave_agent:rf_sink_data
	wire          charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_ready;                                                     // charbuff_avalon_char_buffer_slave_agent:rf_sink_ready -> charbuff_avalon_char_buffer_slave_agent_rsp_fifo:out_ready
	wire          charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_startofpacket;                                             // charbuff_avalon_char_buffer_slave_agent_rsp_fifo:out_startofpacket -> charbuff_avalon_char_buffer_slave_agent:rf_sink_startofpacket
	wire          charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_endofpacket;                                               // charbuff_avalon_char_buffer_slave_agent_rsp_fifo:out_endofpacket -> charbuff_avalon_char_buffer_slave_agent:rf_sink_endofpacket
	wire   [31:0] charbuff_avalon_char_control_slave_agent_m0_readdata;                                                           // charbuff_avalon_char_control_slave_translator:uav_readdata -> charbuff_avalon_char_control_slave_agent:m0_readdata
	wire          charbuff_avalon_char_control_slave_agent_m0_waitrequest;                                                        // charbuff_avalon_char_control_slave_translator:uav_waitrequest -> charbuff_avalon_char_control_slave_agent:m0_waitrequest
	wire          charbuff_avalon_char_control_slave_agent_m0_debugaccess;                                                        // charbuff_avalon_char_control_slave_agent:m0_debugaccess -> charbuff_avalon_char_control_slave_translator:uav_debugaccess
	wire   [31:0] charbuff_avalon_char_control_slave_agent_m0_address;                                                            // charbuff_avalon_char_control_slave_agent:m0_address -> charbuff_avalon_char_control_slave_translator:uav_address
	wire    [3:0] charbuff_avalon_char_control_slave_agent_m0_byteenable;                                                         // charbuff_avalon_char_control_slave_agent:m0_byteenable -> charbuff_avalon_char_control_slave_translator:uav_byteenable
	wire          charbuff_avalon_char_control_slave_agent_m0_read;                                                               // charbuff_avalon_char_control_slave_agent:m0_read -> charbuff_avalon_char_control_slave_translator:uav_read
	wire          charbuff_avalon_char_control_slave_agent_m0_readdatavalid;                                                      // charbuff_avalon_char_control_slave_translator:uav_readdatavalid -> charbuff_avalon_char_control_slave_agent:m0_readdatavalid
	wire          charbuff_avalon_char_control_slave_agent_m0_lock;                                                               // charbuff_avalon_char_control_slave_agent:m0_lock -> charbuff_avalon_char_control_slave_translator:uav_lock
	wire   [31:0] charbuff_avalon_char_control_slave_agent_m0_writedata;                                                          // charbuff_avalon_char_control_slave_agent:m0_writedata -> charbuff_avalon_char_control_slave_translator:uav_writedata
	wire          charbuff_avalon_char_control_slave_agent_m0_write;                                                              // charbuff_avalon_char_control_slave_agent:m0_write -> charbuff_avalon_char_control_slave_translator:uav_write
	wire    [2:0] charbuff_avalon_char_control_slave_agent_m0_burstcount;                                                         // charbuff_avalon_char_control_slave_agent:m0_burstcount -> charbuff_avalon_char_control_slave_translator:uav_burstcount
	wire          charbuff_avalon_char_control_slave_agent_rf_source_valid;                                                       // charbuff_avalon_char_control_slave_agent:rf_source_valid -> charbuff_avalon_char_control_slave_agent_rsp_fifo:in_valid
	wire  [112:0] charbuff_avalon_char_control_slave_agent_rf_source_data;                                                        // charbuff_avalon_char_control_slave_agent:rf_source_data -> charbuff_avalon_char_control_slave_agent_rsp_fifo:in_data
	wire          charbuff_avalon_char_control_slave_agent_rf_source_ready;                                                       // charbuff_avalon_char_control_slave_agent_rsp_fifo:in_ready -> charbuff_avalon_char_control_slave_agent:rf_source_ready
	wire          charbuff_avalon_char_control_slave_agent_rf_source_startofpacket;                                               // charbuff_avalon_char_control_slave_agent:rf_source_startofpacket -> charbuff_avalon_char_control_slave_agent_rsp_fifo:in_startofpacket
	wire          charbuff_avalon_char_control_slave_agent_rf_source_endofpacket;                                                 // charbuff_avalon_char_control_slave_agent:rf_source_endofpacket -> charbuff_avalon_char_control_slave_agent_rsp_fifo:in_endofpacket
	wire          charbuff_avalon_char_control_slave_agent_rsp_fifo_out_valid;                                                    // charbuff_avalon_char_control_slave_agent_rsp_fifo:out_valid -> charbuff_avalon_char_control_slave_agent:rf_sink_valid
	wire  [112:0] charbuff_avalon_char_control_slave_agent_rsp_fifo_out_data;                                                     // charbuff_avalon_char_control_slave_agent_rsp_fifo:out_data -> charbuff_avalon_char_control_slave_agent:rf_sink_data
	wire          charbuff_avalon_char_control_slave_agent_rsp_fifo_out_ready;                                                    // charbuff_avalon_char_control_slave_agent:rf_sink_ready -> charbuff_avalon_char_control_slave_agent_rsp_fifo:out_ready
	wire          charbuff_avalon_char_control_slave_agent_rsp_fifo_out_startofpacket;                                            // charbuff_avalon_char_control_slave_agent_rsp_fifo:out_startofpacket -> charbuff_avalon_char_control_slave_agent:rf_sink_startofpacket
	wire          charbuff_avalon_char_control_slave_agent_rsp_fifo_out_endofpacket;                                              // charbuff_avalon_char_control_slave_agent_rsp_fifo:out_endofpacket -> charbuff_avalon_char_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                                                          // cmd_mux_003:src_valid -> charbuff_avalon_char_control_slave_agent:cp_valid
	wire  [111:0] cmd_mux_003_src_data;                                                                                           // cmd_mux_003:src_data -> charbuff_avalon_char_control_slave_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                                                          // charbuff_avalon_char_control_slave_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [20:0] cmd_mux_003_src_channel;                                                                                        // cmd_mux_003:src_channel -> charbuff_avalon_char_control_slave_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                                                  // cmd_mux_003:src_startofpacket -> charbuff_avalon_char_control_slave_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                                                    // cmd_mux_003:src_endofpacket -> charbuff_avalon_char_control_slave_agent:cp_endofpacket
	wire   [31:0] pixelbuff_avalon_control_slave_agent_m0_readdata;                                                               // pixelbuff_avalon_control_slave_translator:uav_readdata -> pixelbuff_avalon_control_slave_agent:m0_readdata
	wire          pixelbuff_avalon_control_slave_agent_m0_waitrequest;                                                            // pixelbuff_avalon_control_slave_translator:uav_waitrequest -> pixelbuff_avalon_control_slave_agent:m0_waitrequest
	wire          pixelbuff_avalon_control_slave_agent_m0_debugaccess;                                                            // pixelbuff_avalon_control_slave_agent:m0_debugaccess -> pixelbuff_avalon_control_slave_translator:uav_debugaccess
	wire   [31:0] pixelbuff_avalon_control_slave_agent_m0_address;                                                                // pixelbuff_avalon_control_slave_agent:m0_address -> pixelbuff_avalon_control_slave_translator:uav_address
	wire    [3:0] pixelbuff_avalon_control_slave_agent_m0_byteenable;                                                             // pixelbuff_avalon_control_slave_agent:m0_byteenable -> pixelbuff_avalon_control_slave_translator:uav_byteenable
	wire          pixelbuff_avalon_control_slave_agent_m0_read;                                                                   // pixelbuff_avalon_control_slave_agent:m0_read -> pixelbuff_avalon_control_slave_translator:uav_read
	wire          pixelbuff_avalon_control_slave_agent_m0_readdatavalid;                                                          // pixelbuff_avalon_control_slave_translator:uav_readdatavalid -> pixelbuff_avalon_control_slave_agent:m0_readdatavalid
	wire          pixelbuff_avalon_control_slave_agent_m0_lock;                                                                   // pixelbuff_avalon_control_slave_agent:m0_lock -> pixelbuff_avalon_control_slave_translator:uav_lock
	wire   [31:0] pixelbuff_avalon_control_slave_agent_m0_writedata;                                                              // pixelbuff_avalon_control_slave_agent:m0_writedata -> pixelbuff_avalon_control_slave_translator:uav_writedata
	wire          pixelbuff_avalon_control_slave_agent_m0_write;                                                                  // pixelbuff_avalon_control_slave_agent:m0_write -> pixelbuff_avalon_control_slave_translator:uav_write
	wire    [2:0] pixelbuff_avalon_control_slave_agent_m0_burstcount;                                                             // pixelbuff_avalon_control_slave_agent:m0_burstcount -> pixelbuff_avalon_control_slave_translator:uav_burstcount
	wire          pixelbuff_avalon_control_slave_agent_rf_source_valid;                                                           // pixelbuff_avalon_control_slave_agent:rf_source_valid -> pixelbuff_avalon_control_slave_agent_rsp_fifo:in_valid
	wire  [112:0] pixelbuff_avalon_control_slave_agent_rf_source_data;                                                            // pixelbuff_avalon_control_slave_agent:rf_source_data -> pixelbuff_avalon_control_slave_agent_rsp_fifo:in_data
	wire          pixelbuff_avalon_control_slave_agent_rf_source_ready;                                                           // pixelbuff_avalon_control_slave_agent_rsp_fifo:in_ready -> pixelbuff_avalon_control_slave_agent:rf_source_ready
	wire          pixelbuff_avalon_control_slave_agent_rf_source_startofpacket;                                                   // pixelbuff_avalon_control_slave_agent:rf_source_startofpacket -> pixelbuff_avalon_control_slave_agent_rsp_fifo:in_startofpacket
	wire          pixelbuff_avalon_control_slave_agent_rf_source_endofpacket;                                                     // pixelbuff_avalon_control_slave_agent:rf_source_endofpacket -> pixelbuff_avalon_control_slave_agent_rsp_fifo:in_endofpacket
	wire          pixelbuff_avalon_control_slave_agent_rsp_fifo_out_valid;                                                        // pixelbuff_avalon_control_slave_agent_rsp_fifo:out_valid -> pixelbuff_avalon_control_slave_agent:rf_sink_valid
	wire  [112:0] pixelbuff_avalon_control_slave_agent_rsp_fifo_out_data;                                                         // pixelbuff_avalon_control_slave_agent_rsp_fifo:out_data -> pixelbuff_avalon_control_slave_agent:rf_sink_data
	wire          pixelbuff_avalon_control_slave_agent_rsp_fifo_out_ready;                                                        // pixelbuff_avalon_control_slave_agent:rf_sink_ready -> pixelbuff_avalon_control_slave_agent_rsp_fifo:out_ready
	wire          pixelbuff_avalon_control_slave_agent_rsp_fifo_out_startofpacket;                                                // pixelbuff_avalon_control_slave_agent_rsp_fifo:out_startofpacket -> pixelbuff_avalon_control_slave_agent:rf_sink_startofpacket
	wire          pixelbuff_avalon_control_slave_agent_rsp_fifo_out_endofpacket;                                                  // pixelbuff_avalon_control_slave_agent_rsp_fifo:out_endofpacket -> pixelbuff_avalon_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                                          // cmd_mux_004:src_valid -> pixelbuff_avalon_control_slave_agent:cp_valid
	wire  [111:0] cmd_mux_004_src_data;                                                                                           // cmd_mux_004:src_data -> pixelbuff_avalon_control_slave_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                                                          // pixelbuff_avalon_control_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire   [20:0] cmd_mux_004_src_channel;                                                                                        // cmd_mux_004:src_channel -> pixelbuff_avalon_control_slave_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                                                  // cmd_mux_004:src_startofpacket -> pixelbuff_avalon_control_slave_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                                                    // cmd_mux_004:src_endofpacket -> pixelbuff_avalon_control_slave_agent:cp_endofpacket
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                                                                  // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                                                               // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                                                               // jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                                                                   // jtag_uart_avalon_jtag_slave_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                                                                // jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_avalon_jtag_slave_agent_m0_read;                                                                      // jtag_uart_avalon_jtag_slave_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                                                             // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_avalon_jtag_slave_agent_m0_lock;                                                                      // jtag_uart_avalon_jtag_slave_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                                                                 // jtag_uart_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_avalon_jtag_slave_agent_m0_write;                                                                     // jtag_uart_avalon_jtag_slave_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                                                                // jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                                                              // jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [112:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                                                               // jtag_uart_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                                                              // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                                                      // jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                                                        // jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                                                           // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire  [112:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                                                            // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                                                           // jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                                                   // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                                                     // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                                                          // cmd_mux_005:src_valid -> jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire  [111:0] cmd_mux_005_src_data;                                                                                           // cmd_mux_005:src_data -> jtag_uart_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                                                          // jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire   [20:0] cmd_mux_005_src_channel;                                                                                        // cmd_mux_005:src_channel -> jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                                                  // cmd_mux_005:src_startofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                                                    // cmd_mux_005:src_endofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdata;                                                       // video_rgb_resampler_0_avalon_rgb_slave_translator:uav_readdata -> video_rgb_resampler_0_avalon_rgb_slave_agent:m0_readdata
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_waitrequest;                                                    // video_rgb_resampler_0_avalon_rgb_slave_translator:uav_waitrequest -> video_rgb_resampler_0_avalon_rgb_slave_agent:m0_waitrequest
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_debugaccess;                                                    // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_debugaccess -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_debugaccess
	wire   [31:0] video_rgb_resampler_0_avalon_rgb_slave_agent_m0_address;                                                        // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_address -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_address
	wire    [3:0] video_rgb_resampler_0_avalon_rgb_slave_agent_m0_byteenable;                                                     // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_byteenable -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_byteenable
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_read;                                                           // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_read -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_read
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdatavalid;                                                  // video_rgb_resampler_0_avalon_rgb_slave_translator:uav_readdatavalid -> video_rgb_resampler_0_avalon_rgb_slave_agent:m0_readdatavalid
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_lock;                                                           // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_lock -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_lock
	wire   [31:0] video_rgb_resampler_0_avalon_rgb_slave_agent_m0_writedata;                                                      // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_writedata -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_writedata
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_m0_write;                                                          // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_write -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_write
	wire    [2:0] video_rgb_resampler_0_avalon_rgb_slave_agent_m0_burstcount;                                                     // video_rgb_resampler_0_avalon_rgb_slave_agent:m0_burstcount -> video_rgb_resampler_0_avalon_rgb_slave_translator:uav_burstcount
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_valid;                                                   // video_rgb_resampler_0_avalon_rgb_slave_agent:rf_source_valid -> video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:in_valid
	wire  [112:0] video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_data;                                                    // video_rgb_resampler_0_avalon_rgb_slave_agent:rf_source_data -> video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:in_data
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_ready;                                                   // video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:in_ready -> video_rgb_resampler_0_avalon_rgb_slave_agent:rf_source_ready
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_startofpacket;                                           // video_rgb_resampler_0_avalon_rgb_slave_agent:rf_source_startofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:in_startofpacket
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_endofpacket;                                             // video_rgb_resampler_0_avalon_rgb_slave_agent:rf_source_endofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:in_endofpacket
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_valid;                                                // video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:out_valid -> video_rgb_resampler_0_avalon_rgb_slave_agent:rf_sink_valid
	wire  [112:0] video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_data;                                                 // video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:out_data -> video_rgb_resampler_0_avalon_rgb_slave_agent:rf_sink_data
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_ready;                                                // video_rgb_resampler_0_avalon_rgb_slave_agent:rf_sink_ready -> video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:out_ready
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_startofpacket;                                        // video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:out_startofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent:rf_sink_startofpacket
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_endofpacket;                                          // video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo:out_endofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                                          // cmd_mux_006:src_valid -> video_rgb_resampler_0_avalon_rgb_slave_agent:cp_valid
	wire  [111:0] cmd_mux_006_src_data;                                                                                           // cmd_mux_006:src_data -> video_rgb_resampler_0_avalon_rgb_slave_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                                                          // video_rgb_resampler_0_avalon_rgb_slave_agent:cp_ready -> cmd_mux_006:src_ready
	wire   [20:0] cmd_mux_006_src_channel;                                                                                        // cmd_mux_006:src_channel -> video_rgb_resampler_0_avalon_rgb_slave_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                                                  // cmd_mux_006:src_startofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                                                    // cmd_mux_006:src_endofpacket -> video_rgb_resampler_0_avalon_rgb_slave_agent:cp_endofpacket
	wire   [31:0] sysid_qsys_0_control_slave_agent_m0_readdata;                                                                   // sysid_qsys_0_control_slave_translator:uav_readdata -> sysid_qsys_0_control_slave_agent:m0_readdata
	wire          sysid_qsys_0_control_slave_agent_m0_waitrequest;                                                                // sysid_qsys_0_control_slave_translator:uav_waitrequest -> sysid_qsys_0_control_slave_agent:m0_waitrequest
	wire          sysid_qsys_0_control_slave_agent_m0_debugaccess;                                                                // sysid_qsys_0_control_slave_agent:m0_debugaccess -> sysid_qsys_0_control_slave_translator:uav_debugaccess
	wire   [31:0] sysid_qsys_0_control_slave_agent_m0_address;                                                                    // sysid_qsys_0_control_slave_agent:m0_address -> sysid_qsys_0_control_slave_translator:uav_address
	wire    [3:0] sysid_qsys_0_control_slave_agent_m0_byteenable;                                                                 // sysid_qsys_0_control_slave_agent:m0_byteenable -> sysid_qsys_0_control_slave_translator:uav_byteenable
	wire          sysid_qsys_0_control_slave_agent_m0_read;                                                                       // sysid_qsys_0_control_slave_agent:m0_read -> sysid_qsys_0_control_slave_translator:uav_read
	wire          sysid_qsys_0_control_slave_agent_m0_readdatavalid;                                                              // sysid_qsys_0_control_slave_translator:uav_readdatavalid -> sysid_qsys_0_control_slave_agent:m0_readdatavalid
	wire          sysid_qsys_0_control_slave_agent_m0_lock;                                                                       // sysid_qsys_0_control_slave_agent:m0_lock -> sysid_qsys_0_control_slave_translator:uav_lock
	wire   [31:0] sysid_qsys_0_control_slave_agent_m0_writedata;                                                                  // sysid_qsys_0_control_slave_agent:m0_writedata -> sysid_qsys_0_control_slave_translator:uav_writedata
	wire          sysid_qsys_0_control_slave_agent_m0_write;                                                                      // sysid_qsys_0_control_slave_agent:m0_write -> sysid_qsys_0_control_slave_translator:uav_write
	wire    [2:0] sysid_qsys_0_control_slave_agent_m0_burstcount;                                                                 // sysid_qsys_0_control_slave_agent:m0_burstcount -> sysid_qsys_0_control_slave_translator:uav_burstcount
	wire          sysid_qsys_0_control_slave_agent_rf_source_valid;                                                               // sysid_qsys_0_control_slave_agent:rf_source_valid -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_valid
	wire  [112:0] sysid_qsys_0_control_slave_agent_rf_source_data;                                                                // sysid_qsys_0_control_slave_agent:rf_source_data -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_data
	wire          sysid_qsys_0_control_slave_agent_rf_source_ready;                                                               // sysid_qsys_0_control_slave_agent_rsp_fifo:in_ready -> sysid_qsys_0_control_slave_agent:rf_source_ready
	wire          sysid_qsys_0_control_slave_agent_rf_source_startofpacket;                                                       // sysid_qsys_0_control_slave_agent:rf_source_startofpacket -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_startofpacket
	wire          sysid_qsys_0_control_slave_agent_rf_source_endofpacket;                                                         // sysid_qsys_0_control_slave_agent:rf_source_endofpacket -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_endofpacket
	wire          sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid;                                                            // sysid_qsys_0_control_slave_agent_rsp_fifo:out_valid -> sysid_qsys_0_control_slave_agent:rf_sink_valid
	wire  [112:0] sysid_qsys_0_control_slave_agent_rsp_fifo_out_data;                                                             // sysid_qsys_0_control_slave_agent_rsp_fifo:out_data -> sysid_qsys_0_control_slave_agent:rf_sink_data
	wire          sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready;                                                            // sysid_qsys_0_control_slave_agent:rf_sink_ready -> sysid_qsys_0_control_slave_agent_rsp_fifo:out_ready
	wire          sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket;                                                    // sysid_qsys_0_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_qsys_0_control_slave_agent:rf_sink_startofpacket
	wire          sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket;                                                      // sysid_qsys_0_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_qsys_0_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                                                          // cmd_mux_007:src_valid -> sysid_qsys_0_control_slave_agent:cp_valid
	wire  [111:0] cmd_mux_007_src_data;                                                                                           // cmd_mux_007:src_data -> sysid_qsys_0_control_slave_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                                                          // sysid_qsys_0_control_slave_agent:cp_ready -> cmd_mux_007:src_ready
	wire   [20:0] cmd_mux_007_src_channel;                                                                                        // cmd_mux_007:src_channel -> sysid_qsys_0_control_slave_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                                                  // cmd_mux_007:src_startofpacket -> sysid_qsys_0_control_slave_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                                                    // cmd_mux_007:src_endofpacket -> sysid_qsys_0_control_slave_agent:cp_endofpacket
	wire   [31:0] cpu_debug_mem_slave_agent_m0_readdata;                                                                          // cpu_debug_mem_slave_translator:uav_readdata -> cpu_debug_mem_slave_agent:m0_readdata
	wire          cpu_debug_mem_slave_agent_m0_waitrequest;                                                                       // cpu_debug_mem_slave_translator:uav_waitrequest -> cpu_debug_mem_slave_agent:m0_waitrequest
	wire          cpu_debug_mem_slave_agent_m0_debugaccess;                                                                       // cpu_debug_mem_slave_agent:m0_debugaccess -> cpu_debug_mem_slave_translator:uav_debugaccess
	wire   [31:0] cpu_debug_mem_slave_agent_m0_address;                                                                           // cpu_debug_mem_slave_agent:m0_address -> cpu_debug_mem_slave_translator:uav_address
	wire    [3:0] cpu_debug_mem_slave_agent_m0_byteenable;                                                                        // cpu_debug_mem_slave_agent:m0_byteenable -> cpu_debug_mem_slave_translator:uav_byteenable
	wire          cpu_debug_mem_slave_agent_m0_read;                                                                              // cpu_debug_mem_slave_agent:m0_read -> cpu_debug_mem_slave_translator:uav_read
	wire          cpu_debug_mem_slave_agent_m0_readdatavalid;                                                                     // cpu_debug_mem_slave_translator:uav_readdatavalid -> cpu_debug_mem_slave_agent:m0_readdatavalid
	wire          cpu_debug_mem_slave_agent_m0_lock;                                                                              // cpu_debug_mem_slave_agent:m0_lock -> cpu_debug_mem_slave_translator:uav_lock
	wire   [31:0] cpu_debug_mem_slave_agent_m0_writedata;                                                                         // cpu_debug_mem_slave_agent:m0_writedata -> cpu_debug_mem_slave_translator:uav_writedata
	wire          cpu_debug_mem_slave_agent_m0_write;                                                                             // cpu_debug_mem_slave_agent:m0_write -> cpu_debug_mem_slave_translator:uav_write
	wire    [2:0] cpu_debug_mem_slave_agent_m0_burstcount;                                                                        // cpu_debug_mem_slave_agent:m0_burstcount -> cpu_debug_mem_slave_translator:uav_burstcount
	wire          cpu_debug_mem_slave_agent_rf_source_valid;                                                                      // cpu_debug_mem_slave_agent:rf_source_valid -> cpu_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [112:0] cpu_debug_mem_slave_agent_rf_source_data;                                                                       // cpu_debug_mem_slave_agent:rf_source_data -> cpu_debug_mem_slave_agent_rsp_fifo:in_data
	wire          cpu_debug_mem_slave_agent_rf_source_ready;                                                                      // cpu_debug_mem_slave_agent_rsp_fifo:in_ready -> cpu_debug_mem_slave_agent:rf_source_ready
	wire          cpu_debug_mem_slave_agent_rf_source_startofpacket;                                                              // cpu_debug_mem_slave_agent:rf_source_startofpacket -> cpu_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          cpu_debug_mem_slave_agent_rf_source_endofpacket;                                                                // cpu_debug_mem_slave_agent:rf_source_endofpacket -> cpu_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          cpu_debug_mem_slave_agent_rsp_fifo_out_valid;                                                                   // cpu_debug_mem_slave_agent_rsp_fifo:out_valid -> cpu_debug_mem_slave_agent:rf_sink_valid
	wire  [112:0] cpu_debug_mem_slave_agent_rsp_fifo_out_data;                                                                    // cpu_debug_mem_slave_agent_rsp_fifo:out_data -> cpu_debug_mem_slave_agent:rf_sink_data
	wire          cpu_debug_mem_slave_agent_rsp_fifo_out_ready;                                                                   // cpu_debug_mem_slave_agent:rf_sink_ready -> cpu_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                                                           // cpu_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> cpu_debug_mem_slave_agent:rf_sink_startofpacket
	wire          cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                                                             // cpu_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> cpu_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                                                          // cmd_mux_008:src_valid -> cpu_debug_mem_slave_agent:cp_valid
	wire  [111:0] cmd_mux_008_src_data;                                                                                           // cmd_mux_008:src_data -> cpu_debug_mem_slave_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                                                          // cpu_debug_mem_slave_agent:cp_ready -> cmd_mux_008:src_ready
	wire   [20:0] cmd_mux_008_src_channel;                                                                                        // cmd_mux_008:src_channel -> cpu_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                                                                  // cmd_mux_008:src_startofpacket -> cpu_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                                                    // cmd_mux_008:src_endofpacket -> cpu_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] pll_pll_slave_agent_m0_readdata;                                                                                // pll_pll_slave_translator:uav_readdata -> pll_pll_slave_agent:m0_readdata
	wire          pll_pll_slave_agent_m0_waitrequest;                                                                             // pll_pll_slave_translator:uav_waitrequest -> pll_pll_slave_agent:m0_waitrequest
	wire          pll_pll_slave_agent_m0_debugaccess;                                                                             // pll_pll_slave_agent:m0_debugaccess -> pll_pll_slave_translator:uav_debugaccess
	wire   [31:0] pll_pll_slave_agent_m0_address;                                                                                 // pll_pll_slave_agent:m0_address -> pll_pll_slave_translator:uav_address
	wire    [3:0] pll_pll_slave_agent_m0_byteenable;                                                                              // pll_pll_slave_agent:m0_byteenable -> pll_pll_slave_translator:uav_byteenable
	wire          pll_pll_slave_agent_m0_read;                                                                                    // pll_pll_slave_agent:m0_read -> pll_pll_slave_translator:uav_read
	wire          pll_pll_slave_agent_m0_readdatavalid;                                                                           // pll_pll_slave_translator:uav_readdatavalid -> pll_pll_slave_agent:m0_readdatavalid
	wire          pll_pll_slave_agent_m0_lock;                                                                                    // pll_pll_slave_agent:m0_lock -> pll_pll_slave_translator:uav_lock
	wire   [31:0] pll_pll_slave_agent_m0_writedata;                                                                               // pll_pll_slave_agent:m0_writedata -> pll_pll_slave_translator:uav_writedata
	wire          pll_pll_slave_agent_m0_write;                                                                                   // pll_pll_slave_agent:m0_write -> pll_pll_slave_translator:uav_write
	wire    [2:0] pll_pll_slave_agent_m0_burstcount;                                                                              // pll_pll_slave_agent:m0_burstcount -> pll_pll_slave_translator:uav_burstcount
	wire          pll_pll_slave_agent_rf_source_valid;                                                                            // pll_pll_slave_agent:rf_source_valid -> pll_pll_slave_agent_rsp_fifo:in_valid
	wire  [112:0] pll_pll_slave_agent_rf_source_data;                                                                             // pll_pll_slave_agent:rf_source_data -> pll_pll_slave_agent_rsp_fifo:in_data
	wire          pll_pll_slave_agent_rf_source_ready;                                                                            // pll_pll_slave_agent_rsp_fifo:in_ready -> pll_pll_slave_agent:rf_source_ready
	wire          pll_pll_slave_agent_rf_source_startofpacket;                                                                    // pll_pll_slave_agent:rf_source_startofpacket -> pll_pll_slave_agent_rsp_fifo:in_startofpacket
	wire          pll_pll_slave_agent_rf_source_endofpacket;                                                                      // pll_pll_slave_agent:rf_source_endofpacket -> pll_pll_slave_agent_rsp_fifo:in_endofpacket
	wire          pll_pll_slave_agent_rsp_fifo_out_valid;                                                                         // pll_pll_slave_agent_rsp_fifo:out_valid -> pll_pll_slave_agent:rf_sink_valid
	wire  [112:0] pll_pll_slave_agent_rsp_fifo_out_data;                                                                          // pll_pll_slave_agent_rsp_fifo:out_data -> pll_pll_slave_agent:rf_sink_data
	wire          pll_pll_slave_agent_rsp_fifo_out_ready;                                                                         // pll_pll_slave_agent:rf_sink_ready -> pll_pll_slave_agent_rsp_fifo:out_ready
	wire          pll_pll_slave_agent_rsp_fifo_out_startofpacket;                                                                 // pll_pll_slave_agent_rsp_fifo:out_startofpacket -> pll_pll_slave_agent:rf_sink_startofpacket
	wire          pll_pll_slave_agent_rsp_fifo_out_endofpacket;                                                                   // pll_pll_slave_agent_rsp_fifo:out_endofpacket -> pll_pll_slave_agent:rf_sink_endofpacket
	wire          pll_pll_slave_agent_rdata_fifo_src_valid;                                                                       // pll_pll_slave_agent:rdata_fifo_src_valid -> pll_pll_slave_agent_rdata_fifo:in_valid
	wire   [33:0] pll_pll_slave_agent_rdata_fifo_src_data;                                                                        // pll_pll_slave_agent:rdata_fifo_src_data -> pll_pll_slave_agent_rdata_fifo:in_data
	wire          pll_pll_slave_agent_rdata_fifo_src_ready;                                                                       // pll_pll_slave_agent_rdata_fifo:in_ready -> pll_pll_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_009_src_valid;                                                                                          // cmd_mux_009:src_valid -> pll_pll_slave_agent:cp_valid
	wire  [111:0] cmd_mux_009_src_data;                                                                                           // cmd_mux_009:src_data -> pll_pll_slave_agent:cp_data
	wire          cmd_mux_009_src_ready;                                                                                          // pll_pll_slave_agent:cp_ready -> cmd_mux_009:src_ready
	wire   [20:0] cmd_mux_009_src_channel;                                                                                        // cmd_mux_009:src_channel -> pll_pll_slave_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                                                                  // cmd_mux_009:src_startofpacket -> pll_pll_slave_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                                                    // cmd_mux_009:src_endofpacket -> pll_pll_slave_agent:cp_endofpacket
	wire   [15:0] sdram_s1_agent_m0_readdata;                                                                                     // sdram_s1_translator:uav_readdata -> sdram_s1_agent:m0_readdata
	wire          sdram_s1_agent_m0_waitrequest;                                                                                  // sdram_s1_translator:uav_waitrequest -> sdram_s1_agent:m0_waitrequest
	wire          sdram_s1_agent_m0_debugaccess;                                                                                  // sdram_s1_agent:m0_debugaccess -> sdram_s1_translator:uav_debugaccess
	wire   [31:0] sdram_s1_agent_m0_address;                                                                                      // sdram_s1_agent:m0_address -> sdram_s1_translator:uav_address
	wire    [1:0] sdram_s1_agent_m0_byteenable;                                                                                   // sdram_s1_agent:m0_byteenable -> sdram_s1_translator:uav_byteenable
	wire          sdram_s1_agent_m0_read;                                                                                         // sdram_s1_agent:m0_read -> sdram_s1_translator:uav_read
	wire          sdram_s1_agent_m0_readdatavalid;                                                                                // sdram_s1_translator:uav_readdatavalid -> sdram_s1_agent:m0_readdatavalid
	wire          sdram_s1_agent_m0_lock;                                                                                         // sdram_s1_agent:m0_lock -> sdram_s1_translator:uav_lock
	wire   [15:0] sdram_s1_agent_m0_writedata;                                                                                    // sdram_s1_agent:m0_writedata -> sdram_s1_translator:uav_writedata
	wire          sdram_s1_agent_m0_write;                                                                                        // sdram_s1_agent:m0_write -> sdram_s1_translator:uav_write
	wire    [1:0] sdram_s1_agent_m0_burstcount;                                                                                   // sdram_s1_agent:m0_burstcount -> sdram_s1_translator:uav_burstcount
	wire          sdram_s1_agent_rf_source_valid;                                                                                 // sdram_s1_agent:rf_source_valid -> sdram_s1_agent_rsp_fifo:in_valid
	wire   [94:0] sdram_s1_agent_rf_source_data;                                                                                  // sdram_s1_agent:rf_source_data -> sdram_s1_agent_rsp_fifo:in_data
	wire          sdram_s1_agent_rf_source_ready;                                                                                 // sdram_s1_agent_rsp_fifo:in_ready -> sdram_s1_agent:rf_source_ready
	wire          sdram_s1_agent_rf_source_startofpacket;                                                                         // sdram_s1_agent:rf_source_startofpacket -> sdram_s1_agent_rsp_fifo:in_startofpacket
	wire          sdram_s1_agent_rf_source_endofpacket;                                                                           // sdram_s1_agent:rf_source_endofpacket -> sdram_s1_agent_rsp_fifo:in_endofpacket
	wire          sdram_s1_agent_rsp_fifo_out_valid;                                                                              // sdram_s1_agent_rsp_fifo:out_valid -> sdram_s1_agent:rf_sink_valid
	wire   [94:0] sdram_s1_agent_rsp_fifo_out_data;                                                                               // sdram_s1_agent_rsp_fifo:out_data -> sdram_s1_agent:rf_sink_data
	wire          sdram_s1_agent_rsp_fifo_out_ready;                                                                              // sdram_s1_agent:rf_sink_ready -> sdram_s1_agent_rsp_fifo:out_ready
	wire          sdram_s1_agent_rsp_fifo_out_startofpacket;                                                                      // sdram_s1_agent_rsp_fifo:out_startofpacket -> sdram_s1_agent:rf_sink_startofpacket
	wire          sdram_s1_agent_rsp_fifo_out_endofpacket;                                                                        // sdram_s1_agent_rsp_fifo:out_endofpacket -> sdram_s1_agent:rf_sink_endofpacket
	wire          sdram_s1_agent_rdata_fifo_src_valid;                                                                            // sdram_s1_agent:rdata_fifo_src_valid -> sdram_s1_agent_rdata_fifo:in_valid
	wire   [17:0] sdram_s1_agent_rdata_fifo_src_data;                                                                             // sdram_s1_agent:rdata_fifo_src_data -> sdram_s1_agent_rdata_fifo:in_data
	wire          sdram_s1_agent_rdata_fifo_src_ready;                                                                            // sdram_s1_agent_rdata_fifo:in_ready -> sdram_s1_agent:rdata_fifo_src_ready
	wire   [31:0] timer_0_s1_agent_m0_readdata;                                                                                   // timer_0_s1_translator:uav_readdata -> timer_0_s1_agent:m0_readdata
	wire          timer_0_s1_agent_m0_waitrequest;                                                                                // timer_0_s1_translator:uav_waitrequest -> timer_0_s1_agent:m0_waitrequest
	wire          timer_0_s1_agent_m0_debugaccess;                                                                                // timer_0_s1_agent:m0_debugaccess -> timer_0_s1_translator:uav_debugaccess
	wire   [31:0] timer_0_s1_agent_m0_address;                                                                                    // timer_0_s1_agent:m0_address -> timer_0_s1_translator:uav_address
	wire    [3:0] timer_0_s1_agent_m0_byteenable;                                                                                 // timer_0_s1_agent:m0_byteenable -> timer_0_s1_translator:uav_byteenable
	wire          timer_0_s1_agent_m0_read;                                                                                       // timer_0_s1_agent:m0_read -> timer_0_s1_translator:uav_read
	wire          timer_0_s1_agent_m0_readdatavalid;                                                                              // timer_0_s1_translator:uav_readdatavalid -> timer_0_s1_agent:m0_readdatavalid
	wire          timer_0_s1_agent_m0_lock;                                                                                       // timer_0_s1_agent:m0_lock -> timer_0_s1_translator:uav_lock
	wire   [31:0] timer_0_s1_agent_m0_writedata;                                                                                  // timer_0_s1_agent:m0_writedata -> timer_0_s1_translator:uav_writedata
	wire          timer_0_s1_agent_m0_write;                                                                                      // timer_0_s1_agent:m0_write -> timer_0_s1_translator:uav_write
	wire    [2:0] timer_0_s1_agent_m0_burstcount;                                                                                 // timer_0_s1_agent:m0_burstcount -> timer_0_s1_translator:uav_burstcount
	wire          timer_0_s1_agent_rf_source_valid;                                                                               // timer_0_s1_agent:rf_source_valid -> timer_0_s1_agent_rsp_fifo:in_valid
	wire  [112:0] timer_0_s1_agent_rf_source_data;                                                                                // timer_0_s1_agent:rf_source_data -> timer_0_s1_agent_rsp_fifo:in_data
	wire          timer_0_s1_agent_rf_source_ready;                                                                               // timer_0_s1_agent_rsp_fifo:in_ready -> timer_0_s1_agent:rf_source_ready
	wire          timer_0_s1_agent_rf_source_startofpacket;                                                                       // timer_0_s1_agent:rf_source_startofpacket -> timer_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_0_s1_agent_rf_source_endofpacket;                                                                         // timer_0_s1_agent:rf_source_endofpacket -> timer_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_valid;                                                                            // timer_0_s1_agent_rsp_fifo:out_valid -> timer_0_s1_agent:rf_sink_valid
	wire  [112:0] timer_0_s1_agent_rsp_fifo_out_data;                                                                             // timer_0_s1_agent_rsp_fifo:out_data -> timer_0_s1_agent:rf_sink_data
	wire          timer_0_s1_agent_rsp_fifo_out_ready;                                                                            // timer_0_s1_agent:rf_sink_ready -> timer_0_s1_agent_rsp_fifo:out_ready
	wire          timer_0_s1_agent_rsp_fifo_out_startofpacket;                                                                    // timer_0_s1_agent_rsp_fifo:out_startofpacket -> timer_0_s1_agent:rf_sink_startofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_endofpacket;                                                                      // timer_0_s1_agent_rsp_fifo:out_endofpacket -> timer_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_011_src_valid;                                                                                          // cmd_mux_011:src_valid -> timer_0_s1_agent:cp_valid
	wire  [111:0] cmd_mux_011_src_data;                                                                                           // cmd_mux_011:src_data -> timer_0_s1_agent:cp_data
	wire          cmd_mux_011_src_ready;                                                                                          // timer_0_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire   [20:0] cmd_mux_011_src_channel;                                                                                        // cmd_mux_011:src_channel -> timer_0_s1_agent:cp_channel
	wire          cmd_mux_011_src_startofpacket;                                                                                  // cmd_mux_011:src_startofpacket -> timer_0_s1_agent:cp_startofpacket
	wire          cmd_mux_011_src_endofpacket;                                                                                    // cmd_mux_011:src_endofpacket -> timer_0_s1_agent:cp_endofpacket
	wire   [31:0] hex0_s1_agent_m0_readdata;                                                                                      // hex0_s1_translator:uav_readdata -> hex0_s1_agent:m0_readdata
	wire          hex0_s1_agent_m0_waitrequest;                                                                                   // hex0_s1_translator:uav_waitrequest -> hex0_s1_agent:m0_waitrequest
	wire          hex0_s1_agent_m0_debugaccess;                                                                                   // hex0_s1_agent:m0_debugaccess -> hex0_s1_translator:uav_debugaccess
	wire   [31:0] hex0_s1_agent_m0_address;                                                                                       // hex0_s1_agent:m0_address -> hex0_s1_translator:uav_address
	wire    [3:0] hex0_s1_agent_m0_byteenable;                                                                                    // hex0_s1_agent:m0_byteenable -> hex0_s1_translator:uav_byteenable
	wire          hex0_s1_agent_m0_read;                                                                                          // hex0_s1_agent:m0_read -> hex0_s1_translator:uav_read
	wire          hex0_s1_agent_m0_readdatavalid;                                                                                 // hex0_s1_translator:uav_readdatavalid -> hex0_s1_agent:m0_readdatavalid
	wire          hex0_s1_agent_m0_lock;                                                                                          // hex0_s1_agent:m0_lock -> hex0_s1_translator:uav_lock
	wire   [31:0] hex0_s1_agent_m0_writedata;                                                                                     // hex0_s1_agent:m0_writedata -> hex0_s1_translator:uav_writedata
	wire          hex0_s1_agent_m0_write;                                                                                         // hex0_s1_agent:m0_write -> hex0_s1_translator:uav_write
	wire    [2:0] hex0_s1_agent_m0_burstcount;                                                                                    // hex0_s1_agent:m0_burstcount -> hex0_s1_translator:uav_burstcount
	wire          hex0_s1_agent_rf_source_valid;                                                                                  // hex0_s1_agent:rf_source_valid -> hex0_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex0_s1_agent_rf_source_data;                                                                                   // hex0_s1_agent:rf_source_data -> hex0_s1_agent_rsp_fifo:in_data
	wire          hex0_s1_agent_rf_source_ready;                                                                                  // hex0_s1_agent_rsp_fifo:in_ready -> hex0_s1_agent:rf_source_ready
	wire          hex0_s1_agent_rf_source_startofpacket;                                                                          // hex0_s1_agent:rf_source_startofpacket -> hex0_s1_agent_rsp_fifo:in_startofpacket
	wire          hex0_s1_agent_rf_source_endofpacket;                                                                            // hex0_s1_agent:rf_source_endofpacket -> hex0_s1_agent_rsp_fifo:in_endofpacket
	wire          hex0_s1_agent_rsp_fifo_out_valid;                                                                               // hex0_s1_agent_rsp_fifo:out_valid -> hex0_s1_agent:rf_sink_valid
	wire  [112:0] hex0_s1_agent_rsp_fifo_out_data;                                                                                // hex0_s1_agent_rsp_fifo:out_data -> hex0_s1_agent:rf_sink_data
	wire          hex0_s1_agent_rsp_fifo_out_ready;                                                                               // hex0_s1_agent:rf_sink_ready -> hex0_s1_agent_rsp_fifo:out_ready
	wire          hex0_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex0_s1_agent_rsp_fifo:out_startofpacket -> hex0_s1_agent:rf_sink_startofpacket
	wire          hex0_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex0_s1_agent_rsp_fifo:out_endofpacket -> hex0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_012_src_valid;                                                                                          // cmd_mux_012:src_valid -> hex0_s1_agent:cp_valid
	wire  [111:0] cmd_mux_012_src_data;                                                                                           // cmd_mux_012:src_data -> hex0_s1_agent:cp_data
	wire          cmd_mux_012_src_ready;                                                                                          // hex0_s1_agent:cp_ready -> cmd_mux_012:src_ready
	wire   [20:0] cmd_mux_012_src_channel;                                                                                        // cmd_mux_012:src_channel -> hex0_s1_agent:cp_channel
	wire          cmd_mux_012_src_startofpacket;                                                                                  // cmd_mux_012:src_startofpacket -> hex0_s1_agent:cp_startofpacket
	wire          cmd_mux_012_src_endofpacket;                                                                                    // cmd_mux_012:src_endofpacket -> hex0_s1_agent:cp_endofpacket
	wire   [31:0] hex1_s1_agent_m0_readdata;                                                                                      // hex1_s1_translator:uav_readdata -> hex1_s1_agent:m0_readdata
	wire          hex1_s1_agent_m0_waitrequest;                                                                                   // hex1_s1_translator:uav_waitrequest -> hex1_s1_agent:m0_waitrequest
	wire          hex1_s1_agent_m0_debugaccess;                                                                                   // hex1_s1_agent:m0_debugaccess -> hex1_s1_translator:uav_debugaccess
	wire   [31:0] hex1_s1_agent_m0_address;                                                                                       // hex1_s1_agent:m0_address -> hex1_s1_translator:uav_address
	wire    [3:0] hex1_s1_agent_m0_byteenable;                                                                                    // hex1_s1_agent:m0_byteenable -> hex1_s1_translator:uav_byteenable
	wire          hex1_s1_agent_m0_read;                                                                                          // hex1_s1_agent:m0_read -> hex1_s1_translator:uav_read
	wire          hex1_s1_agent_m0_readdatavalid;                                                                                 // hex1_s1_translator:uav_readdatavalid -> hex1_s1_agent:m0_readdatavalid
	wire          hex1_s1_agent_m0_lock;                                                                                          // hex1_s1_agent:m0_lock -> hex1_s1_translator:uav_lock
	wire   [31:0] hex1_s1_agent_m0_writedata;                                                                                     // hex1_s1_agent:m0_writedata -> hex1_s1_translator:uav_writedata
	wire          hex1_s1_agent_m0_write;                                                                                         // hex1_s1_agent:m0_write -> hex1_s1_translator:uav_write
	wire    [2:0] hex1_s1_agent_m0_burstcount;                                                                                    // hex1_s1_agent:m0_burstcount -> hex1_s1_translator:uav_burstcount
	wire          hex1_s1_agent_rf_source_valid;                                                                                  // hex1_s1_agent:rf_source_valid -> hex1_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex1_s1_agent_rf_source_data;                                                                                   // hex1_s1_agent:rf_source_data -> hex1_s1_agent_rsp_fifo:in_data
	wire          hex1_s1_agent_rf_source_ready;                                                                                  // hex1_s1_agent_rsp_fifo:in_ready -> hex1_s1_agent:rf_source_ready
	wire          hex1_s1_agent_rf_source_startofpacket;                                                                          // hex1_s1_agent:rf_source_startofpacket -> hex1_s1_agent_rsp_fifo:in_startofpacket
	wire          hex1_s1_agent_rf_source_endofpacket;                                                                            // hex1_s1_agent:rf_source_endofpacket -> hex1_s1_agent_rsp_fifo:in_endofpacket
	wire          hex1_s1_agent_rsp_fifo_out_valid;                                                                               // hex1_s1_agent_rsp_fifo:out_valid -> hex1_s1_agent:rf_sink_valid
	wire  [112:0] hex1_s1_agent_rsp_fifo_out_data;                                                                                // hex1_s1_agent_rsp_fifo:out_data -> hex1_s1_agent:rf_sink_data
	wire          hex1_s1_agent_rsp_fifo_out_ready;                                                                               // hex1_s1_agent:rf_sink_ready -> hex1_s1_agent_rsp_fifo:out_ready
	wire          hex1_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex1_s1_agent_rsp_fifo:out_startofpacket -> hex1_s1_agent:rf_sink_startofpacket
	wire          hex1_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex1_s1_agent_rsp_fifo:out_endofpacket -> hex1_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_013_src_valid;                                                                                          // cmd_mux_013:src_valid -> hex1_s1_agent:cp_valid
	wire  [111:0] cmd_mux_013_src_data;                                                                                           // cmd_mux_013:src_data -> hex1_s1_agent:cp_data
	wire          cmd_mux_013_src_ready;                                                                                          // hex1_s1_agent:cp_ready -> cmd_mux_013:src_ready
	wire   [20:0] cmd_mux_013_src_channel;                                                                                        // cmd_mux_013:src_channel -> hex1_s1_agent:cp_channel
	wire          cmd_mux_013_src_startofpacket;                                                                                  // cmd_mux_013:src_startofpacket -> hex1_s1_agent:cp_startofpacket
	wire          cmd_mux_013_src_endofpacket;                                                                                    // cmd_mux_013:src_endofpacket -> hex1_s1_agent:cp_endofpacket
	wire   [31:0] hex2_s1_agent_m0_readdata;                                                                                      // hex2_s1_translator:uav_readdata -> hex2_s1_agent:m0_readdata
	wire          hex2_s1_agent_m0_waitrequest;                                                                                   // hex2_s1_translator:uav_waitrequest -> hex2_s1_agent:m0_waitrequest
	wire          hex2_s1_agent_m0_debugaccess;                                                                                   // hex2_s1_agent:m0_debugaccess -> hex2_s1_translator:uav_debugaccess
	wire   [31:0] hex2_s1_agent_m0_address;                                                                                       // hex2_s1_agent:m0_address -> hex2_s1_translator:uav_address
	wire    [3:0] hex2_s1_agent_m0_byteenable;                                                                                    // hex2_s1_agent:m0_byteenable -> hex2_s1_translator:uav_byteenable
	wire          hex2_s1_agent_m0_read;                                                                                          // hex2_s1_agent:m0_read -> hex2_s1_translator:uav_read
	wire          hex2_s1_agent_m0_readdatavalid;                                                                                 // hex2_s1_translator:uav_readdatavalid -> hex2_s1_agent:m0_readdatavalid
	wire          hex2_s1_agent_m0_lock;                                                                                          // hex2_s1_agent:m0_lock -> hex2_s1_translator:uav_lock
	wire   [31:0] hex2_s1_agent_m0_writedata;                                                                                     // hex2_s1_agent:m0_writedata -> hex2_s1_translator:uav_writedata
	wire          hex2_s1_agent_m0_write;                                                                                         // hex2_s1_agent:m0_write -> hex2_s1_translator:uav_write
	wire    [2:0] hex2_s1_agent_m0_burstcount;                                                                                    // hex2_s1_agent:m0_burstcount -> hex2_s1_translator:uav_burstcount
	wire          hex2_s1_agent_rf_source_valid;                                                                                  // hex2_s1_agent:rf_source_valid -> hex2_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex2_s1_agent_rf_source_data;                                                                                   // hex2_s1_agent:rf_source_data -> hex2_s1_agent_rsp_fifo:in_data
	wire          hex2_s1_agent_rf_source_ready;                                                                                  // hex2_s1_agent_rsp_fifo:in_ready -> hex2_s1_agent:rf_source_ready
	wire          hex2_s1_agent_rf_source_startofpacket;                                                                          // hex2_s1_agent:rf_source_startofpacket -> hex2_s1_agent_rsp_fifo:in_startofpacket
	wire          hex2_s1_agent_rf_source_endofpacket;                                                                            // hex2_s1_agent:rf_source_endofpacket -> hex2_s1_agent_rsp_fifo:in_endofpacket
	wire          hex2_s1_agent_rsp_fifo_out_valid;                                                                               // hex2_s1_agent_rsp_fifo:out_valid -> hex2_s1_agent:rf_sink_valid
	wire  [112:0] hex2_s1_agent_rsp_fifo_out_data;                                                                                // hex2_s1_agent_rsp_fifo:out_data -> hex2_s1_agent:rf_sink_data
	wire          hex2_s1_agent_rsp_fifo_out_ready;                                                                               // hex2_s1_agent:rf_sink_ready -> hex2_s1_agent_rsp_fifo:out_ready
	wire          hex2_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex2_s1_agent_rsp_fifo:out_startofpacket -> hex2_s1_agent:rf_sink_startofpacket
	wire          hex2_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex2_s1_agent_rsp_fifo:out_endofpacket -> hex2_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_014_src_valid;                                                                                          // cmd_mux_014:src_valid -> hex2_s1_agent:cp_valid
	wire  [111:0] cmd_mux_014_src_data;                                                                                           // cmd_mux_014:src_data -> hex2_s1_agent:cp_data
	wire          cmd_mux_014_src_ready;                                                                                          // hex2_s1_agent:cp_ready -> cmd_mux_014:src_ready
	wire   [20:0] cmd_mux_014_src_channel;                                                                                        // cmd_mux_014:src_channel -> hex2_s1_agent:cp_channel
	wire          cmd_mux_014_src_startofpacket;                                                                                  // cmd_mux_014:src_startofpacket -> hex2_s1_agent:cp_startofpacket
	wire          cmd_mux_014_src_endofpacket;                                                                                    // cmd_mux_014:src_endofpacket -> hex2_s1_agent:cp_endofpacket
	wire   [31:0] hex3_s1_agent_m0_readdata;                                                                                      // hex3_s1_translator:uav_readdata -> hex3_s1_agent:m0_readdata
	wire          hex3_s1_agent_m0_waitrequest;                                                                                   // hex3_s1_translator:uav_waitrequest -> hex3_s1_agent:m0_waitrequest
	wire          hex3_s1_agent_m0_debugaccess;                                                                                   // hex3_s1_agent:m0_debugaccess -> hex3_s1_translator:uav_debugaccess
	wire   [31:0] hex3_s1_agent_m0_address;                                                                                       // hex3_s1_agent:m0_address -> hex3_s1_translator:uav_address
	wire    [3:0] hex3_s1_agent_m0_byteenable;                                                                                    // hex3_s1_agent:m0_byteenable -> hex3_s1_translator:uav_byteenable
	wire          hex3_s1_agent_m0_read;                                                                                          // hex3_s1_agent:m0_read -> hex3_s1_translator:uav_read
	wire          hex3_s1_agent_m0_readdatavalid;                                                                                 // hex3_s1_translator:uav_readdatavalid -> hex3_s1_agent:m0_readdatavalid
	wire          hex3_s1_agent_m0_lock;                                                                                          // hex3_s1_agent:m0_lock -> hex3_s1_translator:uav_lock
	wire   [31:0] hex3_s1_agent_m0_writedata;                                                                                     // hex3_s1_agent:m0_writedata -> hex3_s1_translator:uav_writedata
	wire          hex3_s1_agent_m0_write;                                                                                         // hex3_s1_agent:m0_write -> hex3_s1_translator:uav_write
	wire    [2:0] hex3_s1_agent_m0_burstcount;                                                                                    // hex3_s1_agent:m0_burstcount -> hex3_s1_translator:uav_burstcount
	wire          hex3_s1_agent_rf_source_valid;                                                                                  // hex3_s1_agent:rf_source_valid -> hex3_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex3_s1_agent_rf_source_data;                                                                                   // hex3_s1_agent:rf_source_data -> hex3_s1_agent_rsp_fifo:in_data
	wire          hex3_s1_agent_rf_source_ready;                                                                                  // hex3_s1_agent_rsp_fifo:in_ready -> hex3_s1_agent:rf_source_ready
	wire          hex3_s1_agent_rf_source_startofpacket;                                                                          // hex3_s1_agent:rf_source_startofpacket -> hex3_s1_agent_rsp_fifo:in_startofpacket
	wire          hex3_s1_agent_rf_source_endofpacket;                                                                            // hex3_s1_agent:rf_source_endofpacket -> hex3_s1_agent_rsp_fifo:in_endofpacket
	wire          hex3_s1_agent_rsp_fifo_out_valid;                                                                               // hex3_s1_agent_rsp_fifo:out_valid -> hex3_s1_agent:rf_sink_valid
	wire  [112:0] hex3_s1_agent_rsp_fifo_out_data;                                                                                // hex3_s1_agent_rsp_fifo:out_data -> hex3_s1_agent:rf_sink_data
	wire          hex3_s1_agent_rsp_fifo_out_ready;                                                                               // hex3_s1_agent:rf_sink_ready -> hex3_s1_agent_rsp_fifo:out_ready
	wire          hex3_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex3_s1_agent_rsp_fifo:out_startofpacket -> hex3_s1_agent:rf_sink_startofpacket
	wire          hex3_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex3_s1_agent_rsp_fifo:out_endofpacket -> hex3_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_015_src_valid;                                                                                          // cmd_mux_015:src_valid -> hex3_s1_agent:cp_valid
	wire  [111:0] cmd_mux_015_src_data;                                                                                           // cmd_mux_015:src_data -> hex3_s1_agent:cp_data
	wire          cmd_mux_015_src_ready;                                                                                          // hex3_s1_agent:cp_ready -> cmd_mux_015:src_ready
	wire   [20:0] cmd_mux_015_src_channel;                                                                                        // cmd_mux_015:src_channel -> hex3_s1_agent:cp_channel
	wire          cmd_mux_015_src_startofpacket;                                                                                  // cmd_mux_015:src_startofpacket -> hex3_s1_agent:cp_startofpacket
	wire          cmd_mux_015_src_endofpacket;                                                                                    // cmd_mux_015:src_endofpacket -> hex3_s1_agent:cp_endofpacket
	wire   [31:0] hex4_s1_agent_m0_readdata;                                                                                      // hex4_s1_translator:uav_readdata -> hex4_s1_agent:m0_readdata
	wire          hex4_s1_agent_m0_waitrequest;                                                                                   // hex4_s1_translator:uav_waitrequest -> hex4_s1_agent:m0_waitrequest
	wire          hex4_s1_agent_m0_debugaccess;                                                                                   // hex4_s1_agent:m0_debugaccess -> hex4_s1_translator:uav_debugaccess
	wire   [31:0] hex4_s1_agent_m0_address;                                                                                       // hex4_s1_agent:m0_address -> hex4_s1_translator:uav_address
	wire    [3:0] hex4_s1_agent_m0_byteenable;                                                                                    // hex4_s1_agent:m0_byteenable -> hex4_s1_translator:uav_byteenable
	wire          hex4_s1_agent_m0_read;                                                                                          // hex4_s1_agent:m0_read -> hex4_s1_translator:uav_read
	wire          hex4_s1_agent_m0_readdatavalid;                                                                                 // hex4_s1_translator:uav_readdatavalid -> hex4_s1_agent:m0_readdatavalid
	wire          hex4_s1_agent_m0_lock;                                                                                          // hex4_s1_agent:m0_lock -> hex4_s1_translator:uav_lock
	wire   [31:0] hex4_s1_agent_m0_writedata;                                                                                     // hex4_s1_agent:m0_writedata -> hex4_s1_translator:uav_writedata
	wire          hex4_s1_agent_m0_write;                                                                                         // hex4_s1_agent:m0_write -> hex4_s1_translator:uav_write
	wire    [2:0] hex4_s1_agent_m0_burstcount;                                                                                    // hex4_s1_agent:m0_burstcount -> hex4_s1_translator:uav_burstcount
	wire          hex4_s1_agent_rf_source_valid;                                                                                  // hex4_s1_agent:rf_source_valid -> hex4_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex4_s1_agent_rf_source_data;                                                                                   // hex4_s1_agent:rf_source_data -> hex4_s1_agent_rsp_fifo:in_data
	wire          hex4_s1_agent_rf_source_ready;                                                                                  // hex4_s1_agent_rsp_fifo:in_ready -> hex4_s1_agent:rf_source_ready
	wire          hex4_s1_agent_rf_source_startofpacket;                                                                          // hex4_s1_agent:rf_source_startofpacket -> hex4_s1_agent_rsp_fifo:in_startofpacket
	wire          hex4_s1_agent_rf_source_endofpacket;                                                                            // hex4_s1_agent:rf_source_endofpacket -> hex4_s1_agent_rsp_fifo:in_endofpacket
	wire          hex4_s1_agent_rsp_fifo_out_valid;                                                                               // hex4_s1_agent_rsp_fifo:out_valid -> hex4_s1_agent:rf_sink_valid
	wire  [112:0] hex4_s1_agent_rsp_fifo_out_data;                                                                                // hex4_s1_agent_rsp_fifo:out_data -> hex4_s1_agent:rf_sink_data
	wire          hex4_s1_agent_rsp_fifo_out_ready;                                                                               // hex4_s1_agent:rf_sink_ready -> hex4_s1_agent_rsp_fifo:out_ready
	wire          hex4_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex4_s1_agent_rsp_fifo:out_startofpacket -> hex4_s1_agent:rf_sink_startofpacket
	wire          hex4_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex4_s1_agent_rsp_fifo:out_endofpacket -> hex4_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_016_src_valid;                                                                                          // cmd_mux_016:src_valid -> hex4_s1_agent:cp_valid
	wire  [111:0] cmd_mux_016_src_data;                                                                                           // cmd_mux_016:src_data -> hex4_s1_agent:cp_data
	wire          cmd_mux_016_src_ready;                                                                                          // hex4_s1_agent:cp_ready -> cmd_mux_016:src_ready
	wire   [20:0] cmd_mux_016_src_channel;                                                                                        // cmd_mux_016:src_channel -> hex4_s1_agent:cp_channel
	wire          cmd_mux_016_src_startofpacket;                                                                                  // cmd_mux_016:src_startofpacket -> hex4_s1_agent:cp_startofpacket
	wire          cmd_mux_016_src_endofpacket;                                                                                    // cmd_mux_016:src_endofpacket -> hex4_s1_agent:cp_endofpacket
	wire   [31:0] hex5_s1_agent_m0_readdata;                                                                                      // hex5_s1_translator:uav_readdata -> hex5_s1_agent:m0_readdata
	wire          hex5_s1_agent_m0_waitrequest;                                                                                   // hex5_s1_translator:uav_waitrequest -> hex5_s1_agent:m0_waitrequest
	wire          hex5_s1_agent_m0_debugaccess;                                                                                   // hex5_s1_agent:m0_debugaccess -> hex5_s1_translator:uav_debugaccess
	wire   [31:0] hex5_s1_agent_m0_address;                                                                                       // hex5_s1_agent:m0_address -> hex5_s1_translator:uav_address
	wire    [3:0] hex5_s1_agent_m0_byteenable;                                                                                    // hex5_s1_agent:m0_byteenable -> hex5_s1_translator:uav_byteenable
	wire          hex5_s1_agent_m0_read;                                                                                          // hex5_s1_agent:m0_read -> hex5_s1_translator:uav_read
	wire          hex5_s1_agent_m0_readdatavalid;                                                                                 // hex5_s1_translator:uav_readdatavalid -> hex5_s1_agent:m0_readdatavalid
	wire          hex5_s1_agent_m0_lock;                                                                                          // hex5_s1_agent:m0_lock -> hex5_s1_translator:uav_lock
	wire   [31:0] hex5_s1_agent_m0_writedata;                                                                                     // hex5_s1_agent:m0_writedata -> hex5_s1_translator:uav_writedata
	wire          hex5_s1_agent_m0_write;                                                                                         // hex5_s1_agent:m0_write -> hex5_s1_translator:uav_write
	wire    [2:0] hex5_s1_agent_m0_burstcount;                                                                                    // hex5_s1_agent:m0_burstcount -> hex5_s1_translator:uav_burstcount
	wire          hex5_s1_agent_rf_source_valid;                                                                                  // hex5_s1_agent:rf_source_valid -> hex5_s1_agent_rsp_fifo:in_valid
	wire  [112:0] hex5_s1_agent_rf_source_data;                                                                                   // hex5_s1_agent:rf_source_data -> hex5_s1_agent_rsp_fifo:in_data
	wire          hex5_s1_agent_rf_source_ready;                                                                                  // hex5_s1_agent_rsp_fifo:in_ready -> hex5_s1_agent:rf_source_ready
	wire          hex5_s1_agent_rf_source_startofpacket;                                                                          // hex5_s1_agent:rf_source_startofpacket -> hex5_s1_agent_rsp_fifo:in_startofpacket
	wire          hex5_s1_agent_rf_source_endofpacket;                                                                            // hex5_s1_agent:rf_source_endofpacket -> hex5_s1_agent_rsp_fifo:in_endofpacket
	wire          hex5_s1_agent_rsp_fifo_out_valid;                                                                               // hex5_s1_agent_rsp_fifo:out_valid -> hex5_s1_agent:rf_sink_valid
	wire  [112:0] hex5_s1_agent_rsp_fifo_out_data;                                                                                // hex5_s1_agent_rsp_fifo:out_data -> hex5_s1_agent:rf_sink_data
	wire          hex5_s1_agent_rsp_fifo_out_ready;                                                                               // hex5_s1_agent:rf_sink_ready -> hex5_s1_agent_rsp_fifo:out_ready
	wire          hex5_s1_agent_rsp_fifo_out_startofpacket;                                                                       // hex5_s1_agent_rsp_fifo:out_startofpacket -> hex5_s1_agent:rf_sink_startofpacket
	wire          hex5_s1_agent_rsp_fifo_out_endofpacket;                                                                         // hex5_s1_agent_rsp_fifo:out_endofpacket -> hex5_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_017_src_valid;                                                                                          // cmd_mux_017:src_valid -> hex5_s1_agent:cp_valid
	wire  [111:0] cmd_mux_017_src_data;                                                                                           // cmd_mux_017:src_data -> hex5_s1_agent:cp_data
	wire          cmd_mux_017_src_ready;                                                                                          // hex5_s1_agent:cp_ready -> cmd_mux_017:src_ready
	wire   [20:0] cmd_mux_017_src_channel;                                                                                        // cmd_mux_017:src_channel -> hex5_s1_agent:cp_channel
	wire          cmd_mux_017_src_startofpacket;                                                                                  // cmd_mux_017:src_startofpacket -> hex5_s1_agent:cp_startofpacket
	wire          cmd_mux_017_src_endofpacket;                                                                                    // cmd_mux_017:src_endofpacket -> hex5_s1_agent:cp_endofpacket
	wire   [31:0] sw_s1_agent_m0_readdata;                                                                                        // sw_s1_translator:uav_readdata -> sw_s1_agent:m0_readdata
	wire          sw_s1_agent_m0_waitrequest;                                                                                     // sw_s1_translator:uav_waitrequest -> sw_s1_agent:m0_waitrequest
	wire          sw_s1_agent_m0_debugaccess;                                                                                     // sw_s1_agent:m0_debugaccess -> sw_s1_translator:uav_debugaccess
	wire   [31:0] sw_s1_agent_m0_address;                                                                                         // sw_s1_agent:m0_address -> sw_s1_translator:uav_address
	wire    [3:0] sw_s1_agent_m0_byteenable;                                                                                      // sw_s1_agent:m0_byteenable -> sw_s1_translator:uav_byteenable
	wire          sw_s1_agent_m0_read;                                                                                            // sw_s1_agent:m0_read -> sw_s1_translator:uav_read
	wire          sw_s1_agent_m0_readdatavalid;                                                                                   // sw_s1_translator:uav_readdatavalid -> sw_s1_agent:m0_readdatavalid
	wire          sw_s1_agent_m0_lock;                                                                                            // sw_s1_agent:m0_lock -> sw_s1_translator:uav_lock
	wire   [31:0] sw_s1_agent_m0_writedata;                                                                                       // sw_s1_agent:m0_writedata -> sw_s1_translator:uav_writedata
	wire          sw_s1_agent_m0_write;                                                                                           // sw_s1_agent:m0_write -> sw_s1_translator:uav_write
	wire    [2:0] sw_s1_agent_m0_burstcount;                                                                                      // sw_s1_agent:m0_burstcount -> sw_s1_translator:uav_burstcount
	wire          sw_s1_agent_rf_source_valid;                                                                                    // sw_s1_agent:rf_source_valid -> sw_s1_agent_rsp_fifo:in_valid
	wire  [112:0] sw_s1_agent_rf_source_data;                                                                                     // sw_s1_agent:rf_source_data -> sw_s1_agent_rsp_fifo:in_data
	wire          sw_s1_agent_rf_source_ready;                                                                                    // sw_s1_agent_rsp_fifo:in_ready -> sw_s1_agent:rf_source_ready
	wire          sw_s1_agent_rf_source_startofpacket;                                                                            // sw_s1_agent:rf_source_startofpacket -> sw_s1_agent_rsp_fifo:in_startofpacket
	wire          sw_s1_agent_rf_source_endofpacket;                                                                              // sw_s1_agent:rf_source_endofpacket -> sw_s1_agent_rsp_fifo:in_endofpacket
	wire          sw_s1_agent_rsp_fifo_out_valid;                                                                                 // sw_s1_agent_rsp_fifo:out_valid -> sw_s1_agent:rf_sink_valid
	wire  [112:0] sw_s1_agent_rsp_fifo_out_data;                                                                                  // sw_s1_agent_rsp_fifo:out_data -> sw_s1_agent:rf_sink_data
	wire          sw_s1_agent_rsp_fifo_out_ready;                                                                                 // sw_s1_agent:rf_sink_ready -> sw_s1_agent_rsp_fifo:out_ready
	wire          sw_s1_agent_rsp_fifo_out_startofpacket;                                                                         // sw_s1_agent_rsp_fifo:out_startofpacket -> sw_s1_agent:rf_sink_startofpacket
	wire          sw_s1_agent_rsp_fifo_out_endofpacket;                                                                           // sw_s1_agent_rsp_fifo:out_endofpacket -> sw_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_018_src_valid;                                                                                          // cmd_mux_018:src_valid -> sw_s1_agent:cp_valid
	wire  [111:0] cmd_mux_018_src_data;                                                                                           // cmd_mux_018:src_data -> sw_s1_agent:cp_data
	wire          cmd_mux_018_src_ready;                                                                                          // sw_s1_agent:cp_ready -> cmd_mux_018:src_ready
	wire   [20:0] cmd_mux_018_src_channel;                                                                                        // cmd_mux_018:src_channel -> sw_s1_agent:cp_channel
	wire          cmd_mux_018_src_startofpacket;                                                                                  // cmd_mux_018:src_startofpacket -> sw_s1_agent:cp_startofpacket
	wire          cmd_mux_018_src_endofpacket;                                                                                    // cmd_mux_018:src_endofpacket -> sw_s1_agent:cp_endofpacket
	wire   [31:0] key_s1_agent_m0_readdata;                                                                                       // key_s1_translator:uav_readdata -> key_s1_agent:m0_readdata
	wire          key_s1_agent_m0_waitrequest;                                                                                    // key_s1_translator:uav_waitrequest -> key_s1_agent:m0_waitrequest
	wire          key_s1_agent_m0_debugaccess;                                                                                    // key_s1_agent:m0_debugaccess -> key_s1_translator:uav_debugaccess
	wire   [31:0] key_s1_agent_m0_address;                                                                                        // key_s1_agent:m0_address -> key_s1_translator:uav_address
	wire    [3:0] key_s1_agent_m0_byteenable;                                                                                     // key_s1_agent:m0_byteenable -> key_s1_translator:uav_byteenable
	wire          key_s1_agent_m0_read;                                                                                           // key_s1_agent:m0_read -> key_s1_translator:uav_read
	wire          key_s1_agent_m0_readdatavalid;                                                                                  // key_s1_translator:uav_readdatavalid -> key_s1_agent:m0_readdatavalid
	wire          key_s1_agent_m0_lock;                                                                                           // key_s1_agent:m0_lock -> key_s1_translator:uav_lock
	wire   [31:0] key_s1_agent_m0_writedata;                                                                                      // key_s1_agent:m0_writedata -> key_s1_translator:uav_writedata
	wire          key_s1_agent_m0_write;                                                                                          // key_s1_agent:m0_write -> key_s1_translator:uav_write
	wire    [2:0] key_s1_agent_m0_burstcount;                                                                                     // key_s1_agent:m0_burstcount -> key_s1_translator:uav_burstcount
	wire          key_s1_agent_rf_source_valid;                                                                                   // key_s1_agent:rf_source_valid -> key_s1_agent_rsp_fifo:in_valid
	wire  [112:0] key_s1_agent_rf_source_data;                                                                                    // key_s1_agent:rf_source_data -> key_s1_agent_rsp_fifo:in_data
	wire          key_s1_agent_rf_source_ready;                                                                                   // key_s1_agent_rsp_fifo:in_ready -> key_s1_agent:rf_source_ready
	wire          key_s1_agent_rf_source_startofpacket;                                                                           // key_s1_agent:rf_source_startofpacket -> key_s1_agent_rsp_fifo:in_startofpacket
	wire          key_s1_agent_rf_source_endofpacket;                                                                             // key_s1_agent:rf_source_endofpacket -> key_s1_agent_rsp_fifo:in_endofpacket
	wire          key_s1_agent_rsp_fifo_out_valid;                                                                                // key_s1_agent_rsp_fifo:out_valid -> key_s1_agent:rf_sink_valid
	wire  [112:0] key_s1_agent_rsp_fifo_out_data;                                                                                 // key_s1_agent_rsp_fifo:out_data -> key_s1_agent:rf_sink_data
	wire          key_s1_agent_rsp_fifo_out_ready;                                                                                // key_s1_agent:rf_sink_ready -> key_s1_agent_rsp_fifo:out_ready
	wire          key_s1_agent_rsp_fifo_out_startofpacket;                                                                        // key_s1_agent_rsp_fifo:out_startofpacket -> key_s1_agent:rf_sink_startofpacket
	wire          key_s1_agent_rsp_fifo_out_endofpacket;                                                                          // key_s1_agent_rsp_fifo:out_endofpacket -> key_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_019_src_valid;                                                                                          // cmd_mux_019:src_valid -> key_s1_agent:cp_valid
	wire  [111:0] cmd_mux_019_src_data;                                                                                           // cmd_mux_019:src_data -> key_s1_agent:cp_data
	wire          cmd_mux_019_src_ready;                                                                                          // key_s1_agent:cp_ready -> cmd_mux_019:src_ready
	wire   [20:0] cmd_mux_019_src_channel;                                                                                        // cmd_mux_019:src_channel -> key_s1_agent:cp_channel
	wire          cmd_mux_019_src_startofpacket;                                                                                  // cmd_mux_019:src_startofpacket -> key_s1_agent:cp_startofpacket
	wire          cmd_mux_019_src_endofpacket;                                                                                    // cmd_mux_019:src_endofpacket -> key_s1_agent:cp_endofpacket
	wire   [31:0] ledr_s1_agent_m0_readdata;                                                                                      // ledr_s1_translator:uav_readdata -> ledr_s1_agent:m0_readdata
	wire          ledr_s1_agent_m0_waitrequest;                                                                                   // ledr_s1_translator:uav_waitrequest -> ledr_s1_agent:m0_waitrequest
	wire          ledr_s1_agent_m0_debugaccess;                                                                                   // ledr_s1_agent:m0_debugaccess -> ledr_s1_translator:uav_debugaccess
	wire   [31:0] ledr_s1_agent_m0_address;                                                                                       // ledr_s1_agent:m0_address -> ledr_s1_translator:uav_address
	wire    [3:0] ledr_s1_agent_m0_byteenable;                                                                                    // ledr_s1_agent:m0_byteenable -> ledr_s1_translator:uav_byteenable
	wire          ledr_s1_agent_m0_read;                                                                                          // ledr_s1_agent:m0_read -> ledr_s1_translator:uav_read
	wire          ledr_s1_agent_m0_readdatavalid;                                                                                 // ledr_s1_translator:uav_readdatavalid -> ledr_s1_agent:m0_readdatavalid
	wire          ledr_s1_agent_m0_lock;                                                                                          // ledr_s1_agent:m0_lock -> ledr_s1_translator:uav_lock
	wire   [31:0] ledr_s1_agent_m0_writedata;                                                                                     // ledr_s1_agent:m0_writedata -> ledr_s1_translator:uav_writedata
	wire          ledr_s1_agent_m0_write;                                                                                         // ledr_s1_agent:m0_write -> ledr_s1_translator:uav_write
	wire    [2:0] ledr_s1_agent_m0_burstcount;                                                                                    // ledr_s1_agent:m0_burstcount -> ledr_s1_translator:uav_burstcount
	wire          ledr_s1_agent_rf_source_valid;                                                                                  // ledr_s1_agent:rf_source_valid -> ledr_s1_agent_rsp_fifo:in_valid
	wire  [112:0] ledr_s1_agent_rf_source_data;                                                                                   // ledr_s1_agent:rf_source_data -> ledr_s1_agent_rsp_fifo:in_data
	wire          ledr_s1_agent_rf_source_ready;                                                                                  // ledr_s1_agent_rsp_fifo:in_ready -> ledr_s1_agent:rf_source_ready
	wire          ledr_s1_agent_rf_source_startofpacket;                                                                          // ledr_s1_agent:rf_source_startofpacket -> ledr_s1_agent_rsp_fifo:in_startofpacket
	wire          ledr_s1_agent_rf_source_endofpacket;                                                                            // ledr_s1_agent:rf_source_endofpacket -> ledr_s1_agent_rsp_fifo:in_endofpacket
	wire          ledr_s1_agent_rsp_fifo_out_valid;                                                                               // ledr_s1_agent_rsp_fifo:out_valid -> ledr_s1_agent:rf_sink_valid
	wire  [112:0] ledr_s1_agent_rsp_fifo_out_data;                                                                                // ledr_s1_agent_rsp_fifo:out_data -> ledr_s1_agent:rf_sink_data
	wire          ledr_s1_agent_rsp_fifo_out_ready;                                                                               // ledr_s1_agent:rf_sink_ready -> ledr_s1_agent_rsp_fifo:out_ready
	wire          ledr_s1_agent_rsp_fifo_out_startofpacket;                                                                       // ledr_s1_agent_rsp_fifo:out_startofpacket -> ledr_s1_agent:rf_sink_startofpacket
	wire          ledr_s1_agent_rsp_fifo_out_endofpacket;                                                                         // ledr_s1_agent_rsp_fifo:out_endofpacket -> ledr_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_020_src_valid;                                                                                          // cmd_mux_020:src_valid -> ledr_s1_agent:cp_valid
	wire  [111:0] cmd_mux_020_src_data;                                                                                           // cmd_mux_020:src_data -> ledr_s1_agent:cp_data
	wire          cmd_mux_020_src_ready;                                                                                          // ledr_s1_agent:cp_ready -> cmd_mux_020:src_ready
	wire   [20:0] cmd_mux_020_src_channel;                                                                                        // cmd_mux_020:src_channel -> ledr_s1_agent:cp_channel
	wire          cmd_mux_020_src_startofpacket;                                                                                  // cmd_mux_020:src_startofpacket -> ledr_s1_agent:cp_startofpacket
	wire          cmd_mux_020_src_endofpacket;                                                                                    // cmd_mux_020:src_endofpacket -> ledr_s1_agent:cp_endofpacket
	wire          pixelbuff_avalon_pixel_dma_master_agent_cp_valid;                                                               // pixelbuff_avalon_pixel_dma_master_agent:cp_valid -> router:sink_valid
	wire   [84:0] pixelbuff_avalon_pixel_dma_master_agent_cp_data;                                                                // pixelbuff_avalon_pixel_dma_master_agent:cp_data -> router:sink_data
	wire          pixelbuff_avalon_pixel_dma_master_agent_cp_ready;                                                               // router:sink_ready -> pixelbuff_avalon_pixel_dma_master_agent:cp_ready
	wire          pixelbuff_avalon_pixel_dma_master_agent_cp_startofpacket;                                                       // pixelbuff_avalon_pixel_dma_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          pixelbuff_avalon_pixel_dma_master_agent_cp_endofpacket;                                                         // pixelbuff_avalon_pixel_dma_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                                                               // router:src_valid -> cmd_demux:sink_valid
	wire   [84:0] router_src_data;                                                                                                // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                                                               // cmd_demux:sink_ready -> router:src_ready
	wire   [20:0] router_src_channel;                                                                                             // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                                                       // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                                                         // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          cpu_data_master_agent_cp_valid;                                                                                 // cpu_data_master_agent:cp_valid -> router_001:sink_valid
	wire  [111:0] cpu_data_master_agent_cp_data;                                                                                  // cpu_data_master_agent:cp_data -> router_001:sink_data
	wire          cpu_data_master_agent_cp_ready;                                                                                 // router_001:sink_ready -> cpu_data_master_agent:cp_ready
	wire          cpu_data_master_agent_cp_startofpacket;                                                                         // cpu_data_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          cpu_data_master_agent_cp_endofpacket;                                                                           // cpu_data_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          cpu_instruction_master_agent_cp_valid;                                                                          // cpu_instruction_master_agent:cp_valid -> router_002:sink_valid
	wire  [111:0] cpu_instruction_master_agent_cp_data;                                                                           // cpu_instruction_master_agent:cp_data -> router_002:sink_data
	wire          cpu_instruction_master_agent_cp_ready;                                                                          // router_002:sink_ready -> cpu_instruction_master_agent:cp_ready
	wire          cpu_instruction_master_agent_cp_startofpacket;                                                                  // cpu_instruction_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          cpu_instruction_master_agent_cp_endofpacket;                                                                    // cpu_instruction_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          ram_s1_agent_rp_valid;                                                                                          // ram_s1_agent:rp_valid -> router_003:sink_valid
	wire  [111:0] ram_s1_agent_rp_data;                                                                                           // ram_s1_agent:rp_data -> router_003:sink_data
	wire          ram_s1_agent_rp_ready;                                                                                          // router_003:sink_ready -> ram_s1_agent:rp_ready
	wire          ram_s1_agent_rp_startofpacket;                                                                                  // ram_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          ram_s1_agent_rp_endofpacket;                                                                                    // ram_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                                           // router_003:src_valid -> rsp_demux:sink_valid
	wire  [111:0] router_003_src_data;                                                                                            // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                                           // rsp_demux:sink_ready -> router_003:src_ready
	wire   [20:0] router_003_src_channel;                                                                                         // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                                                   // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                                     // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_valid;                                         // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rp_valid -> router_004:sink_valid
	wire   [84:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_data;                                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rp_data -> router_004:sink_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_ready;                                         // router_004:sink_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rp_ready
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket;                                 // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket;                                   // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                                           // router_004:src_valid -> rsp_demux_001:sink_valid
	wire   [84:0] router_004_src_data;                                                                                            // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                                           // rsp_demux_001:sink_ready -> router_004:src_ready
	wire   [20:0] router_004_src_channel;                                                                                         // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                                                   // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                                     // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          charbuff_avalon_char_buffer_slave_agent_rp_valid;                                                               // charbuff_avalon_char_buffer_slave_agent:rp_valid -> router_005:sink_valid
	wire   [84:0] charbuff_avalon_char_buffer_slave_agent_rp_data;                                                                // charbuff_avalon_char_buffer_slave_agent:rp_data -> router_005:sink_data
	wire          charbuff_avalon_char_buffer_slave_agent_rp_ready;                                                               // router_005:sink_ready -> charbuff_avalon_char_buffer_slave_agent:rp_ready
	wire          charbuff_avalon_char_buffer_slave_agent_rp_startofpacket;                                                       // charbuff_avalon_char_buffer_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          charbuff_avalon_char_buffer_slave_agent_rp_endofpacket;                                                         // charbuff_avalon_char_buffer_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                                           // router_005:src_valid -> rsp_demux_002:sink_valid
	wire   [84:0] router_005_src_data;                                                                                            // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                                           // rsp_demux_002:sink_ready -> router_005:src_ready
	wire   [20:0] router_005_src_channel;                                                                                         // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                                                   // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                                     // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          charbuff_avalon_char_control_slave_agent_rp_valid;                                                              // charbuff_avalon_char_control_slave_agent:rp_valid -> router_006:sink_valid
	wire  [111:0] charbuff_avalon_char_control_slave_agent_rp_data;                                                               // charbuff_avalon_char_control_slave_agent:rp_data -> router_006:sink_data
	wire          charbuff_avalon_char_control_slave_agent_rp_ready;                                                              // router_006:sink_ready -> charbuff_avalon_char_control_slave_agent:rp_ready
	wire          charbuff_avalon_char_control_slave_agent_rp_startofpacket;                                                      // charbuff_avalon_char_control_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          charbuff_avalon_char_control_slave_agent_rp_endofpacket;                                                        // charbuff_avalon_char_control_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                                           // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [111:0] router_006_src_data;                                                                                            // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                                                           // rsp_demux_003:sink_ready -> router_006:src_ready
	wire   [20:0] router_006_src_channel;                                                                                         // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                                                   // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                                                     // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          pixelbuff_avalon_control_slave_agent_rp_valid;                                                                  // pixelbuff_avalon_control_slave_agent:rp_valid -> router_007:sink_valid
	wire  [111:0] pixelbuff_avalon_control_slave_agent_rp_data;                                                                   // pixelbuff_avalon_control_slave_agent:rp_data -> router_007:sink_data
	wire          pixelbuff_avalon_control_slave_agent_rp_ready;                                                                  // router_007:sink_ready -> pixelbuff_avalon_control_slave_agent:rp_ready
	wire          pixelbuff_avalon_control_slave_agent_rp_startofpacket;                                                          // pixelbuff_avalon_control_slave_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          pixelbuff_avalon_control_slave_agent_rp_endofpacket;                                                            // pixelbuff_avalon_control_slave_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                                                           // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [111:0] router_007_src_data;                                                                                            // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                                                           // rsp_demux_004:sink_ready -> router_007:src_ready
	wire   [20:0] router_007_src_channel;                                                                                         // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                                                   // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                                                     // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rp_valid;                                                                     // jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_008:sink_valid
	wire  [111:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                                                      // jtag_uart_avalon_jtag_slave_agent:rp_data -> router_008:sink_data
	wire          jtag_uart_avalon_jtag_slave_agent_rp_ready;                                                                     // router_008:sink_ready -> jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                                                             // jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                                                               // jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                                                           // router_008:src_valid -> rsp_demux_005:sink_valid
	wire  [111:0] router_008_src_data;                                                                                            // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                                                           // rsp_demux_005:sink_ready -> router_008:src_ready
	wire   [20:0] router_008_src_channel;                                                                                         // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                                                   // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                                                     // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rp_valid;                                                          // video_rgb_resampler_0_avalon_rgb_slave_agent:rp_valid -> router_009:sink_valid
	wire  [111:0] video_rgb_resampler_0_avalon_rgb_slave_agent_rp_data;                                                           // video_rgb_resampler_0_avalon_rgb_slave_agent:rp_data -> router_009:sink_data
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rp_ready;                                                          // router_009:sink_ready -> video_rgb_resampler_0_avalon_rgb_slave_agent:rp_ready
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rp_startofpacket;                                                  // video_rgb_resampler_0_avalon_rgb_slave_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rp_endofpacket;                                                    // video_rgb_resampler_0_avalon_rgb_slave_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                                                           // router_009:src_valid -> rsp_demux_006:sink_valid
	wire  [111:0] router_009_src_data;                                                                                            // router_009:src_data -> rsp_demux_006:sink_data
	wire          router_009_src_ready;                                                                                           // rsp_demux_006:sink_ready -> router_009:src_ready
	wire   [20:0] router_009_src_channel;                                                                                         // router_009:src_channel -> rsp_demux_006:sink_channel
	wire          router_009_src_startofpacket;                                                                                   // router_009:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_009_src_endofpacket;                                                                                     // router_009:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          sysid_qsys_0_control_slave_agent_rp_valid;                                                                      // sysid_qsys_0_control_slave_agent:rp_valid -> router_010:sink_valid
	wire  [111:0] sysid_qsys_0_control_slave_agent_rp_data;                                                                       // sysid_qsys_0_control_slave_agent:rp_data -> router_010:sink_data
	wire          sysid_qsys_0_control_slave_agent_rp_ready;                                                                      // router_010:sink_ready -> sysid_qsys_0_control_slave_agent:rp_ready
	wire          sysid_qsys_0_control_slave_agent_rp_startofpacket;                                                              // sysid_qsys_0_control_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          sysid_qsys_0_control_slave_agent_rp_endofpacket;                                                                // sysid_qsys_0_control_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                                                           // router_010:src_valid -> rsp_demux_007:sink_valid
	wire  [111:0] router_010_src_data;                                                                                            // router_010:src_data -> rsp_demux_007:sink_data
	wire          router_010_src_ready;                                                                                           // rsp_demux_007:sink_ready -> router_010:src_ready
	wire   [20:0] router_010_src_channel;                                                                                         // router_010:src_channel -> rsp_demux_007:sink_channel
	wire          router_010_src_startofpacket;                                                                                   // router_010:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_010_src_endofpacket;                                                                                     // router_010:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          cpu_debug_mem_slave_agent_rp_valid;                                                                             // cpu_debug_mem_slave_agent:rp_valid -> router_011:sink_valid
	wire  [111:0] cpu_debug_mem_slave_agent_rp_data;                                                                              // cpu_debug_mem_slave_agent:rp_data -> router_011:sink_data
	wire          cpu_debug_mem_slave_agent_rp_ready;                                                                             // router_011:sink_ready -> cpu_debug_mem_slave_agent:rp_ready
	wire          cpu_debug_mem_slave_agent_rp_startofpacket;                                                                     // cpu_debug_mem_slave_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          cpu_debug_mem_slave_agent_rp_endofpacket;                                                                       // cpu_debug_mem_slave_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                                                           // router_011:src_valid -> rsp_demux_008:sink_valid
	wire  [111:0] router_011_src_data;                                                                                            // router_011:src_data -> rsp_demux_008:sink_data
	wire          router_011_src_ready;                                                                                           // rsp_demux_008:sink_ready -> router_011:src_ready
	wire   [20:0] router_011_src_channel;                                                                                         // router_011:src_channel -> rsp_demux_008:sink_channel
	wire          router_011_src_startofpacket;                                                                                   // router_011:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_011_src_endofpacket;                                                                                     // router_011:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          pll_pll_slave_agent_rp_valid;                                                                                   // pll_pll_slave_agent:rp_valid -> router_012:sink_valid
	wire  [111:0] pll_pll_slave_agent_rp_data;                                                                                    // pll_pll_slave_agent:rp_data -> router_012:sink_data
	wire          pll_pll_slave_agent_rp_ready;                                                                                   // router_012:sink_ready -> pll_pll_slave_agent:rp_ready
	wire          pll_pll_slave_agent_rp_startofpacket;                                                                           // pll_pll_slave_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          pll_pll_slave_agent_rp_endofpacket;                                                                             // pll_pll_slave_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                                                           // router_012:src_valid -> rsp_demux_009:sink_valid
	wire  [111:0] router_012_src_data;                                                                                            // router_012:src_data -> rsp_demux_009:sink_data
	wire          router_012_src_ready;                                                                                           // rsp_demux_009:sink_ready -> router_012:src_ready
	wire   [20:0] router_012_src_channel;                                                                                         // router_012:src_channel -> rsp_demux_009:sink_channel
	wire          router_012_src_startofpacket;                                                                                   // router_012:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_012_src_endofpacket;                                                                                     // router_012:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          sdram_s1_agent_rp_valid;                                                                                        // sdram_s1_agent:rp_valid -> router_013:sink_valid
	wire   [93:0] sdram_s1_agent_rp_data;                                                                                         // sdram_s1_agent:rp_data -> router_013:sink_data
	wire          sdram_s1_agent_rp_ready;                                                                                        // router_013:sink_ready -> sdram_s1_agent:rp_ready
	wire          sdram_s1_agent_rp_startofpacket;                                                                                // sdram_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          sdram_s1_agent_rp_endofpacket;                                                                                  // sdram_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                                                           // router_013:src_valid -> rsp_demux_010:sink_valid
	wire   [93:0] router_013_src_data;                                                                                            // router_013:src_data -> rsp_demux_010:sink_data
	wire          router_013_src_ready;                                                                                           // rsp_demux_010:sink_ready -> router_013:src_ready
	wire   [20:0] router_013_src_channel;                                                                                         // router_013:src_channel -> rsp_demux_010:sink_channel
	wire          router_013_src_startofpacket;                                                                                   // router_013:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_013_src_endofpacket;                                                                                     // router_013:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          timer_0_s1_agent_rp_valid;                                                                                      // timer_0_s1_agent:rp_valid -> router_014:sink_valid
	wire  [111:0] timer_0_s1_agent_rp_data;                                                                                       // timer_0_s1_agent:rp_data -> router_014:sink_data
	wire          timer_0_s1_agent_rp_ready;                                                                                      // router_014:sink_ready -> timer_0_s1_agent:rp_ready
	wire          timer_0_s1_agent_rp_startofpacket;                                                                              // timer_0_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          timer_0_s1_agent_rp_endofpacket;                                                                                // timer_0_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                                                                           // router_014:src_valid -> rsp_demux_011:sink_valid
	wire  [111:0] router_014_src_data;                                                                                            // router_014:src_data -> rsp_demux_011:sink_data
	wire          router_014_src_ready;                                                                                           // rsp_demux_011:sink_ready -> router_014:src_ready
	wire   [20:0] router_014_src_channel;                                                                                         // router_014:src_channel -> rsp_demux_011:sink_channel
	wire          router_014_src_startofpacket;                                                                                   // router_014:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire          router_014_src_endofpacket;                                                                                     // router_014:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire          hex0_s1_agent_rp_valid;                                                                                         // hex0_s1_agent:rp_valid -> router_015:sink_valid
	wire  [111:0] hex0_s1_agent_rp_data;                                                                                          // hex0_s1_agent:rp_data -> router_015:sink_data
	wire          hex0_s1_agent_rp_ready;                                                                                         // router_015:sink_ready -> hex0_s1_agent:rp_ready
	wire          hex0_s1_agent_rp_startofpacket;                                                                                 // hex0_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          hex0_s1_agent_rp_endofpacket;                                                                                   // hex0_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                                                                           // router_015:src_valid -> rsp_demux_012:sink_valid
	wire  [111:0] router_015_src_data;                                                                                            // router_015:src_data -> rsp_demux_012:sink_data
	wire          router_015_src_ready;                                                                                           // rsp_demux_012:sink_ready -> router_015:src_ready
	wire   [20:0] router_015_src_channel;                                                                                         // router_015:src_channel -> rsp_demux_012:sink_channel
	wire          router_015_src_startofpacket;                                                                                   // router_015:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire          router_015_src_endofpacket;                                                                                     // router_015:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire          hex1_s1_agent_rp_valid;                                                                                         // hex1_s1_agent:rp_valid -> router_016:sink_valid
	wire  [111:0] hex1_s1_agent_rp_data;                                                                                          // hex1_s1_agent:rp_data -> router_016:sink_data
	wire          hex1_s1_agent_rp_ready;                                                                                         // router_016:sink_ready -> hex1_s1_agent:rp_ready
	wire          hex1_s1_agent_rp_startofpacket;                                                                                 // hex1_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          hex1_s1_agent_rp_endofpacket;                                                                                   // hex1_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          router_016_src_valid;                                                                                           // router_016:src_valid -> rsp_demux_013:sink_valid
	wire  [111:0] router_016_src_data;                                                                                            // router_016:src_data -> rsp_demux_013:sink_data
	wire          router_016_src_ready;                                                                                           // rsp_demux_013:sink_ready -> router_016:src_ready
	wire   [20:0] router_016_src_channel;                                                                                         // router_016:src_channel -> rsp_demux_013:sink_channel
	wire          router_016_src_startofpacket;                                                                                   // router_016:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire          router_016_src_endofpacket;                                                                                     // router_016:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire          hex2_s1_agent_rp_valid;                                                                                         // hex2_s1_agent:rp_valid -> router_017:sink_valid
	wire  [111:0] hex2_s1_agent_rp_data;                                                                                          // hex2_s1_agent:rp_data -> router_017:sink_data
	wire          hex2_s1_agent_rp_ready;                                                                                         // router_017:sink_ready -> hex2_s1_agent:rp_ready
	wire          hex2_s1_agent_rp_startofpacket;                                                                                 // hex2_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire          hex2_s1_agent_rp_endofpacket;                                                                                   // hex2_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire          router_017_src_valid;                                                                                           // router_017:src_valid -> rsp_demux_014:sink_valid
	wire  [111:0] router_017_src_data;                                                                                            // router_017:src_data -> rsp_demux_014:sink_data
	wire          router_017_src_ready;                                                                                           // rsp_demux_014:sink_ready -> router_017:src_ready
	wire   [20:0] router_017_src_channel;                                                                                         // router_017:src_channel -> rsp_demux_014:sink_channel
	wire          router_017_src_startofpacket;                                                                                   // router_017:src_startofpacket -> rsp_demux_014:sink_startofpacket
	wire          router_017_src_endofpacket;                                                                                     // router_017:src_endofpacket -> rsp_demux_014:sink_endofpacket
	wire          hex3_s1_agent_rp_valid;                                                                                         // hex3_s1_agent:rp_valid -> router_018:sink_valid
	wire  [111:0] hex3_s1_agent_rp_data;                                                                                          // hex3_s1_agent:rp_data -> router_018:sink_data
	wire          hex3_s1_agent_rp_ready;                                                                                         // router_018:sink_ready -> hex3_s1_agent:rp_ready
	wire          hex3_s1_agent_rp_startofpacket;                                                                                 // hex3_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire          hex3_s1_agent_rp_endofpacket;                                                                                   // hex3_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire          router_018_src_valid;                                                                                           // router_018:src_valid -> rsp_demux_015:sink_valid
	wire  [111:0] router_018_src_data;                                                                                            // router_018:src_data -> rsp_demux_015:sink_data
	wire          router_018_src_ready;                                                                                           // rsp_demux_015:sink_ready -> router_018:src_ready
	wire   [20:0] router_018_src_channel;                                                                                         // router_018:src_channel -> rsp_demux_015:sink_channel
	wire          router_018_src_startofpacket;                                                                                   // router_018:src_startofpacket -> rsp_demux_015:sink_startofpacket
	wire          router_018_src_endofpacket;                                                                                     // router_018:src_endofpacket -> rsp_demux_015:sink_endofpacket
	wire          hex4_s1_agent_rp_valid;                                                                                         // hex4_s1_agent:rp_valid -> router_019:sink_valid
	wire  [111:0] hex4_s1_agent_rp_data;                                                                                          // hex4_s1_agent:rp_data -> router_019:sink_data
	wire          hex4_s1_agent_rp_ready;                                                                                         // router_019:sink_ready -> hex4_s1_agent:rp_ready
	wire          hex4_s1_agent_rp_startofpacket;                                                                                 // hex4_s1_agent:rp_startofpacket -> router_019:sink_startofpacket
	wire          hex4_s1_agent_rp_endofpacket;                                                                                   // hex4_s1_agent:rp_endofpacket -> router_019:sink_endofpacket
	wire          router_019_src_valid;                                                                                           // router_019:src_valid -> rsp_demux_016:sink_valid
	wire  [111:0] router_019_src_data;                                                                                            // router_019:src_data -> rsp_demux_016:sink_data
	wire          router_019_src_ready;                                                                                           // rsp_demux_016:sink_ready -> router_019:src_ready
	wire   [20:0] router_019_src_channel;                                                                                         // router_019:src_channel -> rsp_demux_016:sink_channel
	wire          router_019_src_startofpacket;                                                                                   // router_019:src_startofpacket -> rsp_demux_016:sink_startofpacket
	wire          router_019_src_endofpacket;                                                                                     // router_019:src_endofpacket -> rsp_demux_016:sink_endofpacket
	wire          hex5_s1_agent_rp_valid;                                                                                         // hex5_s1_agent:rp_valid -> router_020:sink_valid
	wire  [111:0] hex5_s1_agent_rp_data;                                                                                          // hex5_s1_agent:rp_data -> router_020:sink_data
	wire          hex5_s1_agent_rp_ready;                                                                                         // router_020:sink_ready -> hex5_s1_agent:rp_ready
	wire          hex5_s1_agent_rp_startofpacket;                                                                                 // hex5_s1_agent:rp_startofpacket -> router_020:sink_startofpacket
	wire          hex5_s1_agent_rp_endofpacket;                                                                                   // hex5_s1_agent:rp_endofpacket -> router_020:sink_endofpacket
	wire          router_020_src_valid;                                                                                           // router_020:src_valid -> rsp_demux_017:sink_valid
	wire  [111:0] router_020_src_data;                                                                                            // router_020:src_data -> rsp_demux_017:sink_data
	wire          router_020_src_ready;                                                                                           // rsp_demux_017:sink_ready -> router_020:src_ready
	wire   [20:0] router_020_src_channel;                                                                                         // router_020:src_channel -> rsp_demux_017:sink_channel
	wire          router_020_src_startofpacket;                                                                                   // router_020:src_startofpacket -> rsp_demux_017:sink_startofpacket
	wire          router_020_src_endofpacket;                                                                                     // router_020:src_endofpacket -> rsp_demux_017:sink_endofpacket
	wire          sw_s1_agent_rp_valid;                                                                                           // sw_s1_agent:rp_valid -> router_021:sink_valid
	wire  [111:0] sw_s1_agent_rp_data;                                                                                            // sw_s1_agent:rp_data -> router_021:sink_data
	wire          sw_s1_agent_rp_ready;                                                                                           // router_021:sink_ready -> sw_s1_agent:rp_ready
	wire          sw_s1_agent_rp_startofpacket;                                                                                   // sw_s1_agent:rp_startofpacket -> router_021:sink_startofpacket
	wire          sw_s1_agent_rp_endofpacket;                                                                                     // sw_s1_agent:rp_endofpacket -> router_021:sink_endofpacket
	wire          router_021_src_valid;                                                                                           // router_021:src_valid -> rsp_demux_018:sink_valid
	wire  [111:0] router_021_src_data;                                                                                            // router_021:src_data -> rsp_demux_018:sink_data
	wire          router_021_src_ready;                                                                                           // rsp_demux_018:sink_ready -> router_021:src_ready
	wire   [20:0] router_021_src_channel;                                                                                         // router_021:src_channel -> rsp_demux_018:sink_channel
	wire          router_021_src_startofpacket;                                                                                   // router_021:src_startofpacket -> rsp_demux_018:sink_startofpacket
	wire          router_021_src_endofpacket;                                                                                     // router_021:src_endofpacket -> rsp_demux_018:sink_endofpacket
	wire          key_s1_agent_rp_valid;                                                                                          // key_s1_agent:rp_valid -> router_022:sink_valid
	wire  [111:0] key_s1_agent_rp_data;                                                                                           // key_s1_agent:rp_data -> router_022:sink_data
	wire          key_s1_agent_rp_ready;                                                                                          // router_022:sink_ready -> key_s1_agent:rp_ready
	wire          key_s1_agent_rp_startofpacket;                                                                                  // key_s1_agent:rp_startofpacket -> router_022:sink_startofpacket
	wire          key_s1_agent_rp_endofpacket;                                                                                    // key_s1_agent:rp_endofpacket -> router_022:sink_endofpacket
	wire          router_022_src_valid;                                                                                           // router_022:src_valid -> rsp_demux_019:sink_valid
	wire  [111:0] router_022_src_data;                                                                                            // router_022:src_data -> rsp_demux_019:sink_data
	wire          router_022_src_ready;                                                                                           // rsp_demux_019:sink_ready -> router_022:src_ready
	wire   [20:0] router_022_src_channel;                                                                                         // router_022:src_channel -> rsp_demux_019:sink_channel
	wire          router_022_src_startofpacket;                                                                                   // router_022:src_startofpacket -> rsp_demux_019:sink_startofpacket
	wire          router_022_src_endofpacket;                                                                                     // router_022:src_endofpacket -> rsp_demux_019:sink_endofpacket
	wire          ledr_s1_agent_rp_valid;                                                                                         // ledr_s1_agent:rp_valid -> router_023:sink_valid
	wire  [111:0] ledr_s1_agent_rp_data;                                                                                          // ledr_s1_agent:rp_data -> router_023:sink_data
	wire          ledr_s1_agent_rp_ready;                                                                                         // router_023:sink_ready -> ledr_s1_agent:rp_ready
	wire          ledr_s1_agent_rp_startofpacket;                                                                                 // ledr_s1_agent:rp_startofpacket -> router_023:sink_startofpacket
	wire          ledr_s1_agent_rp_endofpacket;                                                                                   // ledr_s1_agent:rp_endofpacket -> router_023:sink_endofpacket
	wire          router_023_src_valid;                                                                                           // router_023:src_valid -> rsp_demux_020:sink_valid
	wire  [111:0] router_023_src_data;                                                                                            // router_023:src_data -> rsp_demux_020:sink_data
	wire          router_023_src_ready;                                                                                           // rsp_demux_020:sink_ready -> router_023:src_ready
	wire   [20:0] router_023_src_channel;                                                                                         // router_023:src_channel -> rsp_demux_020:sink_channel
	wire          router_023_src_startofpacket;                                                                                   // router_023:src_startofpacket -> rsp_demux_020:sink_startofpacket
	wire          router_023_src_endofpacket;                                                                                     // router_023:src_endofpacket -> rsp_demux_020:sink_endofpacket
	wire          router_001_src_valid;                                                                                           // router_001:src_valid -> cpu_data_master_limiter:cmd_sink_valid
	wire  [111:0] router_001_src_data;                                                                                            // router_001:src_data -> cpu_data_master_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                                           // cpu_data_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [20:0] router_001_src_channel;                                                                                         // router_001:src_channel -> cpu_data_master_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                                                   // router_001:src_startofpacket -> cpu_data_master_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                                                     // router_001:src_endofpacket -> cpu_data_master_limiter:cmd_sink_endofpacket
	wire  [111:0] cpu_data_master_limiter_cmd_src_data;                                                                           // cpu_data_master_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          cpu_data_master_limiter_cmd_src_ready;                                                                          // cmd_demux_001:sink_ready -> cpu_data_master_limiter:cmd_src_ready
	wire   [20:0] cpu_data_master_limiter_cmd_src_channel;                                                                        // cpu_data_master_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          cpu_data_master_limiter_cmd_src_startofpacket;                                                                  // cpu_data_master_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          cpu_data_master_limiter_cmd_src_endofpacket;                                                                    // cpu_data_master_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                                          // rsp_mux_001:src_valid -> cpu_data_master_limiter:rsp_sink_valid
	wire  [111:0] rsp_mux_001_src_data;                                                                                           // rsp_mux_001:src_data -> cpu_data_master_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                                                          // cpu_data_master_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [20:0] rsp_mux_001_src_channel;                                                                                        // rsp_mux_001:src_channel -> cpu_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                                                  // rsp_mux_001:src_startofpacket -> cpu_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                                    // rsp_mux_001:src_endofpacket -> cpu_data_master_limiter:rsp_sink_endofpacket
	wire          cpu_data_master_limiter_rsp_src_valid;                                                                          // cpu_data_master_limiter:rsp_src_valid -> cpu_data_master_agent:rp_valid
	wire  [111:0] cpu_data_master_limiter_rsp_src_data;                                                                           // cpu_data_master_limiter:rsp_src_data -> cpu_data_master_agent:rp_data
	wire          cpu_data_master_limiter_rsp_src_ready;                                                                          // cpu_data_master_agent:rp_ready -> cpu_data_master_limiter:rsp_src_ready
	wire   [20:0] cpu_data_master_limiter_rsp_src_channel;                                                                        // cpu_data_master_limiter:rsp_src_channel -> cpu_data_master_agent:rp_channel
	wire          cpu_data_master_limiter_rsp_src_startofpacket;                                                                  // cpu_data_master_limiter:rsp_src_startofpacket -> cpu_data_master_agent:rp_startofpacket
	wire          cpu_data_master_limiter_rsp_src_endofpacket;                                                                    // cpu_data_master_limiter:rsp_src_endofpacket -> cpu_data_master_agent:rp_endofpacket
	wire          router_002_src_valid;                                                                                           // router_002:src_valid -> cpu_instruction_master_limiter:cmd_sink_valid
	wire  [111:0] router_002_src_data;                                                                                            // router_002:src_data -> cpu_instruction_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                                                           // cpu_instruction_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire   [20:0] router_002_src_channel;                                                                                         // router_002:src_channel -> cpu_instruction_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                                                   // router_002:src_startofpacket -> cpu_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                                                     // router_002:src_endofpacket -> cpu_instruction_master_limiter:cmd_sink_endofpacket
	wire  [111:0] cpu_instruction_master_limiter_cmd_src_data;                                                                    // cpu_instruction_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          cpu_instruction_master_limiter_cmd_src_ready;                                                                   // cmd_demux_002:sink_ready -> cpu_instruction_master_limiter:cmd_src_ready
	wire   [20:0] cpu_instruction_master_limiter_cmd_src_channel;                                                                 // cpu_instruction_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          cpu_instruction_master_limiter_cmd_src_startofpacket;                                                           // cpu_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          cpu_instruction_master_limiter_cmd_src_endofpacket;                                                             // cpu_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                                                          // rsp_mux_002:src_valid -> cpu_instruction_master_limiter:rsp_sink_valid
	wire  [111:0] rsp_mux_002_src_data;                                                                                           // rsp_mux_002:src_data -> cpu_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                                                          // cpu_instruction_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire   [20:0] rsp_mux_002_src_channel;                                                                                        // rsp_mux_002:src_channel -> cpu_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                                                  // rsp_mux_002:src_startofpacket -> cpu_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                                    // rsp_mux_002:src_endofpacket -> cpu_instruction_master_limiter:rsp_sink_endofpacket
	wire          cpu_instruction_master_limiter_rsp_src_valid;                                                                   // cpu_instruction_master_limiter:rsp_src_valid -> cpu_instruction_master_agent:rp_valid
	wire  [111:0] cpu_instruction_master_limiter_rsp_src_data;                                                                    // cpu_instruction_master_limiter:rsp_src_data -> cpu_instruction_master_agent:rp_data
	wire          cpu_instruction_master_limiter_rsp_src_ready;                                                                   // cpu_instruction_master_agent:rp_ready -> cpu_instruction_master_limiter:rsp_src_ready
	wire   [20:0] cpu_instruction_master_limiter_rsp_src_channel;                                                                 // cpu_instruction_master_limiter:rsp_src_channel -> cpu_instruction_master_agent:rp_channel
	wire          cpu_instruction_master_limiter_rsp_src_startofpacket;                                                           // cpu_instruction_master_limiter:rsp_src_startofpacket -> cpu_instruction_master_agent:rp_startofpacket
	wire          cpu_instruction_master_limiter_rsp_src_endofpacket;                                                             // cpu_instruction_master_limiter:rsp_src_endofpacket -> cpu_instruction_master_agent:rp_endofpacket
	wire          cmd_mux_001_src_valid;                                                                                          // cmd_mux_001:src_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_valid
	wire   [84:0] cmd_mux_001_src_data;                                                                                           // cmd_mux_001:src_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                                                                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire   [20:0] cmd_mux_001_src_channel;                                                                                        // cmd_mux_001:src_channel -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                                                                  // cmd_mux_001:src_startofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                                    // cmd_mux_001:src_endofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_endofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid;                            // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_valid
	wire   [84:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data;                             // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready;                            // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_ready
	wire   [20:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel;                          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_channel -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_channel
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket;                    // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_startofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_startofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket;                      // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_endofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:cp_endofpacket
	wire          cmd_mux_002_src_valid;                                                                                          // cmd_mux_002:src_valid -> charbuff_avalon_char_buffer_slave_burst_adapter:sink0_valid
	wire   [84:0] cmd_mux_002_src_data;                                                                                           // cmd_mux_002:src_data -> charbuff_avalon_char_buffer_slave_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                                                                          // charbuff_avalon_char_buffer_slave_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire   [20:0] cmd_mux_002_src_channel;                                                                                        // cmd_mux_002:src_channel -> charbuff_avalon_char_buffer_slave_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                                                                  // cmd_mux_002:src_startofpacket -> charbuff_avalon_char_buffer_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                                    // cmd_mux_002:src_endofpacket -> charbuff_avalon_char_buffer_slave_burst_adapter:sink0_endofpacket
	wire          charbuff_avalon_char_buffer_slave_burst_adapter_source0_valid;                                                  // charbuff_avalon_char_buffer_slave_burst_adapter:source0_valid -> charbuff_avalon_char_buffer_slave_agent:cp_valid
	wire   [84:0] charbuff_avalon_char_buffer_slave_burst_adapter_source0_data;                                                   // charbuff_avalon_char_buffer_slave_burst_adapter:source0_data -> charbuff_avalon_char_buffer_slave_agent:cp_data
	wire          charbuff_avalon_char_buffer_slave_burst_adapter_source0_ready;                                                  // charbuff_avalon_char_buffer_slave_agent:cp_ready -> charbuff_avalon_char_buffer_slave_burst_adapter:source0_ready
	wire   [20:0] charbuff_avalon_char_buffer_slave_burst_adapter_source0_channel;                                                // charbuff_avalon_char_buffer_slave_burst_adapter:source0_channel -> charbuff_avalon_char_buffer_slave_agent:cp_channel
	wire          charbuff_avalon_char_buffer_slave_burst_adapter_source0_startofpacket;                                          // charbuff_avalon_char_buffer_slave_burst_adapter:source0_startofpacket -> charbuff_avalon_char_buffer_slave_agent:cp_startofpacket
	wire          charbuff_avalon_char_buffer_slave_burst_adapter_source0_endofpacket;                                            // charbuff_avalon_char_buffer_slave_burst_adapter:source0_endofpacket -> charbuff_avalon_char_buffer_slave_agent:cp_endofpacket
	wire          cmd_mux_010_src_valid;                                                                                          // cmd_mux_010:src_valid -> sdram_s1_burst_adapter:sink0_valid
	wire   [93:0] cmd_mux_010_src_data;                                                                                           // cmd_mux_010:src_data -> sdram_s1_burst_adapter:sink0_data
	wire          cmd_mux_010_src_ready;                                                                                          // sdram_s1_burst_adapter:sink0_ready -> cmd_mux_010:src_ready
	wire   [20:0] cmd_mux_010_src_channel;                                                                                        // cmd_mux_010:src_channel -> sdram_s1_burst_adapter:sink0_channel
	wire          cmd_mux_010_src_startofpacket;                                                                                  // cmd_mux_010:src_startofpacket -> sdram_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                                                                    // cmd_mux_010:src_endofpacket -> sdram_s1_burst_adapter:sink0_endofpacket
	wire          sdram_s1_burst_adapter_source0_valid;                                                                           // sdram_s1_burst_adapter:source0_valid -> sdram_s1_agent:cp_valid
	wire   [93:0] sdram_s1_burst_adapter_source0_data;                                                                            // sdram_s1_burst_adapter:source0_data -> sdram_s1_agent:cp_data
	wire          sdram_s1_burst_adapter_source0_ready;                                                                           // sdram_s1_agent:cp_ready -> sdram_s1_burst_adapter:source0_ready
	wire   [20:0] sdram_s1_burst_adapter_source0_channel;                                                                         // sdram_s1_burst_adapter:source0_channel -> sdram_s1_agent:cp_channel
	wire          sdram_s1_burst_adapter_source0_startofpacket;                                                                   // sdram_s1_burst_adapter:source0_startofpacket -> sdram_s1_agent:cp_startofpacket
	wire          sdram_s1_burst_adapter_source0_endofpacket;                                                                     // sdram_s1_burst_adapter:source0_endofpacket -> sdram_s1_agent:cp_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                                       // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [111:0] cmd_demux_001_src0_data;                                                                                        // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                                                       // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [20:0] cmd_demux_001_src0_channel;                                                                                     // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                                               // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                                 // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                                                                       // cmd_demux_001:src3_valid -> cmd_mux_003:sink0_valid
	wire  [111:0] cmd_demux_001_src3_data;                                                                                        // cmd_demux_001:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_001_src3_ready;                                                                                       // cmd_mux_003:sink0_ready -> cmd_demux_001:src3_ready
	wire   [20:0] cmd_demux_001_src3_channel;                                                                                     // cmd_demux_001:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_001_src3_startofpacket;                                                                               // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                                                 // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src4_valid;                                                                                       // cmd_demux_001:src4_valid -> cmd_mux_004:sink0_valid
	wire  [111:0] cmd_demux_001_src4_data;                                                                                        // cmd_demux_001:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_001_src4_ready;                                                                                       // cmd_mux_004:sink0_ready -> cmd_demux_001:src4_ready
	wire   [20:0] cmd_demux_001_src4_channel;                                                                                     // cmd_demux_001:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_001_src4_startofpacket;                                                                               // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                                                 // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src5_valid;                                                                                       // cmd_demux_001:src5_valid -> cmd_mux_005:sink0_valid
	wire  [111:0] cmd_demux_001_src5_data;                                                                                        // cmd_demux_001:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_001_src5_ready;                                                                                       // cmd_mux_005:sink0_ready -> cmd_demux_001:src5_ready
	wire   [20:0] cmd_demux_001_src5_channel;                                                                                     // cmd_demux_001:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_001_src5_startofpacket;                                                                               // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                                                                 // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src6_valid;                                                                                       // cmd_demux_001:src6_valid -> cmd_mux_006:sink0_valid
	wire  [111:0] cmd_demux_001_src6_data;                                                                                        // cmd_demux_001:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_001_src6_ready;                                                                                       // cmd_mux_006:sink0_ready -> cmd_demux_001:src6_ready
	wire   [20:0] cmd_demux_001_src6_channel;                                                                                     // cmd_demux_001:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_001_src6_startofpacket;                                                                               // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                                                                 // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_001_src7_valid;                                                                                       // cmd_demux_001:src7_valid -> cmd_mux_007:sink0_valid
	wire  [111:0] cmd_demux_001_src7_data;                                                                                        // cmd_demux_001:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_001_src7_ready;                                                                                       // cmd_mux_007:sink0_ready -> cmd_demux_001:src7_ready
	wire   [20:0] cmd_demux_001_src7_channel;                                                                                     // cmd_demux_001:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_001_src7_startofpacket;                                                                               // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                                                                 // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_001_src8_valid;                                                                                       // cmd_demux_001:src8_valid -> cmd_mux_008:sink0_valid
	wire  [111:0] cmd_demux_001_src8_data;                                                                                        // cmd_demux_001:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_001_src8_ready;                                                                                       // cmd_mux_008:sink0_ready -> cmd_demux_001:src8_ready
	wire   [20:0] cmd_demux_001_src8_channel;                                                                                     // cmd_demux_001:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_001_src8_startofpacket;                                                                               // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                                                                                 // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_001_src11_valid;                                                                                      // cmd_demux_001:src11_valid -> cmd_mux_011:sink0_valid
	wire  [111:0] cmd_demux_001_src11_data;                                                                                       // cmd_demux_001:src11_data -> cmd_mux_011:sink0_data
	wire          cmd_demux_001_src11_ready;                                                                                      // cmd_mux_011:sink0_ready -> cmd_demux_001:src11_ready
	wire   [20:0] cmd_demux_001_src11_channel;                                                                                    // cmd_demux_001:src11_channel -> cmd_mux_011:sink0_channel
	wire          cmd_demux_001_src11_startofpacket;                                                                              // cmd_demux_001:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire          cmd_demux_001_src11_endofpacket;                                                                                // cmd_demux_001:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire          cmd_demux_001_src12_valid;                                                                                      // cmd_demux_001:src12_valid -> cmd_mux_012:sink0_valid
	wire  [111:0] cmd_demux_001_src12_data;                                                                                       // cmd_demux_001:src12_data -> cmd_mux_012:sink0_data
	wire          cmd_demux_001_src12_ready;                                                                                      // cmd_mux_012:sink0_ready -> cmd_demux_001:src12_ready
	wire   [20:0] cmd_demux_001_src12_channel;                                                                                    // cmd_demux_001:src12_channel -> cmd_mux_012:sink0_channel
	wire          cmd_demux_001_src12_startofpacket;                                                                              // cmd_demux_001:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire          cmd_demux_001_src12_endofpacket;                                                                                // cmd_demux_001:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire          cmd_demux_001_src13_valid;                                                                                      // cmd_demux_001:src13_valid -> cmd_mux_013:sink0_valid
	wire  [111:0] cmd_demux_001_src13_data;                                                                                       // cmd_demux_001:src13_data -> cmd_mux_013:sink0_data
	wire          cmd_demux_001_src13_ready;                                                                                      // cmd_mux_013:sink0_ready -> cmd_demux_001:src13_ready
	wire   [20:0] cmd_demux_001_src13_channel;                                                                                    // cmd_demux_001:src13_channel -> cmd_mux_013:sink0_channel
	wire          cmd_demux_001_src13_startofpacket;                                                                              // cmd_demux_001:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire          cmd_demux_001_src13_endofpacket;                                                                                // cmd_demux_001:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire          cmd_demux_001_src14_valid;                                                                                      // cmd_demux_001:src14_valid -> cmd_mux_014:sink0_valid
	wire  [111:0] cmd_demux_001_src14_data;                                                                                       // cmd_demux_001:src14_data -> cmd_mux_014:sink0_data
	wire          cmd_demux_001_src14_ready;                                                                                      // cmd_mux_014:sink0_ready -> cmd_demux_001:src14_ready
	wire   [20:0] cmd_demux_001_src14_channel;                                                                                    // cmd_demux_001:src14_channel -> cmd_mux_014:sink0_channel
	wire          cmd_demux_001_src14_startofpacket;                                                                              // cmd_demux_001:src14_startofpacket -> cmd_mux_014:sink0_startofpacket
	wire          cmd_demux_001_src14_endofpacket;                                                                                // cmd_demux_001:src14_endofpacket -> cmd_mux_014:sink0_endofpacket
	wire          cmd_demux_001_src15_valid;                                                                                      // cmd_demux_001:src15_valid -> cmd_mux_015:sink0_valid
	wire  [111:0] cmd_demux_001_src15_data;                                                                                       // cmd_demux_001:src15_data -> cmd_mux_015:sink0_data
	wire          cmd_demux_001_src15_ready;                                                                                      // cmd_mux_015:sink0_ready -> cmd_demux_001:src15_ready
	wire   [20:0] cmd_demux_001_src15_channel;                                                                                    // cmd_demux_001:src15_channel -> cmd_mux_015:sink0_channel
	wire          cmd_demux_001_src15_startofpacket;                                                                              // cmd_demux_001:src15_startofpacket -> cmd_mux_015:sink0_startofpacket
	wire          cmd_demux_001_src15_endofpacket;                                                                                // cmd_demux_001:src15_endofpacket -> cmd_mux_015:sink0_endofpacket
	wire          cmd_demux_001_src16_valid;                                                                                      // cmd_demux_001:src16_valid -> cmd_mux_016:sink0_valid
	wire  [111:0] cmd_demux_001_src16_data;                                                                                       // cmd_demux_001:src16_data -> cmd_mux_016:sink0_data
	wire          cmd_demux_001_src16_ready;                                                                                      // cmd_mux_016:sink0_ready -> cmd_demux_001:src16_ready
	wire   [20:0] cmd_demux_001_src16_channel;                                                                                    // cmd_demux_001:src16_channel -> cmd_mux_016:sink0_channel
	wire          cmd_demux_001_src16_startofpacket;                                                                              // cmd_demux_001:src16_startofpacket -> cmd_mux_016:sink0_startofpacket
	wire          cmd_demux_001_src16_endofpacket;                                                                                // cmd_demux_001:src16_endofpacket -> cmd_mux_016:sink0_endofpacket
	wire          cmd_demux_001_src17_valid;                                                                                      // cmd_demux_001:src17_valid -> cmd_mux_017:sink0_valid
	wire  [111:0] cmd_demux_001_src17_data;                                                                                       // cmd_demux_001:src17_data -> cmd_mux_017:sink0_data
	wire          cmd_demux_001_src17_ready;                                                                                      // cmd_mux_017:sink0_ready -> cmd_demux_001:src17_ready
	wire   [20:0] cmd_demux_001_src17_channel;                                                                                    // cmd_demux_001:src17_channel -> cmd_mux_017:sink0_channel
	wire          cmd_demux_001_src17_startofpacket;                                                                              // cmd_demux_001:src17_startofpacket -> cmd_mux_017:sink0_startofpacket
	wire          cmd_demux_001_src17_endofpacket;                                                                                // cmd_demux_001:src17_endofpacket -> cmd_mux_017:sink0_endofpacket
	wire          cmd_demux_001_src18_valid;                                                                                      // cmd_demux_001:src18_valid -> cmd_mux_018:sink0_valid
	wire  [111:0] cmd_demux_001_src18_data;                                                                                       // cmd_demux_001:src18_data -> cmd_mux_018:sink0_data
	wire          cmd_demux_001_src18_ready;                                                                                      // cmd_mux_018:sink0_ready -> cmd_demux_001:src18_ready
	wire   [20:0] cmd_demux_001_src18_channel;                                                                                    // cmd_demux_001:src18_channel -> cmd_mux_018:sink0_channel
	wire          cmd_demux_001_src18_startofpacket;                                                                              // cmd_demux_001:src18_startofpacket -> cmd_mux_018:sink0_startofpacket
	wire          cmd_demux_001_src18_endofpacket;                                                                                // cmd_demux_001:src18_endofpacket -> cmd_mux_018:sink0_endofpacket
	wire          cmd_demux_001_src19_valid;                                                                                      // cmd_demux_001:src19_valid -> cmd_mux_019:sink0_valid
	wire  [111:0] cmd_demux_001_src19_data;                                                                                       // cmd_demux_001:src19_data -> cmd_mux_019:sink0_data
	wire          cmd_demux_001_src19_ready;                                                                                      // cmd_mux_019:sink0_ready -> cmd_demux_001:src19_ready
	wire   [20:0] cmd_demux_001_src19_channel;                                                                                    // cmd_demux_001:src19_channel -> cmd_mux_019:sink0_channel
	wire          cmd_demux_001_src19_startofpacket;                                                                              // cmd_demux_001:src19_startofpacket -> cmd_mux_019:sink0_startofpacket
	wire          cmd_demux_001_src19_endofpacket;                                                                                // cmd_demux_001:src19_endofpacket -> cmd_mux_019:sink0_endofpacket
	wire          cmd_demux_001_src20_valid;                                                                                      // cmd_demux_001:src20_valid -> cmd_mux_020:sink0_valid
	wire  [111:0] cmd_demux_001_src20_data;                                                                                       // cmd_demux_001:src20_data -> cmd_mux_020:sink0_data
	wire          cmd_demux_001_src20_ready;                                                                                      // cmd_mux_020:sink0_ready -> cmd_demux_001:src20_ready
	wire   [20:0] cmd_demux_001_src20_channel;                                                                                    // cmd_demux_001:src20_channel -> cmd_mux_020:sink0_channel
	wire          cmd_demux_001_src20_startofpacket;                                                                              // cmd_demux_001:src20_startofpacket -> cmd_mux_020:sink0_startofpacket
	wire          cmd_demux_001_src20_endofpacket;                                                                                // cmd_demux_001:src20_endofpacket -> cmd_mux_020:sink0_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                                       // cmd_demux_002:src0_valid -> cmd_mux_008:sink1_valid
	wire  [111:0] cmd_demux_002_src0_data;                                                                                        // cmd_demux_002:src0_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_002_src0_ready;                                                                                       // cmd_mux_008:sink1_ready -> cmd_demux_002:src0_ready
	wire   [20:0] cmd_demux_002_src0_channel;                                                                                     // cmd_demux_002:src0_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_002_src0_startofpacket;                                                                               // cmd_demux_002:src0_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                                                 // cmd_demux_002:src0_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          rsp_demux_src1_valid;                                                                                           // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [111:0] rsp_demux_src1_data;                                                                                            // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                                                           // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [20:0] rsp_demux_src1_channel;                                                                                         // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                                                   // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                                     // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                                       // rsp_demux_003:src0_valid -> rsp_mux_001:sink3_valid
	wire  [111:0] rsp_demux_003_src0_data;                                                                                        // rsp_demux_003:src0_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src0_ready;                                                                                       // rsp_mux_001:sink3_ready -> rsp_demux_003:src0_ready
	wire   [20:0] rsp_demux_003_src0_channel;                                                                                     // rsp_demux_003:src0_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                                               // rsp_demux_003:src0_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                                                 // rsp_demux_003:src0_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                                       // rsp_demux_004:src0_valid -> rsp_mux_001:sink4_valid
	wire  [111:0] rsp_demux_004_src0_data;                                                                                        // rsp_demux_004:src0_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_004_src0_ready;                                                                                       // rsp_mux_001:sink4_ready -> rsp_demux_004:src0_ready
	wire   [20:0] rsp_demux_004_src0_channel;                                                                                     // rsp_demux_004:src0_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                                                               // rsp_demux_004:src0_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                                                 // rsp_demux_004:src0_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                                       // rsp_demux_005:src0_valid -> rsp_mux_001:sink5_valid
	wire  [111:0] rsp_demux_005_src0_data;                                                                                        // rsp_demux_005:src0_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_005_src0_ready;                                                                                       // rsp_mux_001:sink5_ready -> rsp_demux_005:src0_ready
	wire   [20:0] rsp_demux_005_src0_channel;                                                                                     // rsp_demux_005:src0_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                                                               // rsp_demux_005:src0_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                                                 // rsp_demux_005:src0_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                                                                       // rsp_demux_006:src0_valid -> rsp_mux_001:sink6_valid
	wire  [111:0] rsp_demux_006_src0_data;                                                                                        // rsp_demux_006:src0_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_006_src0_ready;                                                                                       // rsp_mux_001:sink6_ready -> rsp_demux_006:src0_ready
	wire   [20:0] rsp_demux_006_src0_channel;                                                                                     // rsp_demux_006:src0_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                                                               // rsp_demux_006:src0_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                                                 // rsp_demux_006:src0_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                                                                       // rsp_demux_007:src0_valid -> rsp_mux_001:sink7_valid
	wire  [111:0] rsp_demux_007_src0_data;                                                                                        // rsp_demux_007:src0_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_007_src0_ready;                                                                                       // rsp_mux_001:sink7_ready -> rsp_demux_007:src0_ready
	wire   [20:0] rsp_demux_007_src0_channel;                                                                                     // rsp_demux_007:src0_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                                                               // rsp_demux_007:src0_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                                                 // rsp_demux_007:src0_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                                                                       // rsp_demux_008:src0_valid -> rsp_mux_001:sink8_valid
	wire  [111:0] rsp_demux_008_src0_data;                                                                                        // rsp_demux_008:src0_data -> rsp_mux_001:sink8_data
	wire          rsp_demux_008_src0_ready;                                                                                       // rsp_mux_001:sink8_ready -> rsp_demux_008:src0_ready
	wire   [20:0] rsp_demux_008_src0_channel;                                                                                     // rsp_demux_008:src0_channel -> rsp_mux_001:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                                                               // rsp_demux_008:src0_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                                                 // rsp_demux_008:src0_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                                                                       // rsp_demux_008:src1_valid -> rsp_mux_002:sink0_valid
	wire  [111:0] rsp_demux_008_src1_data;                                                                                        // rsp_demux_008:src1_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_008_src1_ready;                                                                                       // rsp_mux_002:sink0_ready -> rsp_demux_008:src1_ready
	wire   [20:0] rsp_demux_008_src1_channel;                                                                                     // rsp_demux_008:src1_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_008_src1_startofpacket;                                                                               // rsp_demux_008:src1_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                                                                 // rsp_demux_008:src1_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_011_src0_valid;                                                                                       // rsp_demux_011:src0_valid -> rsp_mux_001:sink11_valid
	wire  [111:0] rsp_demux_011_src0_data;                                                                                        // rsp_demux_011:src0_data -> rsp_mux_001:sink11_data
	wire          rsp_demux_011_src0_ready;                                                                                       // rsp_mux_001:sink11_ready -> rsp_demux_011:src0_ready
	wire   [20:0] rsp_demux_011_src0_channel;                                                                                     // rsp_demux_011:src0_channel -> rsp_mux_001:sink11_channel
	wire          rsp_demux_011_src0_startofpacket;                                                                               // rsp_demux_011:src0_startofpacket -> rsp_mux_001:sink11_startofpacket
	wire          rsp_demux_011_src0_endofpacket;                                                                                 // rsp_demux_011:src0_endofpacket -> rsp_mux_001:sink11_endofpacket
	wire          rsp_demux_012_src0_valid;                                                                                       // rsp_demux_012:src0_valid -> rsp_mux_001:sink12_valid
	wire  [111:0] rsp_demux_012_src0_data;                                                                                        // rsp_demux_012:src0_data -> rsp_mux_001:sink12_data
	wire          rsp_demux_012_src0_ready;                                                                                       // rsp_mux_001:sink12_ready -> rsp_demux_012:src0_ready
	wire   [20:0] rsp_demux_012_src0_channel;                                                                                     // rsp_demux_012:src0_channel -> rsp_mux_001:sink12_channel
	wire          rsp_demux_012_src0_startofpacket;                                                                               // rsp_demux_012:src0_startofpacket -> rsp_mux_001:sink12_startofpacket
	wire          rsp_demux_012_src0_endofpacket;                                                                                 // rsp_demux_012:src0_endofpacket -> rsp_mux_001:sink12_endofpacket
	wire          rsp_demux_013_src0_valid;                                                                                       // rsp_demux_013:src0_valid -> rsp_mux_001:sink13_valid
	wire  [111:0] rsp_demux_013_src0_data;                                                                                        // rsp_demux_013:src0_data -> rsp_mux_001:sink13_data
	wire          rsp_demux_013_src0_ready;                                                                                       // rsp_mux_001:sink13_ready -> rsp_demux_013:src0_ready
	wire   [20:0] rsp_demux_013_src0_channel;                                                                                     // rsp_demux_013:src0_channel -> rsp_mux_001:sink13_channel
	wire          rsp_demux_013_src0_startofpacket;                                                                               // rsp_demux_013:src0_startofpacket -> rsp_mux_001:sink13_startofpacket
	wire          rsp_demux_013_src0_endofpacket;                                                                                 // rsp_demux_013:src0_endofpacket -> rsp_mux_001:sink13_endofpacket
	wire          rsp_demux_014_src0_valid;                                                                                       // rsp_demux_014:src0_valid -> rsp_mux_001:sink14_valid
	wire  [111:0] rsp_demux_014_src0_data;                                                                                        // rsp_demux_014:src0_data -> rsp_mux_001:sink14_data
	wire          rsp_demux_014_src0_ready;                                                                                       // rsp_mux_001:sink14_ready -> rsp_demux_014:src0_ready
	wire   [20:0] rsp_demux_014_src0_channel;                                                                                     // rsp_demux_014:src0_channel -> rsp_mux_001:sink14_channel
	wire          rsp_demux_014_src0_startofpacket;                                                                               // rsp_demux_014:src0_startofpacket -> rsp_mux_001:sink14_startofpacket
	wire          rsp_demux_014_src0_endofpacket;                                                                                 // rsp_demux_014:src0_endofpacket -> rsp_mux_001:sink14_endofpacket
	wire          rsp_demux_015_src0_valid;                                                                                       // rsp_demux_015:src0_valid -> rsp_mux_001:sink15_valid
	wire  [111:0] rsp_demux_015_src0_data;                                                                                        // rsp_demux_015:src0_data -> rsp_mux_001:sink15_data
	wire          rsp_demux_015_src0_ready;                                                                                       // rsp_mux_001:sink15_ready -> rsp_demux_015:src0_ready
	wire   [20:0] rsp_demux_015_src0_channel;                                                                                     // rsp_demux_015:src0_channel -> rsp_mux_001:sink15_channel
	wire          rsp_demux_015_src0_startofpacket;                                                                               // rsp_demux_015:src0_startofpacket -> rsp_mux_001:sink15_startofpacket
	wire          rsp_demux_015_src0_endofpacket;                                                                                 // rsp_demux_015:src0_endofpacket -> rsp_mux_001:sink15_endofpacket
	wire          rsp_demux_016_src0_valid;                                                                                       // rsp_demux_016:src0_valid -> rsp_mux_001:sink16_valid
	wire  [111:0] rsp_demux_016_src0_data;                                                                                        // rsp_demux_016:src0_data -> rsp_mux_001:sink16_data
	wire          rsp_demux_016_src0_ready;                                                                                       // rsp_mux_001:sink16_ready -> rsp_demux_016:src0_ready
	wire   [20:0] rsp_demux_016_src0_channel;                                                                                     // rsp_demux_016:src0_channel -> rsp_mux_001:sink16_channel
	wire          rsp_demux_016_src0_startofpacket;                                                                               // rsp_demux_016:src0_startofpacket -> rsp_mux_001:sink16_startofpacket
	wire          rsp_demux_016_src0_endofpacket;                                                                                 // rsp_demux_016:src0_endofpacket -> rsp_mux_001:sink16_endofpacket
	wire          rsp_demux_017_src0_valid;                                                                                       // rsp_demux_017:src0_valid -> rsp_mux_001:sink17_valid
	wire  [111:0] rsp_demux_017_src0_data;                                                                                        // rsp_demux_017:src0_data -> rsp_mux_001:sink17_data
	wire          rsp_demux_017_src0_ready;                                                                                       // rsp_mux_001:sink17_ready -> rsp_demux_017:src0_ready
	wire   [20:0] rsp_demux_017_src0_channel;                                                                                     // rsp_demux_017:src0_channel -> rsp_mux_001:sink17_channel
	wire          rsp_demux_017_src0_startofpacket;                                                                               // rsp_demux_017:src0_startofpacket -> rsp_mux_001:sink17_startofpacket
	wire          rsp_demux_017_src0_endofpacket;                                                                                 // rsp_demux_017:src0_endofpacket -> rsp_mux_001:sink17_endofpacket
	wire          rsp_demux_018_src0_valid;                                                                                       // rsp_demux_018:src0_valid -> rsp_mux_001:sink18_valid
	wire  [111:0] rsp_demux_018_src0_data;                                                                                        // rsp_demux_018:src0_data -> rsp_mux_001:sink18_data
	wire          rsp_demux_018_src0_ready;                                                                                       // rsp_mux_001:sink18_ready -> rsp_demux_018:src0_ready
	wire   [20:0] rsp_demux_018_src0_channel;                                                                                     // rsp_demux_018:src0_channel -> rsp_mux_001:sink18_channel
	wire          rsp_demux_018_src0_startofpacket;                                                                               // rsp_demux_018:src0_startofpacket -> rsp_mux_001:sink18_startofpacket
	wire          rsp_demux_018_src0_endofpacket;                                                                                 // rsp_demux_018:src0_endofpacket -> rsp_mux_001:sink18_endofpacket
	wire          rsp_demux_019_src0_valid;                                                                                       // rsp_demux_019:src0_valid -> rsp_mux_001:sink19_valid
	wire  [111:0] rsp_demux_019_src0_data;                                                                                        // rsp_demux_019:src0_data -> rsp_mux_001:sink19_data
	wire          rsp_demux_019_src0_ready;                                                                                       // rsp_mux_001:sink19_ready -> rsp_demux_019:src0_ready
	wire   [20:0] rsp_demux_019_src0_channel;                                                                                     // rsp_demux_019:src0_channel -> rsp_mux_001:sink19_channel
	wire          rsp_demux_019_src0_startofpacket;                                                                               // rsp_demux_019:src0_startofpacket -> rsp_mux_001:sink19_startofpacket
	wire          rsp_demux_019_src0_endofpacket;                                                                                 // rsp_demux_019:src0_endofpacket -> rsp_mux_001:sink19_endofpacket
	wire          rsp_demux_020_src0_valid;                                                                                       // rsp_demux_020:src0_valid -> rsp_mux_001:sink20_valid
	wire  [111:0] rsp_demux_020_src0_data;                                                                                        // rsp_demux_020:src0_data -> rsp_mux_001:sink20_data
	wire          rsp_demux_020_src0_ready;                                                                                       // rsp_mux_001:sink20_ready -> rsp_demux_020:src0_ready
	wire   [20:0] rsp_demux_020_src0_channel;                                                                                     // rsp_demux_020:src0_channel -> rsp_mux_001:sink20_channel
	wire          rsp_demux_020_src0_startofpacket;                                                                               // rsp_demux_020:src0_startofpacket -> rsp_mux_001:sink20_startofpacket
	wire          rsp_demux_020_src0_endofpacket;                                                                                 // rsp_demux_020:src0_endofpacket -> rsp_mux_001:sink20_endofpacket
	wire          cmd_demux_src0_valid;                                                                                           // cmd_demux:src0_valid -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_valid
	wire   [84:0] cmd_demux_src0_data;                                                                                            // cmd_demux:src0_data -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src0_ready;                                                                                           // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_ready -> cmd_demux:src0_ready
	wire   [20:0] cmd_demux_src0_channel;                                                                                         // cmd_demux:src0_channel -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src0_startofpacket;                                                                                   // cmd_demux:src0_startofpacket -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                                     // cmd_demux:src0_endofpacket -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:in_endofpacket
	wire          pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_valid;                                        // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_valid -> cmd_mux:sink0_valid
	wire  [111:0] pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_data;                                         // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_data -> cmd_mux:sink0_data
	wire          pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_ready;                                        // cmd_mux:sink0_ready -> pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_ready
	wire   [20:0] pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_channel;                                      // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_channel -> cmd_mux:sink0_channel
	wire          pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_startofpacket;                                // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_endofpacket;                                  // pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                                       // cmd_demux_001:src1_valid -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_valid
	wire  [111:0] cmd_demux_001_src1_data;                                                                                        // cmd_demux_001:src1_data -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_data
	wire          cmd_demux_001_src1_ready;                                                                                       // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_ready -> cmd_demux_001:src1_ready
	wire   [20:0] cmd_demux_001_src1_channel;                                                                                     // cmd_demux_001:src1_channel -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                                               // cmd_demux_001:src1_startofpacket -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                                                 // cmd_demux_001:src1_endofpacket -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_endofpacket
	wire          cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid;         // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_valid -> cmd_mux_001:sink0_valid
	wire   [84:0] cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data;          // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_data -> cmd_mux_001:sink0_data
	wire          cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready;         // cmd_mux_001:sink0_ready -> cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_ready
	wire   [20:0] cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel;       // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_channel -> cmd_mux_001:sink0_channel
	wire          cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket; // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket;   // cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src2_valid;                                                                                       // cmd_demux_001:src2_valid -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_valid
	wire  [111:0] cmd_demux_001_src2_data;                                                                                        // cmd_demux_001:src2_data -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_data
	wire          cmd_demux_001_src2_ready;                                                                                       // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_ready -> cmd_demux_001:src2_ready
	wire   [20:0] cmd_demux_001_src2_channel;                                                                                     // cmd_demux_001:src2_channel -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src2_startofpacket;                                                                               // cmd_demux_001:src2_startofpacket -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                                                 // cmd_demux_001:src2_endofpacket -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:in_endofpacket
	wire          cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_valid;                               // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_valid -> cmd_mux_002:sink0_valid
	wire   [84:0] cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_data;                                // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_data -> cmd_mux_002:sink0_data
	wire          cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_ready;                               // cmd_mux_002:sink0_ready -> cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_ready
	wire   [20:0] cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_channel;                             // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_channel -> cmd_mux_002:sink0_channel
	wire          cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_startofpacket;                       // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_endofpacket;                         // cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter:out_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_001_src10_valid;                                                                                      // cmd_demux_001:src10_valid -> cpu_data_master_to_sdram_s1_cmd_width_adapter:in_valid
	wire  [111:0] cmd_demux_001_src10_data;                                                                                       // cmd_demux_001:src10_data -> cpu_data_master_to_sdram_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src10_ready;                                                                                      // cpu_data_master_to_sdram_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src10_ready
	wire   [20:0] cmd_demux_001_src10_channel;                                                                                    // cmd_demux_001:src10_channel -> cpu_data_master_to_sdram_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src10_startofpacket;                                                                              // cmd_demux_001:src10_startofpacket -> cpu_data_master_to_sdram_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src10_endofpacket;                                                                                // cmd_demux_001:src10_endofpacket -> cpu_data_master_to_sdram_s1_cmd_width_adapter:in_endofpacket
	wire          cpu_data_master_to_sdram_s1_cmd_width_adapter_src_valid;                                                        // cpu_data_master_to_sdram_s1_cmd_width_adapter:out_valid -> cmd_mux_010:sink0_valid
	wire   [93:0] cpu_data_master_to_sdram_s1_cmd_width_adapter_src_data;                                                         // cpu_data_master_to_sdram_s1_cmd_width_adapter:out_data -> cmd_mux_010:sink0_data
	wire          cpu_data_master_to_sdram_s1_cmd_width_adapter_src_ready;                                                        // cmd_mux_010:sink0_ready -> cpu_data_master_to_sdram_s1_cmd_width_adapter:out_ready
	wire   [20:0] cpu_data_master_to_sdram_s1_cmd_width_adapter_src_channel;                                                      // cpu_data_master_to_sdram_s1_cmd_width_adapter:out_channel -> cmd_mux_010:sink0_channel
	wire          cpu_data_master_to_sdram_s1_cmd_width_adapter_src_startofpacket;                                                // cpu_data_master_to_sdram_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cpu_data_master_to_sdram_s1_cmd_width_adapter_src_endofpacket;                                                  // cpu_data_master_to_sdram_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                                       // cmd_demux_002:src1_valid -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_valid
	wire  [111:0] cmd_demux_002_src1_data;                                                                                        // cmd_demux_002:src1_data -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src1_ready;                                                                                       // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src1_ready
	wire   [20:0] cmd_demux_002_src1_channel;                                                                                     // cmd_demux_002:src1_channel -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                                                               // cmd_demux_002:src1_startofpacket -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                                                 // cmd_demux_002:src1_endofpacket -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:in_endofpacket
	wire          cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_valid;                                                 // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_valid -> cmd_mux_010:sink1_valid
	wire   [93:0] cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_data;                                                  // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_data -> cmd_mux_010:sink1_data
	wire          cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_ready;                                                 // cmd_mux_010:sink1_ready -> cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_ready
	wire   [20:0] cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_channel;                                               // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_channel -> cmd_mux_010:sink1_channel
	wire          cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_startofpacket;                                         // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire          cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_endofpacket;                                           // cpu_instruction_master_to_sdram_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                                                           // rsp_demux:src0_valid -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_valid
	wire  [111:0] rsp_demux_src0_data;                                                                                            // rsp_demux:src0_data -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_data
	wire          rsp_demux_src0_ready;                                                                                           // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_ready -> rsp_demux:src0_ready
	wire   [20:0] rsp_demux_src0_channel;                                                                                         // rsp_demux:src0_channel -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_channel
	wire          rsp_demux_src0_startofpacket;                                                                                   // rsp_demux:src0_startofpacket -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                                     // rsp_demux:src0_endofpacket -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:in_endofpacket
	wire          ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_valid;                                        // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_valid -> rsp_mux:sink0_valid
	wire   [84:0] ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_data;                                         // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_data -> rsp_mux:sink0_data
	wire          ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_ready;                                        // rsp_mux:sink0_ready -> ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_ready
	wire   [20:0] ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_channel;                                      // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_channel -> rsp_mux:sink0_channel
	wire          ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_startofpacket;                                // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_endofpacket;                                  // ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                                       // rsp_demux_001:src0_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_valid
	wire   [84:0] rsp_demux_001_src0_data;                                                                                        // rsp_demux_001:src0_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_data
	wire          rsp_demux_001_src0_ready;                                                                                       // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_ready -> rsp_demux_001:src0_ready
	wire   [20:0] rsp_demux_001_src0_channel;                                                                                     // rsp_demux_001:src0_channel -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                                               // rsp_demux_001:src0_startofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                                                 // rsp_demux_001:src0_endofpacket -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:in_endofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_valid;         // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_valid -> rsp_mux_001:sink1_valid
	wire  [111:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_data;          // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_data -> rsp_mux_001:sink1_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_ready;         // rsp_mux_001:sink1_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_ready
	wire   [20:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_channel;       // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_channel -> rsp_mux_001:sink1_channel
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket; // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket;   // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                                       // rsp_demux_002:src0_valid -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_valid
	wire   [84:0] rsp_demux_002_src0_data;                                                                                        // rsp_demux_002:src0_data -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_data
	wire          rsp_demux_002_src0_ready;                                                                                       // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_ready -> rsp_demux_002:src0_ready
	wire   [20:0] rsp_demux_002_src0_channel;                                                                                     // rsp_demux_002:src0_channel -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_channel
	wire          rsp_demux_002_src0_startofpacket;                                                                               // rsp_demux_002:src0_startofpacket -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                                                 // rsp_demux_002:src0_endofpacket -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:in_endofpacket
	wire          charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_valid;                               // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_valid -> rsp_mux_001:sink2_valid
	wire  [111:0] charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_data;                                // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_data -> rsp_mux_001:sink2_data
	wire          charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_ready;                               // rsp_mux_001:sink2_ready -> charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_ready
	wire   [20:0] charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_channel;                             // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_channel -> rsp_mux_001:sink2_channel
	wire          charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket;                       // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket;                         // charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_010_src0_valid;                                                                                       // rsp_demux_010:src0_valid -> sdram_s1_to_cpu_data_master_rsp_width_adapter:in_valid
	wire   [93:0] rsp_demux_010_src0_data;                                                                                        // rsp_demux_010:src0_data -> sdram_s1_to_cpu_data_master_rsp_width_adapter:in_data
	wire          rsp_demux_010_src0_ready;                                                                                       // sdram_s1_to_cpu_data_master_rsp_width_adapter:in_ready -> rsp_demux_010:src0_ready
	wire   [20:0] rsp_demux_010_src0_channel;                                                                                     // rsp_demux_010:src0_channel -> sdram_s1_to_cpu_data_master_rsp_width_adapter:in_channel
	wire          rsp_demux_010_src0_startofpacket;                                                                               // rsp_demux_010:src0_startofpacket -> sdram_s1_to_cpu_data_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                                                                 // rsp_demux_010:src0_endofpacket -> sdram_s1_to_cpu_data_master_rsp_width_adapter:in_endofpacket
	wire          sdram_s1_to_cpu_data_master_rsp_width_adapter_src_valid;                                                        // sdram_s1_to_cpu_data_master_rsp_width_adapter:out_valid -> rsp_mux_001:sink10_valid
	wire  [111:0] sdram_s1_to_cpu_data_master_rsp_width_adapter_src_data;                                                         // sdram_s1_to_cpu_data_master_rsp_width_adapter:out_data -> rsp_mux_001:sink10_data
	wire          sdram_s1_to_cpu_data_master_rsp_width_adapter_src_ready;                                                        // rsp_mux_001:sink10_ready -> sdram_s1_to_cpu_data_master_rsp_width_adapter:out_ready
	wire   [20:0] sdram_s1_to_cpu_data_master_rsp_width_adapter_src_channel;                                                      // sdram_s1_to_cpu_data_master_rsp_width_adapter:out_channel -> rsp_mux_001:sink10_channel
	wire          sdram_s1_to_cpu_data_master_rsp_width_adapter_src_startofpacket;                                                // sdram_s1_to_cpu_data_master_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink10_startofpacket
	wire          sdram_s1_to_cpu_data_master_rsp_width_adapter_src_endofpacket;                                                  // sdram_s1_to_cpu_data_master_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink10_endofpacket
	wire          rsp_demux_010_src1_valid;                                                                                       // rsp_demux_010:src1_valid -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_valid
	wire   [93:0] rsp_demux_010_src1_data;                                                                                        // rsp_demux_010:src1_data -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_data
	wire          rsp_demux_010_src1_ready;                                                                                       // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_ready -> rsp_demux_010:src1_ready
	wire   [20:0] rsp_demux_010_src1_channel;                                                                                     // rsp_demux_010:src1_channel -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_channel
	wire          rsp_demux_010_src1_startofpacket;                                                                               // rsp_demux_010:src1_startofpacket -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_010_src1_endofpacket;                                                                                 // rsp_demux_010:src1_endofpacket -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:in_endofpacket
	wire          sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_valid;                                                 // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_valid -> rsp_mux_002:sink1_valid
	wire  [111:0] sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_data;                                                  // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_data -> rsp_mux_002:sink1_data
	wire          sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_ready;                                                 // rsp_mux_002:sink1_ready -> sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_ready
	wire   [20:0] sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_channel;                                               // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_channel -> rsp_mux_002:sink1_channel
	wire          sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_startofpacket;                                         // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_endofpacket;                                           // sdram_s1_to_cpu_instruction_master_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src9_valid;                                                                                       // cmd_demux_001:src9_valid -> crosser:in_valid
	wire  [111:0] cmd_demux_001_src9_data;                                                                                        // cmd_demux_001:src9_data -> crosser:in_data
	wire          cmd_demux_001_src9_ready;                                                                                       // crosser:in_ready -> cmd_demux_001:src9_ready
	wire   [20:0] cmd_demux_001_src9_channel;                                                                                     // cmd_demux_001:src9_channel -> crosser:in_channel
	wire          cmd_demux_001_src9_startofpacket;                                                                               // cmd_demux_001:src9_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                                                                                 // cmd_demux_001:src9_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                                                              // crosser:out_valid -> cmd_mux_009:sink0_valid
	wire  [111:0] crosser_out_data;                                                                                               // crosser:out_data -> cmd_mux_009:sink0_data
	wire          crosser_out_ready;                                                                                              // cmd_mux_009:sink0_ready -> crosser:out_ready
	wire   [20:0] crosser_out_channel;                                                                                            // crosser:out_channel -> cmd_mux_009:sink0_channel
	wire          crosser_out_startofpacket;                                                                                      // crosser:out_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                                                        // crosser:out_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          rsp_demux_009_src0_valid;                                                                                       // rsp_demux_009:src0_valid -> crosser_001:in_valid
	wire  [111:0] rsp_demux_009_src0_data;                                                                                        // rsp_demux_009:src0_data -> crosser_001:in_data
	wire          rsp_demux_009_src0_ready;                                                                                       // crosser_001:in_ready -> rsp_demux_009:src0_ready
	wire   [20:0] rsp_demux_009_src0_channel;                                                                                     // rsp_demux_009:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_009_src0_startofpacket;                                                                               // rsp_demux_009:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                                                                 // rsp_demux_009:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                                                          // crosser_001:out_valid -> rsp_mux_001:sink9_valid
	wire  [111:0] crosser_001_out_data;                                                                                           // crosser_001:out_data -> rsp_mux_001:sink9_data
	wire          crosser_001_out_ready;                                                                                          // rsp_mux_001:sink9_ready -> crosser_001:out_ready
	wire   [20:0] crosser_001_out_channel;                                                                                        // crosser_001:out_channel -> rsp_mux_001:sink9_channel
	wire          crosser_001_out_startofpacket;                                                                                  // crosser_001:out_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          crosser_001_out_endofpacket;                                                                                    // crosser_001:out_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire   [20:0] cpu_data_master_limiter_cmd_valid_data;                                                                         // cpu_data_master_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire   [20:0] cpu_instruction_master_limiter_cmd_valid_data;                                                                  // cpu_instruction_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          ram_s1_agent_rdata_fifo_src_valid;                                                                              // ram_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] ram_s1_agent_rdata_fifo_src_data;                                                                               // ram_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          ram_s1_agent_rdata_fifo_src_ready;                                                                              // avalon_st_adapter:in_0_ready -> ram_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                                                  // avalon_st_adapter:out_0_valid -> ram_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                                                                   // avalon_st_adapter:out_0_data -> ram_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                                                  // ram_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                                                  // avalon_st_adapter:out_0_error -> ram_s1_agent:rdata_fifo_sink_error
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid;                             // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire    [9:0] accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data;                              // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready;                             // avalon_st_adapter_001:in_0_ready -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                                              // avalon_st_adapter_001:out_0_valid -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_001_out_0_data;                                                                               // avalon_st_adapter_001:out_0_data -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                                              // accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                                              // avalon_st_adapter_001:out_0_error -> accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_error
	wire          charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_valid;                                                   // charbuff_avalon_char_buffer_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire    [9:0] charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_data;                                                    // charbuff_avalon_char_buffer_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_ready;                                                   // avalon_st_adapter_002:in_0_ready -> charbuff_avalon_char_buffer_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                                              // avalon_st_adapter_002:out_0_valid -> charbuff_avalon_char_buffer_slave_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_002_out_0_data;                                                                               // avalon_st_adapter_002:out_0_data -> charbuff_avalon_char_buffer_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                                              // charbuff_avalon_char_buffer_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                                              // avalon_st_adapter_002:out_0_error -> charbuff_avalon_char_buffer_slave_agent:rdata_fifo_sink_error
	wire          charbuff_avalon_char_control_slave_agent_rdata_fifo_src_valid;                                                  // charbuff_avalon_char_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] charbuff_avalon_char_control_slave_agent_rdata_fifo_src_data;                                                   // charbuff_avalon_char_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          charbuff_avalon_char_control_slave_agent_rdata_fifo_src_ready;                                                  // avalon_st_adapter_003:in_0_ready -> charbuff_avalon_char_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                                              // avalon_st_adapter_003:out_0_valid -> charbuff_avalon_char_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                                               // avalon_st_adapter_003:out_0_data -> charbuff_avalon_char_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                                              // charbuff_avalon_char_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                                              // avalon_st_adapter_003:out_0_error -> charbuff_avalon_char_control_slave_agent:rdata_fifo_sink_error
	wire          pixelbuff_avalon_control_slave_agent_rdata_fifo_src_valid;                                                      // pixelbuff_avalon_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] pixelbuff_avalon_control_slave_agent_rdata_fifo_src_data;                                                       // pixelbuff_avalon_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          pixelbuff_avalon_control_slave_agent_rdata_fifo_src_ready;                                                      // avalon_st_adapter_004:in_0_ready -> pixelbuff_avalon_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                                              // avalon_st_adapter_004:out_0_valid -> pixelbuff_avalon_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                                               // avalon_st_adapter_004:out_0_data -> pixelbuff_avalon_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                                              // pixelbuff_avalon_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                                              // avalon_st_adapter_004:out_0_error -> pixelbuff_avalon_control_slave_agent:rdata_fifo_sink_error
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                                                         // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                                                          // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                                                         // avalon_st_adapter_005:in_0_ready -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                                              // avalon_st_adapter_005:out_0_valid -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                                               // avalon_st_adapter_005:out_0_data -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                                              // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                                              // avalon_st_adapter_005:out_0_error -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_valid;                                              // video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_data;                                               // video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_006:in_0_ready -> video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                                              // avalon_st_adapter_006:out_0_valid -> video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                                               // avalon_st_adapter_006:out_0_data -> video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                                              // video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                                              // avalon_st_adapter_006:out_0_error -> video_rgb_resampler_0_avalon_rgb_slave_agent:rdata_fifo_sink_error
	wire          sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid;                                                          // sysid_qsys_0_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] sysid_qsys_0_control_slave_agent_rdata_fifo_src_data;                                                           // sysid_qsys_0_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready;                                                          // avalon_st_adapter_007:in_0_ready -> sysid_qsys_0_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                                              // avalon_st_adapter_007:out_0_valid -> sysid_qsys_0_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                                               // avalon_st_adapter_007:out_0_data -> sysid_qsys_0_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                                              // sysid_qsys_0_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                                              // avalon_st_adapter_007:out_0_error -> sysid_qsys_0_control_slave_agent:rdata_fifo_sink_error
	wire          cpu_debug_mem_slave_agent_rdata_fifo_src_valid;                                                                 // cpu_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] cpu_debug_mem_slave_agent_rdata_fifo_src_data;                                                                  // cpu_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          cpu_debug_mem_slave_agent_rdata_fifo_src_ready;                                                                 // avalon_st_adapter_008:in_0_ready -> cpu_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                                              // avalon_st_adapter_008:out_0_valid -> cpu_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                                               // avalon_st_adapter_008:out_0_data -> cpu_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                                              // cpu_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                                              // avalon_st_adapter_008:out_0_error -> cpu_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          pll_pll_slave_agent_rdata_fifo_out_valid;                                                                       // pll_pll_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_009:in_0_valid
	wire   [33:0] pll_pll_slave_agent_rdata_fifo_out_data;                                                                        // pll_pll_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_009:in_0_data
	wire          pll_pll_slave_agent_rdata_fifo_out_ready;                                                                       // avalon_st_adapter_009:in_0_ready -> pll_pll_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_009_out_0_valid;                                                                              // avalon_st_adapter_009:out_0_valid -> pll_pll_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_009_out_0_data;                                                                               // avalon_st_adapter_009:out_0_data -> pll_pll_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                                                              // pll_pll_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                                                              // avalon_st_adapter_009:out_0_error -> pll_pll_slave_agent:rdata_fifo_sink_error
	wire          sdram_s1_agent_rdata_fifo_out_valid;                                                                            // sdram_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_010:in_0_valid
	wire   [17:0] sdram_s1_agent_rdata_fifo_out_data;                                                                             // sdram_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_010:in_0_data
	wire          sdram_s1_agent_rdata_fifo_out_ready;                                                                            // avalon_st_adapter_010:in_0_ready -> sdram_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_010_out_0_valid;                                                                              // avalon_st_adapter_010:out_0_valid -> sdram_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_010_out_0_data;                                                                               // avalon_st_adapter_010:out_0_data -> sdram_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_010_out_0_ready;                                                                              // sdram_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire    [0:0] avalon_st_adapter_010_out_0_error;                                                                              // avalon_st_adapter_010:out_0_error -> sdram_s1_agent:rdata_fifo_sink_error
	wire          timer_0_s1_agent_rdata_fifo_src_valid;                                                                          // timer_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_011:in_0_valid
	wire   [33:0] timer_0_s1_agent_rdata_fifo_src_data;                                                                           // timer_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_011:in_0_data
	wire          timer_0_s1_agent_rdata_fifo_src_ready;                                                                          // avalon_st_adapter_011:in_0_ready -> timer_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_011_out_0_valid;                                                                              // avalon_st_adapter_011:out_0_valid -> timer_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_011_out_0_data;                                                                               // avalon_st_adapter_011:out_0_data -> timer_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_011_out_0_ready;                                                                              // timer_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_011:out_0_ready
	wire    [0:0] avalon_st_adapter_011_out_0_error;                                                                              // avalon_st_adapter_011:out_0_error -> timer_0_s1_agent:rdata_fifo_sink_error
	wire          hex0_s1_agent_rdata_fifo_src_valid;                                                                             // hex0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_012:in_0_valid
	wire   [33:0] hex0_s1_agent_rdata_fifo_src_data;                                                                              // hex0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_012:in_0_data
	wire          hex0_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_012:in_0_ready -> hex0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_012_out_0_valid;                                                                              // avalon_st_adapter_012:out_0_valid -> hex0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_012_out_0_data;                                                                               // avalon_st_adapter_012:out_0_data -> hex0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_012_out_0_ready;                                                                              // hex0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_012:out_0_ready
	wire    [0:0] avalon_st_adapter_012_out_0_error;                                                                              // avalon_st_adapter_012:out_0_error -> hex0_s1_agent:rdata_fifo_sink_error
	wire          hex1_s1_agent_rdata_fifo_src_valid;                                                                             // hex1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_013:in_0_valid
	wire   [33:0] hex1_s1_agent_rdata_fifo_src_data;                                                                              // hex1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_013:in_0_data
	wire          hex1_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_013:in_0_ready -> hex1_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_013_out_0_valid;                                                                              // avalon_st_adapter_013:out_0_valid -> hex1_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_013_out_0_data;                                                                               // avalon_st_adapter_013:out_0_data -> hex1_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_013_out_0_ready;                                                                              // hex1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_013:out_0_ready
	wire    [0:0] avalon_st_adapter_013_out_0_error;                                                                              // avalon_st_adapter_013:out_0_error -> hex1_s1_agent:rdata_fifo_sink_error
	wire          hex2_s1_agent_rdata_fifo_src_valid;                                                                             // hex2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_014:in_0_valid
	wire   [33:0] hex2_s1_agent_rdata_fifo_src_data;                                                                              // hex2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_014:in_0_data
	wire          hex2_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_014:in_0_ready -> hex2_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_014_out_0_valid;                                                                              // avalon_st_adapter_014:out_0_valid -> hex2_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_014_out_0_data;                                                                               // avalon_st_adapter_014:out_0_data -> hex2_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_014_out_0_ready;                                                                              // hex2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_014:out_0_ready
	wire    [0:0] avalon_st_adapter_014_out_0_error;                                                                              // avalon_st_adapter_014:out_0_error -> hex2_s1_agent:rdata_fifo_sink_error
	wire          hex3_s1_agent_rdata_fifo_src_valid;                                                                             // hex3_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_015:in_0_valid
	wire   [33:0] hex3_s1_agent_rdata_fifo_src_data;                                                                              // hex3_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_015:in_0_data
	wire          hex3_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_015:in_0_ready -> hex3_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_015_out_0_valid;                                                                              // avalon_st_adapter_015:out_0_valid -> hex3_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_015_out_0_data;                                                                               // avalon_st_adapter_015:out_0_data -> hex3_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_015_out_0_ready;                                                                              // hex3_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_015:out_0_ready
	wire    [0:0] avalon_st_adapter_015_out_0_error;                                                                              // avalon_st_adapter_015:out_0_error -> hex3_s1_agent:rdata_fifo_sink_error
	wire          hex4_s1_agent_rdata_fifo_src_valid;                                                                             // hex4_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_016:in_0_valid
	wire   [33:0] hex4_s1_agent_rdata_fifo_src_data;                                                                              // hex4_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_016:in_0_data
	wire          hex4_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_016:in_0_ready -> hex4_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_016_out_0_valid;                                                                              // avalon_st_adapter_016:out_0_valid -> hex4_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_016_out_0_data;                                                                               // avalon_st_adapter_016:out_0_data -> hex4_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_016_out_0_ready;                                                                              // hex4_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_016:out_0_ready
	wire    [0:0] avalon_st_adapter_016_out_0_error;                                                                              // avalon_st_adapter_016:out_0_error -> hex4_s1_agent:rdata_fifo_sink_error
	wire          hex5_s1_agent_rdata_fifo_src_valid;                                                                             // hex5_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_017:in_0_valid
	wire   [33:0] hex5_s1_agent_rdata_fifo_src_data;                                                                              // hex5_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_017:in_0_data
	wire          hex5_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_017:in_0_ready -> hex5_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_017_out_0_valid;                                                                              // avalon_st_adapter_017:out_0_valid -> hex5_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_017_out_0_data;                                                                               // avalon_st_adapter_017:out_0_data -> hex5_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_017_out_0_ready;                                                                              // hex5_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_017:out_0_ready
	wire    [0:0] avalon_st_adapter_017_out_0_error;                                                                              // avalon_st_adapter_017:out_0_error -> hex5_s1_agent:rdata_fifo_sink_error
	wire          sw_s1_agent_rdata_fifo_src_valid;                                                                               // sw_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_018:in_0_valid
	wire   [33:0] sw_s1_agent_rdata_fifo_src_data;                                                                                // sw_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_018:in_0_data
	wire          sw_s1_agent_rdata_fifo_src_ready;                                                                               // avalon_st_adapter_018:in_0_ready -> sw_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_018_out_0_valid;                                                                              // avalon_st_adapter_018:out_0_valid -> sw_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_018_out_0_data;                                                                               // avalon_st_adapter_018:out_0_data -> sw_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_018_out_0_ready;                                                                              // sw_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_018:out_0_ready
	wire    [0:0] avalon_st_adapter_018_out_0_error;                                                                              // avalon_st_adapter_018:out_0_error -> sw_s1_agent:rdata_fifo_sink_error
	wire          key_s1_agent_rdata_fifo_src_valid;                                                                              // key_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_019:in_0_valid
	wire   [33:0] key_s1_agent_rdata_fifo_src_data;                                                                               // key_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_019:in_0_data
	wire          key_s1_agent_rdata_fifo_src_ready;                                                                              // avalon_st_adapter_019:in_0_ready -> key_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_019_out_0_valid;                                                                              // avalon_st_adapter_019:out_0_valid -> key_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_019_out_0_data;                                                                               // avalon_st_adapter_019:out_0_data -> key_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_019_out_0_ready;                                                                              // key_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_019:out_0_ready
	wire    [0:0] avalon_st_adapter_019_out_0_error;                                                                              // avalon_st_adapter_019:out_0_error -> key_s1_agent:rdata_fifo_sink_error
	wire          ledr_s1_agent_rdata_fifo_src_valid;                                                                             // ledr_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_020:in_0_valid
	wire   [33:0] ledr_s1_agent_rdata_fifo_src_data;                                                                              // ledr_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_020:in_0_data
	wire          ledr_s1_agent_rdata_fifo_src_ready;                                                                             // avalon_st_adapter_020:in_0_ready -> ledr_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_020_out_0_valid;                                                                              // avalon_st_adapter_020:out_0_valid -> ledr_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_020_out_0_data;                                                                               // avalon_st_adapter_020:out_0_data -> ledr_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_020_out_0_ready;                                                                              // ledr_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_020:out_0_ready
	wire    [0:0] avalon_st_adapter_020_out_0_error;                                                                              // avalon_st_adapter_020:out_0_error -> ledr_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pixelbuff_avalon_pixel_dma_master_translator (
		.clk                    (pll_c0_clk),                                                                           //                       clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),                                          //                     reset.reset
		.uav_address            (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pixelbuff_avalon_pixel_dma_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pixelbuff_avalon_pixel_dma_master_waitrequest),                                        //                          .waitrequest
		.av_read                (pixelbuff_avalon_pixel_dma_master_read),                                               //                          .read
		.av_readdata            (pixelbuff_avalon_pixel_dma_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (pixelbuff_avalon_pixel_dma_master_readdatavalid),                                      //                          .readdatavalid
		.av_lock                (pixelbuff_avalon_pixel_dma_master_lock),                                               //                          .lock
		.av_burstcount          (1'b1),                                                                                 //               (terminated)
		.av_byteenable          (1'b1),                                                                                 //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                 //               (terminated)
		.av_begintransfer       (1'b0),                                                                                 //               (terminated)
		.av_chipselect          (1'b0),                                                                                 //               (terminated)
		.av_write               (1'b0),                                                                                 //               (terminated)
		.av_writedata           (8'b00000000),                                                                          //               (terminated)
		.av_debugaccess         (1'b0),                                                                                 //               (terminated)
		.uav_clken              (),                                                                                     //               (terminated)
		.av_clken               (1'b1),                                                                                 //               (terminated)
		.uav_response           (2'b00),                                                                                //               (terminated)
		.av_response            (),                                                                                     //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                 //               (terminated)
		.av_writeresponsevalid  ()                                                                                      //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (27),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu_data_master_translator (
		.clk                    (pll_c0_clk),                                                         //                       clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),                        //                     reset.reset
		.uav_address            (cpu_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (cpu_data_master_byteenable),                                         //                          .byteenable
		.av_read                (cpu_data_master_read),                                               //                          .read
		.av_readdata            (cpu_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (cpu_data_master_write),                                              //                          .write
		.av_writedata           (cpu_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (cpu_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                               //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                               //               (terminated)
		.av_lock                (1'b0),                                                               //               (terminated)
		.uav_clken              (),                                                                   //               (terminated)
		.av_clken               (1'b1),                                                               //               (terminated)
		.uav_response           (2'b00),                                                              //               (terminated)
		.av_response            (),                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                    //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (27),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu_instruction_master_translator (
		.clk                    (pll_c0_clk),                                                                //                       clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),                               //                     reset.reset
		.uav_address            (cpu_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (cpu_instruction_master_read),                                               //                          .read
		.av_readdata            (cpu_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_write               (1'b0),                                                                      //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                      //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (15),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ram_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ram_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (ram_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (ram_s1_agent_m0_read),                        //                         .read
		.uav_write              (ram_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (ram_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (ram_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (ram_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (ram_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (ram_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (ram_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (ram_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (ram_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (ram_s1_write),                                //                         .write
		.av_readdata            (ram_s1_readdata),                             //                         .readdata
		.av_writedata           (ram_s1_writedata),                            //                         .writedata
		.av_byteenable          (ram_s1_byteenable),                           //                         .byteenable
		.av_chipselect          (ram_s1_chipselect),                           //                         .chipselect
		.av_clken               (ram_s1_clken),                                //                         .clken
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator (
		.clk                    (pll_c0_clk),                                                                     //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),                                    //                    reset.reset
		.uav_address            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_read),          //                         .read
		.uav_write              (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_write),                  //                         .write
		.av_read                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_read),                   //                         .read
		.av_readdata            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_readdata),               //                         .readdata
		.av_writedata           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_writedata),              //                         .writedata
		.av_byteenable          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_waitrequest),            //                         .waitrequest
		.av_begintransfer       (),                                                                               //              (terminated)
		.av_beginbursttransfer  (),                                                                               //              (terminated)
		.av_burstcount          (),                                                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                                                           //              (terminated)
		.av_writebyteenable     (),                                                                               //              (terminated)
		.av_lock                (),                                                                               //              (terminated)
		.av_chipselect          (),                                                                               //              (terminated)
		.av_clken               (),                                                                               //              (terminated)
		.uav_clken              (1'b0),                                                                           //              (terminated)
		.av_debugaccess         (),                                                                               //              (terminated)
		.av_outputenable        (),                                                                               //              (terminated)
		.uav_response           (),                                                                               //              (terminated)
		.av_response            (2'b00),                                                                          //              (terminated)
		.uav_writeresponsevalid (),                                                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) charbuff_avalon_char_buffer_slave_translator (
		.clk                    (pll_c0_clk),                                               //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),              //                    reset.reset
		.uav_address            (charbuff_avalon_char_buffer_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (charbuff_avalon_char_buffer_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (charbuff_avalon_char_buffer_slave_agent_m0_read),          //                         .read
		.uav_write              (charbuff_avalon_char_buffer_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (charbuff_avalon_char_buffer_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (charbuff_avalon_char_buffer_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (charbuff_avalon_char_buffer_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (charbuff_avalon_char_buffer_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (charbuff_avalon_char_buffer_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (charbuff_avalon_char_buffer_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (charbuff_avalon_char_buffer_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (charbuff_avalon_char_buffer_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (charbuff_avalon_char_buffer_slave_write),                  //                         .write
		.av_read                (charbuff_avalon_char_buffer_slave_read),                   //                         .read
		.av_readdata            (charbuff_avalon_char_buffer_slave_readdata),               //                         .readdata
		.av_writedata           (charbuff_avalon_char_buffer_slave_writedata),              //                         .writedata
		.av_byteenable          (charbuff_avalon_char_buffer_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (charbuff_avalon_char_buffer_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (charbuff_avalon_char_buffer_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) charbuff_avalon_char_control_slave_translator (
		.clk                    (pll_c0_clk),                                                //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),               //                    reset.reset
		.uav_address            (charbuff_avalon_char_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (charbuff_avalon_char_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (charbuff_avalon_char_control_slave_agent_m0_read),          //                         .read
		.uav_write              (charbuff_avalon_char_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (charbuff_avalon_char_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (charbuff_avalon_char_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (charbuff_avalon_char_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (charbuff_avalon_char_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (charbuff_avalon_char_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (charbuff_avalon_char_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (charbuff_avalon_char_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (charbuff_avalon_char_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (charbuff_avalon_char_control_slave_write),                  //                         .write
		.av_read                (charbuff_avalon_char_control_slave_read),                   //                         .read
		.av_readdata            (charbuff_avalon_char_control_slave_readdata),               //                         .readdata
		.av_writedata           (charbuff_avalon_char_control_slave_writedata),              //                         .writedata
		.av_byteenable          (charbuff_avalon_char_control_slave_byteenable),             //                         .byteenable
		.av_chipselect          (charbuff_avalon_char_control_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                          //              (terminated)
		.av_beginbursttransfer  (),                                                          //              (terminated)
		.av_burstcount          (),                                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                                      //              (terminated)
		.av_waitrequest         (1'b0),                                                      //              (terminated)
		.av_writebyteenable     (),                                                          //              (terminated)
		.av_lock                (),                                                          //              (terminated)
		.av_clken               (),                                                          //              (terminated)
		.uav_clken              (1'b0),                                                      //              (terminated)
		.av_debugaccess         (),                                                          //              (terminated)
		.av_outputenable        (),                                                          //              (terminated)
		.uav_response           (),                                                          //              (terminated)
		.av_response            (2'b00),                                                     //              (terminated)
		.uav_writeresponsevalid (),                                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pixelbuff_avalon_control_slave_translator (
		.clk                    (pll_c0_clk),                                            //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),           //                    reset.reset
		.uav_address            (pixelbuff_avalon_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (pixelbuff_avalon_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (pixelbuff_avalon_control_slave_agent_m0_read),          //                         .read
		.uav_write              (pixelbuff_avalon_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (pixelbuff_avalon_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (pixelbuff_avalon_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (pixelbuff_avalon_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (pixelbuff_avalon_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (pixelbuff_avalon_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (pixelbuff_avalon_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (pixelbuff_avalon_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (pixelbuff_avalon_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (pixelbuff_avalon_control_slave_write),                  //                         .write
		.av_read                (pixelbuff_avalon_control_slave_read),                   //                         .read
		.av_readdata            (pixelbuff_avalon_control_slave_readdata),               //                         .readdata
		.av_writedata           (pixelbuff_avalon_control_slave_writedata),              //                         .writedata
		.av_byteenable          (pixelbuff_avalon_control_slave_byteenable),             //                         .byteenable
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_waitrequest         (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.av_chipselect          (),                                                      //              (terminated)
		.av_clken               (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                    (pll_c0_clk),                                         //                      clk.clk
		.reset                  (jtag_uart_reset_reset_bridge_in_reset_reset),        //                    reset.reset
		.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_uart_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_uart_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_uart_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_uart_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_uart_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_uart_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                   //              (terminated)
		.av_beginbursttransfer  (),                                                   //              (terminated)
		.av_burstcount          (),                                                   //              (terminated)
		.av_byteenable          (),                                                   //              (terminated)
		.av_readdatavalid       (1'b0),                                               //              (terminated)
		.av_writebyteenable     (),                                                   //              (terminated)
		.av_lock                (),                                                   //              (terminated)
		.av_clken               (),                                                   //              (terminated)
		.uav_clken              (1'b0),                                               //              (terminated)
		.av_debugaccess         (),                                                   //              (terminated)
		.av_outputenable        (),                                                   //              (terminated)
		.uav_response           (),                                                   //              (terminated)
		.av_response            (2'b00),                                              //              (terminated)
		.uav_writeresponsevalid (),                                                   //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) video_rgb_resampler_0_avalon_rgb_slave_translator (
		.clk                    (pll_c0_clk),                                                    //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),                   //                    reset.reset
		.uav_address            (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_read),          //                         .read
		.uav_write              (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_read                (video_rgb_resampler_0_avalon_rgb_slave_read),                   //      avalon_anti_slave_0.read
		.av_readdata            (video_rgb_resampler_0_avalon_rgb_slave_readdata),               //                         .readdata
		.av_address             (),                                                              //              (terminated)
		.av_write               (),                                                              //              (terminated)
		.av_writedata           (),                                                              //              (terminated)
		.av_begintransfer       (),                                                              //              (terminated)
		.av_beginbursttransfer  (),                                                              //              (terminated)
		.av_burstcount          (),                                                              //              (terminated)
		.av_byteenable          (),                                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                                          //              (terminated)
		.av_waitrequest         (1'b0),                                                          //              (terminated)
		.av_writebyteenable     (),                                                              //              (terminated)
		.av_lock                (),                                                              //              (terminated)
		.av_chipselect          (),                                                              //              (terminated)
		.av_clken               (),                                                              //              (terminated)
		.uav_clken              (1'b0),                                                          //              (terminated)
		.av_debugaccess         (),                                                              //              (terminated)
		.av_outputenable        (),                                                              //              (terminated)
		.uav_response           (),                                                              //              (terminated)
		.av_response            (2'b00),                                                         //              (terminated)
		.uav_writeresponsevalid (),                                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                           //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_qsys_0_control_slave_translator (
		.clk                    (pll_c0_clk),                                        //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),       //                    reset.reset
		.uav_address            (sysid_qsys_0_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (sysid_qsys_0_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (sysid_qsys_0_control_slave_agent_m0_read),          //                         .read
		.uav_write              (sysid_qsys_0_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (sysid_qsys_0_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (sysid_qsys_0_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (sysid_qsys_0_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (sysid_qsys_0_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (sysid_qsys_0_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (sysid_qsys_0_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (sysid_qsys_0_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (sysid_qsys_0_control_slave_address),                //      avalon_anti_slave_0.address
		.av_readdata            (sysid_qsys_0_control_slave_readdata),               //                         .readdata
		.av_write               (),                                                  //              (terminated)
		.av_read                (),                                                  //              (terminated)
		.av_writedata           (),                                                  //              (terminated)
		.av_begintransfer       (),                                                  //              (terminated)
		.av_beginbursttransfer  (),                                                  //              (terminated)
		.av_burstcount          (),                                                  //              (terminated)
		.av_byteenable          (),                                                  //              (terminated)
		.av_readdatavalid       (1'b0),                                              //              (terminated)
		.av_waitrequest         (1'b0),                                              //              (terminated)
		.av_writebyteenable     (),                                                  //              (terminated)
		.av_lock                (),                                                  //              (terminated)
		.av_chipselect          (),                                                  //              (terminated)
		.av_clken               (),                                                  //              (terminated)
		.uav_clken              (1'b0),                                              //              (terminated)
		.av_debugaccess         (),                                                  //              (terminated)
		.av_outputenable        (),                                                  //              (terminated)
		.uav_response           (),                                                  //              (terminated)
		.av_response            (2'b00),                                             //              (terminated)
		.uav_writeresponsevalid (),                                                  //              (terminated)
		.av_writeresponsevalid  (1'b0)                                               //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu_debug_mem_slave_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (cpu_debug_mem_slave_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (cpu_debug_mem_slave_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (cpu_debug_mem_slave_agent_m0_read),           //                         .read
		.uav_write              (cpu_debug_mem_slave_agent_m0_write),          //                         .write
		.uav_waitrequest        (cpu_debug_mem_slave_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (cpu_debug_mem_slave_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (cpu_debug_mem_slave_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (cpu_debug_mem_slave_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (cpu_debug_mem_slave_agent_m0_writedata),      //                         .writedata
		.uav_lock               (cpu_debug_mem_slave_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (cpu_debug_mem_slave_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (cpu_debug_mem_slave_address),                 //      avalon_anti_slave_0.address
		.av_write               (cpu_debug_mem_slave_write),                   //                         .write
		.av_read                (cpu_debug_mem_slave_read),                    //                         .read
		.av_readdata            (cpu_debug_mem_slave_readdata),                //                         .readdata
		.av_writedata           (cpu_debug_mem_slave_writedata),               //                         .writedata
		.av_byteenable          (cpu_debug_mem_slave_byteenable),              //                         .byteenable
		.av_waitrequest         (cpu_debug_mem_slave_waitrequest),             //                         .waitrequest
		.av_debugaccess         (cpu_debug_mem_slave_debugaccess),             //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pll_pll_slave_translator (
		.clk                    (clk_0_clk_clk),                                         //                      clk.clk
		.reset                  (pll_inclk_interface_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pll_pll_slave_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (pll_pll_slave_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (pll_pll_slave_agent_m0_read),                           //                         .read
		.uav_write              (pll_pll_slave_agent_m0_write),                          //                         .write
		.uav_waitrequest        (pll_pll_slave_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (pll_pll_slave_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (pll_pll_slave_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (pll_pll_slave_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (pll_pll_slave_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (pll_pll_slave_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (pll_pll_slave_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (pll_pll_slave_address),                                 //      avalon_anti_slave_0.address
		.av_write               (pll_pll_slave_write),                                   //                         .write
		.av_read                (pll_pll_slave_read),                                    //                         .read
		.av_readdata            (pll_pll_slave_readdata),                                //                         .readdata
		.av_writedata           (pll_pll_slave_writedata),                               //                         .writedata
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_byteenable          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_waitrequest         (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.av_chipselect          (),                                                      //              (terminated)
		.av_clken               (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sdram_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sdram_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (sdram_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (sdram_s1_agent_m0_read),                      //                         .read
		.uav_write              (sdram_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (sdram_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (sdram_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (sdram_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (sdram_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (sdram_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (sdram_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (sdram_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (sdram_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (sdram_s1_write),                              //                         .write
		.av_read                (sdram_s1_read),                               //                         .read
		.av_readdata            (sdram_s1_readdata),                           //                         .readdata
		.av_writedata           (sdram_s1_writedata),                          //                         .writedata
		.av_byteenable          (sdram_s1_byteenable),                         //                         .byteenable
		.av_readdatavalid       (sdram_s1_readdatavalid),                      //                         .readdatavalid
		.av_waitrequest         (sdram_s1_waitrequest),                        //                         .waitrequest
		.av_chipselect          (sdram_s1_chipselect),                         //                         .chipselect
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_0_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_0_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (timer_0_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (timer_0_s1_agent_m0_read),                    //                         .read
		.uav_write              (timer_0_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (timer_0_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (timer_0_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (timer_0_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (timer_0_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (timer_0_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (timer_0_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (timer_0_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (timer_0_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (timer_0_s1_write),                            //                         .write
		.av_readdata            (timer_0_s1_readdata),                         //                         .readdata
		.av_writedata           (timer_0_s1_writedata),                        //                         .writedata
		.av_chipselect          (timer_0_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex0_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex0_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex0_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex0_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex0_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex0_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex0_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex0_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex0_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex0_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex0_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex0_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex0_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex0_s1_write),                               //                         .write
		.av_readdata            (hex0_s1_readdata),                            //                         .readdata
		.av_writedata           (hex0_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex0_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex1_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex1_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex1_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex1_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex1_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex1_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex1_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex1_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex1_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex1_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex1_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex1_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex1_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex1_s1_write),                               //                         .write
		.av_readdata            (hex1_s1_readdata),                            //                         .readdata
		.av_writedata           (hex1_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex1_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex2_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex2_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex2_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex2_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex2_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex2_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex2_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex2_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex2_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex2_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex2_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex2_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex2_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex2_s1_write),                               //                         .write
		.av_readdata            (hex2_s1_readdata),                            //                         .readdata
		.av_writedata           (hex2_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex2_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex3_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex3_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex3_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex3_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex3_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex3_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex3_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex3_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex3_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex3_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex3_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex3_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex3_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex3_s1_write),                               //                         .write
		.av_readdata            (hex3_s1_readdata),                            //                         .readdata
		.av_writedata           (hex3_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex3_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex4_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex4_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex4_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex4_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex4_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex4_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex4_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex4_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex4_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex4_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex4_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex4_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex4_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex4_s1_write),                               //                         .write
		.av_readdata            (hex4_s1_readdata),                            //                         .readdata
		.av_writedata           (hex4_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex4_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) hex5_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (hex5_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (hex5_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (hex5_s1_agent_m0_read),                       //                         .read
		.uav_write              (hex5_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (hex5_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (hex5_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (hex5_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (hex5_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (hex5_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (hex5_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (hex5_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (hex5_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (hex5_s1_write),                               //                         .write
		.av_readdata            (hex5_s1_readdata),                            //                         .readdata
		.av_writedata           (hex5_s1_writedata),                           //                         .writedata
		.av_chipselect          (hex5_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sw_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sw_s1_agent_m0_address),                      // avalon_universal_slave_0.address
		.uav_burstcount         (sw_s1_agent_m0_burstcount),                   //                         .burstcount
		.uav_read               (sw_s1_agent_m0_read),                         //                         .read
		.uav_write              (sw_s1_agent_m0_write),                        //                         .write
		.uav_waitrequest        (sw_s1_agent_m0_waitrequest),                  //                         .waitrequest
		.uav_readdatavalid      (sw_s1_agent_m0_readdatavalid),                //                         .readdatavalid
		.uav_byteenable         (sw_s1_agent_m0_byteenable),                   //                         .byteenable
		.uav_readdata           (sw_s1_agent_m0_readdata),                     //                         .readdata
		.uav_writedata          (sw_s1_agent_m0_writedata),                    //                         .writedata
		.uav_lock               (sw_s1_agent_m0_lock),                         //                         .lock
		.uav_debugaccess        (sw_s1_agent_m0_debugaccess),                  //                         .debugaccess
		.av_address             (sw_s1_address),                               //      avalon_anti_slave_0.address
		.av_readdata            (sw_s1_readdata),                              //                         .readdata
		.av_write               (),                                            //              (terminated)
		.av_read                (),                                            //              (terminated)
		.av_writedata           (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) key_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (key_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (key_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (key_s1_agent_m0_read),                        //                         .read
		.uav_write              (key_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (key_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (key_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (key_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (key_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (key_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (key_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (key_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (key_s1_address),                              //      avalon_anti_slave_0.address
		.av_readdata            (key_s1_readdata),                             //                         .readdata
		.av_write               (),                                            //              (terminated)
		.av_read                (),                                            //              (terminated)
		.av_writedata           (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ledr_s1_translator (
		.clk                    (pll_c0_clk),                                  //                      clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ledr_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (ledr_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (ledr_s1_agent_m0_read),                       //                         .read
		.uav_write              (ledr_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (ledr_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (ledr_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (ledr_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (ledr_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (ledr_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (ledr_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (ledr_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (ledr_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (ledr_s1_write),                               //                         .write
		.av_readdata            (ledr_s1_readdata),                            //                         .readdata
		.av_writedata           (ledr_s1_writedata),                           //                         .writedata
		.av_chipselect          (ledr_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_QOS_H                 (61),
		.PKT_QOS_L                 (61),
		.PKT_DATA_SIDEBAND_H       (59),
		.PKT_DATA_SIDEBAND_L       (59),
		.PKT_ADDR_SIDEBAND_H       (58),
		.PKT_ADDR_SIDEBAND_L       (58),
		.PKT_BURST_TYPE_H          (57),
		.PKT_BURST_TYPE_L          (56),
		.PKT_CACHE_H               (79),
		.PKT_CACHE_L               (76),
		.PKT_THREAD_ID_H           (72),
		.PKT_THREAD_ID_L           (72),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_EXCLUSIVE       (46),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (66),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (67),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (21),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pixelbuff_avalon_pixel_dma_master_agent (
		.clk                   (pll_c0_clk),                                                                           //       clk.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),                                          // clk_reset.reset
		.av_address            (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pixelbuff_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pixelbuff_avalon_pixel_dma_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pixelbuff_avalon_pixel_dma_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pixelbuff_avalon_pixel_dma_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pixelbuff_avalon_pixel_dma_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pixelbuff_avalon_pixel_dma_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                    //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                     //          .data
		.rp_channel            (rsp_mux_src_channel),                                                                  //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                            //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                              //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                    //          .ready
		.av_response           (),                                                                                     // (terminated)
		.av_writeresponsevalid ()                                                                                      // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (106),
		.PKT_CACHE_L               (103),
		.PKT_THREAD_ID_H           (99),
		.PKT_THREAD_ID_L           (99),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.ST_DATA_W                 (112),
		.ST_CHANNEL_W              (21),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_data_master_agent (
		.clk                   (pll_c0_clk),                                                         //       clk.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),                        // clk_reset.reset
		.av_address            (cpu_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                    // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (106),
		.PKT_CACHE_L               (103),
		.PKT_THREAD_ID_H           (99),
		.PKT_THREAD_ID_L           (99),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.ST_DATA_W                 (112),
		.ST_CHANNEL_W              (21),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_instruction_master_agent (
		.clk                   (pll_c0_clk),                                                                //       clk.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.av_address            (cpu_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ram_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ram_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (ram_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (ram_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (ram_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (ram_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (ram_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (ram_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (ram_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (ram_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (ram_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (ram_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (ram_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (ram_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (ram_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (ram_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (ram_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                           //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                           //                .valid
		.cp_data                 (cmd_mux_src_data),                            //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                   //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                     //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                         //                .channel
		.rf_sink_ready           (ram_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (ram_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (ram_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (ram_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (ram_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (ram_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (ram_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (ram_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (ram_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (ram_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),               //                .error
		.rdata_fifo_src_ready    (ram_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ram_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (ram_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ram_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ram_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (ram_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (ram_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (ram_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (ram_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (ram_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (ram_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (ram_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (ram_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (ram_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (66),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (67),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (85),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent (
		.clk                     (pll_c0_clk),                                                                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                                                 //       clk_reset.reset
		.m0_address              (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                                           //                .error
		.rdata_fifo_src_ready    (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (86),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                                               //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                                              // clk_reset.reset
		.in_data           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_data),             //        in.data
		.in_valid          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                                    // (terminated)
		.csr_read          (1'b0),                                                                                     // (terminated)
		.csr_write         (1'b0),                                                                                     // (terminated)
		.csr_readdata      (),                                                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                                     // (terminated)
		.almost_full_data  (),                                                                                         // (terminated)
		.almost_empty_data (),                                                                                         // (terminated)
		.in_empty          (1'b0),                                                                                     // (terminated)
		.out_empty         (),                                                                                         // (terminated)
		.in_error          (1'b0),                                                                                     // (terminated)
		.out_error         (),                                                                                         // (terminated)
		.in_channel        (1'b0),                                                                                     // (terminated)
		.out_channel       ()                                                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (66),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (67),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (85),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) charbuff_avalon_char_buffer_slave_agent (
		.clk                     (pll_c0_clk),                                                            //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                           //       clk_reset.reset
		.m0_address              (charbuff_avalon_char_buffer_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (charbuff_avalon_char_buffer_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (charbuff_avalon_char_buffer_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (charbuff_avalon_char_buffer_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (charbuff_avalon_char_buffer_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (charbuff_avalon_char_buffer_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (charbuff_avalon_char_buffer_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (charbuff_avalon_char_buffer_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (charbuff_avalon_char_buffer_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (charbuff_avalon_char_buffer_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (charbuff_avalon_char_buffer_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (charbuff_avalon_char_buffer_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (charbuff_avalon_char_buffer_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (charbuff_avalon_char_buffer_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (charbuff_avalon_char_buffer_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (charbuff_avalon_char_buffer_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (charbuff_avalon_char_buffer_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (charbuff_avalon_char_buffer_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (charbuff_avalon_char_buffer_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (charbuff_avalon_char_buffer_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (charbuff_avalon_char_buffer_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (charbuff_avalon_char_buffer_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (charbuff_avalon_char_buffer_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (charbuff_avalon_char_buffer_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (charbuff_avalon_char_buffer_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (charbuff_avalon_char_buffer_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (charbuff_avalon_char_buffer_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                                     //                .error
		.rdata_fifo_src_ready    (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (86),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) charbuff_avalon_char_buffer_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                         //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                        // clk_reset.reset
		.in_data           (charbuff_avalon_char_buffer_slave_agent_rf_source_data),             //        in.data
		.in_valid          (charbuff_avalon_char_buffer_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (charbuff_avalon_char_buffer_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (charbuff_avalon_char_buffer_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (charbuff_avalon_char_buffer_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (charbuff_avalon_char_buffer_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated)
		.csr_read          (1'b0),                                                               // (terminated)
		.csr_write         (1'b0),                                                               // (terminated)
		.csr_readdata      (),                                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated)
		.almost_full_data  (),                                                                   // (terminated)
		.almost_empty_data (),                                                                   // (terminated)
		.in_empty          (1'b0),                                                               // (terminated)
		.out_empty         (),                                                                   // (terminated)
		.in_error          (1'b0),                                                               // (terminated)
		.out_error         (),                                                                   // (terminated)
		.in_channel        (1'b0),                                                               // (terminated)
		.out_channel       ()                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) charbuff_avalon_char_control_slave_agent (
		.clk                     (pll_c0_clk),                                                          //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                         //       clk_reset.reset
		.m0_address              (charbuff_avalon_char_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (charbuff_avalon_char_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (charbuff_avalon_char_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (charbuff_avalon_char_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (charbuff_avalon_char_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (charbuff_avalon_char_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (charbuff_avalon_char_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (charbuff_avalon_char_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (charbuff_avalon_char_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (charbuff_avalon_char_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (charbuff_avalon_char_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (charbuff_avalon_char_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (charbuff_avalon_char_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (charbuff_avalon_char_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (charbuff_avalon_char_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (charbuff_avalon_char_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                               //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                               //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                                //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                         //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                             //                .channel
		.rf_sink_ready           (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (charbuff_avalon_char_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (charbuff_avalon_char_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (charbuff_avalon_char_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (charbuff_avalon_char_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (charbuff_avalon_char_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                                   //                .error
		.rdata_fifo_src_ready    (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) charbuff_avalon_char_control_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                          //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_data           (charbuff_avalon_char_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (charbuff_avalon_char_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (charbuff_avalon_char_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (charbuff_avalon_char_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (charbuff_avalon_char_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (charbuff_avalon_char_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pixelbuff_avalon_control_slave_agent (
		.clk                     (pll_c0_clk),                                                      //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                     //       clk_reset.reset
		.m0_address              (pixelbuff_avalon_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pixelbuff_avalon_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pixelbuff_avalon_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pixelbuff_avalon_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pixelbuff_avalon_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (pixelbuff_avalon_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pixelbuff_avalon_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pixelbuff_avalon_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (pixelbuff_avalon_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pixelbuff_avalon_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (pixelbuff_avalon_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (pixelbuff_avalon_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pixelbuff_avalon_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (pixelbuff_avalon_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (pixelbuff_avalon_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (pixelbuff_avalon_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                           //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                           //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                            //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                                   //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                     //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                         //                .channel
		.rf_sink_ready           (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pixelbuff_avalon_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pixelbuff_avalon_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pixelbuff_avalon_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pixelbuff_avalon_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pixelbuff_avalon_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                               //                .error
		.rdata_fifo_src_ready    (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pixelbuff_avalon_control_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                      //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_data           (pixelbuff_avalon_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (pixelbuff_avalon_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (pixelbuff_avalon_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pixelbuff_avalon_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pixelbuff_avalon_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pixelbuff_avalon_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated)
		.csr_read          (1'b0),                                                            // (terminated)
		.csr_write         (1'b0),                                                            // (terminated)
		.csr_readdata      (),                                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated)
		.almost_full_data  (),                                                                // (terminated)
		.almost_empty_data (),                                                                // (terminated)
		.in_empty          (1'b0),                                                            // (terminated)
		.out_empty         (),                                                                // (terminated)
		.in_error          (1'b0),                                                            // (terminated)
		.out_error         (),                                                                // (terminated)
		.in_channel        (1'b0),                                                            // (terminated)
		.out_channel       ()                                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (pll_c0_clk),                                                   //             clk.clk
		.reset                   (jtag_uart_reset_reset_bridge_in_reset_reset),                  //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                      //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                   //       clk.clk
		.reset             (jtag_uart_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) video_rgb_resampler_0_avalon_rgb_slave_agent (
		.clk                     (pll_c0_clk),                                                              //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                             //       clk_reset.reset
		.m0_address              (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (video_rgb_resampler_0_avalon_rgb_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                                                   //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                                                   //                .valid
		.cp_data                 (cmd_mux_006_src_data),                                                    //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                                           //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                                             //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                                                 //                .channel
		.rf_sink_ready           (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                                       //                .error
		.rdata_fifo_src_ready    (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                              //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.in_data           (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_data),             //        in.data
		.in_valid          (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (video_rgb_resampler_0_avalon_rgb_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                   // (terminated)
		.csr_read          (1'b0),                                                                    // (terminated)
		.csr_write         (1'b0),                                                                    // (terminated)
		.csr_readdata      (),                                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                    // (terminated)
		.almost_full_data  (),                                                                        // (terminated)
		.almost_empty_data (),                                                                        // (terminated)
		.in_empty          (1'b0),                                                                    // (terminated)
		.out_empty         (),                                                                        // (terminated)
		.in_error          (1'b0),                                                                    // (terminated)
		.out_error         (),                                                                        // (terminated)
		.in_channel        (1'b0),                                                                    // (terminated)
		.out_channel       ()                                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sysid_qsys_0_control_slave_agent (
		.clk                     (pll_c0_clk),                                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (sysid_qsys_0_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sysid_qsys_0_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sysid_qsys_0_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sysid_qsys_0_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sysid_qsys_0_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (sysid_qsys_0_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sysid_qsys_0_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sysid_qsys_0_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (sysid_qsys_0_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sysid_qsys_0_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (sysid_qsys_0_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (sysid_qsys_0_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sysid_qsys_0_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (sysid_qsys_0_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (sysid_qsys_0_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (sysid_qsys_0_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_007_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                                     //                .channel
		.rf_sink_ready           (sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sysid_qsys_0_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sysid_qsys_0_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sysid_qsys_0_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sysid_qsys_0_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sysid_qsys_0_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sysid_qsys_0_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sysid_qsys_0_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_qsys_0_control_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (sysid_qsys_0_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sysid_qsys_0_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sysid_qsys_0_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sysid_qsys_0_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sysid_qsys_0_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sysid_qsys_0_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu_debug_mem_slave_agent (
		.clk                     (pll_c0_clk),                                           //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (cpu_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                              //                .channel
		.rf_sink_ready           (cpu_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (cpu_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu_debug_mem_slave_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                           //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (cpu_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pll_pll_slave_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (pll_inclk_interface_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pll_pll_slave_agent_m0_address),                        //              m0.address
		.m0_burstcount           (pll_pll_slave_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (pll_pll_slave_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (pll_pll_slave_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (pll_pll_slave_agent_m0_lock),                           //                .lock
		.m0_readdata             (pll_pll_slave_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (pll_pll_slave_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (pll_pll_slave_agent_m0_read),                           //                .read
		.m0_waitrequest          (pll_pll_slave_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (pll_pll_slave_agent_m0_writedata),                      //                .writedata
		.m0_write                (pll_pll_slave_agent_m0_write),                          //                .write
		.rp_endofpacket          (pll_pll_slave_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (pll_pll_slave_agent_rp_ready),                          //                .ready
		.rp_valid                (pll_pll_slave_agent_rp_valid),                          //                .valid
		.rp_data                 (pll_pll_slave_agent_rp_data),                           //                .data
		.rp_startofpacket        (pll_pll_slave_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_009_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                               //                .channel
		.rf_sink_ready           (pll_pll_slave_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (pll_pll_slave_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (pll_pll_slave_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (pll_pll_slave_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (pll_pll_slave_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (pll_pll_slave_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (pll_pll_slave_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (pll_pll_slave_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (pll_pll_slave_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (pll_pll_slave_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (pll_pll_slave_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pll_pll_slave_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (pll_pll_slave_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pll_pll_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pll_pll_slave_agent_rf_source_data),                    //        in.data
		.in_valid          (pll_pll_slave_agent_rf_source_valid),                   //          .valid
		.in_ready          (pll_pll_slave_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (pll_pll_slave_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (pll_pll_slave_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (pll_pll_slave_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (pll_pll_slave_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (pll_pll_slave_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (pll_pll_slave_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (pll_pll_slave_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pll_pll_slave_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pll_pll_slave_agent_rdata_fifo_src_data),               //        in.data
		.in_valid          (pll_pll_slave_agent_rdata_fifo_src_valid),              //          .valid
		.in_ready          (pll_pll_slave_agent_rdata_fifo_src_ready),              //          .ready
		.out_data          (pll_pll_slave_agent_rdata_fifo_out_data),               //       out.data
		.out_valid         (pll_pll_slave_agent_rdata_fifo_out_valid),              //          .valid
		.out_ready         (pll_pll_slave_agent_rdata_fifo_out_ready),              //          .ready
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_startofpacket  (1'b0),                                                  // (terminated)
		.in_endofpacket    (1'b0),                                                  // (terminated)
		.out_startofpacket (),                                                      // (terminated)
		.out_endofpacket   (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_TRANS_LOCK            (54),
		.PKT_BEGIN_BURST           (69),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (59),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_POSTED          (51),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (75),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (76),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sdram_s1_agent (
		.clk                     (pll_c0_clk),                                   //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (sdram_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sdram_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sdram_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sdram_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sdram_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (sdram_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sdram_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sdram_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (sdram_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sdram_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (sdram_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (sdram_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sdram_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (sdram_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (sdram_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (sdram_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (sdram_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (sdram_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (sdram_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (sdram_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (sdram_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (sdram_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (sdram_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sdram_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sdram_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sdram_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sdram_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sdram_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sdram_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sdram_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sdram_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sdram_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),            //                .error
		.rdata_fifo_src_ready    (sdram_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sdram_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sdram_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_s1_agent_rf_source_data),               //        in.data
		.in_valid          (sdram_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (sdram_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (sdram_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (sdram_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (sdram_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (sdram_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (sdram_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (sdram_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (sdram_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_s1_agent_rdata_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_s1_agent_rdata_fifo_src_data),          //        in.data
		.in_valid          (sdram_s1_agent_rdata_fifo_src_valid),         //          .valid
		.in_ready          (sdram_s1_agent_rdata_fifo_src_ready),         //          .ready
		.out_data          (sdram_s1_agent_rdata_fifo_out_data),          //       out.data
		.out_valid         (sdram_s1_agent_rdata_fifo_out_valid),         //          .valid
		.out_ready         (sdram_s1_agent_rdata_fifo_out_ready),         //          .ready
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_startofpacket  (1'b0),                                        // (terminated)
		.in_endofpacket    (1'b0),                                        // (terminated)
		.out_startofpacket (),                                            // (terminated)
		.out_endofpacket   (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer_0_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (timer_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (timer_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (timer_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (timer_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (timer_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (timer_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (timer_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (timer_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (timer_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (timer_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (timer_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (timer_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (timer_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (timer_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (timer_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_011_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                     //                .channel
		.rf_sink_ready           (timer_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (timer_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (timer_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (timer_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (timer_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (timer_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (timer_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (timer_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (timer_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (timer_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),           //                .error
		.rdata_fifo_src_ready    (timer_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (timer_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_0_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timer_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timer_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timer_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timer_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timer_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timer_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timer_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timer_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timer_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex0_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_012_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_012_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_012_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_012_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_012_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_012_src_channel),                     //                .channel
		.rf_sink_ready           (hex0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_012_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_012_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_012_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_012_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex0_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex0_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex0_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex0_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex0_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex0_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex0_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex0_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex0_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex0_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex0_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex1_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex1_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex1_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex1_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex1_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex1_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex1_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex1_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex1_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex1_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex1_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex1_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex1_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex1_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex1_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex1_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex1_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_013_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_013_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_013_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_013_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_013_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_013_src_channel),                     //                .channel
		.rf_sink_ready           (hex1_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex1_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex1_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex1_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex1_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex1_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex1_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex1_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex1_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex1_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_013_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_013_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_013_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_013_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex1_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex1_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex1_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex1_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex1_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex1_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex1_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex1_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex1_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex1_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex1_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex1_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex1_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex1_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex2_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex2_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex2_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex2_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex2_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex2_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex2_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex2_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex2_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex2_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex2_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex2_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex2_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex2_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex2_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex2_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex2_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_014_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_014_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_014_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_014_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_014_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_014_src_channel),                     //                .channel
		.rf_sink_ready           (hex2_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex2_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex2_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex2_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex2_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex2_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex2_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex2_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex2_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex2_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_014_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_014_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_014_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_014_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex2_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex2_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex2_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex2_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex2_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex2_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex2_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex2_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex2_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex2_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex2_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex2_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex2_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex2_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex3_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex3_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex3_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex3_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex3_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex3_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex3_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex3_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex3_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex3_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex3_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex3_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex3_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex3_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex3_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex3_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex3_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_015_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_015_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_015_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_015_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_015_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_015_src_channel),                     //                .channel
		.rf_sink_ready           (hex3_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex3_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex3_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex3_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex3_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex3_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex3_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex3_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex3_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex3_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_015_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_015_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_015_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_015_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex3_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex3_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex3_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex3_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex3_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex3_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex3_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex3_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex3_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex3_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex3_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex3_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex3_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex3_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex4_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex4_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex4_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex4_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex4_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex4_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex4_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex4_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex4_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex4_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex4_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex4_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex4_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex4_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex4_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex4_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex4_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_016_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_016_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_016_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_016_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_016_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_016_src_channel),                     //                .channel
		.rf_sink_ready           (hex4_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex4_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex4_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex4_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex4_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex4_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex4_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex4_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex4_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex4_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_016_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_016_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_016_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_016_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex4_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex4_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex4_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex4_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex4_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex4_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex4_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex4_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex4_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex4_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex4_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex4_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex4_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex4_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) hex5_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (hex5_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (hex5_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (hex5_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (hex5_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (hex5_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (hex5_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (hex5_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (hex5_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (hex5_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (hex5_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (hex5_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (hex5_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (hex5_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (hex5_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (hex5_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (hex5_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_017_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_017_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_017_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_017_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_017_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_017_src_channel),                     //                .channel
		.rf_sink_ready           (hex5_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (hex5_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (hex5_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (hex5_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (hex5_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (hex5_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (hex5_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (hex5_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (hex5_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (hex5_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_017_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_017_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_017_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_017_out_0_error),           //                .error
		.rdata_fifo_src_ready    (hex5_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hex5_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (hex5_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) hex5_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (hex5_s1_agent_rf_source_data),                //        in.data
		.in_valid          (hex5_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (hex5_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (hex5_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (hex5_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (hex5_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (hex5_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (hex5_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (hex5_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (hex5_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sw_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sw_s1_agent_m0_address),                      //              m0.address
		.m0_burstcount           (sw_s1_agent_m0_burstcount),                   //                .burstcount
		.m0_byteenable           (sw_s1_agent_m0_byteenable),                   //                .byteenable
		.m0_debugaccess          (sw_s1_agent_m0_debugaccess),                  //                .debugaccess
		.m0_lock                 (sw_s1_agent_m0_lock),                         //                .lock
		.m0_readdata             (sw_s1_agent_m0_readdata),                     //                .readdata
		.m0_readdatavalid        (sw_s1_agent_m0_readdatavalid),                //                .readdatavalid
		.m0_read                 (sw_s1_agent_m0_read),                         //                .read
		.m0_waitrequest          (sw_s1_agent_m0_waitrequest),                  //                .waitrequest
		.m0_writedata            (sw_s1_agent_m0_writedata),                    //                .writedata
		.m0_write                (sw_s1_agent_m0_write),                        //                .write
		.rp_endofpacket          (sw_s1_agent_rp_endofpacket),                  //              rp.endofpacket
		.rp_ready                (sw_s1_agent_rp_ready),                        //                .ready
		.rp_valid                (sw_s1_agent_rp_valid),                        //                .valid
		.rp_data                 (sw_s1_agent_rp_data),                         //                .data
		.rp_startofpacket        (sw_s1_agent_rp_startofpacket),                //                .startofpacket
		.cp_ready                (cmd_mux_018_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_018_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_018_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_018_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_018_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_018_src_channel),                     //                .channel
		.rf_sink_ready           (sw_s1_agent_rsp_fifo_out_ready),              //         rf_sink.ready
		.rf_sink_valid           (sw_s1_agent_rsp_fifo_out_valid),              //                .valid
		.rf_sink_startofpacket   (sw_s1_agent_rsp_fifo_out_startofpacket),      //                .startofpacket
		.rf_sink_endofpacket     (sw_s1_agent_rsp_fifo_out_endofpacket),        //                .endofpacket
		.rf_sink_data            (sw_s1_agent_rsp_fifo_out_data),               //                .data
		.rf_source_ready         (sw_s1_agent_rf_source_ready),                 //       rf_source.ready
		.rf_source_valid         (sw_s1_agent_rf_source_valid),                 //                .valid
		.rf_source_startofpacket (sw_s1_agent_rf_source_startofpacket),         //                .startofpacket
		.rf_source_endofpacket   (sw_s1_agent_rf_source_endofpacket),           //                .endofpacket
		.rf_source_data          (sw_s1_agent_rf_source_data),                  //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_018_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_018_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_018_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_018_out_0_error),           //                .error
		.rdata_fifo_src_ready    (sw_s1_agent_rdata_fifo_src_ready),            //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sw_s1_agent_rdata_fifo_src_valid),            //                .valid
		.rdata_fifo_src_data     (sw_s1_agent_rdata_fifo_src_data),             //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sw_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sw_s1_agent_rf_source_data),                  //        in.data
		.in_valid          (sw_s1_agent_rf_source_valid),                 //          .valid
		.in_ready          (sw_s1_agent_rf_source_ready),                 //          .ready
		.in_startofpacket  (sw_s1_agent_rf_source_startofpacket),         //          .startofpacket
		.in_endofpacket    (sw_s1_agent_rf_source_endofpacket),           //          .endofpacket
		.out_data          (sw_s1_agent_rsp_fifo_out_data),               //       out.data
		.out_valid         (sw_s1_agent_rsp_fifo_out_valid),              //          .valid
		.out_ready         (sw_s1_agent_rsp_fifo_out_ready),              //          .ready
		.out_startofpacket (sw_s1_agent_rsp_fifo_out_startofpacket),      //          .startofpacket
		.out_endofpacket   (sw_s1_agent_rsp_fifo_out_endofpacket),        //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) key_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (key_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (key_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (key_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (key_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (key_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (key_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (key_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (key_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (key_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (key_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (key_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (key_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (key_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (key_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (key_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (key_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_019_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_019_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_019_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_019_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_019_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_019_src_channel),                     //                .channel
		.rf_sink_ready           (key_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (key_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (key_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (key_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (key_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (key_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (key_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (key_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (key_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (key_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_019_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_019_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_019_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_019_out_0_error),           //                .error
		.rdata_fifo_src_ready    (key_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (key_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (key_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) key_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (key_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (key_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (key_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (key_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (key_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (key_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (key_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (key_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (key_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (key_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (111),
		.PKT_ORI_BURST_SIZE_L      (109),
		.PKT_RESPONSE_STATUS_H     (108),
		.PKT_RESPONSE_STATUS_L     (107),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (102),
		.PKT_PROTECTION_L          (100),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (21),
		.ST_DATA_W                 (112),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ledr_s1_agent (
		.clk                     (pll_c0_clk),                                  //             clk.clk
		.reset                   (pixelbuff_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ledr_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (ledr_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (ledr_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (ledr_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (ledr_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (ledr_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (ledr_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (ledr_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (ledr_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (ledr_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (ledr_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (ledr_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (ledr_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (ledr_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (ledr_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (ledr_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_020_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_020_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_020_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_020_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_020_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_020_src_channel),                     //                .channel
		.rf_sink_ready           (ledr_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (ledr_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (ledr_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (ledr_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (ledr_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (ledr_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (ledr_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (ledr_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (ledr_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (ledr_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_020_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_020_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_020_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_020_out_0_error),           //                .error
		.rdata_fifo_src_ready    (ledr_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ledr_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (ledr_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (113),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ledr_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                  //       clk.clk
		.reset             (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ledr_s1_agent_rf_source_data),                //        in.data
		.in_valid          (ledr_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (ledr_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (ledr_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (ledr_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (ledr_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (ledr_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (ledr_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (ledr_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (ledr_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	soc1_mm_interconnect_0_router router (
		.sink_ready         (pixelbuff_avalon_pixel_dma_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (pixelbuff_avalon_pixel_dma_master_agent_cp_valid),         //          .valid
		.sink_data          (pixelbuff_avalon_pixel_dma_master_agent_cp_data),          //          .data
		.sink_startofpacket (pixelbuff_avalon_pixel_dma_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (pixelbuff_avalon_pixel_dma_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                               //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),              // clk_reset.reset
		.src_ready          (router_src_ready),                                         //       src.ready
		.src_valid          (router_src_valid),                                         //          .valid
		.src_data           (router_src_data),                                          //          .data
		.src_channel        (router_src_channel),                                       //          .channel
		.src_startofpacket  (router_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                    //          .endofpacket
	);

	soc1_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (cpu_data_master_agent_cp_ready),              //      sink.ready
		.sink_valid         (cpu_data_master_agent_cp_valid),              //          .valid
		.sink_data          (cpu_data_master_agent_cp_data),               //          .data
		.sink_startofpacket (cpu_data_master_agent_cp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (cpu_data_master_agent_cp_endofpacket),        //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                        //       src.ready
		.src_valid          (router_001_src_valid),                        //          .valid
		.src_data           (router_001_src_data),                         //          .data
		.src_channel        (router_001_src_channel),                      //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (cpu_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                    //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_002_src_ready),                          //       src.ready
		.src_valid          (router_002_src_valid),                          //          .valid
		.src_data           (router_002_src_data),                           //          .data
		.src_channel        (router_002_src_channel),                        //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                     //          .endofpacket
	);

	soc1_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (ram_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (ram_s1_agent_rp_valid),                       //          .valid
		.sink_data          (ram_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (ram_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (ram_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                        //       src.ready
		.src_valid          (router_003_src_valid),                        //          .valid
		.src_data           (router_003_src_data),                         //          .data
		.src_channel        (router_003_src_channel),                      //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_valid),         //          .valid
		.sink_data          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_data),          //          .data
		.sink_startofpacket (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                                                     //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),                                    // clk_reset.reset
		.src_ready          (router_004_src_ready),                                                           //       src.ready
		.src_valid          (router_004_src_valid),                                                           //          .valid
		.src_data           (router_004_src_data),                                                            //          .data
		.src_channel        (router_004_src_channel),                                                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                      //          .endofpacket
	);

	soc1_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (charbuff_avalon_char_buffer_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (charbuff_avalon_char_buffer_slave_agent_rp_valid),         //          .valid
		.sink_data          (charbuff_avalon_char_buffer_slave_agent_rp_data),          //          .data
		.sink_startofpacket (charbuff_avalon_char_buffer_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (charbuff_avalon_char_buffer_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                               //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),              // clk_reset.reset
		.src_ready          (router_005_src_ready),                                     //       src.ready
		.src_valid          (router_005_src_valid),                                     //          .valid
		.src_data           (router_005_src_data),                                      //          .data
		.src_channel        (router_005_src_channel),                                   //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_006 (
		.sink_ready         (charbuff_avalon_char_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (charbuff_avalon_char_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (charbuff_avalon_char_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (charbuff_avalon_char_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (charbuff_avalon_char_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                                //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.src_ready          (router_006_src_ready),                                      //       src.ready
		.src_valid          (router_006_src_valid),                                      //          .valid
		.src_data           (router_006_src_data),                                       //          .data
		.src_channel        (router_006_src_channel),                                    //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                              //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                 //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_007 (
		.sink_ready         (pixelbuff_avalon_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (pixelbuff_avalon_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (pixelbuff_avalon_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (pixelbuff_avalon_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (pixelbuff_avalon_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                            //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_007_src_ready),                                  //       src.ready
		.src_valid          (router_007_src_valid),                                  //          .valid
		.src_data           (router_007_src_data),                                   //          .data
		.src_channel        (router_007_src_channel),                                //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                             //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_008 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                         //       clk.clk
		.reset              (jtag_uart_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_008_src_ready),                               //       src.ready
		.src_valid          (router_008_src_valid),                               //          .valid
		.src_data           (router_008_src_data),                                //          .data
		.src_channel        (router_008_src_channel),                             //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                          //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_009 (
		.sink_ready         (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_valid),         //          .valid
		.sink_data          (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_data),          //          .data
		.sink_startofpacket (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (video_rgb_resampler_0_avalon_rgb_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                                    //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.src_ready          (router_009_src_ready),                                          //       src.ready
		.src_valid          (router_009_src_valid),                                          //          .valid
		.src_data           (router_009_src_data),                                           //          .data
		.src_channel        (router_009_src_channel),                                        //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                                  //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                                     //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_010 (
		.sink_ready         (sysid_qsys_0_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (sysid_qsys_0_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (sysid_qsys_0_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (sysid_qsys_0_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (sysid_qsys_0_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_c0_clk),                                        //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_010_src_ready),                              //       src.ready
		.src_valid          (router_010_src_valid),                              //          .valid
		.src_data           (router_010_src_data),                               //          .data
		.src_channel        (router_010_src_channel),                            //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                         //          .endofpacket
	);

	soc1_mm_interconnect_0_router_011 router_011 (
		.sink_ready         (cpu_debug_mem_slave_agent_rp_ready),          //      sink.ready
		.sink_valid         (cpu_debug_mem_slave_agent_rp_valid),          //          .valid
		.sink_data          (cpu_debug_mem_slave_agent_rp_data),           //          .data
		.sink_startofpacket (cpu_debug_mem_slave_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (cpu_debug_mem_slave_agent_rp_endofpacket),    //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                        //       src.ready
		.src_valid          (router_011_src_valid),                        //          .valid
		.src_data           (router_011_src_data),                         //          .data
		.src_channel        (router_011_src_channel),                      //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_012 (
		.sink_ready         (pll_pll_slave_agent_rp_ready),                          //      sink.ready
		.sink_valid         (pll_pll_slave_agent_rp_valid),                          //          .valid
		.sink_data          (pll_pll_slave_agent_rp_data),                           //          .data
		.sink_startofpacket (pll_pll_slave_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (pll_pll_slave_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (clk_0_clk_clk),                                         //       clk.clk
		.reset              (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                                  //       src.ready
		.src_valid          (router_012_src_valid),                                  //          .valid
		.src_data           (router_012_src_data),                                   //          .data
		.src_channel        (router_012_src_channel),                                //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                             //          .endofpacket
	);

	soc1_mm_interconnect_0_router_013 router_013 (
		.sink_ready         (sdram_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (sdram_s1_agent_rp_valid),                     //          .valid
		.sink_data          (sdram_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (sdram_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (sdram_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                        //       src.ready
		.src_valid          (router_013_src_valid),                        //          .valid
		.src_data           (router_013_src_data),                         //          .data
		.src_channel        (router_013_src_channel),                      //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_014 (
		.sink_ready         (timer_0_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (timer_0_s1_agent_rp_valid),                   //          .valid
		.sink_data          (timer_0_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (timer_0_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (timer_0_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                        //       src.ready
		.src_valid          (router_014_src_valid),                        //          .valid
		.src_data           (router_014_src_data),                         //          .data
		.src_channel        (router_014_src_channel),                      //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_015 (
		.sink_ready         (hex0_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex0_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex0_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex0_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex0_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                        //       src.ready
		.src_valid          (router_015_src_valid),                        //          .valid
		.src_data           (router_015_src_data),                         //          .data
		.src_channel        (router_015_src_channel),                      //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_016 (
		.sink_ready         (hex1_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex1_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex1_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex1_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex1_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                        //       src.ready
		.src_valid          (router_016_src_valid),                        //          .valid
		.src_data           (router_016_src_data),                         //          .data
		.src_channel        (router_016_src_channel),                      //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_017 (
		.sink_ready         (hex2_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex2_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex2_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex2_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex2_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_017_src_ready),                        //       src.ready
		.src_valid          (router_017_src_valid),                        //          .valid
		.src_data           (router_017_src_data),                         //          .data
		.src_channel        (router_017_src_channel),                      //          .channel
		.src_startofpacket  (router_017_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_018 (
		.sink_ready         (hex3_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex3_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex3_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex3_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex3_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_018_src_ready),                        //       src.ready
		.src_valid          (router_018_src_valid),                        //          .valid
		.src_data           (router_018_src_data),                         //          .data
		.src_channel        (router_018_src_channel),                      //          .channel
		.src_startofpacket  (router_018_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_019 (
		.sink_ready         (hex4_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex4_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex4_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex4_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex4_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_019_src_ready),                        //       src.ready
		.src_valid          (router_019_src_valid),                        //          .valid
		.src_data           (router_019_src_data),                         //          .data
		.src_channel        (router_019_src_channel),                      //          .channel
		.src_startofpacket  (router_019_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_019_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_020 (
		.sink_ready         (hex5_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (hex5_s1_agent_rp_valid),                      //          .valid
		.sink_data          (hex5_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (hex5_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (hex5_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_020_src_ready),                        //       src.ready
		.src_valid          (router_020_src_valid),                        //          .valid
		.src_data           (router_020_src_data),                         //          .data
		.src_channel        (router_020_src_channel),                      //          .channel
		.src_startofpacket  (router_020_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_020_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_021 (
		.sink_ready         (sw_s1_agent_rp_ready),                        //      sink.ready
		.sink_valid         (sw_s1_agent_rp_valid),                        //          .valid
		.sink_data          (sw_s1_agent_rp_data),                         //          .data
		.sink_startofpacket (sw_s1_agent_rp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (sw_s1_agent_rp_endofpacket),                  //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_021_src_ready),                        //       src.ready
		.src_valid          (router_021_src_valid),                        //          .valid
		.src_data           (router_021_src_data),                         //          .data
		.src_channel        (router_021_src_channel),                      //          .channel
		.src_startofpacket  (router_021_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_021_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_022 (
		.sink_ready         (key_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (key_s1_agent_rp_valid),                       //          .valid
		.sink_data          (key_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (key_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (key_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_022_src_ready),                        //       src.ready
		.src_valid          (router_022_src_valid),                        //          .valid
		.src_data           (router_022_src_data),                         //          .data
		.src_channel        (router_022_src_channel),                      //          .channel
		.src_startofpacket  (router_022_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_022_src_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_router_006 router_023 (
		.sink_ready         (ledr_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (ledr_s1_agent_rp_valid),                      //          .valid
		.sink_data          (ledr_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (ledr_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (ledr_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_023_src_ready),                        //       src.ready
		.src_valid          (router_023_src_valid),                        //          .valid
		.src_data           (router_023_src_data),                         //          .data
		.src_channel        (router_023_src_channel),                      //          .channel
		.src_startofpacket  (router_023_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_023_src_endofpacket)                   //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (112),
		.ST_CHANNEL_W              (21),
		.VALID_WIDTH               (21),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu_data_master_limiter (
		.clk                    (pll_c0_clk),                                    //       clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                          //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                          //          .valid
		.cmd_sink_data          (router_001_src_data),                           //          .data
		.cmd_sink_channel       (router_001_src_channel),                        //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                  //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                    //          .endofpacket
		.cmd_src_ready          (cpu_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                         //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                         //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                       //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                          //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                 //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                   //          .endofpacket
		.rsp_src_ready          (cpu_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (98),
		.PKT_DEST_ID_L             (94),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (112),
		.ST_CHANNEL_W              (21),
		.VALID_WIDTH               (21),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu_instruction_master_limiter (
		.clk                    (pll_c0_clk),                                           //       clk.clk
		.reset                  (pixelbuff_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                 //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                 //          .valid
		.cmd_sink_data          (router_002_src_data),                                  //          .data
		.cmd_sink_channel       (router_002_src_channel),                               //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                         //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                           //          .endofpacket
		.cmd_src_ready          (cpu_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                              //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                 //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                        //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                          //          .endofpacket
		.rsp_src_ready          (cpu_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (60),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_BURST_TYPE_H          (57),
		.PKT_BURST_TYPE_L          (56),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (21),
		.OUT_BYTE_CNT_H            (47),
		.OUT_BURSTWRAP_H           (52),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter (
		.clk                   (pll_c0_clk),                                                                                  //       cr0.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),                                                 // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                                                                       //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                                                                        //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                                                                     //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                                               //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                                                 //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                                                                       //          .ready
		.source0_valid         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (60),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_BURST_TYPE_H          (57),
		.PKT_BURST_TYPE_L          (56),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (21),
		.OUT_BYTE_CNT_H            (47),
		.OUT_BURSTWRAP_H           (52),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) charbuff_avalon_char_buffer_slave_burst_adapter (
		.clk                   (pll_c0_clk),                                                            //       cr0.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),                           // cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                                 //     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                                  //          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                               //          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                           //          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                                 //          .ready
		.source0_valid         (charbuff_avalon_char_buffer_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (charbuff_avalon_char_buffer_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (charbuff_avalon_char_buffer_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (charbuff_avalon_char_buffer_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (charbuff_avalon_char_buffer_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (charbuff_avalon_char_buffer_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (69),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_BURST_TYPE_H          (66),
		.PKT_BURST_TYPE_L          (65),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (59),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (21),
		.OUT_BYTE_CNT_H            (57),
		.OUT_BURSTWRAP_H           (61),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (3),
		.BURSTWRAP_CONST_VALUE     (3),
		.ADAPTER_VERSION           ("13.1")
	) sdram_s1_burst_adapter (
		.clk                   (pll_c0_clk),                                   //       cr0.clk
		.reset                 (pixelbuff_reset_reset_bridge_in_reset_reset),  // cr0_reset.reset
		.sink0_valid           (cmd_mux_010_src_valid),                        //     sink0.valid
		.sink0_data            (cmd_mux_010_src_data),                         //          .data
		.sink0_channel         (cmd_mux_010_src_channel),                      //          .channel
		.sink0_startofpacket   (cmd_mux_010_src_startofpacket),                //          .startofpacket
		.sink0_endofpacket     (cmd_mux_010_src_endofpacket),                  //          .endofpacket
		.sink0_ready           (cmd_mux_010_src_ready),                        //          .ready
		.source0_valid         (sdram_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (sdram_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (sdram_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (sdram_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (sdram_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (sdram_s1_burst_adapter_source0_ready)          //          .ready
	);

	soc1_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                            //      sink.ready
		.sink_channel       (router_src_channel),                          //          .channel
		.sink_data          (router_src_data),                             //          .data
		.sink_startofpacket (router_src_startofpacket),                    //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                      //          .endofpacket
		.sink_valid         (router_src_valid),                            //          .valid
		.src0_ready         (cmd_demux_src0_ready),                        //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                        //          .valid
		.src0_data          (cmd_demux_src0_data),                         //          .data
		.src0_channel       (cmd_demux_src0_channel),                      //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                 (pll_c0_clk),                                    //        clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),   //  clk_reset.reset
		.sink_ready          (cpu_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel        (cpu_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data           (cpu_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket  (cpu_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket    (cpu_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid          (cpu_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready          (cmd_demux_001_src0_ready),                      //       src0.ready
		.src0_valid          (cmd_demux_001_src0_valid),                      //           .valid
		.src0_data           (cmd_demux_001_src0_data),                       //           .data
		.src0_channel        (cmd_demux_001_src0_channel),                    //           .channel
		.src0_startofpacket  (cmd_demux_001_src0_startofpacket),              //           .startofpacket
		.src0_endofpacket    (cmd_demux_001_src0_endofpacket),                //           .endofpacket
		.src1_ready          (cmd_demux_001_src1_ready),                      //       src1.ready
		.src1_valid          (cmd_demux_001_src1_valid),                      //           .valid
		.src1_data           (cmd_demux_001_src1_data),                       //           .data
		.src1_channel        (cmd_demux_001_src1_channel),                    //           .channel
		.src1_startofpacket  (cmd_demux_001_src1_startofpacket),              //           .startofpacket
		.src1_endofpacket    (cmd_demux_001_src1_endofpacket),                //           .endofpacket
		.src2_ready          (cmd_demux_001_src2_ready),                      //       src2.ready
		.src2_valid          (cmd_demux_001_src2_valid),                      //           .valid
		.src2_data           (cmd_demux_001_src2_data),                       //           .data
		.src2_channel        (cmd_demux_001_src2_channel),                    //           .channel
		.src2_startofpacket  (cmd_demux_001_src2_startofpacket),              //           .startofpacket
		.src2_endofpacket    (cmd_demux_001_src2_endofpacket),                //           .endofpacket
		.src3_ready          (cmd_demux_001_src3_ready),                      //       src3.ready
		.src3_valid          (cmd_demux_001_src3_valid),                      //           .valid
		.src3_data           (cmd_demux_001_src3_data),                       //           .data
		.src3_channel        (cmd_demux_001_src3_channel),                    //           .channel
		.src3_startofpacket  (cmd_demux_001_src3_startofpacket),              //           .startofpacket
		.src3_endofpacket    (cmd_demux_001_src3_endofpacket),                //           .endofpacket
		.src4_ready          (cmd_demux_001_src4_ready),                      //       src4.ready
		.src4_valid          (cmd_demux_001_src4_valid),                      //           .valid
		.src4_data           (cmd_demux_001_src4_data),                       //           .data
		.src4_channel        (cmd_demux_001_src4_channel),                    //           .channel
		.src4_startofpacket  (cmd_demux_001_src4_startofpacket),              //           .startofpacket
		.src4_endofpacket    (cmd_demux_001_src4_endofpacket),                //           .endofpacket
		.src5_ready          (cmd_demux_001_src5_ready),                      //       src5.ready
		.src5_valid          (cmd_demux_001_src5_valid),                      //           .valid
		.src5_data           (cmd_demux_001_src5_data),                       //           .data
		.src5_channel        (cmd_demux_001_src5_channel),                    //           .channel
		.src5_startofpacket  (cmd_demux_001_src5_startofpacket),              //           .startofpacket
		.src5_endofpacket    (cmd_demux_001_src5_endofpacket),                //           .endofpacket
		.src6_ready          (cmd_demux_001_src6_ready),                      //       src6.ready
		.src6_valid          (cmd_demux_001_src6_valid),                      //           .valid
		.src6_data           (cmd_demux_001_src6_data),                       //           .data
		.src6_channel        (cmd_demux_001_src6_channel),                    //           .channel
		.src6_startofpacket  (cmd_demux_001_src6_startofpacket),              //           .startofpacket
		.src6_endofpacket    (cmd_demux_001_src6_endofpacket),                //           .endofpacket
		.src7_ready          (cmd_demux_001_src7_ready),                      //       src7.ready
		.src7_valid          (cmd_demux_001_src7_valid),                      //           .valid
		.src7_data           (cmd_demux_001_src7_data),                       //           .data
		.src7_channel        (cmd_demux_001_src7_channel),                    //           .channel
		.src7_startofpacket  (cmd_demux_001_src7_startofpacket),              //           .startofpacket
		.src7_endofpacket    (cmd_demux_001_src7_endofpacket),                //           .endofpacket
		.src8_ready          (cmd_demux_001_src8_ready),                      //       src8.ready
		.src8_valid          (cmd_demux_001_src8_valid),                      //           .valid
		.src8_data           (cmd_demux_001_src8_data),                       //           .data
		.src8_channel        (cmd_demux_001_src8_channel),                    //           .channel
		.src8_startofpacket  (cmd_demux_001_src8_startofpacket),              //           .startofpacket
		.src8_endofpacket    (cmd_demux_001_src8_endofpacket),                //           .endofpacket
		.src9_ready          (cmd_demux_001_src9_ready),                      //       src9.ready
		.src9_valid          (cmd_demux_001_src9_valid),                      //           .valid
		.src9_data           (cmd_demux_001_src9_data),                       //           .data
		.src9_channel        (cmd_demux_001_src9_channel),                    //           .channel
		.src9_startofpacket  (cmd_demux_001_src9_startofpacket),              //           .startofpacket
		.src9_endofpacket    (cmd_demux_001_src9_endofpacket),                //           .endofpacket
		.src10_ready         (cmd_demux_001_src10_ready),                     //      src10.ready
		.src10_valid         (cmd_demux_001_src10_valid),                     //           .valid
		.src10_data          (cmd_demux_001_src10_data),                      //           .data
		.src10_channel       (cmd_demux_001_src10_channel),                   //           .channel
		.src10_startofpacket (cmd_demux_001_src10_startofpacket),             //           .startofpacket
		.src10_endofpacket   (cmd_demux_001_src10_endofpacket),               //           .endofpacket
		.src11_ready         (cmd_demux_001_src11_ready),                     //      src11.ready
		.src11_valid         (cmd_demux_001_src11_valid),                     //           .valid
		.src11_data          (cmd_demux_001_src11_data),                      //           .data
		.src11_channel       (cmd_demux_001_src11_channel),                   //           .channel
		.src11_startofpacket (cmd_demux_001_src11_startofpacket),             //           .startofpacket
		.src11_endofpacket   (cmd_demux_001_src11_endofpacket),               //           .endofpacket
		.src12_ready         (cmd_demux_001_src12_ready),                     //      src12.ready
		.src12_valid         (cmd_demux_001_src12_valid),                     //           .valid
		.src12_data          (cmd_demux_001_src12_data),                      //           .data
		.src12_channel       (cmd_demux_001_src12_channel),                   //           .channel
		.src12_startofpacket (cmd_demux_001_src12_startofpacket),             //           .startofpacket
		.src12_endofpacket   (cmd_demux_001_src12_endofpacket),               //           .endofpacket
		.src13_ready         (cmd_demux_001_src13_ready),                     //      src13.ready
		.src13_valid         (cmd_demux_001_src13_valid),                     //           .valid
		.src13_data          (cmd_demux_001_src13_data),                      //           .data
		.src13_channel       (cmd_demux_001_src13_channel),                   //           .channel
		.src13_startofpacket (cmd_demux_001_src13_startofpacket),             //           .startofpacket
		.src13_endofpacket   (cmd_demux_001_src13_endofpacket),               //           .endofpacket
		.src14_ready         (cmd_demux_001_src14_ready),                     //      src14.ready
		.src14_valid         (cmd_demux_001_src14_valid),                     //           .valid
		.src14_data          (cmd_demux_001_src14_data),                      //           .data
		.src14_channel       (cmd_demux_001_src14_channel),                   //           .channel
		.src14_startofpacket (cmd_demux_001_src14_startofpacket),             //           .startofpacket
		.src14_endofpacket   (cmd_demux_001_src14_endofpacket),               //           .endofpacket
		.src15_ready         (cmd_demux_001_src15_ready),                     //      src15.ready
		.src15_valid         (cmd_demux_001_src15_valid),                     //           .valid
		.src15_data          (cmd_demux_001_src15_data),                      //           .data
		.src15_channel       (cmd_demux_001_src15_channel),                   //           .channel
		.src15_startofpacket (cmd_demux_001_src15_startofpacket),             //           .startofpacket
		.src15_endofpacket   (cmd_demux_001_src15_endofpacket),               //           .endofpacket
		.src16_ready         (cmd_demux_001_src16_ready),                     //      src16.ready
		.src16_valid         (cmd_demux_001_src16_valid),                     //           .valid
		.src16_data          (cmd_demux_001_src16_data),                      //           .data
		.src16_channel       (cmd_demux_001_src16_channel),                   //           .channel
		.src16_startofpacket (cmd_demux_001_src16_startofpacket),             //           .startofpacket
		.src16_endofpacket   (cmd_demux_001_src16_endofpacket),               //           .endofpacket
		.src17_ready         (cmd_demux_001_src17_ready),                     //      src17.ready
		.src17_valid         (cmd_demux_001_src17_valid),                     //           .valid
		.src17_data          (cmd_demux_001_src17_data),                      //           .data
		.src17_channel       (cmd_demux_001_src17_channel),                   //           .channel
		.src17_startofpacket (cmd_demux_001_src17_startofpacket),             //           .startofpacket
		.src17_endofpacket   (cmd_demux_001_src17_endofpacket),               //           .endofpacket
		.src18_ready         (cmd_demux_001_src18_ready),                     //      src18.ready
		.src18_valid         (cmd_demux_001_src18_valid),                     //           .valid
		.src18_data          (cmd_demux_001_src18_data),                      //           .data
		.src18_channel       (cmd_demux_001_src18_channel),                   //           .channel
		.src18_startofpacket (cmd_demux_001_src18_startofpacket),             //           .startofpacket
		.src18_endofpacket   (cmd_demux_001_src18_endofpacket),               //           .endofpacket
		.src19_ready         (cmd_demux_001_src19_ready),                     //      src19.ready
		.src19_valid         (cmd_demux_001_src19_valid),                     //           .valid
		.src19_data          (cmd_demux_001_src19_data),                      //           .data
		.src19_channel       (cmd_demux_001_src19_channel),                   //           .channel
		.src19_startofpacket (cmd_demux_001_src19_startofpacket),             //           .startofpacket
		.src19_endofpacket   (cmd_demux_001_src19_endofpacket),               //           .endofpacket
		.src20_ready         (cmd_demux_001_src20_ready),                     //      src20.ready
		.src20_valid         (cmd_demux_001_src20_valid),                     //           .valid
		.src20_data          (cmd_demux_001_src20_data),                      //           .data
		.src20_channel       (cmd_demux_001_src20_channel),                   //           .channel
		.src20_startofpacket (cmd_demux_001_src20_startofpacket),             //           .startofpacket
		.src20_endofpacket   (cmd_demux_001_src20_endofpacket)                //           .endofpacket
	);

	soc1_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (pll_c0_clk),                                           //        clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset),          //  clk_reset.reset
		.sink_ready         (cpu_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                             //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                             //           .valid
		.src0_data          (cmd_demux_002_src0_data),                              //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                           //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                     //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                       //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                             //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                             //           .valid
		.src1_data          (cmd_demux_002_src1_data),                              //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                           //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                     //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                        //           .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pll_c0_clk),                                                                      //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                               //       src.ready
		.src_valid           (cmd_mux_src_valid),                                                               //          .valid
		.src_data            (cmd_mux_src_data),                                                                //          .data
		.src_channel         (cmd_mux_src_channel),                                                             //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                       //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                         //          .endofpacket
		.sink0_ready         (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                                                        //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                                                        //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                                                      //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                                                         //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                                                //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                                                   //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (pll_c0_clk),                                                                                                     //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                                                                    // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                                                          //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                                                          //          .valid
		.src_data            (cmd_mux_001_src_data),                                                                                           //          .data
		.src_channel         (cmd_mux_001_src_channel),                                                                                        //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                                                                  //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                                                    //          .endofpacket
		.sink0_ready         (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (pll_c0_clk),                                                                               //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                                              // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                                    //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                                    //          .valid
		.src_data            (cmd_mux_002_src_data),                                                                     //          .data
		.src_channel         (cmd_mux_002_src_channel),                                                                  //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                                            //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                              //          .endofpacket
		.sink0_ready         (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_003 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                       //          .valid
		.src_data            (cmd_mux_003_src_data),                        //          .data
		.src_channel         (cmd_mux_003_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src3_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src3_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src3_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src3_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src3_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src3_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_004 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                       //          .valid
		.src_data            (cmd_mux_004_src_data),                        //          .data
		.src_channel         (cmd_mux_004_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src4_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src4_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src4_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src4_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src4_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src4_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_005 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (jtag_uart_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                       //          .valid
		.src_data            (cmd_mux_005_src_data),                        //          .data
		.src_channel         (cmd_mux_005_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src5_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src5_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src5_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src5_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src5_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src5_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_006 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                       //          .valid
		.src_data            (cmd_mux_006_src_data),                        //          .data
		.src_channel         (cmd_mux_006_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src6_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src6_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src6_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src6_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src6_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src6_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_007 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                       //          .valid
		.src_data            (cmd_mux_007_src_data),                        //          .data
		.src_channel         (cmd_mux_007_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src7_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src7_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src7_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src7_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src7_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src7_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux cmd_mux_008 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                       //          .valid
		.src_data            (cmd_mux_008_src_data),                        //          .data
		.src_channel         (cmd_mux_008_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src8_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_001_src8_valid),                    //          .valid
		.sink0_channel       (cmd_demux_001_src8_channel),                  //          .channel
		.sink0_data          (cmd_demux_001_src8_data),                     //          .data
		.sink0_startofpacket (cmd_demux_001_src8_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src8_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_002_src0_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_002_src0_valid),                    //          .valid
		.sink1_channel       (cmd_demux_002_src0_channel),                  //          .channel
		.sink1_data          (cmd_demux_002_src0_data),                     //          .data
		.sink1_startofpacket (cmd_demux_002_src0_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                                         //       clk.clk
		.reset               (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                                 //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                                 //          .valid
		.src_data            (cmd_mux_009_src_data),                                  //          .data
		.src_channel         (cmd_mux_009_src_channel),                               //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                         //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                           //          .endofpacket
		.sink0_ready         (crosser_out_ready),                                     //     sink0.ready
		.sink0_valid         (crosser_out_valid),                                     //          .valid
		.sink0_channel       (crosser_out_channel),                                   //          .channel
		.sink0_data          (crosser_out_data),                                      //          .data
		.sink0_startofpacket (crosser_out_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                                //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_010 cmd_mux_010 (
		.clk                 (pll_c0_clk),                                                             //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                                                  //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                                                  //          .valid
		.src_data            (cmd_mux_010_src_data),                                                   //          .data
		.src_channel         (cmd_mux_010_src_channel),                                                //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                                          //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                                            //          .endofpacket
		.sink0_ready         (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_ready),                //     sink0.ready
		.sink0_valid         (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_valid),                //          .valid
		.sink0_channel       (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_channel),              //          .channel
		.sink0_data          (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_data),                 //          .data
		.sink0_startofpacket (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_endofpacket),          //          .endofpacket
		.sink1_ready         (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_011 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                       //          .valid
		.src_data            (cmd_mux_011_src_data),                        //          .data
		.src_channel         (cmd_mux_011_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src11_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src11_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src11_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src11_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src11_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src11_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_012 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                       //          .valid
		.src_data            (cmd_mux_012_src_data),                        //          .data
		.src_channel         (cmd_mux_012_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src12_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src12_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src12_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src12_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src12_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src12_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_013 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                       //          .valid
		.src_data            (cmd_mux_013_src_data),                        //          .data
		.src_channel         (cmd_mux_013_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src13_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src13_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src13_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src13_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src13_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src13_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_014 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_014_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_014_src_valid),                       //          .valid
		.src_data            (cmd_mux_014_src_data),                        //          .data
		.src_channel         (cmd_mux_014_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_014_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_014_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src14_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src14_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src14_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src14_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src14_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src14_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_015 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_015_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_015_src_valid),                       //          .valid
		.src_data            (cmd_mux_015_src_data),                        //          .data
		.src_channel         (cmd_mux_015_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_015_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_015_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src15_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src15_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src15_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src15_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src15_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src15_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_016 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_016_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_016_src_valid),                       //          .valid
		.src_data            (cmd_mux_016_src_data),                        //          .data
		.src_channel         (cmd_mux_016_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_016_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_016_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src16_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src16_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src16_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src16_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src16_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src16_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_017 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_017_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_017_src_valid),                       //          .valid
		.src_data            (cmd_mux_017_src_data),                        //          .data
		.src_channel         (cmd_mux_017_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_017_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_017_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src17_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src17_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src17_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src17_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src17_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src17_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_018 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_018_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_018_src_valid),                       //          .valid
		.src_data            (cmd_mux_018_src_data),                        //          .data
		.src_channel         (cmd_mux_018_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_018_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_018_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src18_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src18_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src18_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src18_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src18_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src18_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_019 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_019_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_019_src_valid),                       //          .valid
		.src_data            (cmd_mux_019_src_data),                        //          .data
		.src_channel         (cmd_mux_019_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_019_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_019_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src19_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src19_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src19_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src19_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src19_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src19_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_mux_003 cmd_mux_020 (
		.clk                 (pll_c0_clk),                                  //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_020_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_020_src_valid),                       //          .valid
		.src_data            (cmd_mux_020_src_data),                        //          .data
		.src_channel         (cmd_mux_020_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_020_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_020_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src20_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src20_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src20_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src20_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src20_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src20_endofpacket)              //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                        //      sink.ready
		.sink_channel       (router_003_src_channel),                      //          .channel
		.sink_data          (router_003_src_data),                         //          .data
		.sink_startofpacket (router_003_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_003_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_src0_ready),                        //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                        //          .valid
		.src0_data          (rsp_demux_src0_data),                         //          .data
		.src0_channel       (rsp_demux_src0_channel),                      //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                  //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                        //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                        //          .valid
		.src1_data          (rsp_demux_src1_data),                         //          .data
		.src1_channel       (rsp_demux_src1_channel),                      //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                   //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_demux rsp_demux_001 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                        //      sink.ready
		.sink_channel       (router_004_src_channel),                      //          .channel
		.sink_data          (router_004_src_data),                         //          .data
		.sink_startofpacket (router_004_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_004_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_001_src0_data),                     //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_cmd_demux rsp_demux_002 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                        //      sink.ready
		.sink_channel       (router_005_src_channel),                      //          .channel
		.sink_data          (router_005_src_data),                         //          .data
		.sink_startofpacket (router_005_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_005_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_002_src0_data),                     //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_003 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                        //      sink.ready
		.sink_channel       (router_006_src_channel),                      //          .channel
		.sink_data          (router_006_src_data),                         //          .data
		.sink_startofpacket (router_006_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_006_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_003_src0_data),                     //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_004 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                        //      sink.ready
		.sink_channel       (router_007_src_channel),                      //          .channel
		.sink_data          (router_007_src_data),                         //          .data
		.sink_startofpacket (router_007_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_007_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_004_src0_data),                     //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_005 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (jtag_uart_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                        //      sink.ready
		.sink_channel       (router_008_src_channel),                      //          .channel
		.sink_data          (router_008_src_data),                         //          .data
		.sink_startofpacket (router_008_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_008_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_005_src0_data),                     //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_006 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                        //      sink.ready
		.sink_channel       (router_009_src_channel),                      //          .channel
		.sink_data          (router_009_src_data),                         //          .data
		.sink_startofpacket (router_009_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_009_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_006_src0_data),                     //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_007 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                        //      sink.ready
		.sink_channel       (router_010_src_channel),                      //          .channel
		.sink_data          (router_010_src_data),                         //          .data
		.sink_startofpacket (router_010_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_010_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_007_src0_data),                     //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux rsp_demux_008 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                        //      sink.ready
		.sink_channel       (router_011_src_channel),                      //          .channel
		.sink_data          (router_011_src_data),                         //          .data
		.sink_startofpacket (router_011_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_011_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_008_src0_data),                     //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_008_src1_data),                     //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_009 (
		.clk                (clk_0_clk_clk),                                         //       clk.clk
		.reset              (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                                  //      sink.ready
		.sink_channel       (router_012_src_channel),                                //          .channel
		.sink_data          (router_012_src_data),                                   //          .data
		.sink_startofpacket (router_012_src_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                            //          .endofpacket
		.sink_valid         (router_012_src_valid),                                  //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                              //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                              //          .valid
		.src0_data          (rsp_demux_009_src0_data),                               //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                            //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),                      //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                         //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_010 rsp_demux_010 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                        //      sink.ready
		.sink_channel       (router_013_src_channel),                      //          .channel
		.sink_data          (router_013_src_data),                         //          .data
		.sink_startofpacket (router_013_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_013_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_010_src0_data),                     //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_010_src1_data),                     //          .data
		.src1_channel       (rsp_demux_010_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_011 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                        //      sink.ready
		.sink_channel       (router_014_src_channel),                      //          .channel
		.sink_data          (router_014_src_data),                         //          .data
		.sink_startofpacket (router_014_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_014_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_011_src0_data),                     //          .data
		.src0_channel       (rsp_demux_011_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_012 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                        //      sink.ready
		.sink_channel       (router_015_src_channel),                      //          .channel
		.sink_data          (router_015_src_data),                         //          .data
		.sink_startofpacket (router_015_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_015_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_012_src0_data),                     //          .data
		.src0_channel       (rsp_demux_012_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_013 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                        //      sink.ready
		.sink_channel       (router_016_src_channel),                      //          .channel
		.sink_data          (router_016_src_data),                         //          .data
		.sink_startofpacket (router_016_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_016_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_013_src0_data),                     //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_014 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_017_src_ready),                        //      sink.ready
		.sink_channel       (router_017_src_channel),                      //          .channel
		.sink_data          (router_017_src_data),                         //          .data
		.sink_startofpacket (router_017_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_017_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_014_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_014_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_014_src0_data),                     //          .data
		.src0_channel       (rsp_demux_014_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_014_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_014_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_015 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_018_src_ready),                        //      sink.ready
		.sink_channel       (router_018_src_channel),                      //          .channel
		.sink_data          (router_018_src_data),                         //          .data
		.sink_startofpacket (router_018_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_018_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_015_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_015_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_015_src0_data),                     //          .data
		.src0_channel       (rsp_demux_015_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_015_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_015_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_016 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_019_src_ready),                        //      sink.ready
		.sink_channel       (router_019_src_channel),                      //          .channel
		.sink_data          (router_019_src_data),                         //          .data
		.sink_startofpacket (router_019_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_019_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_019_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_016_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_016_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_016_src0_data),                     //          .data
		.src0_channel       (rsp_demux_016_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_016_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_016_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_017 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_020_src_ready),                        //      sink.ready
		.sink_channel       (router_020_src_channel),                      //          .channel
		.sink_data          (router_020_src_data),                         //          .data
		.sink_startofpacket (router_020_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_020_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_020_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_017_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_017_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_017_src0_data),                     //          .data
		.src0_channel       (rsp_demux_017_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_017_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_017_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_018 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_021_src_ready),                        //      sink.ready
		.sink_channel       (router_021_src_channel),                      //          .channel
		.sink_data          (router_021_src_data),                         //          .data
		.sink_startofpacket (router_021_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_021_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_021_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_018_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_018_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_018_src0_data),                     //          .data
		.src0_channel       (rsp_demux_018_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_018_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_018_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_019 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_022_src_ready),                        //      sink.ready
		.sink_channel       (router_022_src_channel),                      //          .channel
		.sink_data          (router_022_src_data),                         //          .data
		.sink_startofpacket (router_022_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_022_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_022_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_019_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_019_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_019_src0_data),                     //          .data
		.src0_channel       (rsp_demux_019_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_019_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_019_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_demux_003 rsp_demux_020 (
		.clk                (pll_c0_clk),                                  //       clk.clk
		.reset              (pixelbuff_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_023_src_ready),                        //      sink.ready
		.sink_channel       (router_023_src_channel),                      //          .channel
		.sink_data          (router_023_src_data),                         //          .data
		.sink_startofpacket (router_023_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_023_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_023_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_020_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_020_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_020_src0_data),                     //          .data
		.src0_channel       (rsp_demux_020_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_020_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_020_src0_endofpacket)               //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pll_c0_clk),                                                                      //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                               //       src.ready
		.src_valid           (rsp_mux_src_valid),                                                               //          .valid
		.src_data            (rsp_mux_src_data),                                                                //          .data
		.src_channel         (rsp_mux_src_channel),                                                             //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                       //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                         //          .endofpacket
		.sink0_ready         (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                  (pll_c0_clk),                                                                                                     //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                                                    // clk_reset.reset
		.src_ready            (rsp_mux_001_src_ready),                                                                                          //       src.ready
		.src_valid            (rsp_mux_001_src_valid),                                                                                          //          .valid
		.src_data             (rsp_mux_001_src_data),                                                                                           //          .data
		.src_channel          (rsp_mux_001_src_channel),                                                                                        //          .channel
		.src_startofpacket    (rsp_mux_001_src_startofpacket),                                                                                  //          .startofpacket
		.src_endofpacket      (rsp_mux_001_src_endofpacket),                                                                                    //          .endofpacket
		.sink0_ready          (rsp_demux_src1_ready),                                                                                           //     sink0.ready
		.sink0_valid          (rsp_demux_src1_valid),                                                                                           //          .valid
		.sink0_channel        (rsp_demux_src1_channel),                                                                                         //          .channel
		.sink0_data           (rsp_demux_src1_data),                                                                                            //          .data
		.sink0_startofpacket  (rsp_demux_src1_startofpacket),                                                                                   //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src1_endofpacket),                                                                                     //          .endofpacket
		.sink1_ready          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_valid),         //          .valid
		.sink1_channel        (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_channel),       //          .channel
		.sink1_data           (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_data),          //          .data
		.sink1_startofpacket  (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket    (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink2_ready          (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_ready),                               //     sink2.ready
		.sink2_valid          (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_valid),                               //          .valid
		.sink2_channel        (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_channel),                             //          .channel
		.sink2_data           (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_data),                                //          .data
		.sink2_startofpacket  (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket),                       //          .startofpacket
		.sink2_endofpacket    (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket),                         //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                                                                                       //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                                                                                       //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),                                                                                     //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                                                                                        //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),                                                                               //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                                                                                 //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                                                                                       //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                                                                                       //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),                                                                                     //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                                                                                        //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),                                                                               //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                                                                                 //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                                                                                       //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                                                                                       //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),                                                                                     //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                                                                                        //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),                                                                               //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                                                                                 //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                                                                                       //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                                                                                       //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),                                                                                     //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                                                                                        //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),                                                                               //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                                                                                 //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                                                                                       //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                                                                                       //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),                                                                                     //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                                                                                        //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),                                                                               //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                                                                                 //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                                                                                       //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                                                                                       //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),                                                                                     //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                                                                                        //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),                                                                               //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                                                                                 //          .endofpacket
		.sink9_ready          (crosser_001_out_ready),                                                                                          //     sink9.ready
		.sink9_valid          (crosser_001_out_valid),                                                                                          //          .valid
		.sink9_channel        (crosser_001_out_channel),                                                                                        //          .channel
		.sink9_data           (crosser_001_out_data),                                                                                           //          .data
		.sink9_startofpacket  (crosser_001_out_startofpacket),                                                                                  //          .startofpacket
		.sink9_endofpacket    (crosser_001_out_endofpacket),                                                                                    //          .endofpacket
		.sink10_ready         (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_ready),                                                        //    sink10.ready
		.sink10_valid         (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_valid),                                                        //          .valid
		.sink10_channel       (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_channel),                                                      //          .channel
		.sink10_data          (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_data),                                                         //          .data
		.sink10_startofpacket (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_startofpacket),                                                //          .startofpacket
		.sink10_endofpacket   (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_endofpacket),                                                  //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                                                                                       //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                                                                                       //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),                                                                                     //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                                                                                        //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),                                                                               //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),                                                                                 //          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                                                                                       //    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                                                                                       //          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),                                                                                     //          .channel
		.sink12_data          (rsp_demux_012_src0_data),                                                                                        //          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),                                                                               //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),                                                                                 //          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                                                                                       //    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                                                                                       //          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),                                                                                     //          .channel
		.sink13_data          (rsp_demux_013_src0_data),                                                                                        //          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),                                                                               //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket),                                                                                 //          .endofpacket
		.sink14_ready         (rsp_demux_014_src0_ready),                                                                                       //    sink14.ready
		.sink14_valid         (rsp_demux_014_src0_valid),                                                                                       //          .valid
		.sink14_channel       (rsp_demux_014_src0_channel),                                                                                     //          .channel
		.sink14_data          (rsp_demux_014_src0_data),                                                                                        //          .data
		.sink14_startofpacket (rsp_demux_014_src0_startofpacket),                                                                               //          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src0_endofpacket),                                                                                 //          .endofpacket
		.sink15_ready         (rsp_demux_015_src0_ready),                                                                                       //    sink15.ready
		.sink15_valid         (rsp_demux_015_src0_valid),                                                                                       //          .valid
		.sink15_channel       (rsp_demux_015_src0_channel),                                                                                     //          .channel
		.sink15_data          (rsp_demux_015_src0_data),                                                                                        //          .data
		.sink15_startofpacket (rsp_demux_015_src0_startofpacket),                                                                               //          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src0_endofpacket),                                                                                 //          .endofpacket
		.sink16_ready         (rsp_demux_016_src0_ready),                                                                                       //    sink16.ready
		.sink16_valid         (rsp_demux_016_src0_valid),                                                                                       //          .valid
		.sink16_channel       (rsp_demux_016_src0_channel),                                                                                     //          .channel
		.sink16_data          (rsp_demux_016_src0_data),                                                                                        //          .data
		.sink16_startofpacket (rsp_demux_016_src0_startofpacket),                                                                               //          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src0_endofpacket),                                                                                 //          .endofpacket
		.sink17_ready         (rsp_demux_017_src0_ready),                                                                                       //    sink17.ready
		.sink17_valid         (rsp_demux_017_src0_valid),                                                                                       //          .valid
		.sink17_channel       (rsp_demux_017_src0_channel),                                                                                     //          .channel
		.sink17_data          (rsp_demux_017_src0_data),                                                                                        //          .data
		.sink17_startofpacket (rsp_demux_017_src0_startofpacket),                                                                               //          .startofpacket
		.sink17_endofpacket   (rsp_demux_017_src0_endofpacket),                                                                                 //          .endofpacket
		.sink18_ready         (rsp_demux_018_src0_ready),                                                                                       //    sink18.ready
		.sink18_valid         (rsp_demux_018_src0_valid),                                                                                       //          .valid
		.sink18_channel       (rsp_demux_018_src0_channel),                                                                                     //          .channel
		.sink18_data          (rsp_demux_018_src0_data),                                                                                        //          .data
		.sink18_startofpacket (rsp_demux_018_src0_startofpacket),                                                                               //          .startofpacket
		.sink18_endofpacket   (rsp_demux_018_src0_endofpacket),                                                                                 //          .endofpacket
		.sink19_ready         (rsp_demux_019_src0_ready),                                                                                       //    sink19.ready
		.sink19_valid         (rsp_demux_019_src0_valid),                                                                                       //          .valid
		.sink19_channel       (rsp_demux_019_src0_channel),                                                                                     //          .channel
		.sink19_data          (rsp_demux_019_src0_data),                                                                                        //          .data
		.sink19_startofpacket (rsp_demux_019_src0_startofpacket),                                                                               //          .startofpacket
		.sink19_endofpacket   (rsp_demux_019_src0_endofpacket),                                                                                 //          .endofpacket
		.sink20_ready         (rsp_demux_020_src0_ready),                                                                                       //    sink20.ready
		.sink20_valid         (rsp_demux_020_src0_valid),                                                                                       //          .valid
		.sink20_channel       (rsp_demux_020_src0_channel),                                                                                     //          .channel
		.sink20_data          (rsp_demux_020_src0_data),                                                                                        //          .data
		.sink20_startofpacket (rsp_demux_020_src0_startofpacket),                                                                               //          .startofpacket
		.sink20_endofpacket   (rsp_demux_020_src0_endofpacket)                                                                                  //          .endofpacket
	);

	soc1_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (pll_c0_clk),                                                             //       clk.clk
		.reset               (pixelbuff_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                                  //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                                  //          .valid
		.src_data            (rsp_mux_002_src_data),                                                   //          .data
		.src_channel         (rsp_mux_002_src_channel),                                                //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                          //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                            //          .endofpacket
		.sink0_ready         (rsp_demux_008_src1_ready),                                               //     sink0.ready
		.sink0_valid         (rsp_demux_008_src1_valid),                                               //          .valid
		.sink0_channel       (rsp_demux_008_src1_channel),                                             //          .channel
		.sink0_data          (rsp_demux_008_src1_data),                                                //          .data
		.sink0_startofpacket (rsp_demux_008_src1_startofpacket),                                       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_008_src1_endofpacket),                                         //          .endofpacket
		.sink1_ready         (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_valid),         //          .valid
		.sink1_channel       (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_channel),       //          .channel
		.sink1_data          (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_data),          //          .data
		.sink1_startofpacket (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_TRANS_WRITE            (43),
		.IN_PKT_BURSTWRAP_H            (52),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (55),
		.IN_PKT_BURST_SIZE_L           (53),
		.IN_PKT_RESPONSE_STATUS_H      (81),
		.IN_PKT_RESPONSE_STATUS_L      (80),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (57),
		.IN_PKT_BURST_TYPE_L           (56),
		.IN_PKT_ORI_BURST_SIZE_L       (82),
		.IN_PKT_ORI_BURST_SIZE_H       (84),
		.IN_ST_DATA_W                  (85),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (108),
		.OUT_PKT_RESPONSE_STATUS_L     (107),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (109),
		.OUT_PKT_ORI_BURST_SIZE_H      (111),
		.OUT_ST_DATA_W                 (112),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter (
		.clk                  (pll_c0_clk),                                                                      //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.in_valid             (cmd_demux_src0_valid),                                                            //      sink.valid
		.in_channel           (cmd_demux_src0_channel),                                                          //          .channel
		.in_startofpacket     (cmd_demux_src0_startofpacket),                                                    //          .startofpacket
		.in_endofpacket       (cmd_demux_src0_endofpacket),                                                      //          .endofpacket
		.in_ready             (cmd_demux_src0_ready),                                                            //          .ready
		.in_data              (cmd_demux_src0_data),                                                             //          .data
		.out_endofpacket      (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (108),
		.IN_PKT_RESPONSE_STATUS_L      (107),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (109),
		.IN_PKT_ORI_BURST_SIZE_H       (111),
		.IN_ST_DATA_W                  (112),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (55),
		.OUT_PKT_BURST_SIZE_L          (53),
		.OUT_PKT_RESPONSE_STATUS_H     (81),
		.OUT_PKT_RESPONSE_STATUS_L     (80),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (57),
		.OUT_PKT_BURST_TYPE_L          (56),
		.OUT_PKT_ORI_BURST_SIZE_L      (82),
		.OUT_PKT_ORI_BURST_SIZE_H      (84),
		.OUT_ST_DATA_W                 (85),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter (
		.clk                  (pll_c0_clk),                                                                                                     //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                                                    // clk_reset.reset
		.in_valid             (cmd_demux_001_src1_valid),                                                                                       //      sink.valid
		.in_channel           (cmd_demux_001_src1_channel),                                                                                     //          .channel
		.in_startofpacket     (cmd_demux_001_src1_startofpacket),                                                                               //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                                                                 //          .endofpacket
		.in_ready             (cmd_demux_001_src1_ready),                                                                                       //          .ready
		.in_data              (cmd_demux_001_src1_data),                                                                                        //          .data
		.out_endofpacket      (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (108),
		.IN_PKT_RESPONSE_STATUS_L      (107),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (109),
		.IN_PKT_ORI_BURST_SIZE_H       (111),
		.IN_ST_DATA_W                  (112),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (55),
		.OUT_PKT_BURST_SIZE_L          (53),
		.OUT_PKT_RESPONSE_STATUS_H     (81),
		.OUT_PKT_RESPONSE_STATUS_L     (80),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (57),
		.OUT_PKT_BURST_TYPE_L          (56),
		.OUT_PKT_ORI_BURST_SIZE_L      (82),
		.OUT_PKT_ORI_BURST_SIZE_H      (84),
		.OUT_ST_DATA_W                 (85),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter (
		.clk                  (pll_c0_clk),                                                                               //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                              // clk_reset.reset
		.in_valid             (cmd_demux_001_src2_valid),                                                                 //      sink.valid
		.in_channel           (cmd_demux_001_src2_channel),                                                               //          .channel
		.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                                         //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                                           //          .endofpacket
		.in_ready             (cmd_demux_001_src2_ready),                                                                 //          .ready
		.in_data              (cmd_demux_001_src2_data),                                                                  //          .data
		.out_endofpacket      (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                    // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (108),
		.IN_PKT_RESPONSE_STATUS_L      (107),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (109),
		.IN_PKT_ORI_BURST_SIZE_H       (111),
		.IN_ST_DATA_W                  (112),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (58),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (64),
		.OUT_PKT_BURST_SIZE_L          (62),
		.OUT_PKT_RESPONSE_STATUS_H     (90),
		.OUT_PKT_RESPONSE_STATUS_L     (89),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (66),
		.OUT_PKT_BURST_TYPE_L          (65),
		.OUT_PKT_ORI_BURST_SIZE_L      (91),
		.OUT_PKT_ORI_BURST_SIZE_H      (93),
		.OUT_ST_DATA_W                 (94),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cpu_data_master_to_sdram_s1_cmd_width_adapter (
		.clk                  (pll_c0_clk),                                                      //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (cmd_demux_001_src10_valid),                                       //      sink.valid
		.in_channel           (cmd_demux_001_src10_channel),                                     //          .channel
		.in_startofpacket     (cmd_demux_001_src10_startofpacket),                               //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src10_endofpacket),                                 //          .endofpacket
		.in_ready             (cmd_demux_001_src10_ready),                                       //          .ready
		.in_data              (cmd_demux_001_src10_data),                                        //          .data
		.out_endofpacket      (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cpu_data_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (108),
		.IN_PKT_RESPONSE_STATUS_L      (107),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (109),
		.IN_PKT_ORI_BURST_SIZE_H       (111),
		.IN_ST_DATA_W                  (112),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (58),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (64),
		.OUT_PKT_BURST_SIZE_L          (62),
		.OUT_PKT_RESPONSE_STATUS_H     (90),
		.OUT_PKT_RESPONSE_STATUS_L     (89),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (66),
		.OUT_PKT_BURST_TYPE_L          (65),
		.OUT_PKT_ORI_BURST_SIZE_L      (91),
		.OUT_PKT_ORI_BURST_SIZE_H      (93),
		.OUT_ST_DATA_W                 (94),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cpu_instruction_master_to_sdram_s1_cmd_width_adapter (
		.clk                  (pll_c0_clk),                                                             //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (cmd_demux_002_src1_valid),                                               //      sink.valid
		.in_channel           (cmd_demux_002_src1_channel),                                             //          .channel
		.in_startofpacket     (cmd_demux_002_src1_startofpacket),                                       //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src1_endofpacket),                                         //          .endofpacket
		.in_ready             (cmd_demux_002_src1_ready),                                               //          .ready
		.in_data              (cmd_demux_002_src1_data),                                                //          .data
		.out_endofpacket      (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cpu_instruction_master_to_sdram_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (108),
		.IN_PKT_RESPONSE_STATUS_L      (107),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (109),
		.IN_PKT_ORI_BURST_SIZE_H       (111),
		.IN_ST_DATA_W                  (112),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (55),
		.OUT_PKT_BURST_SIZE_L          (53),
		.OUT_PKT_RESPONSE_STATUS_H     (81),
		.OUT_PKT_RESPONSE_STATUS_L     (80),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (57),
		.OUT_PKT_BURST_TYPE_L          (56),
		.OUT_PKT_ORI_BURST_SIZE_L      (82),
		.OUT_PKT_ORI_BURST_SIZE_H      (84),
		.OUT_ST_DATA_W                 (85),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter (
		.clk                  (pll_c0_clk),                                                                      //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.in_valid             (rsp_demux_src0_valid),                                                            //      sink.valid
		.in_channel           (rsp_demux_src0_channel),                                                          //          .channel
		.in_startofpacket     (rsp_demux_src0_startofpacket),                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_src0_endofpacket),                                                      //          .endofpacket
		.in_ready             (rsp_demux_src0_ready),                                                            //          .ready
		.in_data              (rsp_demux_src0_data),                                                             //          .data
		.out_endofpacket      (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_TRANS_WRITE            (43),
		.IN_PKT_BURSTWRAP_H            (52),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (55),
		.IN_PKT_BURST_SIZE_L           (53),
		.IN_PKT_RESPONSE_STATUS_H      (81),
		.IN_PKT_RESPONSE_STATUS_L      (80),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (57),
		.IN_PKT_BURST_TYPE_L           (56),
		.IN_PKT_ORI_BURST_SIZE_L       (82),
		.IN_PKT_ORI_BURST_SIZE_H       (84),
		.IN_ST_DATA_W                  (85),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (108),
		.OUT_PKT_RESPONSE_STATUS_L     (107),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (109),
		.OUT_PKT_ORI_BURST_SIZE_H      (111),
		.OUT_ST_DATA_W                 (112),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter (
		.clk                  (pll_c0_clk),                                                                                                     //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                                                    // clk_reset.reset
		.in_valid             (rsp_demux_001_src0_valid),                                                                                       //      sink.valid
		.in_channel           (rsp_demux_001_src0_channel),                                                                                     //          .channel
		.in_startofpacket     (rsp_demux_001_src0_startofpacket),                                                                               //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src0_endofpacket),                                                                                 //          .endofpacket
		.in_ready             (rsp_demux_001_src0_ready),                                                                                       //          .ready
		.in_data              (rsp_demux_001_src0_data),                                                                                        //          .data
		.out_endofpacket      (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_TRANS_WRITE            (43),
		.IN_PKT_BURSTWRAP_H            (52),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (55),
		.IN_PKT_BURST_SIZE_L           (53),
		.IN_PKT_RESPONSE_STATUS_H      (81),
		.IN_PKT_RESPONSE_STATUS_L      (80),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (57),
		.IN_PKT_BURST_TYPE_L           (56),
		.IN_PKT_ORI_BURST_SIZE_L       (82),
		.IN_PKT_ORI_BURST_SIZE_H       (84),
		.IN_ST_DATA_W                  (85),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (108),
		.OUT_PKT_RESPONSE_STATUS_L     (107),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (109),
		.OUT_PKT_ORI_BURST_SIZE_H      (111),
		.OUT_ST_DATA_W                 (112),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter (
		.clk                  (pll_c0_clk),                                                                               //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                                              // clk_reset.reset
		.in_valid             (rsp_demux_002_src0_valid),                                                                 //      sink.valid
		.in_channel           (rsp_demux_002_src0_channel),                                                               //          .channel
		.in_startofpacket     (rsp_demux_002_src0_startofpacket),                                                         //          .startofpacket
		.in_endofpacket       (rsp_demux_002_src0_endofpacket),                                                           //          .endofpacket
		.in_ready             (rsp_demux_002_src0_ready),                                                                 //          .ready
		.in_data              (rsp_demux_002_src0_data),                                                                  //          .data
		.out_endofpacket      (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                    // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (58),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (61),
		.IN_PKT_BURSTWRAP_L            (59),
		.IN_PKT_BURST_SIZE_H           (64),
		.IN_PKT_BURST_SIZE_L           (62),
		.IN_PKT_RESPONSE_STATUS_H      (90),
		.IN_PKT_RESPONSE_STATUS_L      (89),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (66),
		.IN_PKT_BURST_TYPE_L           (65),
		.IN_PKT_ORI_BURST_SIZE_L       (91),
		.IN_PKT_ORI_BURST_SIZE_H       (93),
		.IN_ST_DATA_W                  (94),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (108),
		.OUT_PKT_RESPONSE_STATUS_L     (107),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (109),
		.OUT_PKT_ORI_BURST_SIZE_H      (111),
		.OUT_ST_DATA_W                 (112),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sdram_s1_to_cpu_data_master_rsp_width_adapter (
		.clk                  (pll_c0_clk),                                                      //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_valid             (rsp_demux_010_src0_valid),                                        //      sink.valid
		.in_channel           (rsp_demux_010_src0_channel),                                      //          .channel
		.in_startofpacket     (rsp_demux_010_src0_startofpacket),                                //          .startofpacket
		.in_endofpacket       (rsp_demux_010_src0_endofpacket),                                  //          .endofpacket
		.in_ready             (rsp_demux_010_src0_ready),                                        //          .ready
		.in_data              (rsp_demux_010_src0_data),                                         //          .data
		.out_endofpacket      (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sdram_s1_to_cpu_data_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (58),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (61),
		.IN_PKT_BURSTWRAP_L            (59),
		.IN_PKT_BURST_SIZE_H           (64),
		.IN_PKT_BURST_SIZE_L           (62),
		.IN_PKT_RESPONSE_STATUS_H      (90),
		.IN_PKT_RESPONSE_STATUS_L      (89),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (66),
		.IN_PKT_BURST_TYPE_L           (65),
		.IN_PKT_ORI_BURST_SIZE_L       (91),
		.IN_PKT_ORI_BURST_SIZE_H       (93),
		.IN_ST_DATA_W                  (94),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (108),
		.OUT_PKT_RESPONSE_STATUS_L     (107),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (109),
		.OUT_PKT_ORI_BURST_SIZE_H      (111),
		.OUT_ST_DATA_W                 (112),
		.ST_CHANNEL_W                  (21),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sdram_s1_to_cpu_instruction_master_rsp_width_adapter (
		.clk                  (pll_c0_clk),                                                             //       clk.clk
		.reset                (pixelbuff_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (rsp_demux_010_src1_valid),                                               //      sink.valid
		.in_channel           (rsp_demux_010_src1_channel),                                             //          .channel
		.in_startofpacket     (rsp_demux_010_src1_startofpacket),                                       //          .startofpacket
		.in_endofpacket       (rsp_demux_010_src1_endofpacket),                                         //          .endofpacket
		.in_ready             (rsp_demux_010_src1_ready),                                               //          .ready
		.in_data              (rsp_demux_010_src1_data),                                                //          .data
		.out_endofpacket      (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sdram_s1_to_cpu_instruction_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (112),
		.BITS_PER_SYMBOL     (112),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (21),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (pll_c0_clk),                                            //        in_clk.clk
		.in_reset          (pixelbuff_reset_reset_bridge_in_reset_reset),           //  in_clk_reset.reset
		.out_clk           (clk_0_clk_clk),                                         //       out_clk.clk
		.out_reset         (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_001_src9_ready),                              //            in.ready
		.in_valid          (cmd_demux_001_src9_valid),                              //              .valid
		.in_startofpacket  (cmd_demux_001_src9_startofpacket),                      //              .startofpacket
		.in_endofpacket    (cmd_demux_001_src9_endofpacket),                        //              .endofpacket
		.in_channel        (cmd_demux_001_src9_channel),                            //              .channel
		.in_data           (cmd_demux_001_src9_data),                               //              .data
		.out_ready         (crosser_out_ready),                                     //           out.ready
		.out_valid         (crosser_out_valid),                                     //              .valid
		.out_startofpacket (crosser_out_startofpacket),                             //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                               //              .endofpacket
		.out_channel       (crosser_out_channel),                                   //              .channel
		.out_data          (crosser_out_data),                                      //              .data
		.in_empty          (1'b0),                                                  //   (terminated)
		.in_error          (1'b0),                                                  //   (terminated)
		.out_empty         (),                                                      //   (terminated)
		.out_error         ()                                                       //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (112),
		.BITS_PER_SYMBOL     (112),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (21),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (clk_0_clk_clk),                                         //        in_clk.clk
		.in_reset          (pll_inclk_interface_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_c0_clk),                                            //       out_clk.clk
		.out_reset         (pixelbuff_reset_reset_bridge_in_reset_reset),           // out_clk_reset.reset
		.in_ready          (rsp_demux_009_src0_ready),                              //            in.ready
		.in_valid          (rsp_demux_009_src0_valid),                              //              .valid
		.in_startofpacket  (rsp_demux_009_src0_startofpacket),                      //              .startofpacket
		.in_endofpacket    (rsp_demux_009_src0_endofpacket),                        //              .endofpacket
		.in_channel        (rsp_demux_009_src0_channel),                            //              .channel
		.in_data           (rsp_demux_009_src0_data),                               //              .data
		.out_ready         (crosser_001_out_ready),                                 //           out.ready
		.out_valid         (crosser_001_out_valid),                                 //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                         //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                           //              .endofpacket
		.out_channel       (crosser_001_out_channel),                               //              .channel
		.out_data          (crosser_001_out_data),                                  //              .data
		.in_empty          (1'b0),                                                  //   (terminated)
		.in_error          (1'b0),                                                  //   (terminated)
		.out_empty         (),                                                      //   (terminated)
		.out_error         ()                                                       //   (terminated)
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ram_s1_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (ram_s1_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (ram_s1_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (pll_c0_clk),                                                                         // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),                                        // in_rst_0.reset
		.in_0_data      (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                                                   //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                                                  //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                                                  //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                                                   //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pll_c0_clk),                                                   // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),                  // in_rst_0.reset
		.in_0_data      (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (charbuff_avalon_char_buffer_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                             //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (pll_c0_clk),                                                    // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),                   // in_rst_0.reset
		.in_0_data      (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (charbuff_avalon_char_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                              //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                             //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                             //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                              //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (pll_c0_clk),                                                // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),               // in_rst_0.reset
		.in_0_data      (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (pixelbuff_avalon_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                          //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                         //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                         //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                          //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (pll_c0_clk),                                             // in_clk_0.clk
		.in_rst_0_reset (jtag_uart_reset_reset_bridge_in_reset_reset),            // in_rst_0.reset
		.in_0_data      (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                      //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                      //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                       //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (pll_c0_clk),                                                        // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),                       // in_rst_0.reset
		.in_0_data      (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                                  //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                                 //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                                 //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                                  //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (pll_c0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (sysid_qsys_0_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                      //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (pll_c0_clk),                                     // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (cpu_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)               //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (clk_0_clk_clk),                                         // in_clk_0.clk
		.in_rst_0_reset (pll_inclk_interface_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pll_pll_slave_agent_rdata_fifo_out_data),               //     in_0.data
		.in_0_valid     (pll_pll_slave_agent_rdata_fifo_out_valid),              //         .valid
		.in_0_ready     (pll_pll_slave_agent_rdata_fifo_out_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)                      //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter_010 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sdram_s1_agent_rdata_fifo_out_data),          //     in_0.data
		.in_0_valid     (sdram_s1_agent_rdata_fifo_out_valid),         //         .valid
		.in_0_ready     (sdram_s1_agent_rdata_fifo_out_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_011 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer_0_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (timer_0_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (timer_0_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_011_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_011_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_011_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_011_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_012 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex0_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex0_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex0_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_012_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_012_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_012_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_012_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_013 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex1_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex1_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex1_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_013_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_013_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_013_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_013_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_014 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex2_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex2_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex2_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_014_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_014_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_014_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_014_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_015 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex3_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex3_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex3_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_015_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_015_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_015_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_015_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_016 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex4_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex4_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex4_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_016_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_016_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_016_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_016_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_017 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (hex5_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (hex5_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (hex5_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_017_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_017_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_017_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_017_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_018 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sw_s1_agent_rdata_fifo_src_data),             //     in_0.data
		.in_0_valid     (sw_s1_agent_rdata_fifo_src_valid),            //         .valid
		.in_0_ready     (sw_s1_agent_rdata_fifo_src_ready),            //         .ready
		.out_0_data     (avalon_st_adapter_018_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_018_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_018_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_018_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_019 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (key_s1_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (key_s1_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (key_s1_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_019_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_019_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_019_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_019_out_0_error)            //         .error
	);

	soc1_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_020 (
		.in_clk_0_clk   (pll_c0_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (pixelbuff_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ledr_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (ledr_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (ledr_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_020_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_020_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_020_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_020_out_0_error)            //         .error
	);

endmodule
