ARM GAS  /tmp/ccPnuTeN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB143:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "bmp280.h"
  26:Core/Src/main.c **** #include "lis2hd12.h"
  27:Core/Src/main.c **** #include "eeprom.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccPnuTeN.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  49:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  55:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  56:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** UART_HandleTypeDef huart1;
  59:Core/Src/main.c **** UART_HandleTypeDef huart2;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  61:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  62:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE BEGIN PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/main.c **** void SystemClock_Config(void);
  70:Core/Src/main.c **** static void MX_GPIO_Init(void);
  71:Core/Src/main.c **** static void MX_DMA_Init(void);
  72:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  73:Core/Src/main.c **** static void MX_SPI1_Init(void);
  74:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  75:Core/Src/main.c **** static void MX_I2C3_Init(void);
  76:Core/Src/main.c **** static void MX_CRC_Init(void);
  77:Core/Src/main.c **** static void MX_RTC_Init(void);
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** void i2c_scan(void)
  85:Core/Src/main.c **** {
  86:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
  87:Core/Src/main.c ****   uint8_t Space[] = " - ";
  88:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
ARM GAS  /tmp/ccPnuTeN.s 			page 3


  89:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
  92:Core/Src/main.c ****   uint8_t ret;
  93:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
  94:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
  97:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
  98:Core/Src/main.c ****     {
  99:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
 100:Core/Src/main.c ****     }
 101:Core/Src/main.c ****     else if (ret == HAL_OK)
 102:Core/Src/main.c ****     {
 103:Core/Src/main.c ****       sprintf(Buffer, "0x%X", i);
 104:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 105:Core/Src/main.c ****     }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     if(i % 16 == 0)
 108:Core/Src/main.c ****     {
 109:Core/Src/main.c ****       sprintf(Buffer, "\r\n", i);
 110:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     }
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 115:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 116:Core/Src/main.c **** }
 117:Core/Src/main.c **** void print_bmp280_id()
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   uint8_t id;
 120:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   uint8_t buf[16] = {0};
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   snprintf(buf, sizeof(buf), "BMP280 ID:%02X\r\n", id);
 125:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 126:Core/Src/main.c **** }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** void print_lis2hd12_who_am_i(void)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c ****   uint8_t id;
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   uint8_t ret = lis2hd12_who_am_i(&id);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   uint8_t buffer[32] = {0};
 135:Core/Src/main.c ****   if(ret != HAL_OK)
 136:Core/Src/main.c ****   { 
 137:Core/Src/main.c ****     snprintf(buffer, sizeof(buffer), "Error IMU\r\n");
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   else
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     snprintf(buffer, sizeof(buffer), "IMU ID: %#02X\r\n", id);
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buffer, strlen(buffer), HAL_MAX_DELAY);
 145:Core/Src/main.c **** }
ARM GAS  /tmp/ccPnuTeN.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** void read_pressure(void)
 148:Core/Src/main.c **** {
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   static uint8_t buffer[32] = {0};
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   uint8_t ret;
 153:Core/Src/main.c ****   ret = bmp280_start_press_read();
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   HAL_Delay(100);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   uint32_t pressure = bmp280_get_temp();
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   snprintf(buffer, sizeof(buffer), "Pressure %u\r\n", pressure);
 164:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buffer, strlen(buffer), HAL_MAX_DELAY);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   memset(buffer, 0, strlen(buffer));
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** /* USER CODE END 0 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief  The application entry point.
 174:Core/Src/main.c ****   * @retval int
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c **** int main(void)
 177:Core/Src/main.c **** {
 178:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END 1 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 185:Core/Src/main.c ****   HAL_Init();
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END Init */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* Configure the system clock */
 192:Core/Src/main.c ****   SystemClock_Config();
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END SysInit */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* Initialize all configured peripherals */
 199:Core/Src/main.c ****   MX_GPIO_Init();
 200:Core/Src/main.c ****   MX_DMA_Init();
 201:Core/Src/main.c ****   MX_USART2_UART_Init();
 202:Core/Src/main.c ****   MX_SPI1_Init();
ARM GAS  /tmp/ccPnuTeN.s 			page 5


 203:Core/Src/main.c ****   MX_USART1_UART_Init();
 204:Core/Src/main.c ****   MX_I2C3_Init();
 205:Core/Src/main.c ****   MX_CRC_Init();
 206:Core/Src/main.c ****   MX_RTC_Init();
 207:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   // i2c_scan();
 210:Core/Src/main.c ****   // print_bmp280_id();
 211:Core/Src/main.c ****   // print_lis2hd12_who_am_i();
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   uint8_t data[20] = {0};
 214:Core/Src/main.c ****   uint8_t in[20] = {0};
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   disable_wp();
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   for(uint8_t i = 0; i < sizeof(data); i++)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     data[i] = i;
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   uint8_t ret = eeprom_write(0x00, data, sizeof(data));
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   if(ret != HAL_OK)
 229:Core/Src/main.c ****   {
 230:Core/Src/main.c ****     while (1);
 231:Core/Src/main.c ****     
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c ****   HAL_Delay(10);
 234:Core/Src/main.c ****   eeprom_read(0x00, in, sizeof(data));
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   
 242:Core/Src/main.c ****   /* USER CODE END 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* Infinite loop */
 245:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 246:Core/Src/main.c ****   while (1)
 247:Core/Src/main.c ****   {
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 250:Core/Src/main.c ****     HAL_Delay(500);
 251:Core/Src/main.c ****     read_pressure();
 252:Core/Src/main.c ****     /* USER CODE END WHILE */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c ****   /* USER CODE END 3 */
 257:Core/Src/main.c **** }
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /**
ARM GAS  /tmp/ccPnuTeN.s 			page 6


 260:Core/Src/main.c ****   * @brief System Clock Configuration
 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** void SystemClock_Config(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 266:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 271:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 274:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 277:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 278:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 282:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 283:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 284:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 285:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 293:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 294:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 295:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 296:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 297:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c **** }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** /**
 306:Core/Src/main.c ****   * @brief CRC Initialization Function
 307:Core/Src/main.c ****   * @param None
 308:Core/Src/main.c ****   * @retval None
 309:Core/Src/main.c ****   */
 310:Core/Src/main.c **** static void MX_CRC_Init(void)
 311:Core/Src/main.c **** {
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 316:Core/Src/main.c **** 
ARM GAS  /tmp/ccPnuTeN.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 320:Core/Src/main.c ****   hcrc.Instance = CRC;
 321:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 322:Core/Src/main.c ****   {
 323:Core/Src/main.c ****     Error_Handler();
 324:Core/Src/main.c ****   }
 325:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /**
 332:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 333:Core/Src/main.c ****   * @param None
 334:Core/Src/main.c ****   * @retval None
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c **** static void MX_I2C3_Init(void)
 337:Core/Src/main.c **** {
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 346:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 347:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 348:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 349:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 350:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 351:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 352:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 353:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 354:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 355:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** }
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** /**
 366:Core/Src/main.c ****   * @brief RTC Initialization Function
 367:Core/Src/main.c ****   * @param None
 368:Core/Src/main.c ****   * @retval None
 369:Core/Src/main.c ****   */
 370:Core/Src/main.c **** static void MX_RTC_Init(void)
 371:Core/Src/main.c **** {
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
ARM GAS  /tmp/ccPnuTeN.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 378:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /** Initialize RTC Only
 385:Core/Src/main.c ****   */
 386:Core/Src/main.c ****   hrtc.Instance = RTC;
 387:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 388:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 389:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 390:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 391:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 392:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 393:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 394:Core/Src/main.c ****   {
 395:Core/Src/main.c ****     Error_Handler();
 396:Core/Src/main.c ****   }
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 403:Core/Src/main.c ****   */
 404:Core/Src/main.c ****   sTime.Hours = 0x0;
 405:Core/Src/main.c ****   sTime.Minutes = 0x0;
 406:Core/Src/main.c ****   sTime.Seconds = 0x0;
 407:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 408:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 409:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 410:Core/Src/main.c ****   {
 411:Core/Src/main.c ****     Error_Handler();
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 414:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 415:Core/Src/main.c ****   sDate.Date = 0x1;
 416:Core/Src/main.c ****   sDate.Year = 0x0;
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 419:Core/Src/main.c ****   {
 420:Core/Src/main.c ****     Error_Handler();
 421:Core/Src/main.c ****   }
 422:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c **** }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** /**
 429:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 430:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccPnuTeN.s 			page 9


 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** static void MX_SPI1_Init(void)
 434:Core/Src/main.c **** {
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 443:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 444:Core/Src/main.c ****   hspi1.Instance = SPI1;
 445:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 446:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 447:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 448:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 449:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 450:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 451:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 452:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 453:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 454:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 455:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 456:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 457:Core/Src/main.c ****   {
 458:Core/Src/main.c ****     Error_Handler();
 459:Core/Src/main.c ****   }
 460:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** }
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** /**
 467:Core/Src/main.c ****   * @brief USART1 Initialization Function
 468:Core/Src/main.c ****   * @param None
 469:Core/Src/main.c ****   * @retval None
 470:Core/Src/main.c ****   */
 471:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 472:Core/Src/main.c **** {
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 481:Core/Src/main.c ****   huart1.Instance = USART1;
 482:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 483:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 484:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 485:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 486:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 487:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccPnuTeN.s 			page 10


 488:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 489:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 490:Core/Src/main.c ****   {
 491:Core/Src/main.c ****     Error_Handler();
 492:Core/Src/main.c ****   }
 493:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** }
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** /**
 500:Core/Src/main.c ****   * @brief USART2 Initialization Function
 501:Core/Src/main.c ****   * @param None
 502:Core/Src/main.c ****   * @retval None
 503:Core/Src/main.c ****   */
 504:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 505:Core/Src/main.c **** {
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 514:Core/Src/main.c ****   huart2.Instance = USART2;
 515:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 516:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 517:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 518:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 519:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 520:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 521:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 522:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 523:Core/Src/main.c ****   {
 524:Core/Src/main.c ****     Error_Handler();
 525:Core/Src/main.c ****   }
 526:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** }
 531:Core/Src/main.c **** 
 532:Core/Src/main.c **** /**
 533:Core/Src/main.c ****   * Enable DMA controller clock
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c **** static void MX_DMA_Init(void)
 536:Core/Src/main.c **** {
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* DMA controller clock enable */
 539:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 540:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* DMA interrupt init */
 543:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 544:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
ARM GAS  /tmp/ccPnuTeN.s 			page 11


 545:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 546:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 547:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 548:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 549:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 550:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 551:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 552:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 553:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 554:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 555:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 556:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 557:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 558:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 559:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 560:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 561:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 562:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 563:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** }
 566:Core/Src/main.c **** 
 567:Core/Src/main.c **** /**
 568:Core/Src/main.c ****   * @brief GPIO Initialization Function
 569:Core/Src/main.c ****   * @param None
 570:Core/Src/main.c ****   * @retval None
 571:Core/Src/main.c ****   */
 572:Core/Src/main.c **** static void MX_GPIO_Init(void)
 573:Core/Src/main.c **** {
  28              		.loc 1 573 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8AB0     		sub	sp, sp, #40
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 574:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 574 3 view .LVU1
  47              		.loc 1 574 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0594     		str	r4, [sp, #20]
  50 000a 0694     		str	r4, [sp, #24]
  51 000c 0794     		str	r4, [sp, #28]
  52 000e 0894     		str	r4, [sp, #32]
  53 0010 0994     		str	r4, [sp, #36]
 575:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
ARM GAS  /tmp/ccPnuTeN.s 			page 12


 576:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 579:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 579 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 579 3 view .LVU4
  57 0012 0094     		str	r4, [sp]
  58              		.loc 1 579 3 view .LVU5
  59 0014 484B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00402 		orr	r2, r2, #4
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 579 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00402 		and	r2, r2, #4
  66 0024 0092     		str	r2, [sp]
  67              		.loc 1 579 3 view .LVU7
  68 0026 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 579 3 view .LVU8
 580:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 580 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 580 3 view .LVU10
  74 0028 0194     		str	r4, [sp, #4]
  75              		.loc 1 580 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F08002 		orr	r2, r2, #128
  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 580 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F08002 		and	r2, r2, #128
  82 0038 0192     		str	r2, [sp, #4]
  83              		.loc 1 580 3 view .LVU13
  84 003a 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 580 3 view .LVU14
 581:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 581 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 581 3 view .LVU16
  90 003c 0294     		str	r4, [sp, #8]
  91              		.loc 1 581 3 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F00102 		orr	r2, r2, #1
  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 581 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F00102 		and	r2, r2, #1
  98 004c 0292     		str	r2, [sp, #8]
  99              		.loc 1 581 3 view .LVU19
 100 004e 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 581 3 view .LVU20
 582:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 582 3 view .LVU21
ARM GAS  /tmp/ccPnuTeN.s 			page 13


 104              	.LBB7:
 105              		.loc 1 582 3 view .LVU22
 106 0050 0394     		str	r4, [sp, #12]
 107              		.loc 1 582 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00202 		orr	r2, r2, #2
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 582 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00202 		and	r2, r2, #2
 114 0060 0392     		str	r2, [sp, #12]
 115              		.loc 1 582 3 view .LVU25
 116 0062 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 582 3 view .LVU26
 583:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 583 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 583 3 view .LVU28
 122 0064 0494     		str	r4, [sp, #16]
 123              		.loc 1 583 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00802 		orr	r2, r2, #8
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 583 3 view .LVU30
 128 006e 1B6B     		ldr	r3, [r3, #48]
 129 0070 03F00803 		and	r3, r3, #8
 130 0074 0493     		str	r3, [sp, #16]
 131              		.loc 1 583 3 view .LVU31
 132 0076 049B     		ldr	r3, [sp, #16]
 133              	.LBE8:
 134              		.loc 1 583 3 view .LVU32
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 586:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_RESET);
 135              		.loc 1 586 3 view .LVU33
 136 0078 DFF8C880 		ldr	r8, .L3+12
 137 007c 2246     		mov	r2, r4
 138 007e 4FF40051 		mov	r1, #8192
 139 0082 4046     		mov	r0, r8
 140 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 589:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin|SAFEBOOT_Pin, GPIO_PIN_RESET);
 142              		.loc 1 589 3 view .LVU34
 143 0088 2C4F     		ldr	r7, .L3+4
 144 008a 2246     		mov	r2, r4
 145 008c 6021     		movs	r1, #96
 146 008e 3846     		mov	r0, r7
 147 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL1:
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 592:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|USR_LED2_Pin|EEPROM_WP_Pin, GPIO_PIN_RESET);
 149              		.loc 1 592 3 view .LVU35
 150 0094 2A4E     		ldr	r6, .L3+8
ARM GAS  /tmp/ccPnuTeN.s 			page 14


 151 0096 2246     		mov	r2, r4
 152 0098 41F20301 		movw	r1, #4099
 153 009c 3046     		mov	r0, r6
 154 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL2:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 595:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 156              		.loc 1 595 3 view .LVU36
 157 00a2 DFF8A490 		ldr	r9, .L3+16
 158 00a6 0122     		movs	r2, #1
 159 00a8 0421     		movs	r1, #4
 160 00aa 4846     		mov	r0, r9
 161 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL3:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 598:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 163              		.loc 1 598 3 view .LVU37
 164              		.loc 1 598 23 is_stmt 0 view .LVU38
 165 00b0 4FF4005A 		mov	r10, #8192
 166 00b4 CDF814A0 		str	r10, [sp, #20]
 599:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 599 3 is_stmt 1 view .LVU39
 168              		.loc 1 599 24 is_stmt 0 view .LVU40
 169 00b8 0125     		movs	r5, #1
 170 00ba 0695     		str	r5, [sp, #24]
 600:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 600 3 is_stmt 1 view .LVU41
 172              		.loc 1 600 24 is_stmt 0 view .LVU42
 173 00bc 0794     		str	r4, [sp, #28]
 601:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 601 3 is_stmt 1 view .LVU43
 175              		.loc 1 601 25 is_stmt 0 view .LVU44
 176 00be 0894     		str	r4, [sp, #32]
 602:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 602 3 is_stmt 1 view .LVU45
 178 00c0 05A9     		add	r1, sp, #20
 179 00c2 4046     		mov	r0, r8
 180 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /*Configure GPIO pin : PC14 */
 605:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
 182              		.loc 1 605 3 view .LVU46
 183              		.loc 1 605 23 is_stmt 0 view .LVU47
 184 00c8 4FF48043 		mov	r3, #16384
 185 00cc 0593     		str	r3, [sp, #20]
 606:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 186              		.loc 1 606 3 is_stmt 1 view .LVU48
 187              		.loc 1 606 24 is_stmt 0 view .LVU49
 188 00ce 0694     		str	r4, [sp, #24]
 607:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 607 3 is_stmt 1 view .LVU50
 190              		.loc 1 607 24 is_stmt 0 view .LVU51
 191 00d0 0794     		str	r4, [sp, #28]
 608:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /tmp/ccPnuTeN.s 			page 15


 192              		.loc 1 608 3 is_stmt 1 view .LVU52
 193 00d2 05A9     		add	r1, sp, #20
 194 00d4 4046     		mov	r0, r8
 195 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 611:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
 197              		.loc 1 611 3 view .LVU53
 198              		.loc 1 611 23 is_stmt 0 view .LVU54
 199 00da 0223     		movs	r3, #2
 200 00dc 0593     		str	r3, [sp, #20]
 612:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 201              		.loc 1 612 3 is_stmt 1 view .LVU55
 202              		.loc 1 612 24 is_stmt 0 view .LVU56
 203 00de 0694     		str	r4, [sp, #24]
 613:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 613 3 is_stmt 1 view .LVU57
 205              		.loc 1 613 24 is_stmt 0 view .LVU58
 206 00e0 0794     		str	r4, [sp, #28]
 614:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 207              		.loc 1 614 3 is_stmt 1 view .LVU59
 208 00e2 05A9     		add	r1, sp, #20
 209 00e4 3846     		mov	r0, r7
 210 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL6:
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 617:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin|SAFEBOOT_Pin;
 212              		.loc 1 617 3 view .LVU60
 213              		.loc 1 617 23 is_stmt 0 view .LVU61
 214 00ea 6023     		movs	r3, #96
 215 00ec 0593     		str	r3, [sp, #20]
 618:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 216              		.loc 1 618 3 is_stmt 1 view .LVU62
 217              		.loc 1 618 24 is_stmt 0 view .LVU63
 218 00ee 0695     		str	r5, [sp, #24]
 619:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 619 3 is_stmt 1 view .LVU64
 220              		.loc 1 619 24 is_stmt 0 view .LVU65
 221 00f0 0794     		str	r4, [sp, #28]
 620:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 620 3 is_stmt 1 view .LVU66
 223              		.loc 1 620 25 is_stmt 0 view .LVU67
 224 00f2 0894     		str	r4, [sp, #32]
 621:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225              		.loc 1 621 3 is_stmt 1 view .LVU68
 226 00f4 05A9     		add	r1, sp, #20
 227 00f6 3846     		mov	r0, r7
 228 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL7:
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin EEPROM_WP_Pin */
 624:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|EEPROM_WP_Pin;
 230              		.loc 1 624 3 view .LVU69
 231              		.loc 1 624 23 is_stmt 0 view .LVU70
 232 00fc 41F20303 		movw	r3, #4099
ARM GAS  /tmp/ccPnuTeN.s 			page 16


 233 0100 0593     		str	r3, [sp, #20]
 625:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 234              		.loc 1 625 3 is_stmt 1 view .LVU71
 235              		.loc 1 625 24 is_stmt 0 view .LVU72
 236 0102 0695     		str	r5, [sp, #24]
 626:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 626 3 is_stmt 1 view .LVU73
 238              		.loc 1 626 24 is_stmt 0 view .LVU74
 239 0104 0794     		str	r4, [sp, #28]
 627:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240              		.loc 1 627 3 is_stmt 1 view .LVU75
 241              		.loc 1 627 25 is_stmt 0 view .LVU76
 242 0106 0894     		str	r4, [sp, #32]
 628:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 628 3 is_stmt 1 view .LVU77
 244 0108 05A9     		add	r1, sp, #20
 245 010a 3046     		mov	r0, r6
 246 010c FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL8:
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /*Configure GPIO pin : PB13 */
 631:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 248              		.loc 1 631 3 view .LVU78
 249              		.loc 1 631 23 is_stmt 0 view .LVU79
 250 0110 CDF814A0 		str	r10, [sp, #20]
 632:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 251              		.loc 1 632 3 is_stmt 1 view .LVU80
 252              		.loc 1 632 24 is_stmt 0 view .LVU81
 253 0114 0694     		str	r4, [sp, #24]
 633:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 633 3 is_stmt 1 view .LVU82
 255              		.loc 1 633 24 is_stmt 0 view .LVU83
 256 0116 0794     		str	r4, [sp, #28]
 634:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 257              		.loc 1 634 3 is_stmt 1 view .LVU84
 258 0118 05A9     		add	r1, sp, #20
 259 011a 3046     		mov	r0, r6
 260 011c FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 637:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 262              		.loc 1 637 3 view .LVU85
 263              		.loc 1 637 23 is_stmt 0 view .LVU86
 264 0120 0423     		movs	r3, #4
 265 0122 0593     		str	r3, [sp, #20]
 638:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 638 3 is_stmt 1 view .LVU87
 267              		.loc 1 638 24 is_stmt 0 view .LVU88
 268 0124 0695     		str	r5, [sp, #24]
 639:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 639 3 is_stmt 1 view .LVU89
 270              		.loc 1 639 24 is_stmt 0 view .LVU90
 271 0126 0794     		str	r4, [sp, #28]
 640:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 640 3 is_stmt 1 view .LVU91
 273              		.loc 1 640 25 is_stmt 0 view .LVU92
ARM GAS  /tmp/ccPnuTeN.s 			page 17


 274 0128 0894     		str	r4, [sp, #32]
 641:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 641 3 is_stmt 1 view .LVU93
 276 012a 05A9     		add	r1, sp, #20
 277 012c 4846     		mov	r0, r9
 278 012e FFF7FEFF 		bl	HAL_GPIO_Init
 279              	.LVL10:
 642:Core/Src/main.c **** 
 643:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 644:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 645:Core/Src/main.c **** }
 280              		.loc 1 645 1 is_stmt 0 view .LVU94
 281 0132 0AB0     		add	sp, sp, #40
 282              	.LCFI2:
 283              		.cfi_def_cfa_offset 32
 284              		@ sp needed
 285 0134 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 286              	.L4:
 287              		.align	2
 288              	.L3:
 289 0138 00380240 		.word	1073887232
 290 013c 00000240 		.word	1073872896
 291 0140 00040240 		.word	1073873920
 292 0144 00080240 		.word	1073874944
 293 0148 000C0240 		.word	1073875968
 294              		.cfi_endproc
 295              	.LFE143:
 297              		.section	.text.MX_DMA_Init,"ax",%progbits
 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	MX_DMA_Init:
 304              	.LFB142:
 536:Core/Src/main.c **** 
 305              		.loc 1 536 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 8
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 10B5     		push	{r4, lr}
 310              	.LCFI3:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
 314 0002 82B0     		sub	sp, sp, #8
 315              	.LCFI4:
 316              		.cfi_def_cfa_offset 16
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 317              		.loc 1 539 3 view .LVU96
 318              	.LBB9:
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 319              		.loc 1 539 3 view .LVU97
 320 0004 0024     		movs	r4, #0
 321 0006 0094     		str	r4, [sp]
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 322              		.loc 1 539 3 view .LVU98
 323 0008 264B     		ldr	r3, .L7
ARM GAS  /tmp/ccPnuTeN.s 			page 18


 324 000a 1A6B     		ldr	r2, [r3, #48]
 325 000c 42F40012 		orr	r2, r2, #2097152
 326 0010 1A63     		str	r2, [r3, #48]
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 327              		.loc 1 539 3 view .LVU99
 328 0012 1A6B     		ldr	r2, [r3, #48]
 329 0014 02F40012 		and	r2, r2, #2097152
 330 0018 0092     		str	r2, [sp]
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 331              		.loc 1 539 3 view .LVU100
 332 001a 009A     		ldr	r2, [sp]
 333              	.LBE9:
 539:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 334              		.loc 1 539 3 view .LVU101
 540:Core/Src/main.c **** 
 335              		.loc 1 540 3 view .LVU102
 336              	.LBB10:
 540:Core/Src/main.c **** 
 337              		.loc 1 540 3 view .LVU103
 338 001c 0194     		str	r4, [sp, #4]
 540:Core/Src/main.c **** 
 339              		.loc 1 540 3 view .LVU104
 340 001e 1A6B     		ldr	r2, [r3, #48]
 341 0020 42F48002 		orr	r2, r2, #4194304
 342 0024 1A63     		str	r2, [r3, #48]
 540:Core/Src/main.c **** 
 343              		.loc 1 540 3 view .LVU105
 344 0026 1B6B     		ldr	r3, [r3, #48]
 345 0028 03F48003 		and	r3, r3, #4194304
 346 002c 0193     		str	r3, [sp, #4]
 540:Core/Src/main.c **** 
 347              		.loc 1 540 3 view .LVU106
 348 002e 019B     		ldr	r3, [sp, #4]
 349              	.LBE10:
 540:Core/Src/main.c **** 
 350              		.loc 1 540 3 view .LVU107
 544:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 351              		.loc 1 544 3 view .LVU108
 352 0030 2246     		mov	r2, r4
 353 0032 2146     		mov	r1, r4
 354 0034 0C20     		movs	r0, #12
 355 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 356              	.LVL11:
 545:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 357              		.loc 1 545 3 view .LVU109
 358 003a 0C20     		movs	r0, #12
 359 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.LVL12:
 547:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 361              		.loc 1 547 3 view .LVU110
 362 0040 2246     		mov	r2, r4
 363 0042 2146     		mov	r1, r4
 364 0044 0F20     		movs	r0, #15
 365 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 366              	.LVL13:
 548:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 367              		.loc 1 548 3 view .LVU111
ARM GAS  /tmp/ccPnuTeN.s 			page 19


 368 004a 0F20     		movs	r0, #15
 369 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 370              	.LVL14:
 550:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 371              		.loc 1 550 3 view .LVU112
 372 0050 2246     		mov	r2, r4
 373 0052 2146     		mov	r1, r4
 374 0054 1020     		movs	r0, #16
 375 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL15:
 551:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 377              		.loc 1 551 3 view .LVU113
 378 005a 1020     		movs	r0, #16
 379 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL16:
 553:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 381              		.loc 1 553 3 view .LVU114
 382 0060 2246     		mov	r2, r4
 383 0062 2146     		mov	r1, r4
 384 0064 1120     		movs	r0, #17
 385 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL17:
 554:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 387              		.loc 1 554 3 view .LVU115
 388 006a 1120     		movs	r0, #17
 389 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL18:
 556:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 391              		.loc 1 556 3 view .LVU116
 392 0070 2246     		mov	r2, r4
 393 0072 2146     		mov	r1, r4
 394 0074 3820     		movs	r0, #56
 395 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL19:
 557:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 397              		.loc 1 557 3 view .LVU117
 398 007a 3820     		movs	r0, #56
 399 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL20:
 559:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 401              		.loc 1 559 3 view .LVU118
 402 0080 2246     		mov	r2, r4
 403 0082 2146     		mov	r1, r4
 404 0084 3B20     		movs	r0, #59
 405 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL21:
 560:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 407              		.loc 1 560 3 view .LVU119
 408 008a 3B20     		movs	r0, #59
 409 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL22:
 562:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 411              		.loc 1 562 3 view .LVU120
 412 0090 2246     		mov	r2, r4
 413 0092 2146     		mov	r1, r4
 414 0094 4620     		movs	r0, #70
 415 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccPnuTeN.s 			page 20


 416              	.LVL23:
 563:Core/Src/main.c **** 
 417              		.loc 1 563 3 view .LVU121
 418 009a 4620     		movs	r0, #70
 419 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL24:
 565:Core/Src/main.c **** 
 421              		.loc 1 565 1 is_stmt 0 view .LVU122
 422 00a0 02B0     		add	sp, sp, #8
 423              	.LCFI5:
 424              		.cfi_def_cfa_offset 8
 425              		@ sp needed
 426 00a2 10BD     		pop	{r4, pc}
 427              	.L8:
 428              		.align	2
 429              	.L7:
 430 00a4 00380240 		.word	1073887232
 431              		.cfi_endproc
 432              	.LFE142:
 434              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 435              		.align	2
 436              	.LC2:
 437 0000 30782558 		.ascii	"0x%X\000"
 437      00
 438 0005 000000   		.align	2
 439              	.LC3:
 440 0008 0D0A00   		.ascii	"\015\012\000"
 441 000b 00       		.align	2
 442              	.LC0:
 443 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 443      74696E67 
 443      20493243 
 443      20536361 
 443      6E6E696E 
 444 0026 0000     		.align	2
 445              	.LC1:
 446 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 446      21200D0A 
 446      0D0A00
 447              		.section	.text.i2c_scan,"ax",%progbits
 448              		.align	1
 449              		.global	i2c_scan
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	i2c_scan:
 455              	.LFB130:
  85:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 456              		.loc 1 85 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 72
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 30B5     		push	{r4, r5, lr}
 461              	.LCFI6:
 462              		.cfi_def_cfa_offset 12
 463              		.cfi_offset 4, -12
 464              		.cfi_offset 5, -8
ARM GAS  /tmp/ccPnuTeN.s 			page 21


 465              		.cfi_offset 14, -4
 466 0002 93B0     		sub	sp, sp, #76
 467              	.LCFI7:
 468              		.cfi_def_cfa_offset 88
  86:Core/Src/main.c ****   uint8_t Space[] = " - ";
 469              		.loc 1 86 3 view .LVU124
  86:Core/Src/main.c ****   uint8_t Space[] = " - ";
 470              		.loc 1 86 11 is_stmt 0 view .LVU125
 471 0004 0023     		movs	r3, #0
 472 0006 0B93     		str	r3, [sp, #44]
 473 0008 0C93     		str	r3, [sp, #48]
 474 000a 0D93     		str	r3, [sp, #52]
 475 000c 0E93     		str	r3, [sp, #56]
 476 000e 0F93     		str	r3, [sp, #60]
 477 0010 1093     		str	r3, [sp, #64]
 478 0012 8DF84430 		strb	r3, [sp, #68]
  87:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 479              		.loc 1 87 3 is_stmt 1 view .LVU126
  87:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 480              		.loc 1 87 11 is_stmt 0 view .LVU127
 481 0016 2A4B     		ldr	r3, .L18
 482 0018 0A93     		str	r3, [sp, #40]
  88:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 483              		.loc 1 88 3 is_stmt 1 view .LVU128
  88:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 484              		.loc 1 88 11 is_stmt 0 view .LVU129
 485 001a 03AC     		add	r4, sp, #12
 486 001c 294D     		ldr	r5, .L18+4
 487 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 488 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 489 0022 95E80700 		ldm	r5, {r0, r1, r2}
 490 0026 03C4     		stmia	r4!, {r0, r1}
 491 0028 2280     		strh	r2, [r4]	@ movhi
  89:Core/Src/main.c **** 
 492              		.loc 1 89 3 is_stmt 1 view .LVU130
  89:Core/Src/main.c **** 
 493              		.loc 1 89 11 is_stmt 0 view .LVU131
 494 002a 274A     		ldr	r2, .L18+8
 495 002c 6B46     		mov	r3, sp
 496 002e 07CA     		ldm	r2, {r0, r1, r2}
 497 0030 03C3     		stmia	r3!, {r0, r1}
 498 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 499 0036 120C     		lsrs	r2, r2, #16
 500 0038 1A70     		strb	r2, [r3]
  92:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 501              		.loc 1 92 3 is_stmt 1 view .LVU132
  93:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 502              		.loc 1 93 3 view .LVU133
 503 003a 4FF0FF33 		mov	r3, #-1
 504 003e 1A22     		movs	r2, #26
 505 0040 03A9     		add	r1, sp, #12
 506 0042 2248     		ldr	r0, .L18+12
 507 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 508              	.LVL25:
  94:Core/Src/main.c ****   {
 509              		.loc 1 94 3 view .LVU134
 510              	.LBB11:
ARM GAS  /tmp/ccPnuTeN.s 			page 22


  94:Core/Src/main.c ****   {
 511              		.loc 1 94 8 view .LVU135
  94:Core/Src/main.c ****   {
 512              		.loc 1 94 16 is_stmt 0 view .LVU136
 513 0048 0124     		movs	r4, #1
  94:Core/Src/main.c ****   {
 514              		.loc 1 94 3 view .LVU137
 515 004a 10E0     		b	.L10
 516              	.LVL26:
 517              	.L11:
 101:Core/Src/main.c ****     {
 518              		.loc 1 101 10 is_stmt 1 view .LVU138
 519              	.LBB12:
 103:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 520              		.loc 1 103 7 view .LVU139
 521 004c 2246     		mov	r2, r4
 522 004e 2049     		ldr	r1, .L18+16
 523 0050 0BA8     		add	r0, sp, #44
 524              	.LVL27:
 103:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 525              		.loc 1 103 7 is_stmt 0 view .LVU140
 526 0052 FFF7FEFF 		bl	sprintf
 527              	.LVL28:
 104:Core/Src/main.c ****     }
 528              		.loc 1 104 7 is_stmt 1 view .LVU141
 529 0056 4FF0FF33 		mov	r3, #-1
 530 005a 1922     		movs	r2, #25
 531 005c 0BA9     		add	r1, sp, #44
 532 005e 1B48     		ldr	r0, .L18+12
 533 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 534              	.LVL29:
 535              	.L12:
 536              	.LBE12:
 107:Core/Src/main.c ****     {
 537              		.loc 1 107 5 view .LVU142
 107:Core/Src/main.c ****     {
 538              		.loc 1 107 7 is_stmt 0 view .LVU143
 539 0064 14F00F0F 		tst	r4, #15
 540 0068 14D0     		beq	.L16
 541              	.L13:
  94:Core/Src/main.c ****   {
 542              		.loc 1 94 32 is_stmt 1 discriminator 2 view .LVU144
  94:Core/Src/main.c ****   {
 543              		.loc 1 94 33 is_stmt 0 discriminator 2 view .LVU145
 544 006a 0134     		adds	r4, r4, #1
 545              	.LVL30:
  94:Core/Src/main.c ****   {
 546              		.loc 1 94 33 discriminator 2 view .LVU146
 547 006c E4B2     		uxtb	r4, r4
 548              	.LVL31:
 549              	.L10:
  94:Core/Src/main.c ****   {
 550              		.loc 1 94 23 is_stmt 1 discriminator 1 view .LVU147
  94:Core/Src/main.c ****   {
 551              		.loc 1 94 3 is_stmt 0 discriminator 1 view .LVU148
 552 006e 14F0800F 		tst	r4, #128
 553 0072 1CD1     		bne	.L17
ARM GAS  /tmp/ccPnuTeN.s 			page 23


  96:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 554              		.loc 1 96 5 is_stmt 1 view .LVU149
  96:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 555              		.loc 1 96 11 is_stmt 0 view .LVU150
 556 0074 0523     		movs	r3, #5
 557 0076 0322     		movs	r2, #3
 558 0078 6100     		lsls	r1, r4, #1
 559 007a 1648     		ldr	r0, .L18+20
 560 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 561              	.LVL32:
  97:Core/Src/main.c ****     {
 562              		.loc 1 97 5 is_stmt 1 view .LVU151
  97:Core/Src/main.c ****     {
 563              		.loc 1 97 8 is_stmt 0 view .LVU152
 564 0080 0028     		cmp	r0, #0
 565 0082 E3D0     		beq	.L11
  99:Core/Src/main.c ****     }
 566              		.loc 1 99 7 is_stmt 1 view .LVU153
 567 0084 4FF0FF33 		mov	r3, #-1
 568 0088 0422     		movs	r2, #4
 569 008a 0AA9     		add	r1, sp, #40
 570 008c 0F48     		ldr	r0, .L18+12
 571              	.LVL33:
  99:Core/Src/main.c ****     }
 572              		.loc 1 99 7 is_stmt 0 view .LVU154
 573 008e FFF7FEFF 		bl	HAL_UART_Transmit
 574              	.LVL34:
 575 0092 E7E7     		b	.L12
 576              	.L16:
 577              	.LBB13:
 109:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 578              		.loc 1 109 7 is_stmt 1 view .LVU155
 579 0094 2246     		mov	r2, r4
 580 0096 1049     		ldr	r1, .L18+24
 581 0098 0BA8     		add	r0, sp, #44
 582 009a FFF7FEFF 		bl	sprintf
 583              	.LVL35:
 110:Core/Src/main.c **** 
 584              		.loc 1 110 7 view .LVU156
 585 009e 4FF0FF33 		mov	r3, #-1
 586 00a2 1922     		movs	r2, #25
 587 00a4 0BA9     		add	r1, sp, #44
 588 00a6 0948     		ldr	r0, .L18+12
 589 00a8 FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL36:
 591 00ac DDE7     		b	.L13
 592              	.L17:
 110:Core/Src/main.c **** 
 593              		.loc 1 110 7 is_stmt 0 view .LVU157
 594              	.LBE13:
 595              	.LBE11:
 114:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 596              		.loc 1 114 3 is_stmt 1 view .LVU158
 597 00ae 4FF0FF33 		mov	r3, #-1
 598 00b2 0B22     		movs	r2, #11
 599 00b4 6946     		mov	r1, sp
 600 00b6 0548     		ldr	r0, .L18+12
ARM GAS  /tmp/ccPnuTeN.s 			page 24


 601 00b8 FFF7FEFF 		bl	HAL_UART_Transmit
 602              	.LVL37:
 116:Core/Src/main.c **** void print_bmp280_id()
 603              		.loc 1 116 1 is_stmt 0 view .LVU159
 604 00bc 13B0     		add	sp, sp, #76
 605              	.LCFI8:
 606              		.cfi_def_cfa_offset 12
 607              		@ sp needed
 608 00be 30BD     		pop	{r4, r5, pc}
 609              	.LVL38:
 610              	.L19:
 116:Core/Src/main.c **** void print_bmp280_id()
 611              		.loc 1 116 1 view .LVU160
 612              		.align	2
 613              	.L18:
 614 00c0 202D2000 		.word	2108704
 615 00c4 0C000000 		.word	.LC0
 616 00c8 28000000 		.word	.LC1
 617 00cc 00000000 		.word	.LANCHOR0
 618 00d0 00000000 		.word	.LC2
 619 00d4 00000000 		.word	.LANCHOR1
 620 00d8 08000000 		.word	.LC3
 621              		.cfi_endproc
 622              	.LFE130:
 624              		.section	.rodata.print_bmp280_id.str1.4,"aMS",%progbits,1
 625              		.align	2
 626              	.LC4:
 627 0000 424D5032 		.ascii	"BMP280 ID:%02X\015\012\000"
 627      38302049 
 627      443A2530 
 627      32580D0A 
 627      00
 628              		.section	.text.print_bmp280_id,"ax",%progbits
 629              		.align	1
 630              		.global	print_bmp280_id
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	print_bmp280_id:
 636              	.LFB131:
 118:Core/Src/main.c ****   uint8_t id;
 637              		.loc 1 118 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 24
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 00B5     		push	{lr}
 642              	.LCFI9:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 87B0     		sub	sp, sp, #28
 646              	.LCFI10:
 647              		.cfi_def_cfa_offset 32
 119:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 648              		.loc 1 119 3 view .LVU162
 120:Core/Src/main.c **** 
 649              		.loc 1 120 3 view .LVU163
 120:Core/Src/main.c **** 
ARM GAS  /tmp/ccPnuTeN.s 			page 25


 650              		.loc 1 120 17 is_stmt 0 view .LVU164
 651 0004 0DF11700 		add	r0, sp, #23
 652 0008 FFF7FEFF 		bl	bmp280_getid
 653              	.LVL39:
 122:Core/Src/main.c **** 
 654              		.loc 1 122 3 is_stmt 1 view .LVU165
 122:Core/Src/main.c **** 
 655              		.loc 1 122 11 is_stmt 0 view .LVU166
 656 000c 0023     		movs	r3, #0
 657 000e 0193     		str	r3, [sp, #4]
 658 0010 0293     		str	r3, [sp, #8]
 659 0012 0393     		str	r3, [sp, #12]
 660 0014 0493     		str	r3, [sp, #16]
 124:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 661              		.loc 1 124 3 is_stmt 1 view .LVU167
 662 0016 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 663 001a 074A     		ldr	r2, .L22
 664 001c 1021     		movs	r1, #16
 665 001e 01A8     		add	r0, sp, #4
 666 0020 FFF7FEFF 		bl	snprintf
 667              	.LVL40:
 125:Core/Src/main.c **** }
 668              		.loc 1 125 3 view .LVU168
 669 0024 42F21073 		movw	r3, #10000
 670 0028 1022     		movs	r2, #16
 671 002a 01A9     		add	r1, sp, #4
 672 002c 0348     		ldr	r0, .L22+4
 673 002e FFF7FEFF 		bl	HAL_UART_Transmit
 674              	.LVL41:
 126:Core/Src/main.c **** 
 675              		.loc 1 126 1 is_stmt 0 view .LVU169
 676 0032 07B0     		add	sp, sp, #28
 677              	.LCFI11:
 678              		.cfi_def_cfa_offset 4
 679              		@ sp needed
 680 0034 5DF804FB 		ldr	pc, [sp], #4
 681              	.L23:
 682              		.align	2
 683              	.L22:
 684 0038 00000000 		.word	.LC4
 685 003c 00000000 		.word	.LANCHOR0
 686              		.cfi_endproc
 687              	.LFE131:
 689              		.section	.rodata.print_lis2hd12_who_am_i.str1.4,"aMS",%progbits,1
 690              		.align	2
 691              	.LC5:
 692 0000 4572726F 		.ascii	"Error IMU\015\012\000"
 692      7220494D 
 692      550D0A00 
 693              		.align	2
 694              	.LC6:
 695 000c 494D5520 		.ascii	"IMU ID: %#02X\015\012\000"
 695      49443A20 
 695      25233032 
 695      580D0A00 
 696              		.section	.text.print_lis2hd12_who_am_i,"ax",%progbits
 697              		.align	1
ARM GAS  /tmp/ccPnuTeN.s 			page 26


 698              		.global	print_lis2hd12_who_am_i
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	print_lis2hd12_who_am_i:
 704              	.LFB132:
 129:Core/Src/main.c ****   uint8_t id;
 705              		.loc 1 129 1 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 40
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709 0000 00B5     		push	{lr}
 710              	.LCFI12:
 711              		.cfi_def_cfa_offset 4
 712              		.cfi_offset 14, -4
 713 0002 8BB0     		sub	sp, sp, #44
 714              	.LCFI13:
 715              		.cfi_def_cfa_offset 48
 130:Core/Src/main.c **** 
 716              		.loc 1 130 3 view .LVU171
 132:Core/Src/main.c **** 
 717              		.loc 1 132 3 view .LVU172
 132:Core/Src/main.c **** 
 718              		.loc 1 132 17 is_stmt 0 view .LVU173
 719 0004 0DF12700 		add	r0, sp, #39
 720 0008 FFF7FEFF 		bl	lis2hd12_who_am_i
 721              	.LVL42:
 134:Core/Src/main.c ****   if(ret != HAL_OK)
 722              		.loc 1 134 3 is_stmt 1 view .LVU174
 134:Core/Src/main.c ****   if(ret != HAL_OK)
 723              		.loc 1 134 11 is_stmt 0 view .LVU175
 724 000c 0023     		movs	r3, #0
 725 000e 0193     		str	r3, [sp, #4]
 726 0010 0293     		str	r3, [sp, #8]
 727 0012 0393     		str	r3, [sp, #12]
 728 0014 0493     		str	r3, [sp, #16]
 729 0016 0593     		str	r3, [sp, #20]
 730 0018 0693     		str	r3, [sp, #24]
 731 001a 0793     		str	r3, [sp, #28]
 732 001c 0893     		str	r3, [sp, #32]
 135:Core/Src/main.c ****   { 
 733              		.loc 1 135 3 is_stmt 1 view .LVU176
 135:Core/Src/main.c ****   { 
 734              		.loc 1 135 5 is_stmt 0 view .LVU177
 735 001e 88B1     		cbz	r0, .L25
 736              	.LBB14:
 137:Core/Src/main.c ****   }
 737              		.loc 1 137 5 is_stmt 1 view .LVU178
 738 0020 01AB     		add	r3, sp, #4
 739 0022 0C4A     		ldr	r2, .L28
 740 0024 07CA     		ldm	r2, {r0, r1, r2}
 741              	.LVL43:
 137:Core/Src/main.c ****   }
 742              		.loc 1 137 5 is_stmt 0 view .LVU179
 743 0026 83E80700 		stm	r3, {r0, r1, r2}
 744              	.L26:
 745              	.LBE14:
ARM GAS  /tmp/ccPnuTeN.s 			page 27


 144:Core/Src/main.c **** }
 746              		.loc 1 144 3 is_stmt 1 view .LVU180
 144:Core/Src/main.c **** }
 747              		.loc 1 144 38 is_stmt 0 view .LVU181
 748 002a 01A8     		add	r0, sp, #4
 749 002c FFF7FEFF 		bl	strlen
 750              	.LVL44:
 144:Core/Src/main.c **** }
 751              		.loc 1 144 3 view .LVU182
 752 0030 4FF0FF33 		mov	r3, #-1
 753 0034 82B2     		uxth	r2, r0
 754 0036 01A9     		add	r1, sp, #4
 755 0038 0748     		ldr	r0, .L28+4
 756 003a FFF7FEFF 		bl	HAL_UART_Transmit
 757              	.LVL45:
 145:Core/Src/main.c **** 
 758              		.loc 1 145 1 view .LVU183
 759 003e 0BB0     		add	sp, sp, #44
 760              	.LCFI14:
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 0040 5DF804FB 		ldr	pc, [sp], #4
 765              	.LVL46:
 766              	.L25:
 767              	.LCFI15:
 768              		.cfi_restore_state
 769              	.LBB15:
 141:Core/Src/main.c ****   }
 770              		.loc 1 141 5 is_stmt 1 view .LVU184
 771 0044 9DF82730 		ldrb	r3, [sp, #39]	@ zero_extendqisi2
 772 0048 044A     		ldr	r2, .L28+8
 773 004a 2021     		movs	r1, #32
 774 004c 01A8     		add	r0, sp, #4
 775              	.LVL47:
 141:Core/Src/main.c ****   }
 776              		.loc 1 141 5 is_stmt 0 view .LVU185
 777 004e FFF7FEFF 		bl	snprintf
 778              	.LVL48:
 779 0052 EAE7     		b	.L26
 780              	.L29:
 781              		.align	2
 782              	.L28:
 783 0054 00000000 		.word	.LC5
 784 0058 00000000 		.word	.LANCHOR0
 785 005c 0C000000 		.word	.LC6
 786              	.LBE15:
 787              		.cfi_endproc
 788              	.LFE132:
 790              		.section	.rodata.read_pressure.str1.4,"aMS",%progbits,1
 791              		.align	2
 792              	.LC7:
 793 0000 50726573 		.ascii	"Pressure %u\015\012\000"
 793      73757265 
 793      2025750D 
 793      0A00
 794              		.section	.text.read_pressure,"ax",%progbits
ARM GAS  /tmp/ccPnuTeN.s 			page 28


 795              		.align	1
 796              		.global	read_pressure
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 801              	read_pressure:
 802              	.LFB133:
 148:Core/Src/main.c **** 
 803              		.loc 1 148 1 is_stmt 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 10B5     		push	{r4, lr}
 808              	.LCFI16:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 4, -8
 811              		.cfi_offset 14, -4
 150:Core/Src/main.c **** 
 812              		.loc 1 150 3 view .LVU187
 152:Core/Src/main.c ****   ret = bmp280_start_press_read();
 813              		.loc 1 152 3 view .LVU188
 153:Core/Src/main.c **** 
 814              		.loc 1 153 3 view .LVU189
 153:Core/Src/main.c **** 
 815              		.loc 1 153 9 is_stmt 0 view .LVU190
 816 0002 FFF7FEFF 		bl	bmp280_start_press_read
 817              	.LVL49:
 158:Core/Src/main.c **** 
 818              		.loc 1 158 3 is_stmt 1 view .LVU191
 819 0006 6420     		movs	r0, #100
 820 0008 FFF7FEFF 		bl	HAL_Delay
 821              	.LVL50:
 161:Core/Src/main.c **** 
 822              		.loc 1 161 3 view .LVU192
 161:Core/Src/main.c **** 
 823              		.loc 1 161 23 is_stmt 0 view .LVU193
 824 000c FFF7FEFF 		bl	bmp280_get_temp
 825              	.LVL51:
 826 0010 0346     		mov	r3, r0
 827              	.LVL52:
 163:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buffer, strlen(buffer), HAL_MAX_DELAY);
 828              		.loc 1 163 3 is_stmt 1 view .LVU194
 829 0012 0C4C     		ldr	r4, .L32
 830 0014 0C4A     		ldr	r2, .L32+4
 831 0016 2021     		movs	r1, #32
 832 0018 2046     		mov	r0, r4
 833              	.LVL53:
 163:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buffer, strlen(buffer), HAL_MAX_DELAY);
 834              		.loc 1 163 3 is_stmt 0 view .LVU195
 835 001a FFF7FEFF 		bl	snprintf
 836              	.LVL54:
 164:Core/Src/main.c **** 
 837              		.loc 1 164 3 is_stmt 1 view .LVU196
 164:Core/Src/main.c **** 
 838              		.loc 1 164 38 is_stmt 0 view .LVU197
 839 001e 2046     		mov	r0, r4
 840 0020 FFF7FEFF 		bl	strlen
ARM GAS  /tmp/ccPnuTeN.s 			page 29


 841              	.LVL55:
 164:Core/Src/main.c **** 
 842              		.loc 1 164 3 view .LVU198
 843 0024 4FF0FF33 		mov	r3, #-1
 844 0028 82B2     		uxth	r2, r0
 845 002a 2146     		mov	r1, r4
 846 002c 0748     		ldr	r0, .L32+8
 847 002e FFF7FEFF 		bl	HAL_UART_Transmit
 848              	.LVL56:
 167:Core/Src/main.c **** 
 849              		.loc 1 167 3 is_stmt 1 view .LVU199
 850 0032 2046     		mov	r0, r4
 851 0034 FFF7FEFF 		bl	strlen
 852              	.LVL57:
 853 0038 0246     		mov	r2, r0
 854 003a 0021     		movs	r1, #0
 855 003c 2046     		mov	r0, r4
 856 003e FFF7FEFF 		bl	memset
 857              	.LVL58:
 169:Core/Src/main.c **** /* USER CODE END 0 */
 858              		.loc 1 169 1 is_stmt 0 view .LVU200
 859 0042 10BD     		pop	{r4, pc}
 860              	.L33:
 861              		.align	2
 862              	.L32:
 863 0044 00000000 		.word	.LANCHOR2
 864 0048 00000000 		.word	.LC7
 865 004c 00000000 		.word	.LANCHOR0
 866              		.cfi_endproc
 867              	.LFE133:
 869              		.section	.text.Error_Handler,"ax",%progbits
 870              		.align	1
 871              		.global	Error_Handler
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	Error_Handler:
 877              	.LFB144:
 646:Core/Src/main.c **** 
 647:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c **** /* USER CODE END 4 */
 650:Core/Src/main.c **** 
 651:Core/Src/main.c **** /**
 652:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 653:Core/Src/main.c ****   * @retval None
 654:Core/Src/main.c ****   */
 655:Core/Src/main.c **** void Error_Handler(void)
 656:Core/Src/main.c **** {
 878              		.loc 1 656 1 is_stmt 1 view -0
 879              		.cfi_startproc
 880              		@ Volatile: function does not return.
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 657:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 658:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  /tmp/ccPnuTeN.s 			page 30


 659:Core/Src/main.c ****   __disable_irq();
 884              		.loc 1 659 3 view .LVU202
 885              	.LBB16:
 886              	.LBI16:
 887              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  /tmp/ccPnuTeN.s 			page 31


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccPnuTeN.s 			page 32


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 888              		.loc 2 140 27 view .LVU203
 889              	.LBB17:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 890              		.loc 2 142 3 view .LVU204
 891              		.syntax unified
 892              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 893 0000 72B6     		cpsid i
 894              	@ 0 "" 2
 895              		.thumb
 896              		.syntax unified
 897              	.L35:
 898              	.LBE17:
 899              	.LBE16:
 660:Core/Src/main.c ****   while (1)
 900              		.loc 1 660 3 discriminator 1 view .LVU205
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****   }
 901              		.loc 1 662 3 discriminator 1 view .LVU206
 660:Core/Src/main.c ****   while (1)
 902              		.loc 1 660 9 discriminator 1 view .LVU207
 903 0002 FEE7     		b	.L35
 904              		.cfi_endproc
 905              	.LFE144:
 907              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 908              		.align	1
ARM GAS  /tmp/ccPnuTeN.s 			page 33


 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 913              	MX_USART2_UART_Init:
 914              	.LFB141:
 505:Core/Src/main.c **** 
 915              		.loc 1 505 1 view -0
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 0
 918              		@ frame_needed = 0, uses_anonymous_args = 0
 919 0000 08B5     		push	{r3, lr}
 920              	.LCFI17:
 921              		.cfi_def_cfa_offset 8
 922              		.cfi_offset 3, -8
 923              		.cfi_offset 14, -4
 514:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 924              		.loc 1 514 3 view .LVU209
 514:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 925              		.loc 1 514 19 is_stmt 0 view .LVU210
 926 0002 0A48     		ldr	r0, .L40
 927 0004 0A4B     		ldr	r3, .L40+4
 928 0006 0360     		str	r3, [r0]
 515:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 929              		.loc 1 515 3 is_stmt 1 view .LVU211
 515:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 930              		.loc 1 515 24 is_stmt 0 view .LVU212
 931 0008 4FF4E133 		mov	r3, #115200
 932 000c 4360     		str	r3, [r0, #4]
 516:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 933              		.loc 1 516 3 is_stmt 1 view .LVU213
 516:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 934              		.loc 1 516 26 is_stmt 0 view .LVU214
 935 000e 0023     		movs	r3, #0
 936 0010 8360     		str	r3, [r0, #8]
 517:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 937              		.loc 1 517 3 is_stmt 1 view .LVU215
 517:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 938              		.loc 1 517 24 is_stmt 0 view .LVU216
 939 0012 C360     		str	r3, [r0, #12]
 518:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 940              		.loc 1 518 3 is_stmt 1 view .LVU217
 518:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 941              		.loc 1 518 22 is_stmt 0 view .LVU218
 942 0014 0361     		str	r3, [r0, #16]
 519:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 943              		.loc 1 519 3 is_stmt 1 view .LVU219
 519:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 944              		.loc 1 519 20 is_stmt 0 view .LVU220
 945 0016 0C22     		movs	r2, #12
 946 0018 4261     		str	r2, [r0, #20]
 520:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 947              		.loc 1 520 3 is_stmt 1 view .LVU221
 520:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 948              		.loc 1 520 25 is_stmt 0 view .LVU222
 949 001a 8361     		str	r3, [r0, #24]
 521:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 950              		.loc 1 521 3 is_stmt 1 view .LVU223
ARM GAS  /tmp/ccPnuTeN.s 			page 34


 521:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 951              		.loc 1 521 28 is_stmt 0 view .LVU224
 952 001c C361     		str	r3, [r0, #28]
 522:Core/Src/main.c ****   {
 953              		.loc 1 522 3 is_stmt 1 view .LVU225
 522:Core/Src/main.c ****   {
 954              		.loc 1 522 7 is_stmt 0 view .LVU226
 955 001e FFF7FEFF 		bl	HAL_UART_Init
 956              	.LVL59:
 522:Core/Src/main.c ****   {
 957              		.loc 1 522 6 view .LVU227
 958 0022 00B9     		cbnz	r0, .L39
 530:Core/Src/main.c **** 
 959              		.loc 1 530 1 view .LVU228
 960 0024 08BD     		pop	{r3, pc}
 961              	.L39:
 524:Core/Src/main.c ****   }
 962              		.loc 1 524 5 is_stmt 1 view .LVU229
 963 0026 FFF7FEFF 		bl	Error_Handler
 964              	.LVL60:
 965              	.L41:
 966 002a 00BF     		.align	2
 967              	.L40:
 968 002c 00000000 		.word	.LANCHOR3
 969 0030 00440040 		.word	1073759232
 970              		.cfi_endproc
 971              	.LFE141:
 973              		.section	.text.MX_SPI1_Init,"ax",%progbits
 974              		.align	1
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 979              	MX_SPI1_Init:
 980              	.LFB139:
 434:Core/Src/main.c **** 
 981              		.loc 1 434 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985 0000 08B5     		push	{r3, lr}
 986              	.LCFI18:
 987              		.cfi_def_cfa_offset 8
 988              		.cfi_offset 3, -8
 989              		.cfi_offset 14, -4
 444:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 990              		.loc 1 444 3 view .LVU231
 444:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 991              		.loc 1 444 18 is_stmt 0 view .LVU232
 992 0002 0D48     		ldr	r0, .L46
 993 0004 0D4B     		ldr	r3, .L46+4
 994 0006 0360     		str	r3, [r0]
 445:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 995              		.loc 1 445 3 is_stmt 1 view .LVU233
 445:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 996              		.loc 1 445 19 is_stmt 0 view .LVU234
 997 0008 4FF48273 		mov	r3, #260
 998 000c 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccPnuTeN.s 			page 35


 446:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 999              		.loc 1 446 3 is_stmt 1 view .LVU235
 446:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1000              		.loc 1 446 24 is_stmt 0 view .LVU236
 1001 000e 0023     		movs	r3, #0
 1002 0010 8360     		str	r3, [r0, #8]
 447:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1003              		.loc 1 447 3 is_stmt 1 view .LVU237
 447:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1004              		.loc 1 447 23 is_stmt 0 view .LVU238
 1005 0012 C360     		str	r3, [r0, #12]
 448:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1006              		.loc 1 448 3 is_stmt 1 view .LVU239
 448:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1007              		.loc 1 448 26 is_stmt 0 view .LVU240
 1008 0014 0361     		str	r3, [r0, #16]
 449:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1009              		.loc 1 449 3 is_stmt 1 view .LVU241
 449:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1010              		.loc 1 449 23 is_stmt 0 view .LVU242
 1011 0016 4361     		str	r3, [r0, #20]
 450:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1012              		.loc 1 450 3 is_stmt 1 view .LVU243
 450:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1013              		.loc 1 450 18 is_stmt 0 view .LVU244
 1014 0018 4FF40072 		mov	r2, #512
 1015 001c 8261     		str	r2, [r0, #24]
 451:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1016              		.loc 1 451 3 is_stmt 1 view .LVU245
 451:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1017              		.loc 1 451 32 is_stmt 0 view .LVU246
 1018 001e 1822     		movs	r2, #24
 1019 0020 C261     		str	r2, [r0, #28]
 452:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1020              		.loc 1 452 3 is_stmt 1 view .LVU247
 452:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1021              		.loc 1 452 23 is_stmt 0 view .LVU248
 1022 0022 0362     		str	r3, [r0, #32]
 453:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1023              		.loc 1 453 3 is_stmt 1 view .LVU249
 453:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1024              		.loc 1 453 21 is_stmt 0 view .LVU250
 1025 0024 4362     		str	r3, [r0, #36]
 454:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1026              		.loc 1 454 3 is_stmt 1 view .LVU251
 454:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1027              		.loc 1 454 29 is_stmt 0 view .LVU252
 1028 0026 8362     		str	r3, [r0, #40]
 455:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1029              		.loc 1 455 3 is_stmt 1 view .LVU253
 455:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1030              		.loc 1 455 28 is_stmt 0 view .LVU254
 1031 0028 0A23     		movs	r3, #10
 1032 002a C362     		str	r3, [r0, #44]
 456:Core/Src/main.c ****   {
 1033              		.loc 1 456 3 is_stmt 1 view .LVU255
 456:Core/Src/main.c ****   {
ARM GAS  /tmp/ccPnuTeN.s 			page 36


 1034              		.loc 1 456 7 is_stmt 0 view .LVU256
 1035 002c FFF7FEFF 		bl	HAL_SPI_Init
 1036              	.LVL61:
 456:Core/Src/main.c ****   {
 1037              		.loc 1 456 6 view .LVU257
 1038 0030 00B9     		cbnz	r0, .L45
 464:Core/Src/main.c **** 
 1039              		.loc 1 464 1 view .LVU258
 1040 0032 08BD     		pop	{r3, pc}
 1041              	.L45:
 458:Core/Src/main.c ****   }
 1042              		.loc 1 458 5 is_stmt 1 view .LVU259
 1043 0034 FFF7FEFF 		bl	Error_Handler
 1044              	.LVL62:
 1045              	.L47:
 1046              		.align	2
 1047              	.L46:
 1048 0038 00000000 		.word	.LANCHOR4
 1049 003c 00300140 		.word	1073819648
 1050              		.cfi_endproc
 1051              	.LFE139:
 1053              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1054              		.align	1
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1059              	MX_USART1_UART_Init:
 1060              	.LFB140:
 472:Core/Src/main.c **** 
 1061              		.loc 1 472 1 view -0
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 0
 1064              		@ frame_needed = 0, uses_anonymous_args = 0
 1065 0000 08B5     		push	{r3, lr}
 1066              	.LCFI19:
 1067              		.cfi_def_cfa_offset 8
 1068              		.cfi_offset 3, -8
 1069              		.cfi_offset 14, -4
 481:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1070              		.loc 1 481 3 view .LVU261
 481:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1071              		.loc 1 481 19 is_stmt 0 view .LVU262
 1072 0002 0A48     		ldr	r0, .L52
 1073 0004 0A4B     		ldr	r3, .L52+4
 1074 0006 0360     		str	r3, [r0]
 482:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1075              		.loc 1 482 3 is_stmt 1 view .LVU263
 482:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1076              		.loc 1 482 24 is_stmt 0 view .LVU264
 1077 0008 4FF4E133 		mov	r3, #115200
 1078 000c 4360     		str	r3, [r0, #4]
 483:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1079              		.loc 1 483 3 is_stmt 1 view .LVU265
 483:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1080              		.loc 1 483 26 is_stmt 0 view .LVU266
 1081 000e 0023     		movs	r3, #0
 1082 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccPnuTeN.s 			page 37


 484:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1083              		.loc 1 484 3 is_stmt 1 view .LVU267
 484:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1084              		.loc 1 484 24 is_stmt 0 view .LVU268
 1085 0012 C360     		str	r3, [r0, #12]
 485:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1086              		.loc 1 485 3 is_stmt 1 view .LVU269
 485:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1087              		.loc 1 485 22 is_stmt 0 view .LVU270
 1088 0014 0361     		str	r3, [r0, #16]
 486:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1089              		.loc 1 486 3 is_stmt 1 view .LVU271
 486:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1090              		.loc 1 486 20 is_stmt 0 view .LVU272
 1091 0016 0C22     		movs	r2, #12
 1092 0018 4261     		str	r2, [r0, #20]
 487:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1093              		.loc 1 487 3 is_stmt 1 view .LVU273
 487:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1094              		.loc 1 487 25 is_stmt 0 view .LVU274
 1095 001a 8361     		str	r3, [r0, #24]
 488:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1096              		.loc 1 488 3 is_stmt 1 view .LVU275
 488:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1097              		.loc 1 488 28 is_stmt 0 view .LVU276
 1098 001c C361     		str	r3, [r0, #28]
 489:Core/Src/main.c ****   {
 1099              		.loc 1 489 3 is_stmt 1 view .LVU277
 489:Core/Src/main.c ****   {
 1100              		.loc 1 489 7 is_stmt 0 view .LVU278
 1101 001e FFF7FEFF 		bl	HAL_UART_Init
 1102              	.LVL63:
 489:Core/Src/main.c ****   {
 1103              		.loc 1 489 6 view .LVU279
 1104 0022 00B9     		cbnz	r0, .L51
 497:Core/Src/main.c **** 
 1105              		.loc 1 497 1 view .LVU280
 1106 0024 08BD     		pop	{r3, pc}
 1107              	.L51:
 491:Core/Src/main.c ****   }
 1108              		.loc 1 491 5 is_stmt 1 view .LVU281
 1109 0026 FFF7FEFF 		bl	Error_Handler
 1110              	.LVL64:
 1111              	.L53:
 1112 002a 00BF     		.align	2
 1113              	.L52:
 1114 002c 00000000 		.word	.LANCHOR0
 1115 0030 00100140 		.word	1073811456
 1116              		.cfi_endproc
 1117              	.LFE140:
 1119              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1120              		.align	1
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1125              	MX_I2C3_Init:
 1126              	.LFB137:
ARM GAS  /tmp/ccPnuTeN.s 			page 38


 337:Core/Src/main.c **** 
 1127              		.loc 1 337 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131 0000 08B5     		push	{r3, lr}
 1132              	.LCFI20:
 1133              		.cfi_def_cfa_offset 8
 1134              		.cfi_offset 3, -8
 1135              		.cfi_offset 14, -4
 346:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1136              		.loc 1 346 3 view .LVU283
 346:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1137              		.loc 1 346 18 is_stmt 0 view .LVU284
 1138 0002 0A48     		ldr	r0, .L58
 1139 0004 0A4B     		ldr	r3, .L58+4
 1140 0006 0360     		str	r3, [r0]
 347:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1141              		.loc 1 347 3 is_stmt 1 view .LVU285
 347:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1142              		.loc 1 347 25 is_stmt 0 view .LVU286
 1143 0008 0A4B     		ldr	r3, .L58+8
 1144 000a 4360     		str	r3, [r0, #4]
 348:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1145              		.loc 1 348 3 is_stmt 1 view .LVU287
 348:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1146              		.loc 1 348 24 is_stmt 0 view .LVU288
 1147 000c 0023     		movs	r3, #0
 1148 000e 8360     		str	r3, [r0, #8]
 349:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1149              		.loc 1 349 3 is_stmt 1 view .LVU289
 349:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1150              		.loc 1 349 26 is_stmt 0 view .LVU290
 1151 0010 C360     		str	r3, [r0, #12]
 350:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1152              		.loc 1 350 3 is_stmt 1 view .LVU291
 350:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1153              		.loc 1 350 29 is_stmt 0 view .LVU292
 1154 0012 4FF48042 		mov	r2, #16384
 1155 0016 0261     		str	r2, [r0, #16]
 351:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1156              		.loc 1 351 3 is_stmt 1 view .LVU293
 351:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1157              		.loc 1 351 30 is_stmt 0 view .LVU294
 1158 0018 4361     		str	r3, [r0, #20]
 352:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1159              		.loc 1 352 3 is_stmt 1 view .LVU295
 352:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1160              		.loc 1 352 26 is_stmt 0 view .LVU296
 1161 001a 8361     		str	r3, [r0, #24]
 353:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1162              		.loc 1 353 3 is_stmt 1 view .LVU297
 353:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1163              		.loc 1 353 30 is_stmt 0 view .LVU298
 1164 001c C361     		str	r3, [r0, #28]
 354:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1165              		.loc 1 354 3 is_stmt 1 view .LVU299
ARM GAS  /tmp/ccPnuTeN.s 			page 39


 354:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1166              		.loc 1 354 28 is_stmt 0 view .LVU300
 1167 001e 0362     		str	r3, [r0, #32]
 355:Core/Src/main.c ****   {
 1168              		.loc 1 355 3 is_stmt 1 view .LVU301
 355:Core/Src/main.c ****   {
 1169              		.loc 1 355 7 is_stmt 0 view .LVU302
 1170 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1171              	.LVL65:
 355:Core/Src/main.c ****   {
 1172              		.loc 1 355 6 view .LVU303
 1173 0024 00B9     		cbnz	r0, .L57
 363:Core/Src/main.c **** 
 1174              		.loc 1 363 1 view .LVU304
 1175 0026 08BD     		pop	{r3, pc}
 1176              	.L57:
 357:Core/Src/main.c ****   }
 1177              		.loc 1 357 5 is_stmt 1 view .LVU305
 1178 0028 FFF7FEFF 		bl	Error_Handler
 1179              	.LVL66:
 1180              	.L59:
 1181              		.align	2
 1182              	.L58:
 1183 002c 00000000 		.word	.LANCHOR1
 1184 0030 005C0040 		.word	1073765376
 1185 0034 801A0600 		.word	400000
 1186              		.cfi_endproc
 1187              	.LFE137:
 1189              		.section	.text.MX_CRC_Init,"ax",%progbits
 1190              		.align	1
 1191              		.syntax unified
 1192              		.thumb
 1193              		.thumb_func
 1195              	MX_CRC_Init:
 1196              	.LFB136:
 311:Core/Src/main.c **** 
 1197              		.loc 1 311 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201 0000 08B5     		push	{r3, lr}
 1202              	.LCFI21:
 1203              		.cfi_def_cfa_offset 8
 1204              		.cfi_offset 3, -8
 1205              		.cfi_offset 14, -4
 320:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1206              		.loc 1 320 3 view .LVU307
 320:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1207              		.loc 1 320 17 is_stmt 0 view .LVU308
 1208 0002 0448     		ldr	r0, .L64
 1209 0004 044B     		ldr	r3, .L64+4
 1210 0006 0360     		str	r3, [r0]
 321:Core/Src/main.c ****   {
 1211              		.loc 1 321 3 is_stmt 1 view .LVU309
 321:Core/Src/main.c ****   {
 1212              		.loc 1 321 7 is_stmt 0 view .LVU310
 1213 0008 FFF7FEFF 		bl	HAL_CRC_Init
ARM GAS  /tmp/ccPnuTeN.s 			page 40


 1214              	.LVL67:
 321:Core/Src/main.c ****   {
 1215              		.loc 1 321 6 view .LVU311
 1216 000c 00B9     		cbnz	r0, .L63
 329:Core/Src/main.c **** 
 1217              		.loc 1 329 1 view .LVU312
 1218 000e 08BD     		pop	{r3, pc}
 1219              	.L63:
 323:Core/Src/main.c ****   }
 1220              		.loc 1 323 5 is_stmt 1 view .LVU313
 1221 0010 FFF7FEFF 		bl	Error_Handler
 1222              	.LVL68:
 1223              	.L65:
 1224              		.align	2
 1225              	.L64:
 1226 0014 00000000 		.word	.LANCHOR5
 1227 0018 00300240 		.word	1073885184
 1228              		.cfi_endproc
 1229              	.LFE136:
 1231              		.section	.text.MX_RTC_Init,"ax",%progbits
 1232              		.align	1
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	MX_RTC_Init:
 1238              	.LFB138:
 371:Core/Src/main.c **** 
 1239              		.loc 1 371 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 24
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243 0000 00B5     		push	{lr}
 1244              	.LCFI22:
 1245              		.cfi_def_cfa_offset 4
 1246              		.cfi_offset 14, -4
 1247 0002 87B0     		sub	sp, sp, #28
 1248              	.LCFI23:
 1249              		.cfi_def_cfa_offset 32
 377:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1250              		.loc 1 377 3 view .LVU315
 377:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1251              		.loc 1 377 19 is_stmt 0 view .LVU316
 1252 0004 0023     		movs	r3, #0
 1253 0006 0193     		str	r3, [sp, #4]
 1254 0008 0293     		str	r3, [sp, #8]
 1255 000a 0393     		str	r3, [sp, #12]
 1256 000c 0493     		str	r3, [sp, #16]
 1257 000e 0593     		str	r3, [sp, #20]
 378:Core/Src/main.c **** 
 1258              		.loc 1 378 3 is_stmt 1 view .LVU317
 378:Core/Src/main.c **** 
 1259              		.loc 1 378 19 is_stmt 0 view .LVU318
 1260 0010 0093     		str	r3, [sp]
 386:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1261              		.loc 1 386 3 is_stmt 1 view .LVU319
 386:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1262              		.loc 1 386 17 is_stmt 0 view .LVU320
ARM GAS  /tmp/ccPnuTeN.s 			page 41


 1263 0012 1A48     		ldr	r0, .L74
 1264 0014 1A4A     		ldr	r2, .L74+4
 1265 0016 0260     		str	r2, [r0]
 387:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1266              		.loc 1 387 3 is_stmt 1 view .LVU321
 387:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1267              		.loc 1 387 24 is_stmt 0 view .LVU322
 1268 0018 4360     		str	r3, [r0, #4]
 388:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1269              		.loc 1 388 3 is_stmt 1 view .LVU323
 388:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1270              		.loc 1 388 26 is_stmt 0 view .LVU324
 1271 001a 7F22     		movs	r2, #127
 1272 001c 8260     		str	r2, [r0, #8]
 389:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1273              		.loc 1 389 3 is_stmt 1 view .LVU325
 389:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1274              		.loc 1 389 25 is_stmt 0 view .LVU326
 1275 001e FF22     		movs	r2, #255
 1276 0020 C260     		str	r2, [r0, #12]
 390:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1277              		.loc 1 390 3 is_stmt 1 view .LVU327
 390:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1278              		.loc 1 390 20 is_stmt 0 view .LVU328
 1279 0022 0361     		str	r3, [r0, #16]
 391:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1280              		.loc 1 391 3 is_stmt 1 view .LVU329
 391:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1281              		.loc 1 391 28 is_stmt 0 view .LVU330
 1282 0024 4361     		str	r3, [r0, #20]
 392:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1283              		.loc 1 392 3 is_stmt 1 view .LVU331
 392:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1284              		.loc 1 392 24 is_stmt 0 view .LVU332
 1285 0026 8361     		str	r3, [r0, #24]
 393:Core/Src/main.c ****   {
 1286              		.loc 1 393 3 is_stmt 1 view .LVU333
 393:Core/Src/main.c ****   {
 1287              		.loc 1 393 7 is_stmt 0 view .LVU334
 1288 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1289              	.LVL69:
 393:Core/Src/main.c ****   {
 1290              		.loc 1 393 6 view .LVU335
 1291 002c 00BB     		cbnz	r0, .L71
 404:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1292              		.loc 1 404 3 is_stmt 1 view .LVU336
 404:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1293              		.loc 1 404 15 is_stmt 0 view .LVU337
 1294 002e 0023     		movs	r3, #0
 1295 0030 8DF80430 		strb	r3, [sp, #4]
 405:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1296              		.loc 1 405 3 is_stmt 1 view .LVU338
 405:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1297              		.loc 1 405 17 is_stmt 0 view .LVU339
 1298 0034 8DF80530 		strb	r3, [sp, #5]
 406:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1299              		.loc 1 406 3 is_stmt 1 view .LVU340
ARM GAS  /tmp/ccPnuTeN.s 			page 42


 406:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1300              		.loc 1 406 17 is_stmt 0 view .LVU341
 1301 0038 8DF80630 		strb	r3, [sp, #6]
 407:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1302              		.loc 1 407 3 is_stmt 1 view .LVU342
 407:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1303              		.loc 1 407 24 is_stmt 0 view .LVU343
 1304 003c 0493     		str	r3, [sp, #16]
 408:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1305              		.loc 1 408 3 is_stmt 1 view .LVU344
 408:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1306              		.loc 1 408 24 is_stmt 0 view .LVU345
 1307 003e 0593     		str	r3, [sp, #20]
 409:Core/Src/main.c ****   {
 1308              		.loc 1 409 3 is_stmt 1 view .LVU346
 409:Core/Src/main.c ****   {
 1309              		.loc 1 409 7 is_stmt 0 view .LVU347
 1310 0040 0122     		movs	r2, #1
 1311 0042 01A9     		add	r1, sp, #4
 1312 0044 0D48     		ldr	r0, .L74
 1313 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1314              	.LVL70:
 409:Core/Src/main.c ****   {
 1315              		.loc 1 409 6 view .LVU348
 1316 004a 98B9     		cbnz	r0, .L72
 413:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1317              		.loc 1 413 3 is_stmt 1 view .LVU349
 413:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1318              		.loc 1 413 17 is_stmt 0 view .LVU350
 1319 004c 0122     		movs	r2, #1
 1320 004e 8DF80020 		strb	r2, [sp]
 414:Core/Src/main.c ****   sDate.Date = 0x1;
 1321              		.loc 1 414 3 is_stmt 1 view .LVU351
 414:Core/Src/main.c ****   sDate.Date = 0x1;
 1322              		.loc 1 414 15 is_stmt 0 view .LVU352
 1323 0052 8DF80120 		strb	r2, [sp, #1]
 415:Core/Src/main.c ****   sDate.Year = 0x0;
 1324              		.loc 1 415 3 is_stmt 1 view .LVU353
 415:Core/Src/main.c ****   sDate.Year = 0x0;
 1325              		.loc 1 415 14 is_stmt 0 view .LVU354
 1326 0056 8DF80220 		strb	r2, [sp, #2]
 416:Core/Src/main.c **** 
 1327              		.loc 1 416 3 is_stmt 1 view .LVU355
 416:Core/Src/main.c **** 
 1328              		.loc 1 416 14 is_stmt 0 view .LVU356
 1329 005a 0023     		movs	r3, #0
 1330 005c 8DF80330 		strb	r3, [sp, #3]
 418:Core/Src/main.c ****   {
 1331              		.loc 1 418 3 is_stmt 1 view .LVU357
 418:Core/Src/main.c ****   {
 1332              		.loc 1 418 7 is_stmt 0 view .LVU358
 1333 0060 6946     		mov	r1, sp
 1334 0062 0648     		ldr	r0, .L74
 1335 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1336              	.LVL71:
 418:Core/Src/main.c ****   {
 1337              		.loc 1 418 6 view .LVU359
ARM GAS  /tmp/ccPnuTeN.s 			page 43


 1338 0068 30B9     		cbnz	r0, .L73
 426:Core/Src/main.c **** 
 1339              		.loc 1 426 1 view .LVU360
 1340 006a 07B0     		add	sp, sp, #28
 1341              	.LCFI24:
 1342              		.cfi_remember_state
 1343              		.cfi_def_cfa_offset 4
 1344              		@ sp needed
 1345 006c 5DF804FB 		ldr	pc, [sp], #4
 1346              	.L71:
 1347              	.LCFI25:
 1348              		.cfi_restore_state
 395:Core/Src/main.c ****   }
 1349              		.loc 1 395 5 is_stmt 1 view .LVU361
 1350 0070 FFF7FEFF 		bl	Error_Handler
 1351              	.LVL72:
 1352              	.L72:
 411:Core/Src/main.c ****   }
 1353              		.loc 1 411 5 view .LVU362
 1354 0074 FFF7FEFF 		bl	Error_Handler
 1355              	.LVL73:
 1356              	.L73:
 420:Core/Src/main.c ****   }
 1357              		.loc 1 420 5 view .LVU363
 1358 0078 FFF7FEFF 		bl	Error_Handler
 1359              	.LVL74:
 1360              	.L75:
 1361              		.align	2
 1362              	.L74:
 1363 007c 00000000 		.word	.LANCHOR6
 1364 0080 00280040 		.word	1073752064
 1365              		.cfi_endproc
 1366              	.LFE138:
 1368              		.section	.text.SystemClock_Config,"ax",%progbits
 1369              		.align	1
 1370              		.global	SystemClock_Config
 1371              		.syntax unified
 1372              		.thumb
 1373              		.thumb_func
 1375              	SystemClock_Config:
 1376              	.LFB135:
 264:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1377              		.loc 1 264 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 80
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381 0000 00B5     		push	{lr}
 1382              	.LCFI26:
 1383              		.cfi_def_cfa_offset 4
 1384              		.cfi_offset 14, -4
 1385 0002 95B0     		sub	sp, sp, #84
 1386              	.LCFI27:
 1387              		.cfi_def_cfa_offset 88
 265:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1388              		.loc 1 265 3 view .LVU365
 265:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1389              		.loc 1 265 22 is_stmt 0 view .LVU366
ARM GAS  /tmp/ccPnuTeN.s 			page 44


 1390 0004 3022     		movs	r2, #48
 1391 0006 0021     		movs	r1, #0
 1392 0008 08A8     		add	r0, sp, #32
 1393 000a FFF7FEFF 		bl	memset
 1394              	.LVL75:
 266:Core/Src/main.c **** 
 1395              		.loc 1 266 3 is_stmt 1 view .LVU367
 266:Core/Src/main.c **** 
 1396              		.loc 1 266 22 is_stmt 0 view .LVU368
 1397 000e 0023     		movs	r3, #0
 1398 0010 0393     		str	r3, [sp, #12]
 1399 0012 0493     		str	r3, [sp, #16]
 1400 0014 0593     		str	r3, [sp, #20]
 1401 0016 0693     		str	r3, [sp, #24]
 1402 0018 0793     		str	r3, [sp, #28]
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1403              		.loc 1 270 3 is_stmt 1 view .LVU369
 1404              	.LBB18:
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1405              		.loc 1 270 3 view .LVU370
 1406 001a 0193     		str	r3, [sp, #4]
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1407              		.loc 1 270 3 view .LVU371
 1408 001c 214A     		ldr	r2, .L82
 1409 001e 116C     		ldr	r1, [r2, #64]
 1410 0020 41F08051 		orr	r1, r1, #268435456
 1411 0024 1164     		str	r1, [r2, #64]
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1412              		.loc 1 270 3 view .LVU372
 1413 0026 126C     		ldr	r2, [r2, #64]
 1414 0028 02F08052 		and	r2, r2, #268435456
 1415 002c 0192     		str	r2, [sp, #4]
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1416              		.loc 1 270 3 view .LVU373
 1417 002e 019A     		ldr	r2, [sp, #4]
 1418              	.LBE18:
 270:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1419              		.loc 1 270 3 view .LVU374
 271:Core/Src/main.c **** 
 1420              		.loc 1 271 3 view .LVU375
 1421              	.LBB19:
 271:Core/Src/main.c **** 
 1422              		.loc 1 271 3 view .LVU376
 1423 0030 0293     		str	r3, [sp, #8]
 271:Core/Src/main.c **** 
 1424              		.loc 1 271 3 view .LVU377
 1425 0032 1D4A     		ldr	r2, .L82+4
 1426 0034 1368     		ldr	r3, [r2]
 1427 0036 23F44043 		bic	r3, r3, #49152
 1428 003a 43F40043 		orr	r3, r3, #32768
 1429 003e 1360     		str	r3, [r2]
 271:Core/Src/main.c **** 
 1430              		.loc 1 271 3 view .LVU378
 1431 0040 1368     		ldr	r3, [r2]
 1432 0042 03F44043 		and	r3, r3, #49152
 1433 0046 0293     		str	r3, [sp, #8]
 271:Core/Src/main.c **** 
ARM GAS  /tmp/ccPnuTeN.s 			page 45


 1434              		.loc 1 271 3 view .LVU379
 1435 0048 029B     		ldr	r3, [sp, #8]
 1436              	.LBE19:
 271:Core/Src/main.c **** 
 1437              		.loc 1 271 3 view .LVU380
 276:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1438              		.loc 1 276 3 view .LVU381
 276:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1439              		.loc 1 276 36 is_stmt 0 view .LVU382
 1440 004a 0923     		movs	r3, #9
 1441 004c 0893     		str	r3, [sp, #32]
 277:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1442              		.loc 1 277 3 is_stmt 1 view .LVU383
 277:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1443              		.loc 1 277 30 is_stmt 0 view .LVU384
 1444 004e 4FF48033 		mov	r3, #65536
 1445 0052 0993     		str	r3, [sp, #36]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1446              		.loc 1 278 3 is_stmt 1 view .LVU385
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1447              		.loc 1 278 30 is_stmt 0 view .LVU386
 1448 0054 0123     		movs	r3, #1
 1449 0056 0D93     		str	r3, [sp, #52]
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1450              		.loc 1 279 3 is_stmt 1 view .LVU387
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1451              		.loc 1 279 34 is_stmt 0 view .LVU388
 1452 0058 0223     		movs	r3, #2
 1453 005a 0E93     		str	r3, [sp, #56]
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1454              		.loc 1 280 3 is_stmt 1 view .LVU389
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1455              		.loc 1 280 35 is_stmt 0 view .LVU390
 1456 005c 4FF48002 		mov	r2, #4194304
 1457 0060 0F92     		str	r2, [sp, #60]
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1458              		.loc 1 281 3 is_stmt 1 view .LVU391
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1459              		.loc 1 281 30 is_stmt 0 view .LVU392
 1460 0062 0822     		movs	r2, #8
 1461 0064 1092     		str	r2, [sp, #64]
 282:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1462              		.loc 1 282 3 is_stmt 1 view .LVU393
 282:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1463              		.loc 1 282 30 is_stmt 0 view .LVU394
 1464 0066 5422     		movs	r2, #84
 1465 0068 1192     		str	r2, [sp, #68]
 283:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1466              		.loc 1 283 3 is_stmt 1 view .LVU395
 283:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1467              		.loc 1 283 30 is_stmt 0 view .LVU396
 1468 006a 1293     		str	r3, [sp, #72]
 284:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1469              		.loc 1 284 3 is_stmt 1 view .LVU397
 284:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1470              		.loc 1 284 30 is_stmt 0 view .LVU398
 1471 006c 0423     		movs	r3, #4
ARM GAS  /tmp/ccPnuTeN.s 			page 46


 1472 006e 1393     		str	r3, [sp, #76]
 285:Core/Src/main.c ****   {
 1473              		.loc 1 285 3 is_stmt 1 view .LVU399
 285:Core/Src/main.c ****   {
 1474              		.loc 1 285 7 is_stmt 0 view .LVU400
 1475 0070 08A8     		add	r0, sp, #32
 1476 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1477              	.LVL76:
 285:Core/Src/main.c ****   {
 1478              		.loc 1 285 6 view .LVU401
 1479 0076 80B9     		cbnz	r0, .L80
 292:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1480              		.loc 1 292 3 is_stmt 1 view .LVU402
 292:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1481              		.loc 1 292 31 is_stmt 0 view .LVU403
 1482 0078 0F23     		movs	r3, #15
 1483 007a 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1484              		.loc 1 294 3 is_stmt 1 view .LVU404
 294:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1485              		.loc 1 294 34 is_stmt 0 view .LVU405
 1486 007c 0221     		movs	r1, #2
 1487 007e 0491     		str	r1, [sp, #16]
 295:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1488              		.loc 1 295 3 is_stmt 1 view .LVU406
 295:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1489              		.loc 1 295 35 is_stmt 0 view .LVU407
 1490 0080 0023     		movs	r3, #0
 1491 0082 0593     		str	r3, [sp, #20]
 296:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1492              		.loc 1 296 3 is_stmt 1 view .LVU408
 296:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1493              		.loc 1 296 36 is_stmt 0 view .LVU409
 1494 0084 4FF48052 		mov	r2, #4096
 1495 0088 0692     		str	r2, [sp, #24]
 297:Core/Src/main.c **** 
 1496              		.loc 1 297 3 is_stmt 1 view .LVU410
 297:Core/Src/main.c **** 
 1497              		.loc 1 297 36 is_stmt 0 view .LVU411
 1498 008a 0793     		str	r3, [sp, #28]
 299:Core/Src/main.c ****   {
 1499              		.loc 1 299 3 is_stmt 1 view .LVU412
 299:Core/Src/main.c ****   {
 1500              		.loc 1 299 7 is_stmt 0 view .LVU413
 1501 008c 03A8     		add	r0, sp, #12
 1502 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1503              	.LVL77:
 299:Core/Src/main.c ****   {
 1504              		.loc 1 299 6 view .LVU414
 1505 0092 20B9     		cbnz	r0, .L81
 303:Core/Src/main.c **** 
 1506              		.loc 1 303 1 view .LVU415
 1507 0094 15B0     		add	sp, sp, #84
 1508              	.LCFI28:
 1509              		.cfi_remember_state
 1510              		.cfi_def_cfa_offset 4
 1511              		@ sp needed
ARM GAS  /tmp/ccPnuTeN.s 			page 47


 1512 0096 5DF804FB 		ldr	pc, [sp], #4
 1513              	.L80:
 1514              	.LCFI29:
 1515              		.cfi_restore_state
 287:Core/Src/main.c ****   }
 1516              		.loc 1 287 5 is_stmt 1 view .LVU416
 1517 009a FFF7FEFF 		bl	Error_Handler
 1518              	.LVL78:
 1519              	.L81:
 301:Core/Src/main.c ****   }
 1520              		.loc 1 301 5 view .LVU417
 1521 009e FFF7FEFF 		bl	Error_Handler
 1522              	.LVL79:
 1523              	.L83:
 1524 00a2 00BF     		.align	2
 1525              	.L82:
 1526 00a4 00380240 		.word	1073887232
 1527 00a8 00700040 		.word	1073770496
 1528              		.cfi_endproc
 1529              	.LFE135:
 1531              		.section	.text.main,"ax",%progbits
 1532              		.align	1
 1533              		.global	main
 1534              		.syntax unified
 1535              		.thumb
 1536              		.thumb_func
 1538              	main:
 1539              	.LFB134:
 177:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1540              		.loc 1 177 1 view -0
 1541              		.cfi_startproc
 1542              		@ args = 0, pretend = 0, frame = 40
 1543              		@ frame_needed = 0, uses_anonymous_args = 0
 1544 0000 10B5     		push	{r4, lr}
 1545              	.LCFI30:
 1546              		.cfi_def_cfa_offset 8
 1547              		.cfi_offset 4, -8
 1548              		.cfi_offset 14, -4
 1549 0002 8AB0     		sub	sp, sp, #40
 1550              	.LCFI31:
 1551              		.cfi_def_cfa_offset 48
 185:Core/Src/main.c **** 
 1552              		.loc 1 185 3 view .LVU419
 1553 0004 FFF7FEFF 		bl	HAL_Init
 1554              	.LVL80:
 192:Core/Src/main.c **** 
 1555              		.loc 1 192 3 view .LVU420
 1556 0008 FFF7FEFF 		bl	SystemClock_Config
 1557              	.LVL81:
 199:Core/Src/main.c ****   MX_DMA_Init();
 1558              		.loc 1 199 3 view .LVU421
 1559 000c FFF7FEFF 		bl	MX_GPIO_Init
 1560              	.LVL82:
 200:Core/Src/main.c ****   MX_USART2_UART_Init();
 1561              		.loc 1 200 3 view .LVU422
 1562 0010 FFF7FEFF 		bl	MX_DMA_Init
 1563              	.LVL83:
ARM GAS  /tmp/ccPnuTeN.s 			page 48


 201:Core/Src/main.c ****   MX_SPI1_Init();
 1564              		.loc 1 201 3 view .LVU423
 1565 0014 FFF7FEFF 		bl	MX_USART2_UART_Init
 1566              	.LVL84:
 202:Core/Src/main.c ****   MX_USART1_UART_Init();
 1567              		.loc 1 202 3 view .LVU424
 1568 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1569              	.LVL85:
 203:Core/Src/main.c ****   MX_I2C3_Init();
 1570              		.loc 1 203 3 view .LVU425
 1571 001c FFF7FEFF 		bl	MX_USART1_UART_Init
 1572              	.LVL86:
 204:Core/Src/main.c ****   MX_CRC_Init();
 1573              		.loc 1 204 3 view .LVU426
 1574 0020 FFF7FEFF 		bl	MX_I2C3_Init
 1575              	.LVL87:
 205:Core/Src/main.c ****   MX_RTC_Init();
 1576              		.loc 1 205 3 view .LVU427
 1577 0024 FFF7FEFF 		bl	MX_CRC_Init
 1578              	.LVL88:
 206:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1579              		.loc 1 206 3 view .LVU428
 1580 0028 FFF7FEFF 		bl	MX_RTC_Init
 1581              	.LVL89:
 213:Core/Src/main.c ****   uint8_t in[20] = {0};
 1582              		.loc 1 213 3 view .LVU429
 213:Core/Src/main.c ****   uint8_t in[20] = {0};
 1583              		.loc 1 213 11 is_stmt 0 view .LVU430
 1584 002c 0024     		movs	r4, #0
 1585 002e 0594     		str	r4, [sp, #20]
 1586 0030 0694     		str	r4, [sp, #24]
 1587 0032 0794     		str	r4, [sp, #28]
 1588 0034 0894     		str	r4, [sp, #32]
 1589 0036 0994     		str	r4, [sp, #36]
 214:Core/Src/main.c **** 
 1590              		.loc 1 214 3 is_stmt 1 view .LVU431
 214:Core/Src/main.c **** 
 1591              		.loc 1 214 11 is_stmt 0 view .LVU432
 1592 0038 0094     		str	r4, [sp]
 1593 003a 0194     		str	r4, [sp, #4]
 1594 003c 0294     		str	r4, [sp, #8]
 1595 003e 0394     		str	r4, [sp, #12]
 1596 0040 0494     		str	r4, [sp, #16]
 217:Core/Src/main.c **** 
 1597              		.loc 1 217 3 is_stmt 1 view .LVU433
 1598 0042 FFF7FEFF 		bl	disable_wp
 1599              	.LVL90:
 219:Core/Src/main.c ****   {
 1600              		.loc 1 219 3 view .LVU434
 1601              	.LBB20:
 219:Core/Src/main.c ****   {
 1602              		.loc 1 219 7 view .LVU435
 219:Core/Src/main.c ****   {
 1603              		.loc 1 219 15 is_stmt 0 view .LVU436
 1604 0046 2346     		mov	r3, r4
 1605              	.LVL91:
 1606              	.L85:
ARM GAS  /tmp/ccPnuTeN.s 			page 49


 219:Core/Src/main.c ****   {
 1607              		.loc 1 219 22 is_stmt 1 discriminator 1 view .LVU437
 219:Core/Src/main.c ****   {
 1608              		.loc 1 219 3 is_stmt 0 discriminator 1 view .LVU438
 1609 0048 132B     		cmp	r3, #19
 1610 004a 07D8     		bhi	.L91
 221:Core/Src/main.c ****   }
 1611              		.loc 1 221 5 is_stmt 1 discriminator 3 view .LVU439
 221:Core/Src/main.c ****   }
 1612              		.loc 1 221 13 is_stmt 0 discriminator 3 view .LVU440
 1613 004c 03F12802 		add	r2, r3, #40
 1614 0050 6A44     		add	r2, sp, r2
 1615 0052 02F8143C 		strb	r3, [r2, #-20]
 219:Core/Src/main.c ****   {
 1616              		.loc 1 219 40 is_stmt 1 discriminator 3 view .LVU441
 219:Core/Src/main.c ****   {
 1617              		.loc 1 219 41 is_stmt 0 discriminator 3 view .LVU442
 1618 0056 0133     		adds	r3, r3, #1
 1619              	.LVL92:
 219:Core/Src/main.c ****   {
 1620              		.loc 1 219 41 discriminator 3 view .LVU443
 1621 0058 DBB2     		uxtb	r3, r3
 1622              	.LVL93:
 219:Core/Src/main.c ****   {
 1623              		.loc 1 219 41 discriminator 3 view .LVU444
 1624 005a F5E7     		b	.L85
 1625              	.L91:
 219:Core/Src/main.c ****   {
 1626              		.loc 1 219 41 discriminator 3 view .LVU445
 1627              	.LBE20:
 226:Core/Src/main.c **** 
 1628              		.loc 1 226 3 is_stmt 1 view .LVU446
 226:Core/Src/main.c **** 
 1629              		.loc 1 226 17 is_stmt 0 view .LVU447
 1630 005c 1422     		movs	r2, #20
 1631 005e 0DEB0201 		add	r1, sp, r2
 1632 0062 0020     		movs	r0, #0
 1633 0064 FFF7FEFF 		bl	eeprom_write
 1634              	.LVL94:
 228:Core/Src/main.c ****   {
 1635              		.loc 1 228 3 is_stmt 1 view .LVU448
 228:Core/Src/main.c ****   {
 1636              		.loc 1 228 5 is_stmt 0 view .LVU449
 1637 0068 00B1     		cbz	r0, .L87
 1638              	.L88:
 230:Core/Src/main.c ****     
 1639              		.loc 1 230 5 is_stmt 1 discriminator 1 view .LVU450
 230:Core/Src/main.c ****     
 1640              		.loc 1 230 14 discriminator 1 view .LVU451
 230:Core/Src/main.c ****     
 1641              		.loc 1 230 11 discriminator 1 view .LVU452
 1642 006a FEE7     		b	.L88
 1643              	.L87:
 233:Core/Src/main.c ****   eeprom_read(0x00, in, sizeof(data));
 1644              		.loc 1 233 3 view .LVU453
 1645 006c 0A20     		movs	r0, #10
 1646              	.LVL95:
ARM GAS  /tmp/ccPnuTeN.s 			page 50


 233:Core/Src/main.c ****   eeprom_read(0x00, in, sizeof(data));
 1647              		.loc 1 233 3 is_stmt 0 view .LVU454
 1648 006e FFF7FEFF 		bl	HAL_Delay
 1649              	.LVL96:
 234:Core/Src/main.c **** 
 1650              		.loc 1 234 3 is_stmt 1 view .LVU455
 1651 0072 1422     		movs	r2, #20
 1652 0074 6946     		mov	r1, sp
 1653 0076 0020     		movs	r0, #0
 1654 0078 FFF7FEFF 		bl	eeprom_read
 1655              	.LVL97:
 1656              	.L89:
 246:Core/Src/main.c ****   {
 1657              		.loc 1 246 3 discriminator 1 view .LVU456
 249:Core/Src/main.c ****     HAL_Delay(500);
 1658              		.loc 1 249 5 discriminator 1 view .LVU457
 1659 007c 0121     		movs	r1, #1
 1660 007e 0548     		ldr	r0, .L92
 1661 0080 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1662              	.LVL98:
 250:Core/Src/main.c ****     read_pressure();
 1663              		.loc 1 250 5 discriminator 1 view .LVU458
 1664 0084 4FF4FA70 		mov	r0, #500
 1665 0088 FFF7FEFF 		bl	HAL_Delay
 1666              	.LVL99:
 251:Core/Src/main.c ****     /* USER CODE END WHILE */
 1667              		.loc 1 251 5 discriminator 1 view .LVU459
 1668 008c FFF7FEFF 		bl	read_pressure
 1669              	.LVL100:
 246:Core/Src/main.c ****   {
 1670              		.loc 1 246 9 discriminator 1 view .LVU460
 1671 0090 F4E7     		b	.L89
 1672              	.L93:
 1673 0092 00BF     		.align	2
 1674              	.L92:
 1675 0094 00040240 		.word	1073873920
 1676              		.cfi_endproc
 1677              	.LFE134:
 1679              		.global	hdma_usart2_tx
 1680              		.global	hdma_usart2_rx
 1681              		.global	hdma_usart1_tx
 1682              		.global	huart2
 1683              		.global	huart1
 1684              		.global	hdma_spi1_tx
 1685              		.global	hdma_spi1_rx
 1686              		.global	hspi1
 1687              		.global	hrtc
 1688              		.global	hdma_i2c3_tx
 1689              		.global	hdma_i2c3_rx
 1690              		.global	hi2c3
 1691              		.global	hcrc
 1692              		.section	.bss.buffer.0,"aw",%nobits
 1693              		.align	2
 1694              		.set	.LANCHOR2,. + 0
 1697              	buffer.0:
 1698 0000 00000000 		.space	32
 1698      00000000 
ARM GAS  /tmp/ccPnuTeN.s 			page 51


 1698      00000000 
 1698      00000000 
 1698      00000000 
 1699              		.section	.bss.hcrc,"aw",%nobits
 1700              		.align	2
 1701              		.set	.LANCHOR5,. + 0
 1704              	hcrc:
 1705 0000 00000000 		.space	8
 1705      00000000 
 1706              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1707              		.align	2
 1710              	hdma_i2c3_rx:
 1711 0000 00000000 		.space	96
 1711      00000000 
 1711      00000000 
 1711      00000000 
 1711      00000000 
 1712              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1713              		.align	2
 1716              	hdma_i2c3_tx:
 1717 0000 00000000 		.space	96
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1718              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1719              		.align	2
 1722              	hdma_spi1_rx:
 1723 0000 00000000 		.space	96
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1724              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1725              		.align	2
 1728              	hdma_spi1_tx:
 1729 0000 00000000 		.space	96
 1729      00000000 
 1729      00000000 
 1729      00000000 
 1729      00000000 
 1730              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1731              		.align	2
 1734              	hdma_usart1_tx:
 1735 0000 00000000 		.space	96
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1735      00000000 
 1736              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1737              		.align	2
 1740              	hdma_usart2_rx:
 1741 0000 00000000 		.space	96
 1741      00000000 
 1741      00000000 
 1741      00000000 
 1741      00000000 
ARM GAS  /tmp/ccPnuTeN.s 			page 52


 1742              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1743              		.align	2
 1746              	hdma_usart2_tx:
 1747 0000 00000000 		.space	96
 1747      00000000 
 1747      00000000 
 1747      00000000 
 1747      00000000 
 1748              		.section	.bss.hi2c3,"aw",%nobits
 1749              		.align	2
 1750              		.set	.LANCHOR1,. + 0
 1753              	hi2c3:
 1754 0000 00000000 		.space	84
 1754      00000000 
 1754      00000000 
 1754      00000000 
 1754      00000000 
 1755              		.section	.bss.hrtc,"aw",%nobits
 1756              		.align	2
 1757              		.set	.LANCHOR6,. + 0
 1760              	hrtc:
 1761 0000 00000000 		.space	32
 1761      00000000 
 1761      00000000 
 1761      00000000 
 1761      00000000 
 1762              		.section	.bss.hspi1,"aw",%nobits
 1763              		.align	2
 1764              		.set	.LANCHOR4,. + 0
 1767              	hspi1:
 1768 0000 00000000 		.space	88
 1768      00000000 
 1768      00000000 
 1768      00000000 
 1768      00000000 
 1769              		.section	.bss.huart1,"aw",%nobits
 1770              		.align	2
 1771              		.set	.LANCHOR0,. + 0
 1774              	huart1:
 1775 0000 00000000 		.space	68
 1775      00000000 
 1775      00000000 
 1775      00000000 
 1775      00000000 
 1776              		.section	.bss.huart2,"aw",%nobits
 1777              		.align	2
 1778              		.set	.LANCHOR3,. + 0
 1781              	huart2:
 1782 0000 00000000 		.space	68
 1782      00000000 
 1782      00000000 
 1782      00000000 
 1782      00000000 
 1783              		.text
 1784              	.Letext0:
 1785              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1786              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccPnuTeN.s 			page 53


 1787              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1788              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1789              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1790              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1791              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1792              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1793              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1794              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1795              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1796              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1797              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1798              		.file 16 "<built-in>"
 1799              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1800              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1801              		.file 19 "Core/Inc/eeprom.h"
 1802              		.file 20 "Core/Inc/bmp280.h"
 1803              		.file 21 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/string.h"
 1804              		.file 22 "Core/Inc/lis2hd12.h"
ARM GAS  /tmp/ccPnuTeN.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccPnuTeN.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccPnuTeN.s:289    .text.MX_GPIO_Init:0000000000000138 $d
     /tmp/ccPnuTeN.s:298    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:303    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccPnuTeN.s:430    .text.MX_DMA_Init:00000000000000a4 $d
     /tmp/ccPnuTeN.s:435    .rodata.i2c_scan.str1.4:0000000000000000 $d
     /tmp/ccPnuTeN.s:448    .text.i2c_scan:0000000000000000 $t
     /tmp/ccPnuTeN.s:454    .text.i2c_scan:0000000000000000 i2c_scan
     /tmp/ccPnuTeN.s:614    .text.i2c_scan:00000000000000c0 $d
     /tmp/ccPnuTeN.s:625    .rodata.print_bmp280_id.str1.4:0000000000000000 $d
     /tmp/ccPnuTeN.s:629    .text.print_bmp280_id:0000000000000000 $t
     /tmp/ccPnuTeN.s:635    .text.print_bmp280_id:0000000000000000 print_bmp280_id
     /tmp/ccPnuTeN.s:684    .text.print_bmp280_id:0000000000000038 $d
     /tmp/ccPnuTeN.s:690    .rodata.print_lis2hd12_who_am_i.str1.4:0000000000000000 $d
     /tmp/ccPnuTeN.s:697    .text.print_lis2hd12_who_am_i:0000000000000000 $t
     /tmp/ccPnuTeN.s:703    .text.print_lis2hd12_who_am_i:0000000000000000 print_lis2hd12_who_am_i
     /tmp/ccPnuTeN.s:783    .text.print_lis2hd12_who_am_i:0000000000000054 $d
     /tmp/ccPnuTeN.s:791    .rodata.read_pressure.str1.4:0000000000000000 $d
     /tmp/ccPnuTeN.s:795    .text.read_pressure:0000000000000000 $t
     /tmp/ccPnuTeN.s:801    .text.read_pressure:0000000000000000 read_pressure
     /tmp/ccPnuTeN.s:863    .text.read_pressure:0000000000000044 $d
     /tmp/ccPnuTeN.s:870    .text.Error_Handler:0000000000000000 $t
     /tmp/ccPnuTeN.s:876    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccPnuTeN.s:908    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:913    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccPnuTeN.s:968    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccPnuTeN.s:974    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:979    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccPnuTeN.s:1048   .text.MX_SPI1_Init:0000000000000038 $d
     /tmp/ccPnuTeN.s:1054   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:1059   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccPnuTeN.s:1114   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccPnuTeN.s:1120   .text.MX_I2C3_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:1125   .text.MX_I2C3_Init:0000000000000000 MX_I2C3_Init
     /tmp/ccPnuTeN.s:1183   .text.MX_I2C3_Init:000000000000002c $d
     /tmp/ccPnuTeN.s:1190   .text.MX_CRC_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:1195   .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/ccPnuTeN.s:1226   .text.MX_CRC_Init:0000000000000014 $d
     /tmp/ccPnuTeN.s:1232   .text.MX_RTC_Init:0000000000000000 $t
     /tmp/ccPnuTeN.s:1237   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/ccPnuTeN.s:1363   .text.MX_RTC_Init:000000000000007c $d
     /tmp/ccPnuTeN.s:1369   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccPnuTeN.s:1375   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccPnuTeN.s:1526   .text.SystemClock_Config:00000000000000a4 $d
     /tmp/ccPnuTeN.s:1532   .text.main:0000000000000000 $t
     /tmp/ccPnuTeN.s:1538   .text.main:0000000000000000 main
     /tmp/ccPnuTeN.s:1675   .text.main:0000000000000094 $d
     /tmp/ccPnuTeN.s:1746   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccPnuTeN.s:1740   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccPnuTeN.s:1734   .bss.hdma_usart1_tx:0000000000000000 hdma_usart1_tx
     /tmp/ccPnuTeN.s:1781   .bss.huart2:0000000000000000 huart2
     /tmp/ccPnuTeN.s:1774   .bss.huart1:0000000000000000 huart1
     /tmp/ccPnuTeN.s:1728   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccPnuTeN.s:1722   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
ARM GAS  /tmp/ccPnuTeN.s 			page 55


     /tmp/ccPnuTeN.s:1767   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccPnuTeN.s:1760   .bss.hrtc:0000000000000000 hrtc
     /tmp/ccPnuTeN.s:1716   .bss.hdma_i2c3_tx:0000000000000000 hdma_i2c3_tx
     /tmp/ccPnuTeN.s:1710   .bss.hdma_i2c3_rx:0000000000000000 hdma_i2c3_rx
     /tmp/ccPnuTeN.s:1753   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccPnuTeN.s:1704   .bss.hcrc:0000000000000000 hcrc
     /tmp/ccPnuTeN.s:1693   .bss.buffer.0:0000000000000000 $d
     /tmp/ccPnuTeN.s:1697   .bss.buffer.0:0000000000000000 buffer.0
     /tmp/ccPnuTeN.s:1700   .bss.hcrc:0000000000000000 $d
     /tmp/ccPnuTeN.s:1707   .bss.hdma_i2c3_rx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1713   .bss.hdma_i2c3_tx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1719   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1725   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1731   .bss.hdma_usart1_tx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1737   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1743   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccPnuTeN.s:1749   .bss.hi2c3:0000000000000000 $d
     /tmp/ccPnuTeN.s:1756   .bss.hrtc:0000000000000000 $d
     /tmp/ccPnuTeN.s:1763   .bss.hspi1:0000000000000000 $d
     /tmp/ccPnuTeN.s:1770   .bss.huart1:0000000000000000 $d
     /tmp/ccPnuTeN.s:1777   .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
bmp280_getid
snprintf
lis2hd12_who_am_i
strlen
bmp280_start_press_read
HAL_Delay
bmp280_get_temp
memset
HAL_UART_Init
HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
disable_wp
eeprom_write
eeprom_read
HAL_GPIO_TogglePin
