

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 21:04:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_off (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  2.740 us|  2.740 us|  275|  275|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg       |       32|       32|         2|          -|          -|    16|        no|
        |- readweights   |       18|       18|         2|          -|          -|     9|        no|
        |- loop_orow     |      216|      216|       108|          -|          -|     2|        no|
        | + loop_ocol    |      106|      106|        53|          -|          -|     2|        no|
        |  ++ loop_k1    |       51|       51|        17|          -|          -|     3|        no|
        |   +++ loop_k2  |       15|       15|         5|          -|          -|     3|        no|
        |- writeImg      |        4|        4|         1|          -|          -|     4|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    205|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     20|    -|
|Memory           |        0|   -|     16|      4|    0|
|Multiplexer      |        -|   -|      -|    174|    -|
|Register         |        -|   -|    107|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    123|    403|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_8_1_1_U1  |mux_4_2_8_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------+----------------------------+--------------+
    |            Instance           |           Module           |  Expression  |
    +-------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U2  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 * i1 + i2|
    +-------------------------------+----------------------------+--------------+

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |img_inT_U   |img_inT_RAM_AUTO_1R1W   |        0|  8|   2|    0|    16|    8|     1|          128|
    |weightsT_U  |weightsT_RAM_AUTO_1R1W  |        0|  8|   2|    0|     9|    8|     1|           72|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        0| 16|   4|    0|    25|   16|     2|          200|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_281_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln16_fu_311_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln20_fu_341_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln22_fu_366_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln25_fu_382_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln27_fu_448_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln29_fu_458_p2   |         +|   0|  0|  13|           4|           4|
    |add_ln30_fu_468_p2   |         +|   0|  0|  10|           2|           2|
    |add_ln38_fu_495_p2   |         +|   0|  0|  11|           3|           1|
    |empty_13_fu_406_p2   |         +|   0|  0|  10|           2|           2|
    |empty_12_fu_400_p2   |         -|   0|  0|  13|           4|           4|
    |icmp_ln13_fu_275_p2  |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln16_fu_305_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln20_fu_335_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln22_fu_360_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln25_fu_376_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln27_fu_442_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln38_fu_489_p2  |      icmp|   0|  0|  13|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 205|          52|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_1_reg_255       |   9|          2|    8|         16|
    |ap_NS_fsm           |  65|         15|    1|         15|
    |i_1_fu_102          |   9|          2|    4|          8|
    |i_2_fu_126          |   9|          2|    3|          6|
    |i_fu_90             |   9|          2|    5|         10|
    |img_inT_address0    |  14|          3|    4|         12|
    |img_outT_0_reg_232  |   9|          2|    8|         16|
    |kcol_reg_244        |   9|          2|    2|          4|
    |krow_reg_221        |   9|          2|    2|          4|
    |ocol_reg_209        |   9|          2|    2|          4|
    |orow_fu_106         |   9|          2|    2|          4|
    |weightsT_address0   |  14|          3|    4|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 174|         39|   45|        111|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |acc_1_reg_255         |   8|   0|    8|          0|
    |add_ln20_reg_624      |   2|   0|    2|          0|
    |add_ln22_reg_649      |   2|   0|    2|          0|
    |add_ln25_reg_657      |   2|   0|    2|          0|
    |add_ln27_reg_678      |   2|   0|    2|          0|
    |ap_CS_fsm             |  14|   0|   14|          0|
    |empty_12_reg_662      |   4|   0|    4|          0|
    |empty_13_reg_667      |   2|   0|    2|          0|
    |empty_reg_629         |   1|   0|    1|          0|
    |i_1_fu_102            |   4|   0|    4|          0|
    |i_2_fu_126            |   3|   0|    3|          0|
    |i_fu_90               |   5|   0|    5|          0|
    |img_outT_0_01_fu_110  |   8|   0|    8|          0|
    |img_outT_0_reg_232    |   8|   0|    8|          0|
    |img_outT_1_02_fu_114  |   8|   0|    8|          0|
    |img_outT_2_03_fu_118  |   8|   0|    8|          0|
    |img_outT_3_04_fu_122  |   8|   0|    8|          0|
    |kcol_reg_244          |   2|   0|    2|          0|
    |krow_reg_221          |   2|   0|    2|          0|
    |ocol_reg_209          |   2|   0|    2|          0|
    |orow_fu_106           |   2|   0|    2|          0|
    |zext_ln13_reg_560     |   5|   0|   64|         59|
    |zext_ln16_reg_580     |   4|   0|   64|         60|
    |zext_ln34_reg_634     |   1|   0|    2|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 107|   0|  227|        120|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_address0   |  out|    4|   ap_memory|        img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|        img_in|         array|
|img_in_q0         |   in|    8|   ap_memory|        img_in|         array|
|img_out_address0  |  out|    2|   ap_memory|       img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|       img_out|         array|
|img_out_d0        |  out|    8|   ap_memory|       img_out|         array|
|weights_address0  |  out|    4|   ap_memory|       weights|         array|
|weights_ce0       |  out|    1|   ap_memory|       weights|         array|
|weights_q0        |   in|    8|   ap_memory|       weights|         array|
+------------------+-----+-----+------------+--------------+--------------+

