  # Computer_Architecture_Lab

Design Intruction Memory and Data Memory block of RISC_V Single Cycle .

This repo using Icarus Verilog and GTKWave to simulate the Verilog design .

 ## Project Structure
/RISCV_Lab ├── RegisterFile.v # Verilog implementation of the RegisterFile module ├── RegisterFile_tb.cpp # C++ testbench for RegisterFile using Verilator ├── tb_RegisterFile.v # Verilog testbench for RegisterFile using Icarus Verilog ├── Makefile # Makefile to automate build and simulation process ├── wave.vcd # (Generated) VCD waveform file ├── README.md # Project documentation └── tb_RegisterFile.vvd # Generated file for Icarus Verilog code
`└── README.md`

  ## View Waveform  
        `make all`
  
