(S (PP (IN On) (NP (JJ modern) (NNS architectures))) (, ,) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ 32-bit) (NNS operations)))) (VP (VBZ is) (ADVP (RB often)) (ADJP (ADJP (QP (IN at) (JJS least) (RB twice)) (RB as) (RB fast)) (PP (IN as) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ 64-bit) (NNS operations))))))) (. .))
(S (PP (IN By) (S (VP (VBG using) (NP (NP (DT a) (NN combination)) (PP (IN of) (NP (JJ 32-bit) (CC and) (JJ 64-bit) (NN floating) (NN point) (JJ arithmetic))))))) (, ,) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ many) (NN dense) (CC and) (JJ sparse) (JJ linear) (IN algebra) (NN algorithms)))) (VP (MD can) (VP (VB be) (VP (ADVP (RB significantly)) (VBN enhanced) (SBAR (IN while) (S (VP (VBG maintaining) (NP (NP (DT the) (JJ 64-bit) (NN accuracy)) (PP (IN of) (NP (DT the) (JJ resulting) (NN solution)))))))))) (. .))
(S (NP (NP (DT The) (NN approach)) (VP (VBD presented) (ADVP (RB here)))) (VP (MD can) (VP (VB apply) (PP (CONJP (RB not) (RB only)) (PP (TO to) (NP (JJ conventional) (NNS processors))) (CONJP (CC but) (RB also)) (PP (TO to) (NP (NP (JJ other) (NNS technologies)) (PP (JJ such) (IN as) (NP (NP (NP (NNP Field) (NNP Programmable) (NNP Gate) (NNP Arrays)) (PRN (-LRB- -LRB-) (NP (NNP FPGA)) (-RRB- -RRB-))) (, ,) (NP (NP (NNP Graphical) (NNP Processing) (NNP Units)) (PRN (-LRB- -LRB-) (NP (NNP GPU)) (-RRB- -RRB-))) (, ,) (CC and) (NP (DT the) (NNP STI) (NNP Cell) (NNP BE) (NN processor))))))))) (. .))
(S (NP (NP (NNS Results)) (PP (IN on) (NP (NP (JJ modern) (NN processor) (NNS architectures)) (CC and) (NP (DT the) (NNP STI) (NNP Cell) (NNP BE))))) (VP (VBP are) (VP (VBN presented))) (. .))
