#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: C:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-4RPI1H2
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Fri Oct 13 14:24:38 2023
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'pll_clk' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Fri Oct 13 14:42:27 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.244s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 115)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 118)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 14:42:29 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 14:42:29 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'ad_data_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'ad_data_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_otr_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_otr_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.016s system = 0.031s CPU (804.7%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (614.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 14:42:30 2023
Action synthesize: Peak memory pool usage is 144 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:5s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'ad_data_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'ad_data_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_otr_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_otr_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50G-6MBG324
File "D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc" has been added to project successfully.
Save Constraint in file D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc success.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Save Constraint in file D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc success.
C: Flow-2004: Constraint file modified: "D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc". 


Process "Compile" started.
Current time: Fri Oct 13 14:48:20 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.268s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 115)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 118)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 14:48:22 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 14:48:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (194.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 14:48:25 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 14:48:26 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 537      | 64200         | 1                  
| LUT                   | 529      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1.5      | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 14:48:39 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 14:48:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 16804
Wirelength after clock region global placement is 3779 and checksum is 57470EF764ABE2D4.
1st GP placement takes 2.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.22 sec.

Wirelength after Pre Global Placement is 3779 and checksum is 57470EF764ABE2D4.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17619
2nd GP placement takes 0.66 sec.

Wirelength after global placement is 3428 and checksum is D98335A4167CB3E9.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3666 and checksum is 291FDBD924CB7CB.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17630
3rd GP placement takes 0.66 sec.

Wirelength after post global placement is 3644 and checksum is FE9DDE9C2FB93C62.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.539595.
Wirelength after legalization is 5089 and checksum is DE9BDBECEF0B5BEF.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16528.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 5089 and checksum is DE9BDBECEF0B5BEF.
Phase 5.2 DP placement started.
Legalized cost 16528.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 5089 and checksum is DE9BDBECEF0B5BEF.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 16528, TNS after placement is 0.
Placement done.
Total placement takes 4.19 sec.
Finished placement.

Routing started.
Building routing graph takes 1.19 sec.
Worst slack is 16528, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.777945 M.
Total nets for routing : 977.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 153 nets, it takes 0.02 sec.
Unrouted nets 163 at the end of iteration 0.
Unrouted nets 88 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 19 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 0 at the end of iteration 20.
Global Routing step 2 processed 358 nets, it takes 0.97 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 1.00 sec.
Total 978 subnets.
    forward max bucket size 42918 , backward 1269.
        Unrouted nets 385 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.843750 sec.
    forward max bucket size 42809 , backward 681.
        Unrouted nets 271 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.734375 sec.
    forward max bucket size 599 , backward 187.
        Unrouted nets 213 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 47.
        Unrouted nets 145 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 36.
        Unrouted nets 107 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 105.
        Unrouted nets 68 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 116.
        Unrouted nets 64 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 99.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 19 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 11 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 11.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 17.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.69 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 89.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6316.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.78 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 114      | 6450          | 2                  
|   FF                     | 322      | 38700         | 1                  
|   LUT                    | 323      | 25800         | 2                  
|   LUT-FF pairs           | 205      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 215      | 25500         | 1                  
|   LUT                    | 207      | 17000         | 2                  
|   LUT-FF pairs           | 119      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 50       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:20s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Fri Oct 13 14:48:58 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:22s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:23s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 14:48:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 14:49:04 2023
Action report_timing: Peak memory pool usage is 894 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:48s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 14:49:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 14:49:13 2023
Action gen_bit_stream: Peak memory pool usage is 613 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:58s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:35s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:36s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Process exit normally.
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
E: Verilog-4119: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Referenced port name 'clkout1' was not defined in module 'pll_clk'
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 15:10:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.247s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:10:33 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:10:33 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (191.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:10:36 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
Process exit normally.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 15:11:03 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.244s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:11:05 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:11:05 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (333.0%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (622.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:11:08 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 15:11:08 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50m_deg180' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m_deg180 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N296_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N348_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 556      | 64200         | 1                  
| LUT                   | 554      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 6        | 134           | 5                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 15:11:22 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 15:11:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 17288
Wirelength after clock region global placement is 4492 and checksum is BD5F97E27377BB48.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 4492 and checksum is BD5F97E27377BB48.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 14786.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17226
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 3909 and checksum is 57B27720C72A90DC.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 5025 and checksum is BFB91D08C5699A66.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 14786.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17344
3rd GP placement takes 0.70 sec.

Wirelength after post global placement is 4513 and checksum is 6ED0EFCCC0DA09E9.
Post global placement takes 0.70 sec.

Phase 4 Legalization started.
The average distance in LP is 0.469027.
Wirelength after legalization is 5974 and checksum is AF51D60C5F9EDB8.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16261.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5974 and checksum is AF51D60C5F9EDB8.
Phase 5.2 DP placement started.
Legalized cost 16261.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 5974 and checksum is AF51D60C5F9EDB8.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16261, TNS after placement is 0.
Placement done.
Total placement takes 4.25 sec.
Finished placement.

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 16261, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.819223 M.
Total nets for routing : 1040.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 150 nets, it takes 0.00 sec.
Unrouted nets 122 at the end of iteration 0.
Unrouted nets 75 at the end of iteration 1.
Unrouted nets 45 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 317 nets, it takes 0.52 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.53 sec.
Total 1053 subnets.
    forward max bucket size 42918 , backward 2844.
        Unrouted nets 436 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.812500 sec.
    forward max bucket size 2183 , backward 2054.
        Unrouted nets 289 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 1535 , backward 1980.
        Unrouted nets 234 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 44.
        Unrouted nets 160 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 29.
        Unrouted nets 109 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 1535 , backward 1979.
        Unrouted nets 87 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 40.
        Unrouted nets 49 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 32.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 16.
        Unrouted nets 29 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 22.
        Unrouted nets 14 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 15.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 26.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
Detailed routing takes 13 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.98 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 81.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 7217.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.59 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 117      | 6450          | 2                  
|   FF                     | 346      | 38700         | 1                  
|   LUT                    | 347      | 25800         | 2                  
|   LUT-FF pairs           | 212      | 25800         | 1                  
| Use of CLMS              | 78       | 4250          | 2                  
|   FF                     | 210      | 25500         | 1                  
|   LUT                    | 208      | 17000         | 2                  
|   LUT-FF pairs           | 123      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 6        | 134           | 5                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 68       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 15:11:39 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 15:11:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 15:11:45 2023
Action report_timing: Peak memory pool usage is 890 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 15:11:45 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.171875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 15:11:54 2023
Action gen_bit_stream: Peak memory pool usage is 608 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Fri Oct 13 15:13:23 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.271s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (422.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:13:25 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:13:26 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (194.1%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:13:29 2023
Action synthesize: Peak memory pool usage is 244 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 15:13:29 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50m_deg180' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {6.666667 6.666667 6.666667} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {6.666667 6.666667 6.666667} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m_deg180 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N296_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N348_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 556      | 64200         | 1                  
| LUT                   | 554      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 6        | 134           | 5                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 15:13:42 2023
Action dev_map: Peak memory pool usage is 241 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 15:13:43 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 17288
Wirelength after clock region global placement is 4492 and checksum is BD5F97E27377BB48.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 4492 and checksum is BD5F97E27377BB48.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 14786.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17226
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 3909 and checksum is 57B27720C72A90DC.
Global placement takes 0.64 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 5025 and checksum is BFB91D08C5699A66.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 14786.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17344
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 4513 and checksum is 6ED0EFCCC0DA09E9.
Post global placement takes 0.66 sec.

Phase 4 Legalization started.
The average distance in LP is 0.469027.
Wirelength after legalization is 5974 and checksum is AF51D60C5F9EDB8.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16261.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 5974 and checksum is AF51D60C5F9EDB8.
Phase 5.2 DP placement started.
Legalized cost 16261.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 5974 and checksum is AF51D60C5F9EDB8.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 16261, TNS after placement is 0.
Placement done.
Total placement takes 4.12 sec.
Finished placement.

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 16261, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.819223 M.
Total nets for routing : 1040.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 150 nets, it takes 0.00 sec.
Unrouted nets 122 at the end of iteration 0.
Unrouted nets 75 at the end of iteration 1.
Unrouted nets 45 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 317 nets, it takes 0.52 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.55 sec.
Total 1053 subnets.
    forward max bucket size 42918 , backward 2844.
        Unrouted nets 436 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 2183 , backward 2054.
        Unrouted nets 289 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 1535 , backward 1980.
        Unrouted nets 234 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 44.
        Unrouted nets 160 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 29.
        Unrouted nets 109 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 1535 , backward 1979.
        Unrouted nets 87 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 40.
        Unrouted nets 49 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 32.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 16.
        Unrouted nets 29 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 22.
        Unrouted nets 14 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 15.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 26.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
Detailed routing takes 13 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.94 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 81.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 7217.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.58 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 117      | 6450          | 2                  
|   FF                     | 346      | 38700         | 1                  
|   LUT                    | 347      | 25800         | 2                  
|   LUT-FF pairs           | 212      | 25800         | 1                  
| Use of CLMS              | 78       | 4250          | 2                  
|   FF                     | 210      | 25500         | 1                  
|   LUT                    | 208      | 17000         | 2                  
|   LUT-FF pairs           | 123      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 6        | 134           | 5                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 68       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 15:13:59 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:38s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 15:13:59 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 15:14:05 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:45s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 15:14:05 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 15:14:14 2023
Action gen_bit_stream: Peak memory pool usage is 608 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Fri Oct 13 15:15:51 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.242s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (427.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:15:54 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:15:54 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (207.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:15:57 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.


Process "Compile" started.
Current time: Fri Oct 13 15:16:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.248s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (433.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:16:25 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:16:25 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (653.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:16:28 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 15:16:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N174_1_1/gateop, insts:5.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 370      | 64200         | 1                  
| LUT                   | 400      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 16       | 218           | 8                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 15:16:41 2023
Action dev_map: Peak memory pool usage is 237 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 15:16:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 17)] Object 'ad_data_2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 18)] Object 'ad_data_2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 19)] Object 'ad_data_2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 20)] Object 'ad_data_2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 21)] Object 'ad_data_2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 22)] Object 'ad_data_2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 23)] Object 'ad_data_2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 24)] Object 'ad_data_2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 25)] Object 'ad_data_2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 26)] Object 'ad_data_2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 28)] Object 'ad_otr_2' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 17580
Wirelength after clock region global placement is 2467 and checksum is B5F8D054E0CA532A.
1st GP placement takes 2.14 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 2467 and checksum is B5F8D054E0CA532A.
Pre global placement takes 2.50 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 17500
2nd GP placement takes 0.62 sec.

Wirelength after global placement is 2105 and checksum is A59D684AF5EB0DC1.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2373 and checksum is 757FC73A16AFF979.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17580
3rd GP placement takes 0.59 sec.

Wirelength after post global placement is 2072 and checksum is 139EBC64632F1DE6.
Post global placement takes 0.59 sec.

Phase 4 Legalization started.
The average distance in LP is 0.570332.
Wirelength after legalization is 3543 and checksum is 549AE77BD944AED2.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15536.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 3543 and checksum is 549AE77BD944AED2.
Phase 5.2 DP placement started.
Legalized cost 15536.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 3543 and checksum is 549AE77BD944AED2.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 15536, TNS after placement is 0.
Placement done.
Total placement takes 4.00 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 15536, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.608377 M.
Total nets for routing : 704.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 120 nets, it takes 0.02 sec.
Unrouted nets 129 at the end of iteration 0.
Unrouted nets 70 at the end of iteration 1.
Unrouted nets 37 at the end of iteration 2.
Unrouted nets 27 at the end of iteration 3.
Unrouted nets 25 at the end of iteration 4.
Unrouted nets 11 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 2 processed 266 nets, it takes 0.98 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 1.03 sec.
Total 704 subnets.
    forward max bucket size 42918 , backward 9356.
        Unrouted nets 262 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 2484 , backward 2485.
        Unrouted nets 201 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 4966 , backward 4524.
        Unrouted nets 157 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 39265 , backward 40.
        Unrouted nets 115 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.828125 sec.
    forward max bucket size 21 , backward 62.
        Unrouted nets 62 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 55.
        Unrouted nets 35 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 60.
        Unrouted nets 27 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 75.
        Unrouted nets 14 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 104.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 14.
        Unrouted nets 1 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 7.
        Unrouted nets 2 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 57.
        Unrouted nets 0 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
Detailed routing takes 85 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.75 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 22.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 4747.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.84 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 87       | 6450          | 2                  
|   FF                     | 226      | 38700         | 1                  
|   LUT                    | 233      | 25800         | 1                  
|   LUT-FF pairs           | 134      | 25800         | 1                  
| Use of CLMS              | 54       | 4250          | 2                  
|   FF                     | 144      | 25500         | 1                  
|   LUT                    | 169      | 17000         | 1                  
|   LUT-FF pairs           | 91       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 41       | 6672          | 1                  
| Use of IO                | 16       | 218           | 8                  
|   IOBD                   | 1        | 53            | 2                  
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 12       | 107           | 12                 
|   IOBS_TB                | 2        | 46            | 5                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 16       | 400           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 15:16:58 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 15:16:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 15:17:04 2023
Action report_timing: Peak memory pool usage is 887 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 15:17:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078125 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.812500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 15:17:13 2023
Action gen_bit_stream: Peak memory pool usage is 606 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 15:29:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.243s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:29:25 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:29:25 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'nt_ad_clk_2' is overwritten by new value.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:29:28 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Fri Oct 13 15:29:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.271s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:30:01 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:30:01 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'nt_ad_clk_2' is overwritten by new value.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.016s system = 0.016s CPU (337.4%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.016s system = 0.016s CPU (640.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:30:04 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 15:30:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.240s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:30:34 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:30:34 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'nt_ad_clk_2' is overwritten by new value.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (347.4%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:30:37 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 15:30:37 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Generating core DebugCore1...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_1/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N174_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/N174_1_1/gateop, insts:5.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 723      | 64200         | 2                  
| LUT                   | 777      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 2        | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.09 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 15:30:51 2023
Action dev_map: Peak memory pool usage is 243 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:23s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 15:30:51 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17324
Wirelength after clock region global placement is 4342 and checksum is 6E32724C8292AA03.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 4342 and checksum is 6E32724C8292AA03.
Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17720
2nd GP placement takes 0.73 sec.

Wirelength after global placement is 4144 and checksum is 2A245AE07A1D535D.
Global placement takes 0.75 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 4678 and checksum is 78ECE9E525D3E8ED.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17696
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 3908 and checksum is D23C0E3B8728A6A0.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.520683.
Wirelength after legalization is 6000 and checksum is EB070E7FE3B39353.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15758.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 6000 and checksum is EB070E7FE3B39353.
Phase 5.2 DP placement started.
Legalized cost 15758.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 6000 and checksum is EB070E7FE3B39353.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 15758, TNS after placement is 0.
Placement done.
Total placement takes 4.42 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 15758, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	116.011271 M.
Total nets for routing : 1344.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 154 nets, it takes 0.02 sec.
Unrouted nets 96 at the end of iteration 0.
Unrouted nets 51 at the end of iteration 1.
Unrouted nets 28 at the end of iteration 2.
Unrouted nets 13 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 2 processed 256 nets, it takes 0.25 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.30 sec.
Total 1360 subnets.
    forward max bucket size 42906 , backward 712.
        Unrouted nets 731 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 663 , backward 686.
        Unrouted nets 564 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 684 , backward 724.
        Unrouted nets 434 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 49.
        Unrouted nets 312 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 69 , backward 47.
        Unrouted nets 198 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 63.
        Unrouted nets 150 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 79.
        Unrouted nets 104 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 90.
        Unrouted nets 60 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 50.
        Unrouted nets 34 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 77.
        Unrouted nets 17 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 18 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 7 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 6.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.98 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 104.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 8973.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.41 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 147      | 6450          | 3                  
|   FF                     | 423      | 38700         | 2                  
|   LUT                    | 463      | 25800         | 2                  
|   LUT-FF pairs           | 263      | 25800         | 2                  
| Use of CLMS              | 109      | 4250          | 3                  
|   FF                     | 300      | 25500         | 2                  
|   LUT                    | 317      | 17000         | 2                  
|   LUT-FF pairs           | 172      | 17000         | 2                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 2        | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 75       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 15:31:08 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 15:31:08 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 15:31:14 2023
Action report_timing: Peak memory pool usage is 894 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:48s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 15:31:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 15:31:23 2023
Action gen_bit_stream: Peak memory pool usage is 613 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.
IP Compiler exited.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
E: Verilog-4014: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 53)] Ordered and named port connection mixed of module instance u_pll_clk
E: Parsing ERROR.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 15:56:33 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.271s wall, 0.016s user + 0.000s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:56:36 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:56:36 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.047s user + 0.031s system = 0.078s CPU (1509.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:56:39 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 15:57:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.269s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 15:57:34 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 15:57:34 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.062s user + 0.016s system = 0.078s CPU (1377.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.016s user + 0.047s system = 0.062s CPU (2739.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 15:57:37 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 15:57:37 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 537      | 64200         | 1                  
| LUT                   | 529      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1.5      | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 15:57:50 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 15:57:50 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 16804
Wirelength after clock region global placement is 3779 and checksum is 57470EF764ABE2D4.
1st GP placement takes 2.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3779 and checksum is 57470EF764ABE2D4.
Pre global placement takes 2.67 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17619
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 3428 and checksum is D98335A4167CB3E9.
Global placement takes 0.66 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3666 and checksum is 291FDBD924CB7CB.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17630
3rd GP placement takes 0.69 sec.

Wirelength after post global placement is 3644 and checksum is FE9DDE9C2FB93C62.
Post global placement takes 0.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.539595.
Wirelength after legalization is 5089 and checksum is DE9BDBECEF0B5BEF.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16528.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5089 and checksum is DE9BDBECEF0B5BEF.
Phase 5.2 DP placement started.
Legalized cost 16528.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 5089 and checksum is DE9BDBECEF0B5BEF.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16528, TNS after placement is 0.
Placement done.
Total placement takes 4.30 sec.
Finished placement.

Routing started.
Building routing graph takes 1.23 sec.
Worst slack is 16528, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.777945 M.
Total nets for routing : 977.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 153 nets, it takes 0.02 sec.
Unrouted nets 163 at the end of iteration 0.
Unrouted nets 88 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 19 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 0 at the end of iteration 20.
Global Routing step 2 processed 358 nets, it takes 0.95 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.98 sec.
Total 978 subnets.
    forward max bucket size 42918 , backward 1269.
        Unrouted nets 385 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 42809 , backward 681.
        Unrouted nets 271 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.781250 sec.
    forward max bucket size 599 , backward 187.
        Unrouted nets 213 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 47.
        Unrouted nets 145 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 36.
        Unrouted nets 107 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 105.
        Unrouted nets 68 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 116.
        Unrouted nets 64 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 99.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 19 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 11 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 11.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 17.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.62 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 89.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6316.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 6.70 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 114      | 6450          | 2                  
|   FF                     | 322      | 38700         | 1                  
|   LUT                    | 323      | 25800         | 2                  
|   LUT-FF pairs           | 205      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 215      | 25500         | 1                  
|   LUT                    | 207      | 17000         | 2                  
|   LUT-FF pairs           | 119      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 50       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Fri Oct 13 15:58:09 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:22s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:23s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 15:58:09 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 15:58:15 2023
Action report_timing: Peak memory pool usage is 894 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:48s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 15:58:15 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.093750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 15:58:24 2023
Action gen_bit_stream: Peak memory pool usage is 613 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:58s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Process exit normally.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:09:15 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.229s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (374.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:09:17 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:09:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (373.1%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.047s system = 0.047s CPU (1855.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:09:20 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:09:20 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 567      | 64200         | 1                  
| LUT                   | 576      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 11       | 134           | 9                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:09:34 2023
Action dev_map: Peak memory pool usage is 242 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:09:34 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.11 sec
Worst slack after clock region global placement is 17124
Wirelength after clock region global placement is 4199 and checksum is 6A0BF8A1E308B1A.
1st GP placement takes 2.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 4199 and checksum is 6A0BF8A1E308B1A.
Pre global placement takes 2.52 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	3 iterations finished.
	Final slack 14508.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17093
2nd GP placement takes 0.59 sec.

Wirelength after global placement is 4070 and checksum is B9C7E773A5079377.
Global placement takes 0.64 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6042 and checksum is C7C0FA518D7A0F7A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	3 iterations finished.
	Final slack 14508.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17293
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 5954 and checksum is 970D1BD48ED2E978.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.623388.
Wirelength after legalization is 7645 and checksum is 6D38EF5BC8209738.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15621.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7645 and checksum is 6D38EF5BC8209738.
Phase 5.2 DP placement started.
Legalized cost 15621.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7645 and checksum is 6D38EF5BC8209738.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 15621, TNS after placement is 0.
Placement done.
Total placement takes 4.16 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 15621, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	115.871748 M.
Total nets for routing : 1123.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 163 nets, it takes 0.02 sec.
Unrouted nets 118 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 51 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 25 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 2 processed 261 nets, it takes 0.78 sec.
Unrouted nets 12 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 5 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.83 sec.
Total 1189 subnets.
    forward max bucket size 42916 , backward 8428.
        Unrouted nets 567 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.796875 sec.
    forward max bucket size 3265 , backward 3038.
        Unrouted nets 369 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 4783 , backward 5438.
        Unrouted nets 297 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 102 , backward 90.
        Unrouted nets 241 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 54.
        Unrouted nets 155 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 64.
        Unrouted nets 112 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 62.
        Unrouted nets 78 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 113.
        Unrouted nets 48 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 153.
        Unrouted nets 42 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 145.
        Unrouted nets 38 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 27.
        Unrouted nets 16 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 18.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 17.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 13.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 12.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 9022.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.05 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 117      | 6450          | 2                  
|   FF                     | 322      | 38700         | 1                  
|   LUT                    | 348      | 25800         | 2                  
|   LUT-FF pairs           | 212      | 25800         | 1                  
| Use of CLMS              | 83       | 4250          | 2                  
|   FF                     | 245      | 25500         | 1                  
|   LUT                    | 230      | 17000         | 2                  
|   LUT-FF pairs           | 127      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 11       | 134           | 9                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 93       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 17:09:51 2023
Action pnr: Peak memory pool usage is 878 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:09:51 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:09:57 2023
Action report_timing: Peak memory pool usage is 896 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:09:57 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.515625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 17:10:06 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:33:40 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.252s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:33:42 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:33:42 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.5%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:33:45 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:33:45 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 384      | 64200         | 1                  
| LUT                   | 446      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 5        | 134           | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 15       | 218           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:33:59 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:33:59 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 7)] Object 'ad_data_1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 8)] Object 'ad_data_1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 9)] Object 'ad_data_1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 10)] Object 'ad_data_1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 11)] Object 'ad_data_1[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 12)] Object 'ad_data_1[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 13)] Object 'ad_data_1[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 14)] Object 'ad_data_1[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 15)] Object 'ad_data_1[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 16)] Object 'ad_data_1[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] Object 'ad_otr_1' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 28)] Object 'ad_otr_2' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 16824
Wirelength after clock region global placement is 3232 and checksum is BB24E867004D0251.
1st GP placement takes 2.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3232 and checksum is BB24E867004D0251.
Pre global placement takes 2.56 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12141.
	7 iterations finished.
	Final slack 15689.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17147
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 2350 and checksum is A928556534D5B6B6.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3331 and checksum is E7CA7DFD0E4FEADD.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12141.
	7 iterations finished.
	Final slack 15689.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17295
3rd GP placement takes 0.58 sec.

Wirelength after post global placement is 3185 and checksum is BCEA13E2095EE666.
Post global placement takes 0.58 sec.

Phase 4 Legalization started.
The average distance in LP is 0.599762.
Wirelength after legalization is 4537 and checksum is 2C4E432C065706EE.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16819.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 4537 and checksum is 2C4E432C065706EE.
Phase 5.2 DP placement started.
Legalized cost 16819.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4537 and checksum is 2C4E432C065706EE.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 16819, TNS after placement is 0.
Placement done.
Total placement takes 4.05 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 16819, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.681166 M.
Total nets for routing : 803.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 115 nets, it takes 0.03 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 72 at the end of iteration 1.
Unrouted nets 41 at the end of iteration 2.
Unrouted nets 19 at the end of iteration 3.
Unrouted nets 7 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 0 at the end of iteration 21.
Global Routing step 2 processed 266 nets, it takes 0.58 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 7 nets, it takes 0.00 sec.
Global routing takes 0.62 sec.
Total 813 subnets.
    forward max bucket size 42705 , backward 298.
        Unrouted nets 371 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.718750 sec.
    forward max bucket size 646 , backward 327.
        Unrouted nets 256 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 46 , backward 27.
        Unrouted nets 204 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 71 , backward 26.
        Unrouted nets 144 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 68.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 74.
        Unrouted nets 68 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 44.
        Unrouted nets 41 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 41.
        Unrouted nets 18 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 25.
        Unrouted nets 9 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 30.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 19.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 33.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 35.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 3.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
Detailed routing takes 13 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.84 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 69.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6058.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.56 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 283      | 38700         | 1                  
|   LUT                    | 314      | 25800         | 2                  
|   LUT-FF pairs           | 171      | 25800         | 1                  
| Use of CLMS              | 44       | 4250          | 2                  
|   FF                     | 101      | 25500         | 1                  
|   LUT                    | 132      | 17000         | 1                  
|   LUT-FF pairs           | 63       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 5        | 134           | 4                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 59       | 6672          | 1                  
| Use of IO                | 15       | 218           | 7                  
|   IOBD                   | 5        | 53            | 10                 
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 4        | 107           | 4                  
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 15       | 400           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 17:34:15 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:34:15 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:34:21 2023
Action report_timing: Peak memory pool usage is 890 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:34:21 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 17:34:29 2023
Action gen_bit_stream: Peak memory pool usage is 608 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:41:44 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.271s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:41:46 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:41:46 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:41:49 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:41:49 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 567      | 64200         | 1                  
| LUT                   | 576      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 11       | 134           | 9                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.09 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:42:03 2023
Action dev_map: Peak memory pool usage is 242 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:42:03 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.11 sec
Worst slack after clock region global placement is 16666
Wirelength after clock region global placement is 4235 and checksum is 4650C31E0881AE5F.
1st GP placement takes 2.16 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 4235 and checksum is 4650C31E0881AE5F.
Pre global placement takes 2.50 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	3 iterations finished.
	Final slack 14508.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 16885
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 4243 and checksum is 1245FCC6FAEE7360.
Global placement takes 0.64 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6158 and checksum is 1521EBD68B0C129A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	3 iterations finished.
	Final slack 14508.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17033
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 6147 and checksum is 386899EE9F0E798C.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.531384.
Wirelength after legalization is 7639 and checksum is 5442E1E70BBA6E9E.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16015.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 7639 and checksum is 5442E1E70BBA6E9E.
Phase 5.2 DP placement started.
Legalized cost 16015.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 7639 and checksum is 5442E1E70BBA6E9E.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16015, TNS after placement is 0.
Placement done.
Total placement takes 4.09 sec.
Finished placement.

Routing started.
Building routing graph takes 1.14 sec.
Worst slack is 16015, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.871943 M.
Total nets for routing : 1124.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 10 at the end of iteration 0.
Unrouted nets 10 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 160 nets, it takes 0.03 sec.
Unrouted nets 103 at the end of iteration 0.
Unrouted nets 70 at the end of iteration 1.
Unrouted nets 47 at the end of iteration 2.
Unrouted nets 34 at the end of iteration 3.
Unrouted nets 24 at the end of iteration 4.
Unrouted nets 14 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 12 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 11 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 2 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 1 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 1 at the end of iteration 95.
Unrouted nets 1 at the end of iteration 96.
Unrouted nets 1 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 1 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 1 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 2 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 2 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 2 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 1 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 1 at the end of iteration 176.
Unrouted nets 1 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 1 at the end of iteration 189.
Unrouted nets 1 at the end of iteration 190.
Unrouted nets 1 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 1 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 1 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 1 at the end of iteration 239.
Unrouted nets 1 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 1 at the end of iteration 242.
Unrouted nets 1 at the end of iteration 243.
Unrouted nets 2 at the end of iteration 244.
Unrouted nets 3 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 2 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 1 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 1 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 1 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 1 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 1 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 1 at the end of iteration 356.
Unrouted nets 1 at the end of iteration 357.
Unrouted nets 1 at the end of iteration 358.
Unrouted nets 1 at the end of iteration 359.
Unrouted nets 1 at the end of iteration 360.
Unrouted nets 1 at the end of iteration 361.
Unrouted nets 1 at the end of iteration 362.
Unrouted nets 1 at the end of iteration 363.
Unrouted nets 1 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 1 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 1 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 1 at the end of iteration 378.
Unrouted nets 1 at the end of iteration 379.
Unrouted nets 1 at the end of iteration 380.
Unrouted nets 1 at the end of iteration 381.
Unrouted nets 1 at the end of iteration 382.
Unrouted nets 1 at the end of iteration 383.
Unrouted nets 1 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 1 at the end of iteration 387.
Unrouted nets 1 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 1 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 1 at the end of iteration 399.
Global Routing step 2 processed 240 nets, it takes 20.95 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 8 nets, it takes 0.02 sec.
Global routing takes 21.03 sec.
Total 1174 subnets.
    forward max bucket size 42918 , backward 7718.
        Unrouted nets 550 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.828125 sec.
    forward max bucket size 14168 , backward 11756.
        Unrouted nets 402 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 111 , backward 75.
        Unrouted nets 292 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 144 , backward 105.
        Unrouted nets 210 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 91 , backward 57.
        Unrouted nets 138 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 142 , backward 115.
        Unrouted nets 79 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 91 , backward 141.
        Unrouted nets 41 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 136.
        Unrouted nets 16 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 97.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 13.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 8963.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 25.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 120      | 6450          | 2                  
|   FF                     | 317      | 38700         | 1                  
|   LUT                    | 332      | 25800         | 2                  
|   LUT-FF pairs           | 171      | 25800         | 1                  
| Use of CLMS              | 83       | 4250          | 2                  
|   FF                     | 250      | 25500         | 1                  
|   LUT                    | 245      | 17000         | 2                  
|   LUT-FF pairs           | 168      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 11       | 134           | 9                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 97       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:38s
Action pnr: CPU time elapsed is 0h:0m:36s
Action pnr: Process CPU time elapsed is 0h:0m:37s
Current time: Fri Oct 13 17:42:40 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:0s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:41s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:42s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:42:40 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:42:46 2023
Action report_timing: Peak memory pool usage is 895 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:7s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:46s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:47s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:42:47 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.546875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 17:42:55 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:16s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:54s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:55s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:46:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.268s wall, 0.031s user + 0.000s system = 0.031s CPU (2.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:46:16 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:46:16 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.016s system = 0.016s CPU (363.8%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (185.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:46:19 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:46:19 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 546      | 64200         | 1                  
| LUT                   | 537      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 3        | 134           | 3                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:46:33 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:46:33 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17259
Wirelength after clock region global placement is 3795 and checksum is 8C5628F6824A8225.
1st GP placement takes 2.33 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3795 and checksum is 8C5628F6824A8225.
Pre global placement takes 2.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15800.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17596
2nd GP placement takes 0.70 sec.

Wirelength after global placement is 3308 and checksum is 9DC425F42A49A174.
Global placement takes 0.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3612 and checksum is 4C33300548F47552.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	6 iterations finished.
	Final slack 15800.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17460
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 3601 and checksum is 9F2CF9965A1E075C.
Post global placement takes 0.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.537625.
Wirelength after legalization is 5147 and checksum is A8499B59AC3AA3A7.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16568.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 5147 and checksum is A8499B59AC3AA3A7.
Phase 5.2 DP placement started.
Legalized cost 16568.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 5147 and checksum is A8499B59AC3AA3A7.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16568, TNS after placement is 0.
Placement done.
Total placement takes 4.41 sec.
Finished placement.

Routing started.
Building routing graph takes 1.27 sec.
Worst slack is 16568, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.788271 M.
Total nets for routing : 994.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 149 nets, it takes 0.03 sec.
Unrouted nets 154 at the end of iteration 0.
Unrouted nets 76 at the end of iteration 1.
Unrouted nets 40 at the end of iteration 2.
Unrouted nets 14 at the end of iteration 3.
Unrouted nets 8 at the end of iteration 4.
Unrouted nets 6 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 0 at the end of iteration 25.
Global Routing step 2 processed 351 nets, it takes 1.09 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.00 sec.
Global routing takes 1.16 sec.
Total 996 subnets.
    forward max bucket size 42918 , backward 1531.
        Unrouted nets 383 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.843750 sec.
    forward max bucket size 606 , backward 947.
        Unrouted nets 272 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 597 , backward 47.
        Unrouted nets 217 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 52 , backward 33.
        Unrouted nets 149 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 43.
        Unrouted nets 108 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 49.
        Unrouted nets 82 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 63.
        Unrouted nets 57 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 17.
        Unrouted nets 35 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 34.
        Unrouted nets 18 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 31.
        Unrouted nets 8 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 39.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 44.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 106.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6528.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.33 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 110      | 6450          | 2                  
|   FF                     | 323      | 38700         | 1                  
|   LUT                    | 320      | 25800         | 2                  
|   LUT-FF pairs           | 185      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 223      | 25500         | 1                  
|   LUT                    | 217      | 17000         | 2                  
|   LUT-FF pairs           | 143      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 3        | 134           | 3                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 49       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 17:46:50 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:46:50 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:46:56 2023
Action report_timing: Peak memory pool usage is 890 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:46:57 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.125000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 17:47:05 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:48:11 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.235s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (391.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:48:13 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:48:13 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.016s user + 0.016s system = 0.031s CPU (548.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:48:16 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:48:16 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:48:30 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:48:30 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17562
Wirelength after clock region global placement is 3783 and checksum is 971ADF39C265AC96.
1st GP placement takes 2.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.22 sec.

Wirelength after Pre Global Placement is 3783 and checksum is 971ADF39C265AC96.
Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17722
2nd GP placement takes 0.67 sec.

Wirelength after global placement is 3387 and checksum is 93E70F668FDFD033.
Global placement takes 0.70 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3523 and checksum is 666650CD990ABF6D.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17770
3rd GP placement takes 0.61 sec.

Wirelength after post global placement is 3306 and checksum is 1D0F5018D9324245.
Post global placement takes 0.61 sec.

Phase 4 Legalization started.
The average distance in LP is 0.482596.
Wirelength after legalization is 4796 and checksum is 6018EB20802C4511.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17221.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4796 and checksum is 6018EB20802C4511.
Phase 5.2 DP placement started.
Legalized cost 17221.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4796 and checksum is 6018EB20802C4511.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 17221, TNS after placement is 0.
Placement done.
Total placement takes 4.22 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 17221, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.758410 M.
Total nets for routing : 934.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 154 nets, it takes 0.00 sec.
Unrouted nets 141 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 37 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 2 processed 342 nets, it takes 0.64 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.66 sec.
Total 935 subnets.
    forward max bucket size 42918 , backward 1531.
        Unrouted nets 350 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.734375 sec.
    forward max bucket size 599 , backward 278.
        Unrouted nets 276 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 39345 , backward 22.
        Unrouted nets 205 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.843750 sec.
    forward max bucket size 39276 , backward 32.
        Unrouted nets 142 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.843750 sec.
    forward max bucket size 35 , backward 35.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 79.
        Unrouted nets 63 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 55.
        Unrouted nets 41 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 16.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 26.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.50 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 108.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5909.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.22 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 111      | 6450          | 2                  
|   FF                     | 299      | 38700         | 1                  
|   LUT                    | 302      | 25800         | 2                  
|   LUT-FF pairs           | 178      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 229      | 25500         | 1                  
|   LUT                    | 215      | 17000         | 2                  
|   LUT-FF pairs           | 140      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 17:48:47 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:48:48 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:48:54 2023
Action report_timing: Peak memory pool usage is 887 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:48:54 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078125 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 17:49:02 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 


Process "Compile" started.
Current time: Fri Oct 13 17:55:35 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.247s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (392.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:55:37 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:55:37 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (170.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:55:40 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:55:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 537      | 64200         | 1                  
| LUT                   | 529      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1.5      | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:55:54 2023
Action dev_map: Peak memory pool usage is 241 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:55:54 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17066
Wirelength after clock region global placement is 3695 and checksum is AABA077E798AB395.
1st GP placement takes 2.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3695 and checksum is AABA077E798AB395.
Pre global placement takes 2.53 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17368
2nd GP placement takes 0.66 sec.

Wirelength after global placement is 3345 and checksum is DD4FE6822AEAFAAE.
Global placement takes 0.69 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3486 and checksum is 727D23387FFB859.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12141.
	6 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17596
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 3535 and checksum is 8811F6C824D76F64.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.583794.
Wirelength after legalization is 5130 and checksum is 5908E9AECB8A4DE3.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16245.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5130 and checksum is 5908E9AECB8A4DE3.
Phase 5.2 DP placement started.
Legalized cost 16245.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 5130 and checksum is 5908E9AECB8A4DE3.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16245, TNS after placement is 0.
Placement done.
Total placement takes 4.14 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 16245, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.778723 M.
Total nets for routing : 981.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 153 nets, it takes 0.02 sec.
Unrouted nets 149 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 34 at the end of iteration 2.
Unrouted nets 28 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 5 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 0 at the end of iteration 29.
Global Routing step 2 processed 343 nets, it takes 1.50 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.02 sec.
Global routing takes 1.55 sec.
Total 982 subnets.
    forward max bucket size 42926 , backward 2287.
        Unrouted nets 375 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.812500 sec.
    forward max bucket size 596 , backward 138.
        Unrouted nets 303 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 586 , backward 119.
        Unrouted nets 225 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 47 , backward 103.
        Unrouted nets 142 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 19.
        Unrouted nets 91 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 25.
        Unrouted nets 51 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 48.
        Unrouted nets 36 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 39.
        Unrouted nets 19 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 51.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 25.
        Unrouted nets 13 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 18.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 3 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.95 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 173.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6291.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.55 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 110      | 6450          | 2                  
|   FF                     | 314      | 38700         | 1                  
|   LUT                    | 332      | 25800         | 2                  
|   LUT-FF pairs           | 207      | 25800         | 1                  
| Use of CLMS              | 73       | 4250          | 2                  
|   FF                     | 223      | 25500         | 1                  
|   LUT                    | 197      | 17000         | 2                  
|   LUT-FF pairs           | 117      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 47       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 17:56:11 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:56:12 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:56:18 2023
Action report_timing: Peak memory pool usage is 895 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:56:18 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.171875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 17:56:26 2023
Action gen_bit_stream: Peak memory pool usage is 613 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
C: Flow-2006: Fic file modified: "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 17:57:43 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.247s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (393.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 17:57:46 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 17:57:46 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (371.0%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (616.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 17:57:49 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 17:57:49 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 17:58:02 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 17:58:02 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17562
Wirelength after clock region global placement is 3783 and checksum is 971ADF39C265AC96.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3783 and checksum is 971ADF39C265AC96.
Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17722
2nd GP placement takes 0.67 sec.

Wirelength after global placement is 3387 and checksum is 93E70F668FDFD033.
Global placement takes 0.70 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3523 and checksum is 666650CD990ABF6D.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17770
3rd GP placement takes 0.58 sec.

Wirelength after post global placement is 3306 and checksum is 1D0F5018D9324245.
Post global placement takes 0.58 sec.

Phase 4 Legalization started.
The average distance in LP is 0.482596.
Wirelength after legalization is 4796 and checksum is 6018EB20802C4511.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17221.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 4796 and checksum is 6018EB20802C4511.
Phase 5.2 DP placement started.
Legalized cost 17221.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4796 and checksum is 6018EB20802C4511.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 17221, TNS after placement is 0.
Placement done.
Total placement takes 4.19 sec.
Finished placement.

Routing started.
Building routing graph takes 1.23 sec.
Worst slack is 17221, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.758410 M.
Total nets for routing : 934.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 154 nets, it takes 0.00 sec.
Unrouted nets 141 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 37 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 2 processed 342 nets, it takes 0.66 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.69 sec.
Total 935 subnets.
    forward max bucket size 42918 , backward 1531.
        Unrouted nets 350 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 599 , backward 278.
        Unrouted nets 276 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 39345 , backward 22.
        Unrouted nets 205 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.859375 sec.
    forward max bucket size 39276 , backward 32.
        Unrouted nets 142 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.843750 sec.
    forward max bucket size 35 , backward 35.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 79.
        Unrouted nets 63 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 55.
        Unrouted nets 41 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 16.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 26.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.55 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 108.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5909.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.34 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 111      | 6450          | 2                  
|   FF                     | 299      | 38700         | 1                  
|   LUT                    | 302      | 25800         | 2                  
|   LUT-FF pairs           | 178      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 229      | 25500         | 1                  
|   LUT                    | 215      | 17000         | 2                  
|   LUT-FF pairs           | 140      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Fri Oct 13 17:58:20 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:22s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:23s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 17:58:21 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 17:58:26 2023
Action report_timing: Peak memory pool usage is 889 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 17:58:27 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 17:58:35 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
