

================================================================
== Vivado HLS Report for 'AXIstream2Mat'
================================================================
* Date:           Sun Mar 14 17:40:02 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.846 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129602|   129602| 1.296 ms | 1.296 ms |  129602|  129602|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129600|   129600|         2|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      98|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     108|    -|
|Register         |        -|      -|      25|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      25|     206|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln55_fu_113_p2                |     +    |      0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1498_1_fu_134_p2           |   icmp   |      0|  0|  20|          32|          18|
    |icmp_ln1498_fu_119_p2             |   icmp   |      0|  0|  20|          32|          17|
    |icmp_ln55_fu_107_p2               |   icmp   |      0|  0|  20|          17|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |my_image_data_stream_0_V_din      |  select  |      0|  0|   2|           1|           2|
    |my_image_data_stream_2_V_din      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  98|         106|          58|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |LI_V_V_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |help_V_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_96           |   9|          2|   17|         34|
    |my_image_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |my_image_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |my_image_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 108|         23|   26|         55|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln55_reg_149        |   1|   0|    1|          0|
    |indvar_flatten_reg_96    |  17|   0|   17|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|start_out                        | out |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|start_write                      | out |    1| ap_ctrl_hs |       AXIstream2Mat      | return value |
|my_image_data_stream_0_V_din     | out |    8|   ap_fifo  | my_image_data_stream_0_V |    pointer   |
|my_image_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | my_image_data_stream_0_V |    pointer   |
|my_image_data_stream_0_V_write   | out |    1|   ap_fifo  | my_image_data_stream_0_V |    pointer   |
|my_image_data_stream_1_V_din     | out |    8|   ap_fifo  | my_image_data_stream_1_V |    pointer   |
|my_image_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | my_image_data_stream_1_V |    pointer   |
|my_image_data_stream_1_V_write   | out |    1|   ap_fifo  | my_image_data_stream_1_V |    pointer   |
|my_image_data_stream_2_V_din     | out |    8|   ap_fifo  | my_image_data_stream_2_V |    pointer   |
|my_image_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | my_image_data_stream_2_V |    pointer   |
|my_image_data_stream_2_V_write   | out |    1|   ap_fifo  | my_image_data_stream_2_V |    pointer   |
|LI_V_V_dout                      |  in |   32|   ap_fifo  |          LI_V_V          |    pointer   |
|LI_V_V_empty_n                   |  in |    1|   ap_fifo  |          LI_V_V          |    pointer   |
|LI_V_V_read                      | out |    1|   ap_fifo  |          LI_V_V          |    pointer   |
|help_V_V_dout                    |  in |   32|   ap_fifo  |         help_V_V         |    pointer   |
|help_V_V_empty_n                 |  in |    1|   ap_fifo  |         help_V_V         |    pointer   |
|help_V_V_read                    | out |    1|   ap_fifo  |         help_V_V         |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

