

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Mon Aug  8 19:27:23 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        byte_count_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                  Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |                  & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ accelerator                             |     -|  0.17|        -|          -|         -|        -|     -|        no|     -|   -|   893 (2%)|  2743 (15%)|    -|
    | o VITIS_LOOP_10_1                        |     -|  6.83|        -|          -|      1160|        -|     -|        no|     -|   -|          -|           -|    -|
    |  + dataflow_in_loop_VITIS_LOOP_10_1*     |     -|  0.17|     1158|  1.084e+04|         -|     1159|     -|  dataflow|     -|   -|  236 (~0%)|  2568 (14%)|    -|
    |   + count                                |     -|  0.17|     1158|  1.084e+04|         -|     1158|     -|        no|     -|   -|  175 (~0%)|  2350 (13%)|    -|
    |    + count_Pipeline_APPEARANCES          |     -|  0.17|     1028|  9.621e+03|         -|     1028|     -|        no|     -|   -|   42 (~0%)|    186 (1%)|    -|
    |     o APPEARANCES                        |     -|  6.83|     1026|  9.602e+03|         4|        1|  1024|       yes|     -|   -|          -|           -|    -|
    |   + threshold                            |     -|  1.09|      260|  2.433e+03|         -|      260|     -|        no|     -|   -|   49 (~0%)|    192 (1%)|    -|
    |    + threshold_Pipeline_VITIS_LOOP_58_1  |     -|  1.09|      258|  2.415e+03|         -|      258|     -|        no|     -|   -|   44 (~0%)|   152 (~0%)|    -|
    |     o VITIS_LOOP_58_1                    |     -|  6.83|      256|  2.396e+03|         2|        1|   256|       yes|     -|   -|          -|           -|    -|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| In_r      | 8          |
| Out_r     | 32         |
+-----------+------------+

* REGISTER
+------------+---------+----------+
| Interface  | Mode    | Bitwidth |
+------------+---------+----------+
| num_blocks | ap_none | 32       |
+------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------+
| Argument   | Direction | Datatype                  |
+------------+-----------+---------------------------+
| In         | in        | stream<unsigned char, 0>& |
| num_blocks | in        | unsigned int              |
| Out        | out       | stream<int, 0>&           |
+------------+-----------+---------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| In         | In_r         | interface |
| num_blocks | num_blocks   | port      |
| Out        | Out_r        | interface |
+------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| + accelerator                           | 0   |        |           |     |        |         |
|  + dataflow_in_loop_VITIS_LOOP_10_1     | 0   |        |           |     |        |         |
|   + count                               | 0   |        |           |     |        |         |
|    + count_Pipeline_APPEARANCES         | 0   |        |           |     |        |         |
|      i_3_fu_130_p2                      | -   |        | i_3       | add | fabric | 0       |
|      ret_V_1_fu_219_p2                  | -   |        | ret_V_1   | add | fabric | 0       |
|      add_ln859_fu_225_p2                | -   |        | add_ln859 | add | fabric | 0       |
|      ret_V_fu_178_p2                    | -   |        | ret_V     | add | fabric | 0       |
|      count_V_fu_184_p2                  | -   |        | count_V   | add | fabric | 0       |
|   + threshold                           | 0   |        |           |     |        |         |
|    + threshold_Pipeline_VITIS_LOOP_58_1 | 0   |        |           |     |        |         |
|      add_ln58_fu_79_p2                  | -   |        | add_ln58  | add | fabric | 0       |
|      add_ln60_fu_108_p2                 | -   |        | add_ln60  | add | fabric | 0       |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| + accelerator                       | 0    | 0    |        |          |         |      |         |
|  + dataflow_in_loop_VITIS_LOOP_10_1 | 0    | 0    |        |          |         |      |         |
|    appear_V_U                       | 1    | -    |        | appear_V | ram_t2p | auto | 1       |
+-------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+---------------------------------+----------------------------------------------------------------------+
| Type       | Options                         | Location                                                             |
+------------+---------------------------------+----------------------------------------------------------------------+
| interface  | mode=ap_ctrl_chain port=return  | byte_count_stream/src/byte_count_stream.cpp:8 in accelerator, return |
| dataflow   |                                 | byte_count_stream/src/byte_count_stream.cpp:11 in accelerator        |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:21 in count              |
| dependence | variable=appear intra RAW false | byte_count_stream/src/byte_count_stream.cpp:22 in count, appear      |
| unroll     |                                 | byte_count_stream/src/byte_count_stream.cpp:25 in count              |
| pipeline   | II=1                            | byte_count_stream/src/byte_count_stream.cpp:34 in count              |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:54 in threshold          |
+------------+---------------------------------+----------------------------------------------------------------------+


