vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/f71e/src/MATH_UNIT.vhd" \
"../../../bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_Math_IP_0_0/sim/design_1_Math_IP_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
