============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:46:45 pm
  Module:                 Port_D
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Instance                                Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
----------------------------------------------------------------------------------------------------------------------------------------
Port_D                                                                                117   1635.277     0.000     1635.277 <none> (D)  
  IO_Port_D_inst           IO_Port_PINx_Address9_DDRx_Address10_PORTx_Address          77   1269.491     0.000     1269.491 <none> (D)  
    rg_md_ddrx_inst        rg_md_p_width8_p_init_val0_p_impl_mask255_1                  8    290.477     0.000      290.477 <none> (D)  
    rg_md_portx_inst       rg_md_p_width8_p_init_val0_p_impl_mask255                   36    439.750     0.000      439.750 <none> (D)  
    synchronizer_pinx_inst synchronizer_p_width8                                       16    355.027     0.000      355.027 <none> (D)  
  (D) = wireload is default in technology library
