
build/uart_interupt.elf:     file format elf32-littleriscv


Disassembly of section .text.startup:

80000000 <_start>:
    .section ".startup.entry","ax",@progbits

    ## Entry point
_start:
    ## reset mstatus
    csrw  mstatus, zero
80000000:	30001073          	csrw	mstatus,zero
li x31, 0
#endif // !__riscv_32e
#endif // PLF_INIT_REGS

    ## setup gp
    load_addrword_abs gp, __global_pointer$
80000004:	400001b7          	lui	gp,0x40000
80000008:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## setup MTVEC
    load_addrword_abs t0, trap_entry
8000000c:	800002b7          	lui	t0,0x80000
80000010:	14028293          	addi	t0,t0,320 # 80000140 <__data_source_start+0xffffaa48>
    csrw  mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
    ## setup MIE, MIP


    csrw  mie, zero
80000018:	30401073          	csrw	mie,zero
    csrw  mip, zero
8000001c:	34401073          	csrw	mip,zero
    load_const_int32 t1, __TEXT_INIT_SIZE__
    cache_flush t0, t1
#endif // PLF_CACHE_CFG

    ## init FPU (if supported)
    csrr  a0, misa
80000020:	30102573          	csrr	a0,misa
    andi  a0, a0, (1 << ('F' - 'A')) | (1 << ('D' - 'A'))
80000024:	02857513          	andi	a0,a0,40
    beqz  a0, 1f
80000028:	00050863          	beqz	a0,80000038 <_start+0x38>
    li    a0, (1 << 13) // mstatus.FS = 1 (initial)
8000002c:	00002537          	lui	a0,0x2
    csrs  mstatus, a0
80000030:	30052073          	csrs	mstatus,a0
    csrw  fcsr, zero
80000034:	00301073          	fscsr	zero
#else
#define slave_hart_start _hart_halt
#endif // PLF_SMP_SUPPORT

    ## park/prep SMP slaves
    csrr  a0, mhartid
80000038:	f1402573          	csrr	a0,mhartid
#if PLF_SMP_MASTER_HARTID > 0
    li    t0, PLF_SMP_MASTER_HARTID
    bne   a0, t0, slave_hart_start
#endif // PLF_SMP_MASTER_HARTID > 0
#else // PLF_SMP_MASTER_HARTID
    bnez  a0, slave_hart_start
8000003c:	04051463          	bnez	a0,80000084 <_hart_halt>
#endif // PLF_SMP_MASTER_HARTID

    ## init HART#0 sp, tp
    load_addrword_abs sp, __TLS0_BASE__
80000040:	40040137          	lui	sp,0x40040
80000044:	00010113          	mv	sp,sp
    mv    tp, sp
80000048:	00010213          	mv	tp,sp
    csrw  mscratch, sp
8000004c:	34011073          	csrw	mscratch,sp
    // reserve trap stack space
    li    t0, PLF_TRAP_STACK
    sub   sp, sp, t0
#endif // PLF_TRAP_STACK
    ## platform init
    load_addrword t0, plf_init
80000050:	800002b7          	lui	t0,0x80000
80000054:	0ae28293          	addi	t0,t0,174 # 800000ae <__data_source_start+0xffffa9b6>
    jalr  t0
80000058:	000280e7          	jalr	t0
    ## jal  plf_init
    ## application-specific initialization hook
    load_addrword t0, app_init
8000005c:	800002b7          	lui	t0,0x80000
80000060:	09c28293          	addi	t0,t0,156 # 8000009c <__data_source_start+0xffffa9a4>
    jalr  t0
80000064:	000280e7          	jalr	t0
    ## jal  app_init
    ## main() args
    li    a0, 0
80000068:	00000513          	li	a0,0
    li    a1, 0
8000006c:	00000593          	li	a1,0
#if PLF_SMP_NON_COHERENT
    clflush t1
#endif // PLF_SMP_NON_COHERENT
#endif // PLF_SMP_SUPPORT
    ## start main
    load_addrword t0, main
80000070:	800012b7          	lui	t0,0x80001
80000074:	65028293          	addi	t0,t0,1616 # 80001650 <__data_source_start+0xffffbf58>
    load_addrword ra, exit
80000078:	800000b7          	lui	ra,0x80000
8000007c:	09408093          	addi	ra,ra,148 # 80000094 <__data_source_start+0xffffa99c>
    jr    t0
80000080:	00028067          	jr	t0

80000084 <_hart_halt>:
1:  wfi
    j     1b
#endif // PLF_SMP_SUPPORT
#else // PLF_HTIF_BASE
    ## disable interrupts
    csrci mstatus, 0xf
80000084:	3007f073          	csrci	mstatus,15
    csrw  mie, zero
80000088:	30401073          	csrw	mie,zero
1:  wfi
8000008c:	10500073          	wfi
    j     1b
80000090:	ffdff06f          	j	8000008c <_hart_halt+0x8>

80000094 <exit>:
#endif // PLF_HTIF_BASE

exit:
    nop
80000094:	00000013          	nop

80000098 <abort>:
abort:
    j     _hart_halt
80000098:	fedff06f          	j	80000084 <_hart_halt>

8000009c <app_init>:
    jr    t0
#endif // PLF_SMP_SUPPORT

    ## stubs
app_init:
    ret
8000009c:	00008067          	ret

800000a0 <plf_init_noreloc>:
extern void plf_init_relocate(void) __attribute__((weak));

extern char __bss_start[], __bss_end[];

void __init plf_init_noreloc(void)
{
800000a0:	1141                	addi	sp,sp,-16 # 4003fff0 <__STACK_START__+0x7f0>
800000a2:	c622                	sw	s0,12(sp)
800000a4:	0800                	addi	s0,sp,16
    // do nothing
}
800000a6:	0001                	nop
800000a8:	4432                	lw	s0,12(sp)
800000aa:	0141                	addi	sp,sp,16
800000ac:	8082                	ret

800000ae <plf_init_generic>:

void __init plf_init_generic(void)
{
800000ae:	1141                	addi	sp,sp,-16
800000b0:	c606                	sw	ra,12(sp)
800000b2:	c422                	sw	s0,8(sp)
800000b4:	0800                	addi	s0,sp,16
    // init BSS
    memset(__bss_start, 0, (size_t)(__bss_end - __bss_start));
800000b6:	ec818713          	addi	a4,gp,-312 # 40000648 <__BSS_END__>
800000ba:	e1018793          	addi	a5,gp,-496 # 40000590 <SystemCoreClock>
800000be:	40f707b3          	sub	a5,a4,a5
800000c2:	863e                	mv	a2,a5
800000c4:	4581                	li	a1,0
800000c6:	e1018513          	addi	a0,gp,-496 # 40000590 <SystemCoreClock>
800000ca:	50a050ef          	jal	ra,800055d4 <memset>

    memcpy((void*)&__data_target_start,
           (const void*)&__data_source_start,
           (&__data_target_end - &__data_target_start));
800000ce:	e1018713          	addi	a4,gp,-496 # 40000590 <SystemCoreClock>
800000d2:	88818793          	addi	a5,gp,-1912 # 40000008 <mach_plic_handler>
800000d6:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__data_target_start,
800000da:	863e                	mv	a2,a5
800000dc:	800057b7          	lui	a5,0x80005
800000e0:	6f878593          	addi	a1,a5,1784 # 800056f8 <__data_source_start+0x0>
800000e4:	88818513          	addi	a0,gp,-1912 # 40000008 <mach_plic_handler>
800000e8:	4d6050ef          	jal	ra,800055be <memcpy>

    memcpy((void*)&__sdata_target_start,
              (const void*)&__sdata_source_start,
              (&__sdata_target_end - &__sdata_target_start));
800000ec:	88418713          	addi	a4,gp,-1916 # 40000004 <__sdata_target_end>
800000f0:	88018793          	addi	a5,gp,-1920 # 40000000 <_impure_ptr>
800000f4:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__sdata_target_start,
800000f8:	863e                	mv	a2,a5
800000fa:	800057b7          	lui	a5,0x80005
800000fe:	6f478593          	addi	a1,a5,1780 # 800056f4 <__data_source_start+0xfffffffc>
80000102:	88018513          	addi	a0,gp,-1920 # 40000000 <_impure_ptr>
80000106:	4b8050ef          	jal	ra,800055be <memcpy>
}
8000010a:	0001                	nop
8000010c:	40b2                	lw	ra,12(sp)
8000010e:	4422                	lw	s0,8(sp)
80000110:	0141                	addi	sp,sp,16
80000112:	8082                	ret

Disassembly of section .text.crt:

80000140 <trap_entry>:
    .section ".text.crt.trap_entry","ax",@progbits
    .align 6
    .type trap_entry, @function
trap_entry:
    ## save context
    context_save
80000140:	fe512e23          	sw	t0,-4(sp)
80000144:	00010293          	mv	t0,sp
80000148:	f8010113          	addi	sp,sp,-128
8000014c:	ff017113          	andi	sp,sp,-16
80000150:	00112223          	sw	ra,4(sp)
80000154:	00512423          	sw	t0,8(sp)
80000158:	ffc2a283          	lw	t0,-4(t0)
8000015c:	00312623          	sw	gp,12(sp)
80000160:	00412823          	sw	tp,16(sp)
80000164:	00512a23          	sw	t0,20(sp)
80000168:	00612c23          	sw	t1,24(sp)
8000016c:	00712e23          	sw	t2,28(sp)
80000170:	02812023          	sw	s0,32(sp)
80000174:	02912223          	sw	s1,36(sp)
80000178:	02a12423          	sw	a0,40(sp)
8000017c:	02b12623          	sw	a1,44(sp)
80000180:	02c12823          	sw	a2,48(sp)
80000184:	02d12a23          	sw	a3,52(sp)
80000188:	02e12c23          	sw	a4,56(sp)
8000018c:	02f12e23          	sw	a5,60(sp)
80000190:	05012023          	sw	a6,64(sp)
80000194:	05112223          	sw	a7,68(sp)
80000198:	05212423          	sw	s2,72(sp)
8000019c:	05312623          	sw	s3,76(sp)
800001a0:	05412823          	sw	s4,80(sp)
800001a4:	05512a23          	sw	s5,84(sp)
800001a8:	05612c23          	sw	s6,88(sp)
800001ac:	05712e23          	sw	s7,92(sp)
800001b0:	07812023          	sw	s8,96(sp)
800001b4:	07912223          	sw	s9,100(sp)
800001b8:	07a12423          	sw	s10,104(sp)
800001bc:	07b12623          	sw	s11,108(sp)
800001c0:	07c12823          	sw	t3,112(sp)
800001c4:	07d12a23          	sw	t4,116(sp)
800001c8:	07e12c23          	sw	t5,120(sp)
800001cc:	07f12e23          	sw	t6,124(sp)
800001d0:	34002273          	csrr	tp,mscratch
800001d4:	34102373          	csrr	t1,mepc
800001d8:	00612023          	sw	t1,0(sp)
    ## save mstatus priv stack
    csrr s0, mstatus
800001dc:	30002473          	csrr	s0,mstatus
    ## load trap handler args
    csrr a0, mcause
800001e0:	34202573          	csrr	a0,mcause
    csrr a1, mepc
800001e4:	341025f3          	csrr	a1,mepc
    mv   a2, sp
800001e8:	00010613          	mv	a2,sp

    ## setup gp
    load_addrword_abs gp, __global_pointer$
800001ec:	400001b7          	lui	gp,0x40000
800001f0:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## call trap handler
    load_addrword t0, trap_handler
800001f4:	800002b7          	lui	t0,0x80000
800001f8:	55028293          	addi	t0,t0,1360 # 80000550 <__data_source_start+0xffffae58>
    jalr t0
800001fc:	000280e7          	jalr	t0

    ## restore mstatus priv stack
    csrw mstatus, s0
80000200:	30041073          	csrw	mstatus,s0
    ## restore context
    context_restore
80000204:	00012303          	lw	t1,0(sp)
80000208:	34131073          	csrw	mepc,t1
8000020c:	00c12183          	lw	gp,12(sp)
80000210:	01012203          	lw	tp,16(sp)
80000214:	01412283          	lw	t0,20(sp)
80000218:	01812303          	lw	t1,24(sp)
8000021c:	01c12383          	lw	t2,28(sp)
80000220:	02012403          	lw	s0,32(sp)
80000224:	02412483          	lw	s1,36(sp)
80000228:	02812503          	lw	a0,40(sp)
8000022c:	02c12583          	lw	a1,44(sp)
80000230:	03012603          	lw	a2,48(sp)
80000234:	03412683          	lw	a3,52(sp)
80000238:	03812703          	lw	a4,56(sp)
8000023c:	03c12783          	lw	a5,60(sp)
80000240:	04012803          	lw	a6,64(sp)
80000244:	04412883          	lw	a7,68(sp)
80000248:	04812903          	lw	s2,72(sp)
8000024c:	04c12983          	lw	s3,76(sp)
80000250:	05012a03          	lw	s4,80(sp)
80000254:	05412a83          	lw	s5,84(sp)
80000258:	05812b03          	lw	s6,88(sp)
8000025c:	05c12b83          	lw	s7,92(sp)
80000260:	06012c03          	lw	s8,96(sp)
80000264:	06412c83          	lw	s9,100(sp)
80000268:	06812d03          	lw	s10,104(sp)
8000026c:	06c12d83          	lw	s11,108(sp)
80000270:	07012e03          	lw	t3,112(sp)
80000274:	07412e83          	lw	t4,116(sp)
80000278:	07812f03          	lw	t5,120(sp)
8000027c:	07c12f83          	lw	t6,124(sp)
80000280:	00412083          	lw	ra,4(sp)
80000284:	00812103          	lw	sp,8(sp)
    mret
80000288:	30200073          	mret
	...

Disassembly of section .text:

800002c4 <PLIC_SetIrqHandler>:
/*
 * Set PLIC handler function for isr num
 */

void PLIC_SetIrqHandler (uint8_t target, uint32_t isr_num, irqfunc* func)
{
800002c4:	1101                	addi	sp,sp,-32
800002c6:	ce22                	sw	s0,28(sp)
800002c8:	1000                	addi	s0,sp,32
800002ca:	87aa                	mv	a5,a0
800002cc:	feb42423          	sw	a1,-24(s0)
800002d0:	fec42223          	sw	a2,-28(s0)
800002d4:	fef407a3          	sb	a5,-17(s0)
    if(target == Plic_Mach_Target) {
800002d8:	fef44783          	lbu	a5,-17(s0)
800002dc:	ef89                	bnez	a5,800002f6 <PLIC_SetIrqHandler+0x32>
        mach_plic_handler[isr_num] = func;
800002de:	400007b7          	lui	a5,0x40000
800002e2:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
800002e6:	fe842783          	lw	a5,-24(s0)
800002ea:	078a                	slli	a5,a5,0x2
800002ec:	97ba                	add	a5,a5,a4
800002ee:	fe442703          	lw	a4,-28(s0)
800002f2:	c398                	sw	a4,0(a5)
    } else {
        supervisor_plic_handler[isr_num] = func;
    }
}
800002f4:	a811                	j	80000308 <PLIC_SetIrqHandler+0x44>
        supervisor_plic_handler[isr_num] = func;
800002f6:	90818713          	addi	a4,gp,-1784 # 40000088 <supervisor_plic_handler>
800002fa:	fe842783          	lw	a5,-24(s0)
800002fe:	078a                	slli	a5,a5,0x2
80000300:	97ba                	add	a5,a5,a4
80000302:	fe442703          	lw	a4,-28(s0)
80000306:	c398                	sw	a4,0(a5)
}
80000308:	0001                	nop
8000030a:	4472                	lw	s0,28(sp)
8000030c:	6105                	addi	sp,sp,32
8000030e:	8082                	ret

80000310 <PLIC_SetPriority>:
/*
 * Set PLIC irq priority
 */

void PLIC_SetPriority (uint32_t isr_num, uint8_t pri)
{
80000310:	1101                	addi	sp,sp,-32
80000312:	ce22                	sw	s0,28(sp)
80000314:	1000                	addi	s0,sp,32
80000316:	fea42623          	sw	a0,-20(s0)
8000031a:	87ae                	mv	a5,a1
8000031c:	fef405a3          	sb	a5,-21(s0)
    PLIC->PRI[isr_num] = pri;
80000320:	0c0006b7          	lui	a3,0xc000
80000324:	feb44703          	lbu	a4,-21(s0)
80000328:	fec42783          	lw	a5,-20(s0)
8000032c:	078a                	slli	a5,a5,0x2
8000032e:	97b6                	add	a5,a5,a3
80000330:	c398                	sw	a4,0(a5)
}
80000332:	0001                	nop
80000334:	4472                	lw	s0,28(sp)
80000336:	6105                	addi	sp,sp,32
80000338:	8082                	ret

8000033a <PLIC_IntEnable>:
/*
 * Enable PLIC irq
 */

void PLIC_IntEnable (uint8_t target, uint32_t isr_num)
{
8000033a:	7179                	addi	sp,sp,-48
8000033c:	d622                	sw	s0,44(sp)
8000033e:	1800                	addi	s0,sp,48
80000340:	87aa                	mv	a5,a0
80000342:	fcb42c23          	sw	a1,-40(s0)
80000346:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

    if(target == Plic_Mach_Target) {
8000034a:	fdf44783          	lbu	a5,-33(s0)
8000034e:	eb9d                	bnez	a5,80000384 <PLIC_IntEnable+0x4a>
    	value  = PLIC->MIEM0;
80000350:	0c000737          	lui	a4,0xc000
80000354:	6789                	lui	a5,0x2
80000356:	97ba                	add	a5,a5,a4
80000358:	439c                	lw	a5,0(a5)
8000035a:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
8000035e:	fd842783          	lw	a5,-40(s0)
80000362:	4705                	li	a4,1
80000364:	00f717b3          	sll	a5,a4,a5
80000368:	873e                	mv	a4,a5
8000036a:	fec42783          	lw	a5,-20(s0)
8000036e:	8fd9                	or	a5,a5,a4
80000370:	fef42623          	sw	a5,-20(s0)
    	PLIC->MIEM0 = value;
80000374:	0c000737          	lui	a4,0xc000
80000378:	6789                	lui	a5,0x2
8000037a:	97ba                	add	a5,a5,a4
8000037c:	fec42703          	lw	a4,-20(s0)
80000380:	c398                	sw	a4,0(a5)
    } else {
    	value = PLIC->UIEM0;
    	value |= (1<<isr_num);
    	PLIC->UIEM0 = value;
    }
}
80000382:	a825                	j	800003ba <PLIC_IntEnable+0x80>
    	value = PLIC->UIEM0;
80000384:	0c000737          	lui	a4,0xc000
80000388:	6789                	lui	a5,0x2
8000038a:	97ba                	add	a5,a5,a4
8000038c:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
80000390:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
80000394:	fd842783          	lw	a5,-40(s0)
80000398:	4705                	li	a4,1
8000039a:	00f717b3          	sll	a5,a4,a5
8000039e:	873e                	mv	a4,a5
800003a0:	fec42783          	lw	a5,-20(s0)
800003a4:	8fd9                	or	a5,a5,a4
800003a6:	fef42623          	sw	a5,-20(s0)
    	PLIC->UIEM0 = value;
800003aa:	0c000737          	lui	a4,0xc000
800003ae:	6789                	lui	a5,0x2
800003b0:	97ba                	add	a5,a5,a4
800003b2:	fec42703          	lw	a4,-20(s0)
800003b6:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
800003ba:	0001                	nop
800003bc:	5432                	lw	s0,44(sp)
800003be:	6145                	addi	sp,sp,48
800003c0:	8082                	ret

800003c2 <PLIC_IntDisable>:
/*
 * Disable PLIC irq
 */

void PLIC_IntDisable (uint8_t target, uint32_t isr_num)
{
800003c2:	7179                	addi	sp,sp,-48
800003c4:	d622                	sw	s0,44(sp)
800003c6:	1800                	addi	s0,sp,48
800003c8:	87aa                	mv	a5,a0
800003ca:	fcb42c23          	sw	a1,-40(s0)
800003ce:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

	if(target == Plic_Mach_Target) {
800003d2:	fdf44783          	lbu	a5,-33(s0)
800003d6:	ef8d                	bnez	a5,80000410 <PLIC_IntDisable+0x4e>
		value  = PLIC->MIEM0;
800003d8:	0c000737          	lui	a4,0xc000
800003dc:	6789                	lui	a5,0x2
800003de:	97ba                	add	a5,a5,a4
800003e0:	439c                	lw	a5,0(a5)
800003e2:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
800003e6:	fd842783          	lw	a5,-40(s0)
800003ea:	4705                	li	a4,1
800003ec:	00f717b3          	sll	a5,a4,a5
800003f0:	fff7c793          	not	a5,a5
800003f4:	873e                	mv	a4,a5
800003f6:	fec42783          	lw	a5,-20(s0)
800003fa:	8ff9                	and	a5,a5,a4
800003fc:	fef42623          	sw	a5,-20(s0)
		PLIC->MIEM0 = value;
80000400:	0c000737          	lui	a4,0xc000
80000404:	6789                	lui	a5,0x2
80000406:	97ba                	add	a5,a5,a4
80000408:	fec42703          	lw	a4,-20(s0)
8000040c:	c398                	sw	a4,0(a5)
	} else {
		value  = PLIC->UIEM0;
		value &= ~(1<<isr_num);
		PLIC->UIEM0 = value;
	}
}
8000040e:	a835                	j	8000044a <PLIC_IntDisable+0x88>
		value  = PLIC->UIEM0;
80000410:	0c000737          	lui	a4,0xc000
80000414:	6789                	lui	a5,0x2
80000416:	97ba                	add	a5,a5,a4
80000418:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
8000041c:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
80000420:	fd842783          	lw	a5,-40(s0)
80000424:	4705                	li	a4,1
80000426:	00f717b3          	sll	a5,a4,a5
8000042a:	fff7c793          	not	a5,a5
8000042e:	873e                	mv	a4,a5
80000430:	fec42783          	lw	a5,-20(s0)
80000434:	8ff9                	and	a5,a5,a4
80000436:	fef42623          	sw	a5,-20(s0)
		PLIC->UIEM0 = value;
8000043a:	0c000737          	lui	a4,0xc000
8000043e:	6789                	lui	a5,0x2
80000440:	97ba                	add	a5,a5,a4
80000442:	fec42703          	lw	a4,-20(s0)
80000446:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
8000044a:	0001                	nop
8000044c:	5432                	lw	s0,44(sp)
8000044e:	6145                	addi	sp,sp,48
80000450:	8082                	ret

80000452 <PLIC_ClaimIrq>:
/*
 * Get current isr number
 */

uint32_t PLIC_ClaimIrq (uint8_t target)
{
80000452:	1101                	addi	sp,sp,-32
80000454:	ce22                	sw	s0,28(sp)
80000456:	1000                	addi	s0,sp,32
80000458:	87aa                	mv	a5,a0
8000045a:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
8000045e:	fef44783          	lbu	a5,-17(s0)
80000462:	eb81                	bnez	a5,80000472 <PLIC_ClaimIrq+0x20>
		return (uint32_t)(PLIC->MICC);
80000464:	0c000737          	lui	a4,0xc000
80000468:	002007b7          	lui	a5,0x200
8000046c:	97ba                	add	a5,a5,a4
8000046e:	43dc                	lw	a5,4(a5)
80000470:	a039                	j	8000047e <PLIC_ClaimIrq+0x2c>
	} else {
		return (uint32_t)(PLIC->UICC);
80000472:	0c000737          	lui	a4,0xc000
80000476:	002017b7          	lui	a5,0x201
8000047a:	97ba                	add	a5,a5,a4
8000047c:	43dc                	lw	a5,4(a5)
	}
}
8000047e:	853e                	mv	a0,a5
80000480:	4472                	lw	s0,28(sp)
80000482:	6105                	addi	sp,sp,32
80000484:	8082                	ret

80000486 <PLIC_ClaimComplete>:
/*
 * Set current isr as completed
 */

void PLIC_ClaimComplete (uint8_t target, uint32_t isrnum)
{
80000486:	1101                	addi	sp,sp,-32
80000488:	ce22                	sw	s0,28(sp)
8000048a:	1000                	addi	s0,sp,32
8000048c:	87aa                	mv	a5,a0
8000048e:	feb42423          	sw	a1,-24(s0)
80000492:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
80000496:	fef44783          	lbu	a5,-17(s0)
8000049a:	eb91                	bnez	a5,800004ae <PLIC_ClaimComplete+0x28>
		PLIC->MICC = isrnum;
8000049c:	0c000737          	lui	a4,0xc000
800004a0:	002007b7          	lui	a5,0x200
800004a4:	97ba                	add	a5,a5,a4
800004a6:	fe842703          	lw	a4,-24(s0)
800004aa:	c3d8                	sw	a4,4(a5)
	} else {
		PLIC->UICC = isrnum;
	}
}
800004ac:	a809                	j	800004be <PLIC_ClaimComplete+0x38>
		PLIC->UICC = isrnum;
800004ae:	0c000737          	lui	a4,0xc000
800004b2:	002017b7          	lui	a5,0x201
800004b6:	97ba                	add	a5,a5,a4
800004b8:	fe842703          	lw	a4,-24(s0)
800004bc:	c3d8                	sw	a4,4(a5)
}
800004be:	0001                	nop
800004c0:	4472                	lw	s0,28(sp)
800004c2:	6105                	addi	sp,sp,32
800004c4:	8082                	ret

800004c6 <PLIC_SetThreshold>:

/*
 * Set threshold for irqs
 */

void PLIC_SetThreshold(uint8_t target, uint32_t value) {
800004c6:	1101                	addi	sp,sp,-32
800004c8:	ce22                	sw	s0,28(sp)
800004ca:	1000                	addi	s0,sp,32
800004cc:	87aa                	mv	a5,a0
800004ce:	feb42423          	sw	a1,-24(s0)
800004d2:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
800004d6:	fef44783          	lbu	a5,-17(s0)
800004da:	eb91                	bnez	a5,800004ee <PLIC_SetThreshold+0x28>
		PLIC->MTHR = value;
800004dc:	0c000737          	lui	a4,0xc000
800004e0:	002007b7          	lui	a5,0x200
800004e4:	97ba                	add	a5,a5,a4
800004e6:	fe842703          	lw	a4,-24(s0)
800004ea:	c398                	sw	a4,0(a5)
	} else {
		PLIC->UTHR = value;
	}
}
800004ec:	a809                	j	800004fe <PLIC_SetThreshold+0x38>
		PLIC->UTHR = value;
800004ee:	0c000737          	lui	a4,0xc000
800004f2:	002017b7          	lui	a5,0x201
800004f6:	97ba                	add	a5,a5,a4
800004f8:	fe842703          	lw	a4,-24(s0)
800004fc:	c398                	sw	a4,0(a5)
}
800004fe:	0001                	nop
80000500:	4472                	lw	s0,28(sp)
80000502:	6105                	addi	sp,sp,32
80000504:	8082                	ret

80000506 <PLIC_MachHandler>:


void PLIC_MachHandler(void) {
80000506:	1101                	addi	sp,sp,-32
80000508:	ce06                	sw	ra,28(sp)
8000050a:	cc22                	sw	s0,24(sp)
8000050c:	1000                	addi	s0,sp,32

	// handle interrupt
	uint32_t isr_num = PLIC_ClaimIrq(Plic_Mach_Target);
8000050e:	4501                	li	a0,0
80000510:	3789                	jal	80000452 <PLIC_ClaimIrq>
80000512:	fea42623          	sw	a0,-20(s0)
	// check if handler exist
	if(mach_plic_handler[isr_num] != NULL_IRQ) {
80000516:	400007b7          	lui	a5,0x40000
8000051a:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
8000051e:	fec42783          	lw	a5,-20(s0)
80000522:	078a                	slli	a5,a5,0x2
80000524:	97ba                	add	a5,a5,a4
80000526:	439c                	lw	a5,0(a5)
80000528:	cf99                	beqz	a5,80000546 <PLIC_MachHandler+0x40>
		// call isr handler
		mach_plic_handler[isr_num]();
8000052a:	400007b7          	lui	a5,0x40000
8000052e:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
80000532:	fec42783          	lw	a5,-20(s0)
80000536:	078a                	slli	a5,a5,0x2
80000538:	97ba                	add	a5,a5,a4
8000053a:	439c                	lw	a5,0(a5)
8000053c:	9782                	jalr	a5
		// set isr completes
		PLIC_ClaimComplete(Plic_Mach_Target, isr_num);
8000053e:	fec42583          	lw	a1,-20(s0)
80000542:	4501                	li	a0,0
80000544:	3789                	jal	80000486 <PLIC_ClaimComplete>
	}
}
80000546:	0001                	nop
80000548:	40f2                	lw	ra,28(sp)
8000054a:	4462                	lw	s0,24(sp)
8000054c:	6105                	addi	sp,sp,32
8000054e:	8082                	ret

80000550 <trap_handler>:
#define MCAUSE_EXCEPT_STAMOADDRMISALGN  0x6
#define MCAUSE_EXCEPT_STAMOACCSFAULT    0x7
#define MCAUSE_EXCEPT_ECALLFRM_M_MODE   0xB

void trap_handler (void)
{
80000550:	1101                	addi	sp,sp,-32
80000552:	ce06                	sw	ra,28(sp)
80000554:	cc22                	sw	s0,24(sp)
80000556:	1000                	addi	s0,sp,32
	uint32_t mcause_val = read_csr(mcause);
80000558:	342027f3          	csrr	a5,mcause
8000055c:	fef42623          	sw	a5,-20(s0)
80000560:	fec42783          	lw	a5,-20(s0)
80000564:	fef42423          	sw	a5,-24(s0)

	if((mcause_val & MCAUSE_INTERRUPT_FLAG) == 0) {
80000568:	fe842783          	lw	a5,-24(s0)
8000056c:	0207c463          	bltz	a5,80000594 <trap_handler+0x44>
		// handle exception
		switch (mcause_val & MCAUSE_EXCEPT_MASK)
80000570:	fe842783          	lw	a5,-24(s0)
80000574:	8bbd                	andi	a5,a5,15
80000576:	472d                	li	a4,11
80000578:	00f76b63          	bltu	a4,a5,8000058e <trap_handler+0x3e>
8000057c:	00279713          	slli	a4,a5,0x2
80000580:	800057b7          	lui	a5,0x80005
80000584:	5e478793          	addi	a5,a5,1508 # 800055e4 <__data_source_start+0xfffffeec>
80000588:	97ba                	add	a5,a5,a4
8000058a:	439c                	lw	a5,0(a5)
8000058c:	8782                	jr	a5
			case MCAUSE_EXCEPT_ECALLFRM_M_MODE:
				break;

			default: // MCAUSE_EXCEPT UNKNOWN

				break;
8000058e:	0001                	nop
		}

		while(1) {}; //TRAP
80000590:	0001                	nop
80000592:	bffd                	j	80000590 <trap_handler+0x40>
	} else {
		// handle interrupt
		PLIC_MachHandler();
80000594:	3f8d                	jal	80000506 <PLIC_MachHandler>
	}
}
80000596:	0001                	nop
80000598:	40f2                	lw	ra,28(sp)
8000059a:	4462                	lw	s0,24(sp)
8000059c:	6105                	addi	sp,sp,32
8000059e:	8082                	ret

800005a0 <PrintChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
void PrintChar(char c)
{
800005a0:	1101                	addi	sp,sp,-32
800005a2:	ce06                	sw	ra,28(sp)
800005a4:	cc22                	sw	s0,24(sp)
800005a6:	1000                	addi	s0,sp,32
800005a8:	87aa                	mv	a5,a0
800005aa:	fef407a3          	sb	a5,-17(s0)
	retarget_put_char(c);
800005ae:	fef44783          	lbu	a5,-17(s0)
800005b2:	853e                	mv	a0,a5
800005b4:	32d000ef          	jal	ra,800010e0 <retarget_put_char>
}
800005b8:	0001                	nop
800005ba:	40f2                	lw	ra,28(sp)
800005bc:	4462                	lw	s0,24(sp)
800005be:	6105                	addi	sp,sp,32
800005c0:	8082                	ret

800005c2 <PutChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
signed int PutChar(char *pStr, char c)
{
800005c2:	1101                	addi	sp,sp,-32
800005c4:	ce22                	sw	s0,28(sp)
800005c6:	1000                	addi	s0,sp,32
800005c8:	fea42623          	sw	a0,-20(s0)
800005cc:	87ae                	mv	a5,a1
800005ce:	fef405a3          	sb	a5,-21(s0)
    *pStr = c;
800005d2:	fec42783          	lw	a5,-20(s0)
800005d6:	feb44703          	lbu	a4,-21(s0)
800005da:	00e78023          	sb	a4,0(a5)
    return 1;
800005de:	4785                	li	a5,1
}
800005e0:	853e                	mv	a0,a5
800005e2:	4472                	lw	s0,28(sp)
800005e4:	6105                	addi	sp,sp,32
800005e6:	8082                	ret

800005e8 <PutString>:
 * @param  pStr     Storage string.
 * @param  pSource  Source string.
 * @return  The size of the written
 */
signed int PutString(char *pStr, const char *pSource)
{
800005e8:	7179                	addi	sp,sp,-48
800005ea:	d622                	sw	s0,44(sp)
800005ec:	1800                	addi	s0,sp,48
800005ee:	fca42e23          	sw	a0,-36(s0)
800005f2:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
800005f6:	fe042623          	sw	zero,-20(s0)

    while (*pSource != 0) {
800005fa:	a035                	j	80000626 <PutString+0x3e>

        *pStr++ = *pSource++;
800005fc:	fd842703          	lw	a4,-40(s0)
80000600:	00170793          	addi	a5,a4,1 # c000001 <STACK_SIZE+0xbfff801>
80000604:	fcf42c23          	sw	a5,-40(s0)
80000608:	fdc42783          	lw	a5,-36(s0)
8000060c:	00178693          	addi	a3,a5,1
80000610:	fcd42e23          	sw	a3,-36(s0)
80000614:	00074703          	lbu	a4,0(a4)
80000618:	00e78023          	sb	a4,0(a5)
        num++;
8000061c:	fec42783          	lw	a5,-20(s0)
80000620:	0785                	addi	a5,a5,1
80000622:	fef42623          	sw	a5,-20(s0)
    while (*pSource != 0) {
80000626:	fd842783          	lw	a5,-40(s0)
8000062a:	0007c783          	lbu	a5,0(a5)
8000062e:	f7f9                	bnez	a5,800005fc <PutString+0x14>
    }

    return num;
80000630:	fec42783          	lw	a5,-20(s0)
}
80000634:	853e                	mv	a0,a5
80000636:	5432                	lw	s0,44(sp)
80000638:	6145                	addi	sp,sp,48
8000063a:	8082                	ret

8000063c <PutUnsignedInt>:
signed int PutUnsignedInt(
    char *pStr,
    char fill,
    signed int width,
    unsigned int value)
{
8000063c:	7179                	addi	sp,sp,-48
8000063e:	d606                	sw	ra,44(sp)
80000640:	d422                	sw	s0,40(sp)
80000642:	1800                	addi	s0,sp,48
80000644:	fca42e23          	sw	a0,-36(s0)
80000648:	87ae                	mv	a5,a1
8000064a:	fcc42a23          	sw	a2,-44(s0)
8000064e:	fcd42823          	sw	a3,-48(s0)
80000652:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000656:	fe042623          	sw	zero,-20(s0)

    /* Take current digit into account when calculating width */
    width--;
8000065a:	fd442783          	lw	a5,-44(s0)
8000065e:	17fd                	addi	a5,a5,-1
80000660:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((value / 10) > 0) {
80000664:	fd042703          	lw	a4,-48(s0)
80000668:	47a5                	li	a5,9
8000066a:	04e7ff63          	bgeu	a5,a4,800006c8 <PutUnsignedInt+0x8c>

        num = PutUnsignedInt(pStr, fill, width, value / 10);
8000066e:	fd042703          	lw	a4,-48(s0)
80000672:	47a9                	li	a5,10
80000674:	02f75733          	divu	a4,a4,a5
80000678:	fdb44783          	lbu	a5,-37(s0)
8000067c:	86ba                	mv	a3,a4
8000067e:	fd442603          	lw	a2,-44(s0)
80000682:	85be                	mv	a1,a5
80000684:	fdc42503          	lw	a0,-36(s0)
80000688:	3f55                	jal	8000063c <PutUnsignedInt>
8000068a:	fea42623          	sw	a0,-20(s0)
        pStr += num;
8000068e:	fec42783          	lw	a5,-20(s0)
80000692:	fdc42703          	lw	a4,-36(s0)
80000696:	97ba                	add	a5,a5,a4
80000698:	fcf42e23          	sw	a5,-36(s0)
8000069c:	a815                	j	800006d0 <PutUnsignedInt+0x94>
    /* Write filler characters */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
8000069e:	fdb44783          	lbu	a5,-37(s0)
800006a2:	85be                	mv	a1,a5
800006a4:	fdc42503          	lw	a0,-36(s0)
800006a8:	3f29                	jal	800005c2 <PutChar>
            pStr++;
800006aa:	fdc42783          	lw	a5,-36(s0)
800006ae:	0785                	addi	a5,a5,1
800006b0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800006b4:	fec42783          	lw	a5,-20(s0)
800006b8:	0785                	addi	a5,a5,1
800006ba:	fef42623          	sw	a5,-20(s0)
            width--;
800006be:	fd442783          	lw	a5,-44(s0)
800006c2:	17fd                	addi	a5,a5,-1
800006c4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800006c8:	fd442783          	lw	a5,-44(s0)
800006cc:	fcf049e3          	bgtz	a5,8000069e <PutUnsignedInt+0x62>
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (value % 10) + '0');
800006d0:	fd042703          	lw	a4,-48(s0)
800006d4:	47a9                	li	a5,10
800006d6:	02f777b3          	remu	a5,a4,a5
800006da:	0ff7f793          	zext.b	a5,a5
800006de:	03078793          	addi	a5,a5,48
800006e2:	0ff7f793          	zext.b	a5,a5
800006e6:	85be                	mv	a1,a5
800006e8:	fdc42503          	lw	a0,-36(s0)
800006ec:	3dd9                	jal	800005c2 <PutChar>
800006ee:	872a                	mv	a4,a0
800006f0:	fec42783          	lw	a5,-20(s0)
800006f4:	97ba                	add	a5,a5,a4
800006f6:	fef42623          	sw	a5,-20(s0)

    return num;
800006fa:	fec42783          	lw	a5,-20(s0)
}
800006fe:	853e                	mv	a0,a5
80000700:	50b2                	lw	ra,44(sp)
80000702:	5422                	lw	s0,40(sp)
80000704:	6145                	addi	sp,sp,48
80000706:	8082                	ret

80000708 <PutSignedInt>:
signed int PutSignedInt(
    char *pStr,
    char fill,
    signed int width,
    signed int value)
{
80000708:	7179                	addi	sp,sp,-48
8000070a:	d606                	sw	ra,44(sp)
8000070c:	d422                	sw	s0,40(sp)
8000070e:	1800                	addi	s0,sp,48
80000710:	fca42e23          	sw	a0,-36(s0)
80000714:	87ae                	mv	a5,a1
80000716:	fcc42a23          	sw	a2,-44(s0)
8000071a:	fcd42823          	sw	a3,-48(s0)
8000071e:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000722:	fe042623          	sw	zero,-20(s0)
    unsigned int absolute;

    /* Compute absolute value */
    if (value < 0) {
80000726:	fd042783          	lw	a5,-48(s0)
8000072a:	0007d963          	bgez	a5,8000073c <PutSignedInt+0x34>

        absolute = -value;
8000072e:	fd042783          	lw	a5,-48(s0)
80000732:	40f007b3          	neg	a5,a5
80000736:	fef42423          	sw	a5,-24(s0)
8000073a:	a029                	j	80000744 <PutSignedInt+0x3c>
    }
    else {

        absolute = value;
8000073c:	fd042783          	lw	a5,-48(s0)
80000740:	fef42423          	sw	a5,-24(s0)
    }

    /* Take current digit into account when calculating width */
    width--;
80000744:	fd442783          	lw	a5,-44(s0)
80000748:	17fd                	addi	a5,a5,-1
8000074a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((absolute / 10) > 0) {
8000074e:	fe842703          	lw	a4,-24(s0)
80000752:	47a5                	li	a5,9
80000754:	06e7f363          	bgeu	a5,a4,800007ba <PutSignedInt+0xb2>

        if (value < 0) {
80000758:	fd042783          	lw	a5,-48(s0)
8000075c:	0207d663          	bgez	a5,80000788 <PutSignedInt+0x80>

            num = PutSignedInt(pStr, fill, width, -(absolute / 10));
80000760:	fe842703          	lw	a4,-24(s0)
80000764:	47a9                	li	a5,10
80000766:	02f757b3          	divu	a5,a4,a5
8000076a:	40f007b3          	neg	a5,a5
8000076e:	873e                	mv	a4,a5
80000770:	fdb44783          	lbu	a5,-37(s0)
80000774:	86ba                	mv	a3,a4
80000776:	fd442603          	lw	a2,-44(s0)
8000077a:	85be                	mv	a1,a5
8000077c:	fdc42503          	lw	a0,-36(s0)
80000780:	3761                	jal	80000708 <PutSignedInt>
80000782:	fea42623          	sw	a0,-20(s0)
80000786:	a015                	j	800007aa <PutSignedInt+0xa2>
        }
        else {

            num = PutSignedInt(pStr, fill, width, absolute / 10);
80000788:	fe842703          	lw	a4,-24(s0)
8000078c:	47a9                	li	a5,10
8000078e:	02f757b3          	divu	a5,a4,a5
80000792:	873e                	mv	a4,a5
80000794:	fdb44783          	lbu	a5,-37(s0)
80000798:	86ba                	mv	a3,a4
8000079a:	fd442603          	lw	a2,-44(s0)
8000079e:	85be                	mv	a1,a5
800007a0:	fdc42503          	lw	a0,-36(s0)
800007a4:	3795                	jal	80000708 <PutSignedInt>
800007a6:	fea42623          	sw	a0,-20(s0)
        }
        pStr += num;
800007aa:	fec42783          	lw	a5,-20(s0)
800007ae:	fdc42703          	lw	a4,-36(s0)
800007b2:	97ba                	add	a5,a5,a4
800007b4:	fcf42e23          	sw	a5,-36(s0)
800007b8:	a885                	j	80000828 <PutSignedInt+0x120>
    }
    else {

        /* Reserve space for sign */
        if (value < 0) {
800007ba:	fd042783          	lw	a5,-48(s0)
800007be:	0207dd63          	bgez	a5,800007f8 <PutSignedInt+0xf0>

            width--;
800007c2:	fd442783          	lw	a5,-44(s0)
800007c6:	17fd                	addi	a5,a5,-1
800007c8:	fcf42a23          	sw	a5,-44(s0)
        }

        /* Write filler characters */
        while (width > 0) {
800007cc:	a035                	j	800007f8 <PutSignedInt+0xf0>

            PutChar(pStr, fill);
800007ce:	fdb44783          	lbu	a5,-37(s0)
800007d2:	85be                	mv	a1,a5
800007d4:	fdc42503          	lw	a0,-36(s0)
800007d8:	33ed                	jal	800005c2 <PutChar>
            pStr++;
800007da:	fdc42783          	lw	a5,-36(s0)
800007de:	0785                	addi	a5,a5,1
800007e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800007e4:	fec42783          	lw	a5,-20(s0)
800007e8:	0785                	addi	a5,a5,1
800007ea:	fef42623          	sw	a5,-20(s0)
            width--;
800007ee:	fd442783          	lw	a5,-44(s0)
800007f2:	17fd                	addi	a5,a5,-1
800007f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800007f8:	fd442783          	lw	a5,-44(s0)
800007fc:	fcf049e3          	bgtz	a5,800007ce <PutSignedInt+0xc6>
        }

        /* Write sign */
        if (value < 0) {
80000800:	fd042783          	lw	a5,-48(s0)
80000804:	0207d263          	bgez	a5,80000828 <PutSignedInt+0x120>

            num += PutChar(pStr, '-');
80000808:	02d00593          	li	a1,45
8000080c:	fdc42503          	lw	a0,-36(s0)
80000810:	3b4d                	jal	800005c2 <PutChar>
80000812:	872a                	mv	a4,a0
80000814:	fec42783          	lw	a5,-20(s0)
80000818:	97ba                	add	a5,a5,a4
8000081a:	fef42623          	sw	a5,-20(s0)
            pStr++;
8000081e:	fdc42783          	lw	a5,-36(s0)
80000822:	0785                	addi	a5,a5,1
80000824:	fcf42e23          	sw	a5,-36(s0)
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (absolute % 10) + '0');
80000828:	fe842703          	lw	a4,-24(s0)
8000082c:	47a9                	li	a5,10
8000082e:	02f777b3          	remu	a5,a4,a5
80000832:	0ff7f793          	zext.b	a5,a5
80000836:	03078793          	addi	a5,a5,48
8000083a:	0ff7f793          	zext.b	a5,a5
8000083e:	85be                	mv	a1,a5
80000840:	fdc42503          	lw	a0,-36(s0)
80000844:	3bbd                	jal	800005c2 <PutChar>
80000846:	872a                	mv	a4,a0
80000848:	fec42783          	lw	a5,-20(s0)
8000084c:	97ba                	add	a5,a5,a4
8000084e:	fef42623          	sw	a5,-20(s0)

    return num;
80000852:	fec42783          	lw	a5,-20(s0)
}
80000856:	853e                	mv	a0,a5
80000858:	50b2                	lw	ra,44(sp)
8000085a:	5422                	lw	s0,40(sp)
8000085c:	6145                	addi	sp,sp,48
8000085e:	8082                	ret

80000860 <PutHexa>:
    char *pStr,
    char fill,
    signed int width,
    unsigned char maj,
    unsigned int value)
{
80000860:	7179                	addi	sp,sp,-48
80000862:	d606                	sw	ra,44(sp)
80000864:	d422                	sw	s0,40(sp)
80000866:	1800                	addi	s0,sp,48
80000868:	fca42e23          	sw	a0,-36(s0)
8000086c:	87ae                	mv	a5,a1
8000086e:	fcc42a23          	sw	a2,-44(s0)
80000872:	fce42823          	sw	a4,-48(s0)
80000876:	fcf40da3          	sb	a5,-37(s0)
8000087a:	87b6                	mv	a5,a3
8000087c:	fcf40d23          	sb	a5,-38(s0)
    signed int num = 0;
80000880:	fe042623          	sw	zero,-20(s0)

    /* Decrement width */
    width--;
80000884:	fd442783          	lw	a5,-44(s0)
80000888:	17fd                	addi	a5,a5,-1
8000088a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively output upper digits */
    if ((value >> 4) > 0) {
8000088e:	fd042783          	lw	a5,-48(s0)
80000892:	8391                	srli	a5,a5,0x4
80000894:	c3b5                	beqz	a5,800008f8 <PutHexa+0x98>

        num += PutHexa(pStr, fill, width, maj, value >> 4);
80000896:	fd042783          	lw	a5,-48(s0)
8000089a:	0047d713          	srli	a4,a5,0x4
8000089e:	fda44683          	lbu	a3,-38(s0)
800008a2:	fdb44783          	lbu	a5,-37(s0)
800008a6:	fd442603          	lw	a2,-44(s0)
800008aa:	85be                	mv	a1,a5
800008ac:	fdc42503          	lw	a0,-36(s0)
800008b0:	3f45                	jal	80000860 <PutHexa>
800008b2:	872a                	mv	a4,a0
800008b4:	fec42783          	lw	a5,-20(s0)
800008b8:	97ba                	add	a5,a5,a4
800008ba:	fef42623          	sw	a5,-20(s0)
        pStr += num;
800008be:	fec42783          	lw	a5,-20(s0)
800008c2:	fdc42703          	lw	a4,-36(s0)
800008c6:	97ba                	add	a5,a5,a4
800008c8:	fcf42e23          	sw	a5,-36(s0)
800008cc:	a815                	j	80000900 <PutHexa+0xa0>
    /* Write filler chars */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
800008ce:	fdb44783          	lbu	a5,-37(s0)
800008d2:	85be                	mv	a1,a5
800008d4:	fdc42503          	lw	a0,-36(s0)
800008d8:	31ed                	jal	800005c2 <PutChar>
            pStr++;
800008da:	fdc42783          	lw	a5,-36(s0)
800008de:	0785                	addi	a5,a5,1
800008e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800008e4:	fec42783          	lw	a5,-20(s0)
800008e8:	0785                	addi	a5,a5,1
800008ea:	fef42623          	sw	a5,-20(s0)
            width--;
800008ee:	fd442783          	lw	a5,-44(s0)
800008f2:	17fd                	addi	a5,a5,-1
800008f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800008f8:	fd442783          	lw	a5,-44(s0)
800008fc:	fcf049e3          	bgtz	a5,800008ce <PutHexa+0x6e>
        }
    }

    /* Write current digit */
    if ((value & 0xF) < 10) {
80000900:	fd042783          	lw	a5,-48(s0)
80000904:	00f7f713          	andi	a4,a5,15
80000908:	47a5                	li	a5,9
8000090a:	02e7e263          	bltu	a5,a4,8000092e <PutHexa+0xce>

        PutChar(pStr, (value & 0xF) + '0');
8000090e:	fd042783          	lw	a5,-48(s0)
80000912:	0ff7f793          	zext.b	a5,a5
80000916:	8bbd                	andi	a5,a5,15
80000918:	0ff7f793          	zext.b	a5,a5
8000091c:	03078793          	addi	a5,a5,48
80000920:	0ff7f793          	zext.b	a5,a5
80000924:	85be                	mv	a1,a5
80000926:	fdc42503          	lw	a0,-36(s0)
8000092a:	3961                	jal	800005c2 <PutChar>
8000092c:	a099                	j	80000972 <PutHexa+0x112>
    }
    else if (maj) {
8000092e:	fda44783          	lbu	a5,-38(s0)
80000932:	c38d                	beqz	a5,80000954 <PutHexa+0xf4>

        PutChar(pStr, (value & 0xF) - 10 + 'A');
80000934:	fd042783          	lw	a5,-48(s0)
80000938:	0ff7f793          	zext.b	a5,a5
8000093c:	8bbd                	andi	a5,a5,15
8000093e:	0ff7f793          	zext.b	a5,a5
80000942:	03778793          	addi	a5,a5,55
80000946:	0ff7f793          	zext.b	a5,a5
8000094a:	85be                	mv	a1,a5
8000094c:	fdc42503          	lw	a0,-36(s0)
80000950:	398d                	jal	800005c2 <PutChar>
80000952:	a005                	j	80000972 <PutHexa+0x112>
    }
    else {

        PutChar(pStr, (value & 0xF) - 10 + 'a');
80000954:	fd042783          	lw	a5,-48(s0)
80000958:	0ff7f793          	zext.b	a5,a5
8000095c:	8bbd                	andi	a5,a5,15
8000095e:	0ff7f793          	zext.b	a5,a5
80000962:	05778793          	addi	a5,a5,87
80000966:	0ff7f793          	zext.b	a5,a5
8000096a:	85be                	mv	a1,a5
8000096c:	fdc42503          	lw	a0,-36(s0)
80000970:	3989                	jal	800005c2 <PutChar>
    }
    num++;
80000972:	fec42783          	lw	a5,-20(s0)
80000976:	0785                	addi	a5,a5,1
80000978:	fef42623          	sw	a5,-20(s0)

    return num;
8000097c:	fec42783          	lw	a5,-20(s0)
}
80000980:	853e                	mv	a0,a5
80000982:	50b2                	lw	ra,44(sp)
80000984:	5422                	lw	s0,40(sp)
80000986:	6145                	addi	sp,sp,48
80000988:	8082                	ret

8000098a <vsnprintf>:
 * @param ap      Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsnprintf(char *pStr, size_t length, const char *pFormat, va_list ap)
{
8000098a:	7179                	addi	sp,sp,-48
8000098c:	d606                	sw	ra,44(sp)
8000098e:	d422                	sw	s0,40(sp)
80000990:	1800                	addi	s0,sp,48
80000992:	fca42e23          	sw	a0,-36(s0)
80000996:	fcb42c23          	sw	a1,-40(s0)
8000099a:	fcc42a23          	sw	a2,-44(s0)
8000099e:	fcd42823          	sw	a3,-48(s0)
    char          fill;
    unsigned char width;
    signed int    num = 0;
800009a2:	fe042423          	sw	zero,-24(s0)
    signed int    size = 0;
800009a6:	fe042223          	sw	zero,-28(s0)

    /* Clear the string */
    if (pStr) {
800009aa:	fdc42783          	lw	a5,-36(s0)
800009ae:	26078163          	beqz	a5,80000c10 <vsnprintf+0x286>

        *pStr = 0;
800009b2:	fdc42783          	lw	a5,-36(s0)
800009b6:	00078023          	sb	zero,0(a5)
    }

    /* Phase string */
    while (*pFormat != 0 && size < length) {
800009ba:	ac99                	j	80000c10 <vsnprintf+0x286>

        /* Normal character */
        if (*pFormat != '%') {
800009bc:	fd442783          	lw	a5,-44(s0)
800009c0:	0007c703          	lbu	a4,0(a5)
800009c4:	02500793          	li	a5,37
800009c8:	02f70863          	beq	a4,a5,800009f8 <vsnprintf+0x6e>

            *pStr++ = *pFormat++;
800009cc:	fd442703          	lw	a4,-44(s0)
800009d0:	00170793          	addi	a5,a4,1
800009d4:	fcf42a23          	sw	a5,-44(s0)
800009d8:	fdc42783          	lw	a5,-36(s0)
800009dc:	00178693          	addi	a3,a5,1
800009e0:	fcd42e23          	sw	a3,-36(s0)
800009e4:	00074703          	lbu	a4,0(a4)
800009e8:	00e78023          	sb	a4,0(a5)
            size++;
800009ec:	fe442783          	lw	a5,-28(s0)
800009f0:	0785                	addi	a5,a5,1
800009f2:	fef42223          	sw	a5,-28(s0)
800009f6:	ac29                	j	80000c10 <vsnprintf+0x286>
        }
        /* Escaped '%' */
        else if (*(pFormat+1) == '%') {
800009f8:	fd442783          	lw	a5,-44(s0)
800009fc:	0785                	addi	a5,a5,1
800009fe:	0007c703          	lbu	a4,0(a5)
80000a02:	02500793          	li	a5,37
80000a06:	02f71763          	bne	a4,a5,80000a34 <vsnprintf+0xaa>

            *pStr++ = '%';
80000a0a:	fdc42783          	lw	a5,-36(s0)
80000a0e:	00178713          	addi	a4,a5,1
80000a12:	fce42e23          	sw	a4,-36(s0)
80000a16:	02500713          	li	a4,37
80000a1a:	00e78023          	sb	a4,0(a5)
            pFormat += 2;
80000a1e:	fd442783          	lw	a5,-44(s0)
80000a22:	0789                	addi	a5,a5,2
80000a24:	fcf42a23          	sw	a5,-44(s0)
            size++;
80000a28:	fe442783          	lw	a5,-28(s0)
80000a2c:	0785                	addi	a5,a5,1
80000a2e:	fef42223          	sw	a5,-28(s0)
80000a32:	aaf9                	j	80000c10 <vsnprintf+0x286>
        }
        /* Token delimiter */
        else {

            fill = ' ';
80000a34:	02000793          	li	a5,32
80000a38:	fef407a3          	sb	a5,-17(s0)
            width = 0;
80000a3c:	fe040723          	sb	zero,-18(s0)
            pFormat++;
80000a40:	fd442783          	lw	a5,-44(s0)
80000a44:	0785                	addi	a5,a5,1
80000a46:	fcf42a23          	sw	a5,-44(s0)

            /* Parse filler */
            if (*pFormat == '0') {
80000a4a:	fd442783          	lw	a5,-44(s0)
80000a4e:	0007c703          	lbu	a4,0(a5)
80000a52:	03000793          	li	a5,48
80000a56:	04f71563          	bne	a4,a5,80000aa0 <vsnprintf+0x116>

                fill = '0';
80000a5a:	03000793          	li	a5,48
80000a5e:	fef407a3          	sb	a5,-17(s0)
                pFormat++;
80000a62:	fd442783          	lw	a5,-44(s0)
80000a66:	0785                	addi	a5,a5,1
80000a68:	fcf42a23          	sw	a5,-44(s0)
            }

            /* Parse width */
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000a6c:	a815                	j	80000aa0 <vsnprintf+0x116>

                width = (width*10) + *pFormat-'0';
80000a6e:	fee44783          	lbu	a5,-18(s0)
80000a72:	873e                	mv	a4,a5
80000a74:	87ba                	mv	a5,a4
80000a76:	078a                	slli	a5,a5,0x2
80000a78:	97ba                	add	a5,a5,a4
80000a7a:	0786                	slli	a5,a5,0x1
80000a7c:	0ff7f713          	zext.b	a4,a5
80000a80:	fd442783          	lw	a5,-44(s0)
80000a84:	0007c783          	lbu	a5,0(a5)
80000a88:	97ba                	add	a5,a5,a4
80000a8a:	0ff7f793          	zext.b	a5,a5
80000a8e:	fd078793          	addi	a5,a5,-48
80000a92:	fef40723          	sb	a5,-18(s0)
                pFormat++;
80000a96:	fd442783          	lw	a5,-44(s0)
80000a9a:	0785                	addi	a5,a5,1
80000a9c:	fcf42a23          	sw	a5,-44(s0)
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000aa0:	fd442783          	lw	a5,-44(s0)
80000aa4:	0007c703          	lbu	a4,0(a5)
80000aa8:	02f00793          	li	a5,47
80000aac:	00e7fa63          	bgeu	a5,a4,80000ac0 <vsnprintf+0x136>
80000ab0:	fd442783          	lw	a5,-44(s0)
80000ab4:	0007c703          	lbu	a4,0(a5)
80000ab8:	03900793          	li	a5,57
80000abc:	fae7f9e3          	bgeu	a5,a4,80000a6e <vsnprintf+0xe4>
            }

            /* Check if there is enough space */
            if (size + width > length) {
80000ac0:	fee44703          	lbu	a4,-18(s0)
80000ac4:	fe442783          	lw	a5,-28(s0)
80000ac8:	97ba                	add	a5,a5,a4
80000aca:	873e                	mv	a4,a5
80000acc:	fd842783          	lw	a5,-40(s0)
80000ad0:	00e7fe63          	bgeu	a5,a4,80000aec <vsnprintf+0x162>

                width = length - size;
80000ad4:	fd842783          	lw	a5,-40(s0)
80000ad8:	0ff7f713          	zext.b	a4,a5
80000adc:	fe442783          	lw	a5,-28(s0)
80000ae0:	0ff7f793          	zext.b	a5,a5
80000ae4:	40f707b3          	sub	a5,a4,a5
80000ae8:	fef40723          	sb	a5,-18(s0)
            }

            /* Parse type */
            switch (*pFormat) {
80000aec:	fd442783          	lw	a5,-44(s0)
80000af0:	0007c783          	lbu	a5,0(a5)
80000af4:	fa878793          	addi	a5,a5,-88
80000af8:	02000713          	li	a4,32
80000afc:	0ef76563          	bltu	a4,a5,80000be6 <vsnprintf+0x25c>
80000b00:	00279713          	slli	a4,a5,0x2
80000b04:	800057b7          	lui	a5,0x80005
80000b08:	61478793          	addi	a5,a5,1556 # 80005614 <__data_source_start+0xffffff1c>
80000b0c:	97ba                	add	a5,a5,a4
80000b0e:	439c                	lw	a5,0(a5)
80000b10:	8782                	jr	a5
            case 'd':
            case 'i': num = PutSignedInt(pStr, fill, width, va_arg(ap, signed int)); break;
80000b12:	fee44603          	lbu	a2,-18(s0)
80000b16:	fd042783          	lw	a5,-48(s0)
80000b1a:	00478713          	addi	a4,a5,4
80000b1e:	fce42823          	sw	a4,-48(s0)
80000b22:	4398                	lw	a4,0(a5)
80000b24:	fef44783          	lbu	a5,-17(s0)
80000b28:	86ba                	mv	a3,a4
80000b2a:	85be                	mv	a1,a5
80000b2c:	fdc42503          	lw	a0,-36(s0)
80000b30:	3ee1                	jal	80000708 <PutSignedInt>
80000b32:	fea42423          	sw	a0,-24(s0)
80000b36:	a855                	j	80000bea <vsnprintf+0x260>
            case 'u': num = PutUnsignedInt(pStr, fill, width, va_arg(ap, unsigned int)); break;
80000b38:	fee44603          	lbu	a2,-18(s0)
80000b3c:	fd042783          	lw	a5,-48(s0)
80000b40:	00478713          	addi	a4,a5,4
80000b44:	fce42823          	sw	a4,-48(s0)
80000b48:	4398                	lw	a4,0(a5)
80000b4a:	fef44783          	lbu	a5,-17(s0)
80000b4e:	86ba                	mv	a3,a4
80000b50:	85be                	mv	a1,a5
80000b52:	fdc42503          	lw	a0,-36(s0)
80000b56:	34dd                	jal	8000063c <PutUnsignedInt>
80000b58:	fea42423          	sw	a0,-24(s0)
80000b5c:	a079                	j	80000bea <vsnprintf+0x260>
            case 'x': num = PutHexa(pStr, fill, width, 0, va_arg(ap, unsigned int)); break;
80000b5e:	fee44603          	lbu	a2,-18(s0)
80000b62:	fd042783          	lw	a5,-48(s0)
80000b66:	00478713          	addi	a4,a5,4
80000b6a:	fce42823          	sw	a4,-48(s0)
80000b6e:	4398                	lw	a4,0(a5)
80000b70:	fef44783          	lbu	a5,-17(s0)
80000b74:	4681                	li	a3,0
80000b76:	85be                	mv	a1,a5
80000b78:	fdc42503          	lw	a0,-36(s0)
80000b7c:	31d5                	jal	80000860 <PutHexa>
80000b7e:	fea42423          	sw	a0,-24(s0)
80000b82:	a0a5                	j	80000bea <vsnprintf+0x260>
            case 'X': num = PutHexa(pStr, fill, width, 1, va_arg(ap, unsigned int)); break;
80000b84:	fee44603          	lbu	a2,-18(s0)
80000b88:	fd042783          	lw	a5,-48(s0)
80000b8c:	00478713          	addi	a4,a5,4
80000b90:	fce42823          	sw	a4,-48(s0)
80000b94:	4398                	lw	a4,0(a5)
80000b96:	fef44783          	lbu	a5,-17(s0)
80000b9a:	4685                	li	a3,1
80000b9c:	85be                	mv	a1,a5
80000b9e:	fdc42503          	lw	a0,-36(s0)
80000ba2:	397d                	jal	80000860 <PutHexa>
80000ba4:	fea42423          	sw	a0,-24(s0)
80000ba8:	a089                	j	80000bea <vsnprintf+0x260>
            case 's': num = PutString(pStr, va_arg(ap, char *)); break;
80000baa:	fd042783          	lw	a5,-48(s0)
80000bae:	00478713          	addi	a4,a5,4
80000bb2:	fce42823          	sw	a4,-48(s0)
80000bb6:	439c                	lw	a5,0(a5)
80000bb8:	85be                	mv	a1,a5
80000bba:	fdc42503          	lw	a0,-36(s0)
80000bbe:	342d                	jal	800005e8 <PutString>
80000bc0:	fea42423          	sw	a0,-24(s0)
80000bc4:	a01d                	j	80000bea <vsnprintf+0x260>
            case 'c': num = PutChar(pStr, va_arg(ap, unsigned int)); break;
80000bc6:	fd042783          	lw	a5,-48(s0)
80000bca:	00478713          	addi	a4,a5,4
80000bce:	fce42823          	sw	a4,-48(s0)
80000bd2:	439c                	lw	a5,0(a5)
80000bd4:	0ff7f793          	zext.b	a5,a5
80000bd8:	85be                	mv	a1,a5
80000bda:	fdc42503          	lw	a0,-36(s0)
80000bde:	32d5                	jal	800005c2 <PutChar>
80000be0:	fea42423          	sw	a0,-24(s0)
80000be4:	a019                	j	80000bea <vsnprintf+0x260>
            default:
                return EOF;
80000be6:	57fd                	li	a5,-1
80000be8:	a895                	j	80000c5c <vsnprintf+0x2d2>
            }

            pFormat++;
80000bea:	fd442783          	lw	a5,-44(s0)
80000bee:	0785                	addi	a5,a5,1
80000bf0:	fcf42a23          	sw	a5,-44(s0)
            pStr += num;
80000bf4:	fe842783          	lw	a5,-24(s0)
80000bf8:	fdc42703          	lw	a4,-36(s0)
80000bfc:	97ba                	add	a5,a5,a4
80000bfe:	fcf42e23          	sw	a5,-36(s0)
            size += num;
80000c02:	fe442703          	lw	a4,-28(s0)
80000c06:	fe842783          	lw	a5,-24(s0)
80000c0a:	97ba                	add	a5,a5,a4
80000c0c:	fef42223          	sw	a5,-28(s0)
    while (*pFormat != 0 && size < length) {
80000c10:	fd442783          	lw	a5,-44(s0)
80000c14:	0007c783          	lbu	a5,0(a5)
80000c18:	c799                	beqz	a5,80000c26 <vsnprintf+0x29c>
80000c1a:	fe442783          	lw	a5,-28(s0)
80000c1e:	fd842703          	lw	a4,-40(s0)
80000c22:	d8e7ede3          	bltu	a5,a4,800009bc <vsnprintf+0x32>
        }
    }

    /* NULL-terminated (final \0 is not counted) */
    if (size < length) {
80000c26:	fe442783          	lw	a5,-28(s0)
80000c2a:	fd842703          	lw	a4,-40(s0)
80000c2e:	00e7f763          	bgeu	a5,a4,80000c3c <vsnprintf+0x2b2>

        *pStr = 0;
80000c32:	fdc42783          	lw	a5,-36(s0)
80000c36:	00078023          	sb	zero,0(a5)
80000c3a:	a839                	j	80000c58 <vsnprintf+0x2ce>
    }
    else {

        *(--pStr) = 0;
80000c3c:	fdc42783          	lw	a5,-36(s0)
80000c40:	17fd                	addi	a5,a5,-1
80000c42:	fcf42e23          	sw	a5,-36(s0)
80000c46:	fdc42783          	lw	a5,-36(s0)
80000c4a:	00078023          	sb	zero,0(a5)
        size--;
80000c4e:	fe442783          	lw	a5,-28(s0)
80000c52:	17fd                	addi	a5,a5,-1
80000c54:	fef42223          	sw	a5,-28(s0)
    }

    return size;
80000c58:	fe442783          	lw	a5,-28(s0)
}
80000c5c:	853e                	mv	a0,a5
80000c5e:	50b2                	lw	ra,44(sp)
80000c60:	5422                	lw	s0,40(sp)
80000c62:	6145                	addi	sp,sp,48
80000c64:	8082                	ret

80000c66 <snprintf>:
 * @param ...     Other arguments
 *
 * @return  The number of characters written.
 */
signed int snprintf(char *pString, size_t length, const char *pFormat, ...)
{
80000c66:	715d                	addi	sp,sp,-80
80000c68:	d606                	sw	ra,44(sp)
80000c6a:	d422                	sw	s0,40(sp)
80000c6c:	1800                	addi	s0,sp,48
80000c6e:	fca42e23          	sw	a0,-36(s0)
80000c72:	fcb42c23          	sw	a1,-40(s0)
80000c76:	fcc42a23          	sw	a2,-44(s0)
80000c7a:	c454                	sw	a3,12(s0)
80000c7c:	c818                	sw	a4,16(s0)
80000c7e:	c85c                	sw	a5,20(s0)
80000c80:	01042c23          	sw	a6,24(s0)
80000c84:	01142e23          	sw	a7,28(s0)
    va_list    ap;
    signed int rc;

    va_start(ap, pFormat);
80000c88:	02040793          	addi	a5,s0,32
80000c8c:	fcf42823          	sw	a5,-48(s0)
80000c90:	fd042783          	lw	a5,-48(s0)
80000c94:	17b1                	addi	a5,a5,-20
80000c96:	fef42423          	sw	a5,-24(s0)
    rc = vsnprintf(pString, length, pFormat, ap);
80000c9a:	fe842783          	lw	a5,-24(s0)
80000c9e:	86be                	mv	a3,a5
80000ca0:	fd442603          	lw	a2,-44(s0)
80000ca4:	fd842583          	lw	a1,-40(s0)
80000ca8:	fdc42503          	lw	a0,-36(s0)
80000cac:	39f9                	jal	8000098a <vsnprintf>
80000cae:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return rc;
80000cb2:	fec42783          	lw	a5,-20(s0)
}
80000cb6:	853e                	mv	a0,a5
80000cb8:	50b2                	lw	ra,44(sp)
80000cba:	5422                	lw	s0,40(sp)
80000cbc:	6161                	addi	sp,sp,80
80000cbe:	8082                	ret

80000cc0 <vsprintf>:
 * @param ap       Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsprintf(char *pString, const char *pFormat, va_list ap)
{
80000cc0:	1101                	addi	sp,sp,-32
80000cc2:	ce06                	sw	ra,28(sp)
80000cc4:	cc22                	sw	s0,24(sp)
80000cc6:	1000                	addi	s0,sp,32
80000cc8:	fea42623          	sw	a0,-20(s0)
80000ccc:	feb42423          	sw	a1,-24(s0)
80000cd0:	fec42223          	sw	a2,-28(s0)
   return vsnprintf(pString, MAX_STRING_SIZE, pFormat, ap);
80000cd4:	fe442683          	lw	a3,-28(s0)
80000cd8:	fe842603          	lw	a2,-24(s0)
80000cdc:	15e00593          	li	a1,350
80000ce0:	fec42503          	lw	a0,-20(s0)
80000ce4:	315d                	jal	8000098a <vsnprintf>
80000ce6:	87aa                	mv	a5,a0
}
80000ce8:	853e                	mv	a0,a5
80000cea:	40f2                	lw	ra,28(sp)
80000cec:	4462                	lw	s0,24(sp)
80000cee:	6105                	addi	sp,sp,32
80000cf0:	8082                	ret

80000cf2 <vfprintf>:
 * @param pStream  Output stream.
 * @param pFormat  Format string
 * @param ap       Argument list.
 */
signed int vfprintf(FILE *pStream, const char *pFormat, va_list ap)
{
80000cf2:	7161                	addi	sp,sp,-432
80000cf4:	1a112623          	sw	ra,428(sp)
80000cf8:	1a812423          	sw	s0,424(sp)
80000cfc:	1b00                	addi	s0,sp,432
80000cfe:	e4a42e23          	sw	a0,-420(s0)
80000d02:	e4b42c23          	sw	a1,-424(s0)
80000d06:	e4c42a23          	sw	a2,-428(s0)
    char pStr[MAX_STRING_SIZE];
    char pError[] = "stdio.c: increase MAX_STRING_SIZE\n\r";
80000d0a:	800057b7          	lui	a5,0x80005
80000d0e:	69878793          	addi	a5,a5,1688 # 80005698 <__data_source_start+0xffffffa0>
80000d12:	0007a303          	lw	t1,0(a5)
80000d16:	0047a883          	lw	a7,4(a5)
80000d1a:	0087a803          	lw	a6,8(a5)
80000d1e:	47c8                	lw	a0,12(a5)
80000d20:	4b8c                	lw	a1,16(a5)
80000d22:	4bd0                	lw	a2,20(a5)
80000d24:	4f94                	lw	a3,24(a5)
80000d26:	4fd8                	lw	a4,28(a5)
80000d28:	539c                	lw	a5,32(a5)
80000d2a:	e6642623          	sw	t1,-404(s0)
80000d2e:	e7142823          	sw	a7,-400(s0)
80000d32:	e7042a23          	sw	a6,-396(s0)
80000d36:	e6a42c23          	sw	a0,-392(s0)
80000d3a:	e6b42e23          	sw	a1,-388(s0)
80000d3e:	e8c42023          	sw	a2,-384(s0)
80000d42:	e8d42223          	sw	a3,-380(s0)
80000d46:	e8e42423          	sw	a4,-376(s0)
80000d4a:	e8f42623          	sw	a5,-372(s0)

    /* Write formatted string in buffer */
    if (vsprintf(pStr, pFormat, ap) >= MAX_STRING_SIZE) {
80000d4e:	e9040793          	addi	a5,s0,-368
80000d52:	e5442603          	lw	a2,-428(s0)
80000d56:	e5842583          	lw	a1,-424(s0)
80000d5a:	853e                	mv	a0,a5
80000d5c:	3795                	jal	80000cc0 <vsprintf>
80000d5e:	872a                	mv	a4,a0
80000d60:	15d00793          	li	a5,349
80000d64:	00e7dc63          	bge	a5,a4,80000d7c <vfprintf+0x8a>

        fputs(pError, stderr);
80000d68:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000d6c:	47d8                	lw	a4,12(a5)
80000d6e:	e6c40793          	addi	a5,s0,-404
80000d72:	85ba                	mv	a1,a4
80000d74:	853e                	mv	a0,a5
80000d76:	22f1                	jal	80000f42 <fputs>
        while (1); /* Increase MAX_STRING_SIZE */
80000d78:	0001                	nop
80000d7a:	bffd                	j	80000d78 <vfprintf+0x86>
    }

    /* Display string */
    return fputs(pStr, pStream);
80000d7c:	e9040793          	addi	a5,s0,-368
80000d80:	e5c42583          	lw	a1,-420(s0)
80000d84:	853e                	mv	a0,a5
80000d86:	2a75                	jal	80000f42 <fputs>
80000d88:	87aa                	mv	a5,a0
}
80000d8a:	853e                	mv	a0,a5
80000d8c:	1ac12083          	lw	ra,428(sp)
80000d90:	1a812403          	lw	s0,424(sp)
80000d94:	615d                	addi	sp,sp,432
80000d96:	8082                	ret

80000d98 <vprintf>:
 *
 * @param pFormat  Format string.
 * @param ap  Argument list.
 */
signed int vprintf(const char *pFormat, va_list ap)
{
80000d98:	1101                	addi	sp,sp,-32
80000d9a:	ce06                	sw	ra,28(sp)
80000d9c:	cc22                	sw	s0,24(sp)
80000d9e:	1000                	addi	s0,sp,32
80000da0:	fea42623          	sw	a0,-20(s0)
80000da4:	feb42423          	sw	a1,-24(s0)
    return vfprintf(stdout, pFormat, ap);
80000da8:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000dac:	479c                	lw	a5,8(a5)
80000dae:	fe842603          	lw	a2,-24(s0)
80000db2:	fec42583          	lw	a1,-20(s0)
80000db6:	853e                	mv	a0,a5
80000db8:	3f2d                	jal	80000cf2 <vfprintf>
80000dba:	87aa                	mv	a5,a0
}
80000dbc:	853e                	mv	a0,a5
80000dbe:	40f2                	lw	ra,28(sp)
80000dc0:	4462                	lw	s0,24(sp)
80000dc2:	6105                	addi	sp,sp,32
80000dc4:	8082                	ret

80000dc6 <fprintf>:
 *
 * @param pStream  Output stream.
 * @param pFormat  Format string.
 */
signed int fprintf(FILE *pStream, const char *pFormat, ...)
{
80000dc6:	715d                	addi	sp,sp,-80
80000dc8:	d606                	sw	ra,44(sp)
80000dca:	d422                	sw	s0,40(sp)
80000dcc:	1800                	addi	s0,sp,48
80000dce:	fca42e23          	sw	a0,-36(s0)
80000dd2:	fcb42c23          	sw	a1,-40(s0)
80000dd6:	c410                	sw	a2,8(s0)
80000dd8:	c454                	sw	a3,12(s0)
80000dda:	c818                	sw	a4,16(s0)
80000ddc:	c85c                	sw	a5,20(s0)
80000dde:	01042c23          	sw	a6,24(s0)
80000de2:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vfprintf */
    va_start(ap, pFormat);
80000de6:	02040793          	addi	a5,s0,32
80000dea:	fcf42a23          	sw	a5,-44(s0)
80000dee:	fd442783          	lw	a5,-44(s0)
80000df2:	17a1                	addi	a5,a5,-24
80000df4:	fef42423          	sw	a5,-24(s0)
    result = vfprintf(pStream, pFormat, ap);
80000df8:	fe842783          	lw	a5,-24(s0)
80000dfc:	863e                	mv	a2,a5
80000dfe:	fd842583          	lw	a1,-40(s0)
80000e02:	fdc42503          	lw	a0,-36(s0)
80000e06:	35f5                	jal	80000cf2 <vfprintf>
80000e08:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e0c:	fec42783          	lw	a5,-20(s0)
}
80000e10:	853e                	mv	a0,a5
80000e12:	50b2                	lw	ra,44(sp)
80000e14:	5422                	lw	s0,40(sp)
80000e16:	6161                	addi	sp,sp,80
80000e18:	8082                	ret

80000e1a <printf>:
 *         arguments.
 *
 * @param  pFormat  Format string.
 */
signed int printf(const char *pFormat, ...)
{
80000e1a:	715d                	addi	sp,sp,-80
80000e1c:	d606                	sw	ra,44(sp)
80000e1e:	d422                	sw	s0,40(sp)
80000e20:	1800                	addi	s0,sp,48
80000e22:	fca42e23          	sw	a0,-36(s0)
80000e26:	c04c                	sw	a1,4(s0)
80000e28:	c410                	sw	a2,8(s0)
80000e2a:	c454                	sw	a3,12(s0)
80000e2c:	c818                	sw	a4,16(s0)
80000e2e:	c85c                	sw	a5,20(s0)
80000e30:	01042c23          	sw	a6,24(s0)
80000e34:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vprintf */
    va_start(ap, pFormat);
80000e38:	02040793          	addi	a5,s0,32
80000e3c:	fcf42c23          	sw	a5,-40(s0)
80000e40:	fd842783          	lw	a5,-40(s0)
80000e44:	1791                	addi	a5,a5,-28
80000e46:	fef42423          	sw	a5,-24(s0)
    result = vprintf(pFormat, ap);
80000e4a:	fe842783          	lw	a5,-24(s0)
80000e4e:	85be                	mv	a1,a5
80000e50:	fdc42503          	lw	a0,-36(s0)
80000e54:	3791                	jal	80000d98 <vprintf>
80000e56:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e5a:	fec42783          	lw	a5,-20(s0)
}
80000e5e:	853e                	mv	a0,a5
80000e60:	50b2                	lw	ra,44(sp)
80000e62:	5422                	lw	s0,40(sp)
80000e64:	6161                	addi	sp,sp,80
80000e66:	8082                	ret

80000e68 <sprintf>:
 *
 * @param pStr     torage string.
 * @param pFormat  Format string.
 */
signed int sprintf(char *pStr, const char *pFormat, ...)
{
80000e68:	715d                	addi	sp,sp,-80
80000e6a:	d606                	sw	ra,44(sp)
80000e6c:	d422                	sw	s0,40(sp)
80000e6e:	1800                	addi	s0,sp,48
80000e70:	fca42e23          	sw	a0,-36(s0)
80000e74:	fcb42c23          	sw	a1,-40(s0)
80000e78:	c410                	sw	a2,8(s0)
80000e7a:	c454                	sw	a3,12(s0)
80000e7c:	c818                	sw	a4,16(s0)
80000e7e:	c85c                	sw	a5,20(s0)
80000e80:	01042c23          	sw	a6,24(s0)
80000e84:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    // Forward call to vsprintf
    va_start(ap, pFormat);
80000e88:	02040793          	addi	a5,s0,32
80000e8c:	fcf42a23          	sw	a5,-44(s0)
80000e90:	fd442783          	lw	a5,-44(s0)
80000e94:	17a1                	addi	a5,a5,-24
80000e96:	fef42423          	sw	a5,-24(s0)
    result = vsprintf(pStr, pFormat, ap);
80000e9a:	fe842783          	lw	a5,-24(s0)
80000e9e:	863e                	mv	a2,a5
80000ea0:	fd842583          	lw	a1,-40(s0)
80000ea4:	fdc42503          	lw	a0,-36(s0)
80000ea8:	3d21                	jal	80000cc0 <vsprintf>
80000eaa:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000eae:	fec42783          	lw	a5,-20(s0)
}
80000eb2:	853e                	mv	a0,a5
80000eb4:	50b2                	lw	ra,44(sp)
80000eb6:	5422                	lw	s0,40(sp)
80000eb8:	6161                	addi	sp,sp,80
80000eba:	8082                	ret

80000ebc <puts>:
 * @brief  Outputs a string on stdout.
 *
 * @param pStr  String to output.
 */
signed int puts(const char *pStr)
{
80000ebc:	7179                	addi	sp,sp,-48
80000ebe:	d606                	sw	ra,44(sp)
80000ec0:	d422                	sw	s0,40(sp)
80000ec2:	1800                	addi	s0,sp,48
80000ec4:	fca42e23          	sw	a0,-36(s0)
    signed int i = fputs(pStr, stdout);
80000ec8:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000ecc:	479c                	lw	a5,8(a5)
80000ece:	85be                	mv	a1,a5
80000ed0:	fdc42503          	lw	a0,-36(s0)
80000ed4:	20bd                	jal	80000f42 <fputs>
80000ed6:	fea42623          	sw	a0,-20(s0)
    fputc('\n', stdout);
80000eda:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000ede:	479c                	lw	a5,8(a5)
80000ee0:	85be                	mv	a1,a5
80000ee2:	4529                	li	a0,10
80000ee4:	2809                	jal	80000ef6 <fputc>

    return i+1;
80000ee6:	fec42783          	lw	a5,-20(s0)
80000eea:	0785                	addi	a5,a5,1
}
80000eec:	853e                	mv	a0,a5
80000eee:	50b2                	lw	ra,44(sp)
80000ef0:	5422                	lw	s0,40(sp)
80000ef2:	6145                	addi	sp,sp,48
80000ef4:	8082                	ret

80000ef6 <fputc>:
 * @param pStream  Output stream.
 * @param The character written if successful, or -1 if the output stream is
 *        not stdout or stderr.
 */
signed int fputc(signed int c, FILE *pStream)
{
80000ef6:	1101                	addi	sp,sp,-32
80000ef8:	ce06                	sw	ra,28(sp)
80000efa:	cc22                	sw	s0,24(sp)
80000efc:	1000                	addi	s0,sp,32
80000efe:	fea42623          	sw	a0,-20(s0)
80000f02:	feb42423          	sw	a1,-24(s0)
    if ((pStream == stdout) || (pStream == stderr)) {
80000f06:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000f0a:	479c                	lw	a5,8(a5)
80000f0c:	fe842703          	lw	a4,-24(s0)
80000f10:	00f70963          	beq	a4,a5,80000f22 <fputc+0x2c>
80000f14:	8801a783          	lw	a5,-1920(gp) # 40000000 <_impure_ptr>
80000f18:	47dc                	lw	a5,12(a5)
80000f1a:	fe842703          	lw	a4,-24(s0)
80000f1e:	00f71c63          	bne	a4,a5,80000f36 <fputc+0x40>

    	PrintChar(c);
80000f22:	fec42783          	lw	a5,-20(s0)
80000f26:	0ff7f793          	zext.b	a5,a5
80000f2a:	853e                	mv	a0,a5
80000f2c:	e74ff0ef          	jal	ra,800005a0 <PrintChar>

        return c;
80000f30:	fec42783          	lw	a5,-20(s0)
80000f34:	a011                	j	80000f38 <fputc+0x42>
    }
    else {

        return EOF;
80000f36:	57fd                	li	a5,-1
    }
}
80000f38:	853e                	mv	a0,a5
80000f3a:	40f2                	lw	ra,28(sp)
80000f3c:	4462                	lw	s0,24(sp)
80000f3e:	6105                	addi	sp,sp,32
80000f40:	8082                	ret

80000f42 <fputs>:
 *
 * @return  Number of characters written if successful, or -1 if the output
 *          stream is not stdout or stderr.
 */
signed int fputs(const char *pStr, FILE *pStream)
{
80000f42:	7179                	addi	sp,sp,-48
80000f44:	d606                	sw	ra,44(sp)
80000f46:	d422                	sw	s0,40(sp)
80000f48:	1800                	addi	s0,sp,48
80000f4a:	fca42e23          	sw	a0,-36(s0)
80000f4e:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
80000f52:	fe042623          	sw	zero,-20(s0)

    while (*pStr != 0) {
80000f56:	a80d                	j	80000f88 <fputs+0x46>

        if (fputc(*pStr, pStream) == -1) {
80000f58:	fdc42783          	lw	a5,-36(s0)
80000f5c:	0007c783          	lbu	a5,0(a5)
80000f60:	fd842583          	lw	a1,-40(s0)
80000f64:	853e                	mv	a0,a5
80000f66:	3f41                	jal	80000ef6 <fputc>
80000f68:	872a                	mv	a4,a0
80000f6a:	57fd                	li	a5,-1
80000f6c:	00f71463          	bne	a4,a5,80000f74 <fputs+0x32>

            return -1;
80000f70:	57fd                	li	a5,-1
80000f72:	a015                	j	80000f96 <fputs+0x54>
        }
        num++;
80000f74:	fec42783          	lw	a5,-20(s0)
80000f78:	0785                	addi	a5,a5,1
80000f7a:	fef42623          	sw	a5,-20(s0)
        pStr++;
80000f7e:	fdc42783          	lw	a5,-36(s0)
80000f82:	0785                	addi	a5,a5,1
80000f84:	fcf42e23          	sw	a5,-36(s0)
    while (*pStr != 0) {
80000f88:	fdc42783          	lw	a5,-36(s0)
80000f8c:	0007c783          	lbu	a5,0(a5)
80000f90:	f7e1                	bnez	a5,80000f58 <fputs+0x16>
    }

    return num;
80000f92:	fec42783          	lw	a5,-20(s0)
}
80000f96:	853e                	mv	a0,a5
80000f98:	50b2                	lw	ra,44(sp)
80000f9a:	5422                	lw	s0,40(sp)
80000f9c:	6145                	addi	sp,sp,48
80000f9e:	8082                	ret

80000fa0 <retarget_init>:
#include "../Include/retarget.h"
// #include "../Include/system_k1921vg015.h"
#define SystemCoreClock_uart	SystemCoreClock
//-- Functions -----------------------------------------------------------------
void retarget_init()
{
80000fa0:	1101                	addi	sp,sp,-32
80000fa2:	ce22                	sw	s0,28(sp)
80000fa4:	1000                	addi	s0,sp,32
#if defined RETARGET
    uint32_t baud_icoef = HSECLK_VAL / (16 * RETARGET_UART_BAUD);
80000fa6:	47a1                	li	a5,8
80000fa8:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * RETARGET_UART_BAUD) - baud_icoef) * 64 + 0.5f);
80000fac:	fec42783          	lw	a5,-20(s0)
80000fb0:	d017f7d3          	fcvt.s.wu	fa5,a5
80000fb4:	800057b7          	lui	a5,0x80005
80000fb8:	6bc7a707          	flw	fa4,1724(a5) # 800056bc <__data_source_start+0xffffffc4>
80000fbc:	08f77753          	fsub.s	fa4,fa4,fa5
80000fc0:	800057b7          	lui	a5,0x80005
80000fc4:	6c07a787          	flw	fa5,1728(a5) # 800056c0 <__data_source_start+0xffffffc8>
80000fc8:	10f77753          	fmul.s	fa4,fa4,fa5
80000fcc:	800057b7          	lui	a5,0x80005
80000fd0:	6c47a787          	flw	fa5,1732(a5) # 800056c4 <__data_source_start+0xffffffcc>
80000fd4:	00f777d3          	fadd.s	fa5,fa4,fa5
80000fd8:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80000fdc:	fef42423          	sw	a5,-24(s0)

    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
80000fe0:	3000e7b7          	lui	a5,0x3000e
80000fe4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80000fe8:	10076713          	ori	a4,a4,256
80000fec:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
80000ff0:	3000e7b7          	lui	a5,0x3000e
80000ff4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80000ff8:	10076713          	ori	a4,a4,256
80000ffc:	00e79823          	sh	a4,16(a5)
    #if (RETARGET_UART_NUM == 0)
    RCU->CGCFGAPB_bit.UART0EN = 1;
    RCU->RSTDISAPB_bit.UART0EN = 1;
    #elif (RETARGET_UART_NUM == 1)
    RCU->CGCFGAPB_bit.UART1EN = 1;
80001000:	3000e7b7          	lui	a5,0x3000e
80001004:	4798                	lw	a4,8(a5)
80001006:	08076713          	ori	a4,a4,128
8000100a:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
8000100c:	3000e7b7          	lui	a5,0x3000e
80001010:	4f98                	lw	a4,24(a5)
80001012:	08076713          	ori	a4,a4,128
80001016:	cf98                	sw	a4,24(a5)
    #elif (RETARGET_UART_NUM == 3)
    RCU->CGCFGAPB_bit.UART3EN = 1;
    RCU->RSTDISAPB_bit.UART3EN = 1;
    #endif

    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN2 = 1;
80001018:	280007b7          	lui	a5,0x28000
8000101c:	5fd8                	lw	a4,60(a5)
8000101e:	fcf77713          	andi	a4,a4,-49
80001022:	01076713          	ori	a4,a4,16
80001026:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN3 = 1;
80001028:	280007b7          	lui	a5,0x28000
8000102c:	5fd8                	lw	a4,60(a5)
8000102e:	f3f77713          	andi	a4,a4,-193
80001032:	04076713          	ori	a4,a4,64
80001036:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCSET = (1 << RETARGET_UART_PIN_TX_POS) | (1 << RETARGET_UART_PIN_RX_POS);
80001038:	280007b7          	lui	a5,0x28000
8000103c:	4731                	li	a4,12
8000103e:	dbd8                	sw	a4,52(a5)

    //  UART0    
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
80001040:	3000e7b7          	lui	a5,0x3000e
80001044:	5bf4                	lw	a3,116(a5)
80001046:	fffd0737          	lui	a4,0xfffd0
8000104a:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffca907>
8000104c:	8ef9                	and	a3,a3,a4
8000104e:	6741                	lui	a4,0x10
80001050:	8f55                	or	a4,a4,a3
80001052:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.DIVEN = 0;
80001054:	3000e7b7          	lui	a5,0x3000e
80001058:	5bf4                	lw	a3,116(a5)
8000105a:	fff00737          	lui	a4,0xfff00
8000105e:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fefa907>
80001060:	8f75                	and	a4,a4,a3
80001062:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.RSTDIS = 1;
80001064:	3000e7b7          	lui	a5,0x3000e
80001068:	5bf8                	lw	a4,116(a5)
8000106a:	10076713          	ori	a4,a4,256
8000106e:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKEN = 1;
80001070:	3000e7b7          	lui	a5,0x3000e
80001074:	5bf8                	lw	a4,116(a5)
80001076:	00176713          	ori	a4,a4,1
8000107a:	dbf8                	sw	a4,116(a5)

    RETARGET_UART->IBRD = baud_icoef;
8000107c:	300077b7          	lui	a5,0x30007
80001080:	fec42703          	lw	a4,-20(s0)
80001084:	d3d8                	sw	a4,36(a5)
    RETARGET_UART->FBRD = baud_fcoef;
80001086:	300077b7          	lui	a5,0x30007
8000108a:	fe842703          	lw	a4,-24(s0)
8000108e:	d798                	sw	a4,40(a5)
    RETARGET_UART->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
80001090:	300077b7          	lui	a5,0x30007
80001094:	07000713          	li	a4,112
80001098:	d7d8                	sw	a4,44(a5)
    RETARGET_UART->IFLS = 0;  //   
8000109a:	300077b7          	lui	a5,0x30007
8000109e:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    RETARGET_UART->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
800010a2:	300077b7          	lui	a5,0x30007
800010a6:	30100713          	li	a4,769
800010aa:	db98                	sw	a4,48(a5)
#endif //RETARGET
}
800010ac:	0001                	nop
800010ae:	4472                	lw	s0,28(sp)
800010b0:	6105                	addi	sp,sp,32
800010b2:	8082                	ret

800010b4 <retarget_get_char>:

int retarget_get_char()
{
800010b4:	1141                	addi	sp,sp,-16
800010b6:	c622                	sw	s0,12(sp)
800010b8:	0800                	addi	s0,sp,16
#if defined RETARGET
    while (RETARGET_UART->FR_bit.RXFE) {
800010ba:	0001                	nop
800010bc:	300077b7          	lui	a5,0x30007
800010c0:	4f9c                	lw	a5,24(a5)
800010c2:	8391                	srli	a5,a5,0x4
800010c4:	8b85                	andi	a5,a5,1
800010c6:	0ff7f793          	zext.b	a5,a5
800010ca:	fbed                	bnez	a5,800010bc <retarget_get_char+0x8>
    };
    return (int)RETARGET_UART->DR_bit.DATA;
800010cc:	300077b7          	lui	a5,0x30007
800010d0:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
800010d4:	0ff7f793          	zext.b	a5,a5
#endif //RETARGET
    return -1;
}
800010d8:	853e                	mv	a0,a5
800010da:	4432                	lw	s0,12(sp)
800010dc:	0141                	addi	sp,sp,16
800010de:	8082                	ret

800010e0 <retarget_put_char>:

int retarget_put_char(int ch)
{
800010e0:	1101                	addi	sp,sp,-32
800010e2:	ce22                	sw	s0,28(sp)
800010e4:	1000                	addi	s0,sp,32
800010e6:	fea42623          	sw	a0,-20(s0)
#if defined RETARGET
    while (RETARGET_UART->FR_bit.BUSY) {
800010ea:	0001                	nop
800010ec:	300077b7          	lui	a5,0x30007
800010f0:	4f9c                	lw	a5,24(a5)
800010f2:	838d                	srli	a5,a5,0x3
800010f4:	8b85                	andi	a5,a5,1
800010f6:	0ff7f793          	zext.b	a5,a5
800010fa:	fbed                	bnez	a5,800010ec <retarget_put_char+0xc>
    };
    RETARGET_UART->DR = ch;
800010fc:	300077b7          	lui	a5,0x30007
80001100:	fec42703          	lw	a4,-20(s0)
80001104:	c398                	sw	a4,0(a5)
#endif //RETARGET
    return 0;
80001106:	4781                	li	a5,0
}
80001108:	853e                	mv	a0,a5
8000110a:	4472                	lw	s0,28(sp)
8000110c:	6105                	addi	sp,sp,32
8000110e:	8082                	ret

80001110 <SystemCoreClockUpdate>:
uint32_t SystemPll1Clock; // System PLL1Clock Frequency
uint32_t USBClock; 		  // USB Clock Frequency (USB PLL Clock)

//-- Functions -----------------------------------------------------------------
void SystemCoreClockUpdate(void)
{
80001110:	7139                	addi	sp,sp,-64
80001112:	de22                	sw	s0,60(sp)
80001114:	0080                	addi	s0,sp,64
    uint32_t current_sysclk;
    uint32_t pll_refclk, pll_refdiv, pll_frac, pll_fbdiv, pll_pd0a, pll_pd0b, pll_pd1a, pll_pd1b = 1;
80001116:	4785                	li	a5,1
80001118:	fef42423          	sw	a5,-24(s0)
    current_sysclk = RCU->CLKSTAT_bit.SRC;
8000111c:	3000e7b7          	lui	a5,0x3000e
80001120:	5fdc                	lw	a5,60(a5)
80001122:	8b8d                	andi	a5,a5,3
80001124:	0ff7f793          	zext.b	a5,a5
80001128:	fef42223          	sw	a5,-28(s0)
  	pll_refclk = HSECLK_VAL;
8000112c:	00f427b7          	lui	a5,0xf42
80001130:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
80001134:	fef42023          	sw	a5,-32(s0)
   	pll_fbdiv = RCU->PLLSYSCFG2_bit.FBDIV;
80001138:	3000e7b7          	lui	a5,0x3000e
8000113c:	4fbc                	lw	a5,88(a5)
8000113e:	873e                	mv	a4,a5
80001140:	6785                	lui	a5,0x1
80001142:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001144:	8ff9                	and	a5,a5,a4
80001146:	07c2                	slli	a5,a5,0x10
80001148:	83c1                	srli	a5,a5,0x10
8000114a:	fcf42e23          	sw	a5,-36(s0)
   	pll_refdiv = RCU->PLLSYSCFG0_bit.REFDIV;
8000114e:	3000e7b7          	lui	a5,0x3000e
80001152:	4bbc                	lw	a5,80(a5)
80001154:	839d                	srli	a5,a5,0x7
80001156:	03f7f793          	andi	a5,a5,63
8000115a:	0ff7f793          	zext.b	a5,a5
8000115e:	fcf42c23          	sw	a5,-40(s0)
   	pll_pd0a = RCU->PLLSYSCFG0_bit.PD0A;
80001162:	3000e7b7          	lui	a5,0x3000e
80001166:	4bbc                	lw	a5,80(a5)
80001168:	83b5                	srli	a5,a5,0xd
8000116a:	8b9d                	andi	a5,a5,7
8000116c:	0ff7f793          	zext.b	a5,a5
80001170:	fcf42a23          	sw	a5,-44(s0)
   	pll_pd0b = RCU->PLLSYSCFG0_bit.PD0B;
80001174:	3000e7b7          	lui	a5,0x3000e
80001178:	4bbc                	lw	a5,80(a5)
8000117a:	83c1                	srli	a5,a5,0x10
8000117c:	03f7f793          	andi	a5,a5,63
80001180:	0ff7f793          	zext.b	a5,a5
80001184:	fcf42823          	sw	a5,-48(s0)
   	pll_pd1a = RCU->PLLSYSCFG0_bit.PD1A;
80001188:	3000e7b7          	lui	a5,0x3000e
8000118c:	4bbc                	lw	a5,80(a5)
8000118e:	83d9                	srli	a5,a5,0x16
80001190:	8b9d                	andi	a5,a5,7
80001192:	0ff7f793          	zext.b	a5,a5
80001196:	fcf42623          	sw	a5,-52(s0)
   	pll_pd1b = RCU->PLLSYSCFG0_bit.PD1B;
8000119a:	3000e7b7          	lui	a5,0x3000e
8000119e:	4bbc                	lw	a5,80(a5)
800011a0:	83e5                	srli	a5,a5,0x19
800011a2:	03f7f793          	andi	a5,a5,63
800011a6:	0ff7f793          	zext.b	a5,a5
800011aa:	fef42423          	sw	a5,-24(s0)
   	if (RCU->PLLSYSCFG0_bit.DSMEN) pll_frac = RCU->PLLSYSCFG1_bit.FRAC;
800011ae:	3000e7b7          	lui	a5,0x3000e
800011b2:	4bbc                	lw	a5,80(a5)
800011b4:	8391                	srli	a5,a5,0x4
800011b6:	8b85                	andi	a5,a5,1
800011b8:	0ff7f793          	zext.b	a5,a5
800011bc:	cb99                	beqz	a5,800011d2 <SystemCoreClockUpdate+0xc2>
800011be:	3000e7b7          	lui	a5,0x3000e
800011c2:	4bf8                	lw	a4,84(a5)
800011c4:	010007b7          	lui	a5,0x1000
800011c8:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
800011ca:	8ff9                	and	a5,a5,a4
800011cc:	fef42623          	sw	a5,-20(s0)
800011d0:	a019                	j	800011d6 <SystemCoreClockUpdate+0xc6>
   	else pll_frac = 0;
800011d2:	fe042623          	sw	zero,-20(s0)

   	SystemPll0Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd0a) * (1+pll_pd0b));
800011d6:	fec42783          	lw	a5,-20(s0)
800011da:	0187d713          	srli	a4,a5,0x18
800011de:	fdc42783          	lw	a5,-36(s0)
800011e2:	973e                	add	a4,a4,a5
800011e4:	fe042783          	lw	a5,-32(s0)
800011e8:	02f70733          	mul	a4,a4,a5
800011ec:	fd442783          	lw	a5,-44(s0)
800011f0:	00178693          	addi	a3,a5,1
800011f4:	fd842783          	lw	a5,-40(s0)
800011f8:	02f686b3          	mul	a3,a3,a5
800011fc:	fd042783          	lw	a5,-48(s0)
80001200:	0785                	addi	a5,a5,1
80001202:	02f687b3          	mul	a5,a3,a5
80001206:	02f75733          	divu	a4,a4,a5
8000120a:	e0e1aa23          	sw	a4,-492(gp) # 40000594 <SystemPll0Clock>
   	SystemPll1Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd1a) * (1+pll_pd1b));
8000120e:	fec42783          	lw	a5,-20(s0)
80001212:	0187d713          	srli	a4,a5,0x18
80001216:	fdc42783          	lw	a5,-36(s0)
8000121a:	973e                	add	a4,a4,a5
8000121c:	fe042783          	lw	a5,-32(s0)
80001220:	02f70733          	mul	a4,a4,a5
80001224:	fcc42783          	lw	a5,-52(s0)
80001228:	00178693          	addi	a3,a5,1
8000122c:	fd842783          	lw	a5,-40(s0)
80001230:	02f686b3          	mul	a3,a3,a5
80001234:	fe842783          	lw	a5,-24(s0)
80001238:	0785                	addi	a5,a5,1
8000123a:	02f687b3          	mul	a5,a3,a5
8000123e:	02f75733          	divu	a4,a4,a5
80001242:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemPll1Clock>
    switch (current_sysclk) {
80001246:	fe442703          	lw	a4,-28(s0)
8000124a:	478d                	li	a5,3
8000124c:	04f70d63          	beq	a4,a5,800012a6 <SystemCoreClockUpdate+0x196>
80001250:	fe442703          	lw	a4,-28(s0)
80001254:	478d                	li	a5,3
80001256:	04e7ec63          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000125a:	fe442703          	lw	a4,-28(s0)
8000125e:	4789                	li	a5,2
80001260:	02f70e63          	beq	a4,a5,8000129c <SystemCoreClockUpdate+0x18c>
80001264:	fe442703          	lw	a4,-28(s0)
80001268:	4789                	li	a5,2
8000126a:	04e7e263          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000126e:	fe442783          	lw	a5,-28(s0)
80001272:	c799                	beqz	a5,80001280 <SystemCoreClockUpdate+0x170>
80001274:	fe442703          	lw	a4,-28(s0)
80001278:	4785                	li	a5,1
8000127a:	00f70a63          	beq	a4,a5,8000128e <SystemCoreClockUpdate+0x17e>
    case RCU_CLKSTAT_SRC_LSICLK:
    	SystemCoreClock = LSICLK_VAL;
        break;
    }

}
8000127e:	a805                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSICLK_VAL;
80001280:	000f4737          	lui	a4,0xf4
80001284:	24070713          	addi	a4,a4,576 # f4240 <STACK_SIZE+0xf3a40>
80001288:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000128c:	a00d                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSECLK_VAL;
8000128e:	00f42737          	lui	a4,0xf42
80001292:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
80001296:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000129a:	a811                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = SystemPll0Clock;
8000129c:	e141a703          	lw	a4,-492(gp) # 40000594 <SystemPll0Clock>
800012a0:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
    	break;
800012a4:	a029                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = LSICLK_VAL;
800012a6:	6721                	lui	a4,0x8
800012a8:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
800012ac:	0001                	nop
}
800012ae:	0001                	nop
800012b0:	5472                	lw	s0,60(sp)
800012b2:	6121                	addi	sp,sp,64
800012b4:	8082                	ret

800012b6 <ClkInit>:

void ClkInit()
{
800012b6:	1101                	addi	sp,sp,-32
800012b8:	ce22                	sw	s0,28(sp)
800012ba:	1000                	addi	s0,sp,32
    uint32_t timeout_counter = 0;
800012bc:	fe042623          	sw	zero,-20(s0)
    uint32_t sysclk_source;

    //clockout control
    #ifndef CKO_NONE
        //C7 clockout
        RCU->CGCFGAHB_bit.GPIOCEN = 1;
800012c0:	3000e7b7          	lui	a5,0x3000e
800012c4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800012c8:	40076713          	ori	a4,a4,1024
800012cc:	00e79023          	sh	a4,0(a5)
        RCU->RSTDISAHB_bit.GPIOCEN = 1;
800012d0:	3000e7b7          	lui	a5,0x3000e
800012d4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800012d8:	40076713          	ori	a4,a4,1024
800012dc:	00e79823          	sh	a4,16(a5)
        GPIOC->ALTFUNCNUM_bit.PIN7 = 3;
800012e0:	280027b7          	lui	a5,0x28002
800012e4:	5fd4                	lw	a3,60(a5)
800012e6:	6731                	lui	a4,0xc
800012e8:	8f55                	or	a4,a4,a3
800012ea:	dfd8                	sw	a4,60(a5)
        GPIOC->ALTFUNCSET_bit.PIN7 = 1;
800012ec:	280027b7          	lui	a5,0x28002
800012f0:	0347d703          	lhu	a4,52(a5) # 28002034 <STACK_SIZE+0x28001834>
800012f4:	08076713          	ori	a4,a4,128
800012f8:	02e79a23          	sh	a4,52(a5)
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_HSE << RCU_CLKOUTCFG_CLKSEL_Pos) |
				  	  	  (1 << RCU_CLKOUTCFG_DIVN_Pos) |
						  (0 << RCU_CLKOUTCFG_DIVEN_Pos) |
						  RCU_CLKOUTCFG_RSTDIS_Msk | RCU_CLKOUTCFG_CLKEN_Msk; //CKO = HSECLK
    #elif defined CKO_PLL0
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_PLL0 << RCU_CLKOUTCFG_CLKSEL_Pos) |
800012fc:	3000e7b7          	lui	a5,0x3000e
80001300:	6745                	lui	a4,0x11
80001302:	12170713          	addi	a4,a4,289 # 11121 <STACK_SIZE+0x10921>
80001306:	0ae7ae23          	sw	a4,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 100;         //FBDIV
#elif (HSECLK_VAL == 16000000)
// Fout0 = 50 000 000 Hz
// Fout1 = 12 500 000 Hz
	RCU->PLLSYSCFG0 =( 7 << RCU_PLLSYSCFG0_PD1B_Pos) |  //PD1B
8000130a:	3000e7b7          	lui	a5,0x3000e
8000130e:	0fc16737          	lui	a4,0xfc16
80001312:	10770713          	addi	a4,a4,263 # fc16107 <STACK_SIZE+0xfc15907>
80001316:	cbb8                	sw	a4,80(a5)
					 ( 0 << RCU_PLLSYSCFG0_FOUTEN_Pos)    |  //fouten
					 ( 0 << RCU_PLLSYSCFG0_DSMEN_Pos)     |  //dsmen
					 ( 0 << RCU_PLLSYSCFG0_DACEN_Pos)     |  //dacen
					 ( 3 << RCU_PLLSYSCFG0_BYP_Pos)       |  //bypass
					 ( 1 << RCU_PLLSYSCFG0_PLLEN_Pos);       //en
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
80001318:	3000e7b7          	lui	a5,0x3000e
8000131c:	0407aa23          	sw	zero,84(a5) # 3000e054 <STACK_SIZE+0x3000d854>
	RCU->PLLSYSCFG2 = 50;         //FBDIV
80001320:	3000e7b7          	lui	a5,0x3000e
80001324:	03200713          	li	a4,50
80001328:	cfb8                	sw	a4,88(a5)
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 65;         //FBDIV
#else
#error "Please define HSECLK_VAL with correct values!"
#endif
	RCU->PLLSYSCFG0_bit.FOUTEN = 1; 	// Fout0 Enable
8000132a:	3000e7b7          	lui	a5,0x3000e
8000132e:	4bb8                	lw	a4,80(a5)
80001330:	f9f77713          	andi	a4,a4,-97
80001334:	02076713          	ori	a4,a4,32
80001338:	cbb8                	sw	a4,80(a5)
	timeout_counter = 1000;
8000133a:	3e800793          	li	a5,1000
8000133e:	fef42623          	sw	a5,-20(s0)
	while(timeout_counter) timeout_counter--;
80001342:	a031                	j	8000134e <ClkInit+0x98>
80001344:	fec42783          	lw	a5,-20(s0)
80001348:	17fd                	addi	a5,a5,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
8000134a:	fef42623          	sw	a5,-20(s0)
8000134e:	fec42783          	lw	a5,-20(s0)
80001352:	fbed                	bnez	a5,80001344 <ClkInit+0x8e>
	while((RCU->PLLSYSSTAT_bit.LOCK) != 1)
80001354:	0001                	nop
80001356:	3000e7b7          	lui	a5,0x3000e
8000135a:	53bc                	lw	a5,96(a5)
8000135c:	8b85                	andi	a5,a5,1
8000135e:	0ff7f713          	zext.b	a4,a5
80001362:	4785                	li	a5,1
80001364:	fef719e3          	bne	a4,a5,80001356 <ClkInit+0xa0>
	{}; 								// wait lock signal
	RCU->PLLSYSCFG0_bit.BYP = 2; 		// Bypass for Fout1
80001368:	3000e7b7          	lui	a5,0x3000e
8000136c:	4bb8                	lw	a4,80(a5)
8000136e:	9b65                	andi	a4,a4,-7
80001370:	00476713          	ori	a4,a4,4
80001374:	cbb8                	sw	a4,80(a5)
	//select PLL as source system clock
	sysclk_source = RCU_SYSCLKCFG_SRC_SYSPLL0CLK;
80001376:	4789                	li	a5,2
80001378:	fef42423          	sw	a5,-24(s0)
    // FLASH control settings
    FLASH->CTRL_bit.LAT = 3;
8000137c:	3000d7b7          	lui	a5,0x3000d
80001380:	47f4                	lw	a3,76(a5)
80001382:	fff10737          	lui	a4,0xfff10
80001386:	177d                	addi	a4,a4,-1 # fff0ffff <__data_source_start+0x7ff0a907>
80001388:	8ef9                	and	a3,a3,a4
8000138a:	00030737          	lui	a4,0x30
8000138e:	8f55                	or	a4,a4,a3
80001390:	c7f8                	sw	a4,76(a5)
    FLASH->CTRL_bit.CEN = 1;
80001392:	3000d7b7          	lui	a5,0x3000d
80001396:	47f8                	lw	a4,76(a5)
80001398:	00276713          	ori	a4,a4,2
8000139c:	c7f8                	sw	a4,76(a5)
#else
#error "Please define SYSCLK source (SYSCLK_PLL | SYSCLK_HSE | SYSCLK_HSI | SYSCLK_LSI)!"
#endif

    //switch sysclk
    RCU->SYSCLKCFG = (sysclk_source << RCU_SYSCLKCFG_SRC_Pos);
8000139e:	3000e7b7          	lui	a5,0x3000e
800013a2:	fe842703          	lw	a4,-24(s0)
800013a6:	db98                	sw	a4,48(a5)
    // Wait switching done
    timeout_counter = 0;
800013a8:	fe042623          	sw	zero,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013ac:	a031                	j	800013b8 <ClkInit+0x102>
        timeout_counter++;
800013ae:	fec42783          	lw	a5,-20(s0)
800013b2:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800013b4:	fef42623          	sw	a5,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013b8:	3000e7b7          	lui	a5,0x3000e
800013bc:	5fdc                	lw	a5,60(a5)
800013be:	8b8d                	andi	a5,a5,3
800013c0:	0ff7f713          	zext.b	a4,a5
800013c4:	3000e7b7          	lui	a5,0x3000e
800013c8:	5b9c                	lw	a5,48(a5)
800013ca:	8b8d                	andi	a5,a5,3
800013cc:	0ff7f793          	zext.b	a5,a5
800013d0:	00f70863          	beq	a4,a5,800013e0 <ClkInit+0x12a>
800013d4:	fec42703          	lw	a4,-20(s0)
800013d8:	06300793          	li	a5,99
800013dc:	fce7f9e3          	bgeu	a5,a4,800013ae <ClkInit+0xf8>
/*    if (timeout_counter == SYSCLK_SWITCH_TIMEOUT) //SYSCLK failed to switch
        while (1) {
        };*/

}
800013e0:	0001                	nop
800013e2:	4472                	lw	s0,28(sp)
800013e4:	6105                	addi	sp,sp,32
800013e6:	8082                	ret

800013e8 <InterruptEnable>:

void InterruptEnable()
{
800013e8:	1101                	addi	sp,sp,-32
800013ea:	ce06                	sw	ra,28(sp)
800013ec:	cc22                	sw	s0,24(sp)
800013ee:	1000                	addi	s0,sp,32
	//allow all interrupts in machine mode
	PLIC_SetThreshold (Plic_Mach_Target, 0); //allow all interrupts in machine mode
800013f0:	4581                	li	a1,0
800013f2:	4501                	li	a0,0
800013f4:	8d2ff0ef          	jal	ra,800004c6 <PLIC_SetThreshold>
    // disable timer interrupt
//    clear_csr(mie, MIE_MTIMER);
    // enable machine external interrupt
    set_csr(mie, MIE_MEXTERNAL);
800013f8:	6785                	lui	a5,0x1
800013fa:	80078793          	addi	a5,a5,-2048 # 800 <STACK_SIZE>
800013fe:	fef42623          	sw	a5,-20(s0)
80001402:	fec42783          	lw	a5,-20(s0)
80001406:	3047a7f3          	csrrs	a5,mie,a5
8000140a:	fef42623          	sw	a5,-20(s0)
    // enable global interrupts
    set_csr(mstatus, MSTATUS_MIE);
8000140e:	47a1                	li	a5,8
80001410:	fef42423          	sw	a5,-24(s0)
80001414:	fe842783          	lw	a5,-24(s0)
80001418:	3007a7f3          	csrrs	a5,mstatus,a5
8000141c:	fef42423          	sw	a5,-24(s0)
}
80001420:	0001                	nop
80001422:	40f2                	lw	ra,28(sp)
80001424:	4462                	lw	s0,24(sp)
80001426:	6105                	addi	sp,sp,32
80001428:	8082                	ret

8000142a <SystemInit>:

void SystemInit(void)
{
8000142a:	1141                	addi	sp,sp,-16
8000142c:	c606                	sw	ra,12(sp)
8000142e:	c422                	sw	s0,8(sp)
80001430:	0800                	addi	s0,sp,16
//	clear_csr(mie, MIE_MTIMER);
	// enable machine external interrupt
//	set_csr(mie, MIE_MEXTERNAL);
	// enable global interrupts
//	set_csr(mstatus, MSTATUS_MIE);
	ClkInit();
80001432:	3551                	jal	800012b6 <ClkInit>
}
80001434:	0001                	nop
80001436:	40b2                	lw	ra,12(sp)
80001438:	4422                	lw	s0,8(sp)
8000143a:	0141                	addi	sp,sp,16
8000143c:	8082                	ret

8000143e <UART1_init>:

static void uart1_irq_handler(void);
static void uart_irq_init(void);

void UART1_init()
{
8000143e:	1101                	addi	sp,sp,-32
80001440:	ce22                	sw	s0,28(sp)
80001442:	1000                	addi	s0,sp,32
    uint32_t baud_icoef = HSECLK_VAL / (16 * UART1_BAUD);
80001444:	47a1                	li	a5,8
80001446:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * UART1_BAUD) - baud_icoef) * 64 + 0.5f);
8000144a:	fec42783          	lw	a5,-20(s0)
8000144e:	d017f7d3          	fcvt.s.wu	fa5,a5
80001452:	800057b7          	lui	a5,0x80005
80001456:	6d87a707          	flw	fa4,1752(a5) # 800056d8 <__data_source_start+0xffffffe0>
8000145a:	08f77753          	fsub.s	fa4,fa4,fa5
8000145e:	800057b7          	lui	a5,0x80005
80001462:	6dc7a787          	flw	fa5,1756(a5) # 800056dc <__data_source_start+0xffffffe4>
80001466:	10f77753          	fmul.s	fa4,fa4,fa5
8000146a:	800057b7          	lui	a5,0x80005
8000146e:	6e07a787          	flw	fa5,1760(a5) # 800056e0 <__data_source_start+0xffffffe8>
80001472:	00f777d3          	fadd.s	fa5,fa4,fa5
80001476:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
8000147a:	fef42423          	sw	a5,-24(s0)
    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
8000147e:	3000e7b7          	lui	a5,0x3000e
80001482:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80001486:	10076713          	ori	a4,a4,256
8000148a:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
8000148e:	3000e7b7          	lui	a5,0x3000e
80001492:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80001496:	10076713          	ori	a4,a4,256
8000149a:	00e79823          	sh	a4,16(a5)
    RCU->CGCFGAPB_bit.UART1EN = 1;
8000149e:	3000e7b7          	lui	a5,0x3000e
800014a2:	4798                	lw	a4,8(a5)
800014a4:	08076713          	ori	a4,a4,128
800014a8:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
800014aa:	3000e7b7          	lui	a5,0x3000e
800014ae:	4f98                	lw	a4,24(a5)
800014b0:	08076713          	ori	a4,a4,128
800014b4:	cf98                	sw	a4,24(a5)

    GPIOA->ALTFUNCNUM_bit.PIN2 = 1;
800014b6:	280007b7          	lui	a5,0x28000
800014ba:	5fd8                	lw	a4,60(a5)
800014bc:	fcf77713          	andi	a4,a4,-49
800014c0:	01076713          	ori	a4,a4,16
800014c4:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCNUM_bit.PIN3 = 1;
800014c6:	280007b7          	lui	a5,0x28000
800014ca:	5fd8                	lw	a4,60(a5)
800014cc:	f3f77713          	andi	a4,a4,-193
800014d0:	04076713          	ori	a4,a4,64
800014d4:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCSET = GPIO_ALTFUNCSET_PIN2_Msk | GPIO_ALTFUNCSET_PIN3_Msk;
800014d6:	280007b7          	lui	a5,0x28000
800014da:	4731                	li	a4,12
800014dc:	dbd8                	sw	a4,52(a5)

    //  UART1
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
800014de:	3000e7b7          	lui	a5,0x3000e
800014e2:	5bf4                	lw	a3,116(a5)
800014e4:	fffd0737          	lui	a4,0xfffd0
800014e8:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffca907>
800014ea:	8ef9                	and	a3,a3,a4
800014ec:	6741                	lui	a4,0x10
800014ee:	8f55                	or	a4,a4,a3
800014f0:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.DIVEN = 0;
800014f2:	3000e7b7          	lui	a5,0x3000e
800014f6:	5bf4                	lw	a3,116(a5)
800014f8:	fff00737          	lui	a4,0xfff00
800014fc:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fefa907>
800014fe:	8f75                	and	a4,a4,a3
80001500:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.RSTDIS = 1;
80001502:	3000e7b7          	lui	a5,0x3000e
80001506:	5bf8                	lw	a4,116(a5)
80001508:	10076713          	ori	a4,a4,256
8000150c:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKEN = 1;
8000150e:	3000e7b7          	lui	a5,0x3000e
80001512:	5bf8                	lw	a4,116(a5)
80001514:	00176713          	ori	a4,a4,1
80001518:	dbf8                	sw	a4,116(a5)

    UART1->IBRD = baud_icoef;
8000151a:	300077b7          	lui	a5,0x30007
8000151e:	fec42703          	lw	a4,-20(s0)
80001522:	d3d8                	sw	a4,36(a5)
    UART1->FBRD = baud_fcoef;
80001524:	300077b7          	lui	a5,0x30007
80001528:	fe842703          	lw	a4,-24(s0)
8000152c:	d798                	sw	a4,40(a5)
    UART1->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
8000152e:	300077b7          	lui	a5,0x30007
80001532:	07000713          	li	a4,112
80001536:	d7d8                	sw	a4,44(a5)
    UART1->IFLS = 0;
80001538:	300077b7          	lui	a5,0x30007
8000153c:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    UART1->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
80001540:	300077b7          	lui	a5,0x30007
80001544:	30100713          	li	a4,769
80001548:	db98                	sw	a4,48(a5)
}
8000154a:	0001                	nop
8000154c:	4472                	lw	s0,28(sp)
8000154e:	6105                	addi	sp,sp,32
80001550:	8082                	ret

80001552 <periph_init>:



//-- Peripheral init functions -------------------------------------------------
void periph_init()
{
80001552:	1141                	addi	sp,sp,-16
80001554:	c606                	sw	ra,12(sp)
80001556:	c422                	sw	s0,8(sp)
80001558:	0800                	addi	s0,sp,16
  SystemInit();
8000155a:	3dc1                	jal	8000142a <SystemInit>
  SystemCoreClockUpdate();
8000155c:	3e55                	jal	80001110 <SystemCoreClockUpdate>
  retarget_init();
8000155e:	3489                	jal	80000fa0 <retarget_init>
  UART1_init();
80001560:	3df9                	jal	8000143e <UART1_init>
  uart_irq_init();
80001562:	2829                	jal	8000157c <uart_irq_init>
  InterruptEnable();
80001564:	3551                	jal	800013e8 <InterruptEnable>
  printf("Hello World!");
80001566:	800057b7          	lui	a5,0x80005
8000156a:	6c878513          	addi	a0,a5,1736 # 800056c8 <__data_source_start+0xffffffd0>
8000156e:	8adff0ef          	jal	ra,80000e1a <printf>
}
80001572:	0001                	nop
80001574:	40b2                	lw	ra,12(sp)
80001576:	4422                	lw	s0,8(sp)
80001578:	0141                	addi	sp,sp,16
8000157a:	8082                	ret

8000157c <uart_irq_init>:

//--- USER FUNCTIONS ----------------------------------------------------------------------

//   UART1     PLIC
static void uart_irq_init(void)
{
8000157c:	1141                	addi	sp,sp,-16
8000157e:	c606                	sw	ra,12(sp)
80001580:	c422                	sw	s0,8(sp)
80001582:	0800                	addi	s0,sp,16
  //     
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
80001584:	300077b7          	lui	a5,0x30007
80001588:	7d000713          	li	a4,2000
8000158c:	c3f8                	sw	a4,68(a5)
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;

  //       
  RETARGET_UART->IMSC |= (UART_IMSC_RXIM_Msk |
8000158e:	300077b7          	lui	a5,0x30007
80001592:	5f98                	lw	a4,56(a5)
80001594:	300077b7          	lui	a5,0x30007
80001598:	7d076713          	ori	a4,a4,2000
8000159c:	df98                	sw	a4,56(a5)
                          UART_IMSC_FERIM_Msk |
                          UART_IMSC_PERIM_Msk |
                          UART_IMSC_BERIM_Msk);

  //    PLIC     UART1
  PLIC_SetPriority(PLIC_UART1_VECTNUM, 1);
8000159e:	4585                	li	a1,1
800015a0:	455d                	li	a0,23
800015a2:	d6ffe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_UART1_VECTNUM, uart1_irq_handler);
800015a6:	800017b7          	lui	a5,0x80001
800015aa:	5c878613          	addi	a2,a5,1480 # 800015c8 <__data_source_start+0xffffbed0>
800015ae:	45dd                	li	a1,23
800015b0:	4501                	li	a0,0
800015b2:	d13fe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_UART1_VECTNUM);
800015b6:	45dd                	li	a1,23
800015b8:	4501                	li	a0,0
800015ba:	d81fe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
800015be:	0001                	nop
800015c0:	40b2                	lw	ra,12(sp)
800015c2:	4422                	lw	s0,8(sp)
800015c4:	0141                	addi	sp,sp,16
800015c6:	8082                	ret

800015c8 <uart1_irq_handler>:

//   UART1 ( PLIC)
static void uart1_irq_handler(void)
{
800015c8:	1101                	addi	sp,sp,-32
800015ca:	ce22                	sw	s0,28(sp)
800015cc:	1000                	addi	s0,sp,32
  //     , ;    FIFO
  while (!RETARGET_UART->FR_bit.RXFE) {
800015ce:	a085                	j	8000162e <uart1_irq_handler+0x66>
    char ch = (char)RETARGET_UART->DR_bit.DATA;
800015d0:	300077b7          	lui	a5,0x30007
800015d4:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
800015d8:	fef407a3          	sb	a5,-17(s0)
    if (!rx_line_ready) {
800015dc:	ec41c783          	lbu	a5,-316(gp) # 40000644 <rx_line_ready>
800015e0:	0ff7f793          	zext.b	a5,a5
800015e4:	e7a9                	bnez	a5,8000162e <uart1_irq_handler+0x66>
      if (ch == '\r' || ch == '\n') {
800015e6:	fef44703          	lbu	a4,-17(s0)
800015ea:	47b5                	li	a5,13
800015ec:	00f70763          	beq	a4,a5,800015fa <uart1_irq_handler+0x32>
800015f0:	fef44703          	lbu	a4,-17(s0)
800015f4:	47a9                	li	a5,10
800015f6:	00f71963          	bne	a4,a5,80001608 <uart1_irq_handler+0x40>
        if (rx_idx > 0) {
800015fa:	ec01a783          	lw	a5,-320(gp) # 40000640 <rx_idx>
800015fe:	cb85                	beqz	a5,8000162e <uart1_irq_handler+0x66>
          rx_line_ready = 1; //    
80001600:	4705                	li	a4,1
80001602:	ece18223          	sb	a4,-316(gp) # 40000644 <rx_line_ready>
        if (rx_idx > 0) {
80001606:	a025                	j	8000162e <uart1_irq_handler+0x66>
        }
      } else {
        if (rx_idx < (UBUFF_SIZE - 1)) {
80001608:	ec01a703          	lw	a4,-320(gp) # 40000640 <rx_idx>
8000160c:	07e00793          	li	a5,126
80001610:	00e7ef63          	bltu	a5,a4,8000162e <uart1_irq_handler+0x66>
          rx_line_buf[rx_idx++] = ch;
80001614:	ec01a783          	lw	a5,-320(gp) # 40000640 <rx_idx>
80001618:	00178693          	addi	a3,a5,1
8000161c:	ecd1a023          	sw	a3,-320(gp) # 40000640 <rx_idx>
80001620:	e4018713          	addi	a4,gp,-448 # 400005c0 <rx_line_buf>
80001624:	97ba                	add	a5,a5,a4
80001626:	fef44703          	lbu	a4,-17(s0)
8000162a:	00e78023          	sb	a4,0(a5)
  while (!RETARGET_UART->FR_bit.RXFE) {
8000162e:	300077b7          	lui	a5,0x30007
80001632:	4f9c                	lw	a5,24(a5)
80001634:	8391                	srli	a5,a5,0x4
80001636:	8b85                	andi	a5,a5,1
80001638:	0ff7f793          	zext.b	a5,a5
8000163c:	dbd1                	beqz	a5,800015d0 <uart1_irq_handler+0x8>
      }
    }
  }

  //    
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
8000163e:	300077b7          	lui	a5,0x30007
80001642:	7d000713          	li	a4,2000
80001646:	c3f8                	sw	a4,68(a5)
                       UART_ICR_RTIC_Msk |
                       UART_ICR_OEIC_Msk |
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;
}
80001648:	0001                	nop
8000164a:	4472                	lw	s0,28(sp)
8000164c:	6105                	addi	sp,sp,32
8000164e:	8082                	ret

80001650 <main>:


//-- Main ----------------------------------------------------------------------
int main(void)
{
80001650:	1101                	addi	sp,sp,-32
80001652:	ce06                	sw	ra,28(sp)
80001654:	cc22                	sw	s0,24(sp)
80001656:	1000                	addi	s0,sp,32
  periph_init();
80001658:	3ded                	jal	80001552 <periph_init>
  while(1)
  {
    if (rx_line_ready) {
8000165a:	ec41c783          	lbu	a5,-316(gp) # 40000644 <rx_line_ready>
8000165e:	0ff7f793          	zext.b	a5,a5
80001662:	dfe5                	beqz	a5,8000165a <main+0xa>
      for (uint32_t i = 0; i < rx_idx; i++) {
80001664:	fe042623          	sw	zero,-20(s0)
80001668:	a00d                	j	8000168a <main+0x3a>
        retarget_put_char(rx_line_buf[i]);
8000166a:	e4018713          	addi	a4,gp,-448 # 400005c0 <rx_line_buf>
8000166e:	fec42783          	lw	a5,-20(s0)
80001672:	97ba                	add	a5,a5,a4
80001674:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
80001678:	0ff7f793          	zext.b	a5,a5
8000167c:	853e                	mv	a0,a5
8000167e:	348d                	jal	800010e0 <retarget_put_char>
      for (uint32_t i = 0; i < rx_idx; i++) {
80001680:	fec42783          	lw	a5,-20(s0)
80001684:	0785                	addi	a5,a5,1
80001686:	fef42623          	sw	a5,-20(s0)
8000168a:	ec01a783          	lw	a5,-320(gp) # 40000640 <rx_idx>
8000168e:	fec42703          	lw	a4,-20(s0)
80001692:	fcf76ce3          	bltu	a4,a5,8000166a <main+0x1a>
      }
      retarget_put_char('\r');
80001696:	4535                	li	a0,13
80001698:	34a1                	jal	800010e0 <retarget_put_char>
      retarget_put_char('\n');
8000169a:	4529                	li	a0,10
8000169c:	3491                	jal	800010e0 <retarget_put_char>
      rx_idx = 0;
8000169e:	ec01a023          	sw	zero,-320(gp) # 40000640 <rx_idx>
      rx_line_ready = 0;
800016a2:	ec018223          	sb	zero,-316(gp) # 40000644 <rx_line_ready>
    if (rx_line_ready) {
800016a6:	bf55                	j	8000165a <main+0xa>

800016a8 <RCU_ADCSARRstCmd>:
  * @brief   C  
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSARRstCmd(FunctionalState State)
{
800016a8:	1101                	addi	sp,sp,-32
800016aa:	ce22                	sw	s0,28(sp)
800016ac:	1000                	addi	s0,sp,32
800016ae:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSARCLKCFG_bit.RSTDIS, State);
800016b2:	3000e7b7          	lui	a5,0x3000e
800016b6:	fec42703          	lw	a4,-20(s0)
800016ba:	8b05                	andi	a4,a4,1
800016bc:	0ff77713          	zext.b	a4,a4
800016c0:	8b05                	andi	a4,a4,1
800016c2:	0722                	slli	a4,a4,0x8
800016c4:	0b07a683          	lw	a3,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
800016c8:	eff6f693          	andi	a3,a3,-257
800016cc:	8f55                	or	a4,a4,a3
800016ce:	0ae7a823          	sw	a4,176(a5)
}
800016d2:	0001                	nop
800016d4:	4472                	lw	s0,28(sp)
800016d6:	6105                	addi	sp,sp,32
800016d8:	8082                	ret

800016da <ADCSAR_SEQ_SwStartEnCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SwStartEnCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800016da:	1101                	addi	sp,sp,-32
800016dc:	ce22                	sw	s0,28(sp)
800016de:	1000                	addi	s0,sp,32
800016e0:	fea42623          	sw	a0,-20(s0)
800016e4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQSYNC, 1 << (uint32_t)SEQ_Num, State << (uint32_t)SEQ_Num);
800016e8:	300107b7          	lui	a5,0x30010
800016ec:	43dc                	lw	a5,4(a5)
800016ee:	fec42703          	lw	a4,-20(s0)
800016f2:	4685                	li	a3,1
800016f4:	00e69733          	sll	a4,a3,a4
800016f8:	fff74713          	not	a4,a4
800016fc:	00e7f6b3          	and	a3,a5,a4
80001700:	fec42783          	lw	a5,-20(s0)
80001704:	fe842703          	lw	a4,-24(s0)
80001708:	00f71733          	sll	a4,a4,a5
8000170c:	300107b7          	lui	a5,0x30010
80001710:	8f55                	or	a4,a4,a3
80001712:	c3d8                	sw	a4,4(a5)
}
80001714:	0001                	nop
80001716:	4472                	lw	s0,28(sp)
80001718:	6105                	addi	sp,sp,32
8000171a:	8082                	ret

8000171c <ADCSAR_SEQ_StartEventConfig>:
  * @param   SEQ_Num   
  * @param   StartEvent   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_StartEventConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_StartEvent_TypeDef StartEvent)
{
8000171c:	1101                	addi	sp,sp,-32
8000171e:	ce22                	sw	s0,28(sp)
80001720:	1000                	addi	s0,sp,32
80001722:	fea42623          	sw	a0,-20(s0)
80001726:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));

    MODIFY_REG(ADCSAR->EMUX, 0xF << ((uint32_t)SEQ_Num * 4), StartEvent << ((uint32_t)SEQ_Num * 4));
8000172a:	300107b7          	lui	a5,0x30010
8000172e:	4fdc                	lw	a5,28(a5)
80001730:	fec42703          	lw	a4,-20(s0)
80001734:	070a                	slli	a4,a4,0x2
80001736:	46bd                	li	a3,15
80001738:	00e69733          	sll	a4,a3,a4
8000173c:	fff74713          	not	a4,a4
80001740:	00e7f6b3          	and	a3,a5,a4
80001744:	fec42783          	lw	a5,-20(s0)
80001748:	078a                	slli	a5,a5,0x2
8000174a:	fe842703          	lw	a4,-24(s0)
8000174e:	00f71733          	sll	a4,a4,a5
80001752:	300107b7          	lui	a5,0x30010
80001756:	8f55                	or	a4,a4,a3
80001758:	cfd8                	sw	a4,28(a5)
}
8000175a:	0001                	nop
8000175c:	4472                	lw	s0,28(sp)
8000175e:	6105                	addi	sp,sp,32
80001760:	8082                	ret

80001762 <ADCSAR_SEQ_ReqMaxConfig>:
  * @param   SEQ_Num   
  * @param   ReqNumMax    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqMaxConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNumMax)
{
80001762:	1101                	addi	sp,sp,-32
80001764:	ce22                	sw	s0,28(sp)
80001766:	1000                	addi	s0,sp,32
80001768:	fea42623          	sw	a0,-20(s0)
8000176c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNumMax));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.RQMAX, ReqNumMax);
80001770:	300106b7          	lui	a3,0x30010
80001774:	fe842783          	lw	a5,-24(s0)
80001778:	8b9d                	andi	a5,a5,7
8000177a:	0ff7f713          	zext.b	a4,a5
8000177e:	fec42783          	lw	a5,-20(s0)
80001782:	079a                	slli	a5,a5,0x6
80001784:	97b6                	add	a5,a5,a3
80001786:	8b1d                	andi	a4,a4,7
80001788:	0587d683          	lhu	a3,88(a5) # 30010058 <STACK_SIZE+0x3000f858>
8000178c:	9ae1                	andi	a3,a3,-8
8000178e:	8f55                	or	a4,a4,a3
80001790:	04e79c23          	sh	a4,88(a5)
}
80001794:	0001                	nop
80001796:	4472                	lw	s0,28(sp)
80001798:	6105                	addi	sp,sp,32
8000179a:	8082                	ret

8000179c <ADCSAR_SEQ_ReqAverageConfig>:
  * @param   SEQ_Num   
  * @param   Average    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Average_TypeDef Average)
{
8000179c:	1101                	addi	sp,sp,-32
8000179e:	ce22                	sw	s0,28(sp)
800017a0:	1000                	addi	s0,sp,32
800017a2:	fea42623          	sw	a0,-20(s0)
800017a6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_AVERAGE(Average));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGVAL, Average);
800017aa:	300106b7          	lui	a3,0x30010
800017ae:	fe842783          	lw	a5,-24(s0)
800017b2:	8b9d                	andi	a5,a5,7
800017b4:	0ff7f713          	zext.b	a4,a5
800017b8:	fec42783          	lw	a5,-20(s0)
800017bc:	079a                	slli	a5,a5,0x6
800017be:	97b6                	add	a5,a5,a3
800017c0:	8b1d                	andi	a4,a4,7
800017c2:	00971613          	slli	a2,a4,0x9
800017c6:	0587d703          	lhu	a4,88(a5)
800017ca:	86ba                	mv	a3,a4
800017cc:	777d                	lui	a4,0xfffff
800017ce:	1ff70713          	addi	a4,a4,511 # fffff1ff <__data_source_start+0x7fff9b07>
800017d2:	8f75                	and	a4,a4,a3
800017d4:	86ba                	mv	a3,a4
800017d6:	8732                	mv	a4,a2
800017d8:	8f55                	or	a4,a4,a3
800017da:	04e79c23          	sh	a4,88(a5)
}
800017de:	0001                	nop
800017e0:	4472                	lw	s0,28(sp)
800017e2:	6105                	addi	sp,sp,32
800017e4:	8082                	ret

800017e6 <ADCSAR_SEQ_ReqAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800017e6:	1101                	addi	sp,sp,-32
800017e8:	ce22                	sw	s0,28(sp)
800017ea:	1000                	addi	s0,sp,32
800017ec:	fea42623          	sw	a0,-20(s0)
800017f0:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGEN, State);
800017f4:	300106b7          	lui	a3,0x30010
800017f8:	fe842783          	lw	a5,-24(s0)
800017fc:	8b85                	andi	a5,a5,1
800017fe:	0ff7f713          	zext.b	a4,a5
80001802:	fec42783          	lw	a5,-20(s0)
80001806:	079a                	slli	a5,a5,0x6
80001808:	97b6                	add	a5,a5,a3
8000180a:	8b05                	andi	a4,a4,1
8000180c:	0722                	slli	a4,a4,0x8
8000180e:	0587d683          	lhu	a3,88(a5)
80001812:	eff6f693          	andi	a3,a3,-257
80001816:	8f55                	or	a4,a4,a3
80001818:	04e79c23          	sh	a4,88(a5)
}
8000181c:	0001                	nop
8000181e:	4472                	lw	s0,28(sp)
80001820:	6105                	addi	sp,sp,32
80001822:	8082                	ret

80001824 <ADCSAR_SEQ_DMAConfig>:
  * @param   SEQ_Num   
  * @param   DMAFIFOLevel         DMA
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMAConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_DMAFIFOLevel_TypeDef DMAFIFOLevel)
{
80001824:	1101                	addi	sp,sp,-32
80001826:	ce22                	sw	s0,28(sp)
80001828:	1000                	addi	s0,sp,32
8000182a:	fea42623          	sw	a0,-20(s0)
8000182e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_DMA_FIFO_LEVEL(DMAFIFOLevel));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.WMARK, DMAFIFOLevel);
80001832:	300106b7          	lui	a3,0x30010
80001836:	fe842783          	lw	a5,-24(s0)
8000183a:	8b9d                	andi	a5,a5,7
8000183c:	0ff7f713          	zext.b	a4,a5
80001840:	fec42783          	lw	a5,-20(s0)
80001844:	079a                	slli	a5,a5,0x6
80001846:	97b6                	add	a5,a5,a3
80001848:	8b1d                	andi	a4,a4,7
8000184a:	0722                	slli	a4,a4,0x8
8000184c:	0607d683          	lhu	a3,96(a5)
80001850:	8ff6f693          	andi	a3,a3,-1793
80001854:	8f55                	or	a4,a4,a3
80001856:	06e79023          	sh	a4,96(a5)
}
8000185a:	0001                	nop
8000185c:	4472                	lw	s0,28(sp)
8000185e:	6105                	addi	sp,sp,32
80001860:	8082                	ret

80001862 <ADCSAR_SEQ_DMACmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMACmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80001862:	1101                	addi	sp,sp,-32
80001864:	ce22                	sw	s0,28(sp)
80001866:	1000                	addi	s0,sp,32
80001868:	fea42623          	sw	a0,-20(s0)
8000186c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.DMAEN, State);
80001870:	300106b7          	lui	a3,0x30010
80001874:	fe842783          	lw	a5,-24(s0)
80001878:	8b85                	andi	a5,a5,1
8000187a:	0ff7f713          	zext.b	a4,a5
8000187e:	fec42783          	lw	a5,-20(s0)
80001882:	079a                	slli	a5,a5,0x6
80001884:	97b6                	add	a5,a5,a3
80001886:	8b05                	andi	a4,a4,1
80001888:	0607d683          	lhu	a3,96(a5)
8000188c:	9af9                	andi	a3,a3,-2
8000188e:	8f55                	or	a4,a4,a3
80001890:	06e79023          	sh	a4,96(a5)
}
80001894:	0001                	nop
80001896:	4472                	lw	s0,28(sp)
80001898:	6105                	addi	sp,sp,32
8000189a:	8082                	ret

8000189c <ADCSAR_SEQ_RestartConfig>:
  * @param   RestartVal  . 0x00 -  ,
  *                      0x01 - 1 , 0xFF - 255 .
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t RestartVal)
{
8000189c:	1101                	addi	sp,sp,-32
8000189e:	ce22                	sw	s0,28(sp)
800018a0:	1000                	addi	s0,sp,32
800018a2:	fea42623          	sw	a0,-20(s0)
800018a6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_VAL(RestartVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RCNT, RestartVal);
800018aa:	300106b7          	lui	a3,0x30010
800018ae:	fe842783          	lw	a5,-24(s0)
800018b2:	0ff7f713          	zext.b	a4,a5
800018b6:	fec42783          	lw	a5,-20(s0)
800018ba:	079a                	slli	a5,a5,0x6
800018bc:	97b6                	add	a5,a5,a3
800018be:	06e78223          	sb	a4,100(a5)
}
800018c2:	0001                	nop
800018c4:	4472                	lw	s0,28(sp)
800018c6:	6105                	addi	sp,sp,32
800018c8:	8082                	ret

800018ca <ADCSAR_SEQ_RestartAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800018ca:	1101                	addi	sp,sp,-32
800018cc:	ce22                	sw	s0,28(sp)
800018ce:	1000                	addi	s0,sp,32
800018d0:	fea42623          	sw	a0,-20(s0)
800018d4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RAVGEN, State);
800018d8:	300106b7          	lui	a3,0x30010
800018dc:	fe842783          	lw	a5,-24(s0)
800018e0:	8b85                	andi	a5,a5,1
800018e2:	0ff7f713          	zext.b	a4,a5
800018e6:	fec42783          	lw	a5,-20(s0)
800018ea:	079a                	slli	a5,a5,0x6
800018ec:	97b6                	add	a5,a5,a3
800018ee:	8b05                	andi	a4,a4,1
800018f0:	0722                	slli	a4,a4,0x8
800018f2:	53f4                	lw	a3,100(a5)
800018f4:	eff6f693          	andi	a3,a3,-257
800018f8:	8f55                	or	a4,a4,a3
800018fa:	d3f8                	sw	a4,100(a5)
}
800018fc:	0001                	nop
800018fe:	4472                	lw	s0,28(sp)
80001900:	6105                	addi	sp,sp,32
80001902:	8082                	ret

80001904 <ADCSAR_SEQ_DCEnableCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DCEnableCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
80001904:	1101                	addi	sp,sp,-32
80001906:	ce22                	sw	s0,28(sp)
80001908:	1000                	addi	s0,sp,32
8000190a:	fea42623          	sw	a0,-20(s0)
8000190e:	feb42423          	sw	a1,-24(s0)
80001912:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SDC, 1 << ((uint32_t)DC_Num), State << ((uint32_t)DC_Num));
80001916:	30010737          	lui	a4,0x30010
8000191a:	fec42783          	lw	a5,-20(s0)
8000191e:	079a                	slli	a5,a5,0x6
80001920:	97ba                	add	a5,a5,a4
80001922:	57fc                	lw	a5,108(a5)
80001924:	fe842703          	lw	a4,-24(s0)
80001928:	4685                	li	a3,1
8000192a:	00e69733          	sll	a4,a3,a4
8000192e:	fff74713          	not	a4,a4
80001932:	8f7d                	and	a4,a4,a5
80001934:	fe842783          	lw	a5,-24(s0)
80001938:	fe442683          	lw	a3,-28(s0)
8000193c:	00f697b3          	sll	a5,a3,a5
80001940:	300106b7          	lui	a3,0x30010
80001944:	8f5d                	or	a4,a4,a5
80001946:	fec42783          	lw	a5,-20(s0)
8000194a:	079a                	slli	a5,a5,0x6
8000194c:	97b6                	add	a5,a5,a3
8000194e:	d7f8                	sw	a4,108(a5)
}
80001950:	0001                	nop
80001952:	4472                	lw	s0,28(sp)
80001954:	6105                	addi	sp,sp,32
80001956:	8082                	ret

80001958 <ADCSAR_SEQ_SetRestartTimer>:
  * @param   SEQ_Num   
  * @param   TimerVal  . 0 -       ( ).
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SetRestartTimer(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t TimerVal)
{
80001958:	1101                	addi	sp,sp,-32
8000195a:	ce22                	sw	s0,28(sp)
8000195c:	1000                	addi	s0,sp,32
8000195e:	fea42623          	sw	a0,-20(s0)
80001962:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_TIMER_VAL(TimerVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRTMR_bit.VAL, TimerVal);
80001966:	30010737          	lui	a4,0x30010
8000196a:	fe842683          	lw	a3,-24(s0)
8000196e:	010007b7          	lui	a5,0x1000
80001972:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
80001974:	8efd                	and	a3,a3,a5
80001976:	fec42783          	lw	a5,-20(s0)
8000197a:	079a                	slli	a5,a5,0x6
8000197c:	97ba                	add	a5,a5,a4
8000197e:	01000737          	lui	a4,0x1000
80001982:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80001984:	8f75                	and	a4,a4,a3
80001986:	5bb0                	lw	a2,112(a5)
80001988:	ff0006b7          	lui	a3,0xff000
8000198c:	8ef1                	and	a3,a3,a2
8000198e:	8f55                	or	a4,a4,a3
80001990:	dbb8                	sw	a4,112(a5)
}
80001992:	0001                	nop
80001994:	4472                	lw	s0,28(sp)
80001996:	6105                	addi	sp,sp,32
80001998:	8082                	ret

8000199a <ADCSAR_DC_OutputCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_OutputCmd(ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
8000199a:	1101                	addi	sp,sp,-32
8000199c:	ce22                	sw	s0,28(sp)
8000199e:	1000                	addi	s0,sp,32
800019a0:	fea42623          	sw	a0,-20(s0)
800019a4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CTE, State);
800019a8:	30010637          	lui	a2,0x30010
800019ac:	fe842783          	lw	a5,-24(s0)
800019b0:	8b85                	andi	a5,a5,1
800019b2:	0ff7f693          	zext.b	a3,a5
800019b6:	fec42703          	lw	a4,-20(s0)
800019ba:	87ba                	mv	a5,a4
800019bc:	0786                	slli	a5,a5,0x1
800019be:	97ba                	add	a5,a5,a4
800019c0:	078a                	slli	a5,a5,0x2
800019c2:	97b2                	add	a5,a5,a2
800019c4:	0016f713          	andi	a4,a3,1
800019c8:	0732                	slli	a4,a4,0xc
800019ca:	4007a603          	lw	a2,1024(a5)
800019ce:	76fd                	lui	a3,0xfffff
800019d0:	16fd                	addi	a3,a3,-1 # ffffefff <__data_source_start+0x7fff9907>
800019d2:	8ef1                	and	a3,a3,a2
800019d4:	8f55                	or	a4,a4,a3
800019d6:	40e7a023          	sw	a4,1024(a5)
}
800019da:	0001                	nop
800019dc:	4472                	lw	s0,28(sp)
800019de:	6105                	addi	sp,sp,32
800019e0:	8082                	ret

800019e2 <ADCSAR_DC_SourceConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SourceConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Source_TypeDef Source)
{
800019e2:	1101                	addi	sp,sp,-32
800019e4:	ce22                	sw	s0,28(sp)
800019e6:	1000                	addi	s0,sp,32
800019e8:	fea42623          	sw	a0,-20(s0)
800019ec:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_SOURCE(Source));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.SRC, Source);
800019f0:	30010637          	lui	a2,0x30010
800019f4:	fe842783          	lw	a5,-24(s0)
800019f8:	8b85                	andi	a5,a5,1
800019fa:	0ff7f693          	zext.b	a3,a5
800019fe:	fec42703          	lw	a4,-20(s0)
80001a02:	87ba                	mv	a5,a4
80001a04:	0786                	slli	a5,a5,0x1
80001a06:	97ba                	add	a5,a5,a4
80001a08:	078a                	slli	a5,a5,0x2
80001a0a:	97b2                	add	a5,a5,a2
80001a0c:	0016f713          	andi	a4,a3,1
80001a10:	0762                	slli	a4,a4,0x18
80001a12:	4007a603          	lw	a2,1024(a5)
80001a16:	ff0006b7          	lui	a3,0xff000
80001a1a:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7effa907>
80001a1c:	8ef1                	and	a3,a3,a2
80001a1e:	8f55                	or	a4,a4,a3
80001a20:	40e7a023          	sw	a4,1024(a5)
}
80001a24:	0001                	nop
80001a26:	4472                	lw	s0,28(sp)
80001a28:	6105                	addi	sp,sp,32
80001a2a:	8082                	ret

80001a2c <ADCSAR_DC_ChannelConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_ChannelConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80001a2c:	1101                	addi	sp,sp,-32
80001a2e:	ce22                	sw	s0,28(sp)
80001a30:	1000                	addi	s0,sp,32
80001a32:	fea42623          	sw	a0,-20(s0)
80001a36:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CHNL, Channel_Num);
80001a3a:	30010637          	lui	a2,0x30010
80001a3e:	fe842783          	lw	a5,-24(s0)
80001a42:	8b9d                	andi	a5,a5,7
80001a44:	0ff7f693          	zext.b	a3,a5
80001a48:	fec42703          	lw	a4,-20(s0)
80001a4c:	87ba                	mv	a5,a4
80001a4e:	0786                	slli	a5,a5,0x1
80001a50:	97ba                	add	a5,a5,a4
80001a52:	078a                	slli	a5,a5,0x2
80001a54:	97b2                	add	a5,a5,a2
80001a56:	0076f713          	andi	a4,a3,7
80001a5a:	0742                	slli	a4,a4,0x10
80001a5c:	4007a603          	lw	a2,1024(a5)
80001a60:	fff906b7          	lui	a3,0xfff90
80001a64:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff8a907>
80001a66:	8ef1                	and	a3,a3,a2
80001a68:	8f55                	or	a4,a4,a3
80001a6a:	40e7a023          	sw	a4,1024(a5)
}
80001a6e:	0001                	nop
80001a70:	4472                	lw	s0,28(sp)
80001a72:	6105                	addi	sp,sp,32
80001a74:	8082                	ret

80001a76 <ADCSAR_DC_Config>:
  * @param   Mode   
  * @param   Condition   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_Config(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Mode_TypeDef Mode, ADCSAR_DC_Condition_TypeDef Condition)
{
80001a76:	1101                	addi	sp,sp,-32
80001a78:	ce22                	sw	s0,28(sp)
80001a7a:	1000                	addi	s0,sp,32
80001a7c:	fea42623          	sw	a0,-20(s0)
80001a80:	feb42423          	sw	a1,-24(s0)
80001a84:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_MODE(Mode));
    assert_param(IS_ADCSAR_DC_CONDITION(Condition));

    MODIFY_REG(ADCSAR->DC[DC_Num].DCTL, ADCSAR_DC_DCTL_CTC_Msk | ADCSAR_DC_DCTL_CTM_Msk,
80001a88:	300106b7          	lui	a3,0x30010
80001a8c:	fec42703          	lw	a4,-20(s0)
80001a90:	87ba                	mv	a5,a4
80001a92:	0786                	slli	a5,a5,0x1
80001a94:	97ba                	add	a5,a5,a4
80001a96:	078a                	slli	a5,a5,0x2
80001a98:	97b6                	add	a5,a5,a3
80001a9a:	4007a703          	lw	a4,1024(a5)
80001a9e:	77fd                	lui	a5,0xfffff
80001aa0:	0ff78793          	addi	a5,a5,255 # fffff0ff <__data_source_start+0x7fff9a07>
80001aa4:	8f7d                	and	a4,a4,a5
80001aa6:	fe842783          	lw	a5,-24(s0)
80001aaa:	00879693          	slli	a3,a5,0x8
80001aae:	fe442783          	lw	a5,-28(s0)
80001ab2:	07aa                	slli	a5,a5,0xa
80001ab4:	8fd5                	or	a5,a5,a3
80001ab6:	30010637          	lui	a2,0x30010
80001aba:	00f766b3          	or	a3,a4,a5
80001abe:	fec42703          	lw	a4,-20(s0)
80001ac2:	87ba                	mv	a5,a4
80001ac4:	0786                	slli	a5,a5,0x1
80001ac6:	97ba                	add	a5,a5,a4
80001ac8:	078a                	slli	a5,a5,0x2
80001aca:	97b2                	add	a5,a5,a2
80001acc:	40d7a023          	sw	a3,1024(a5)
               ((Mode << ADCSAR_DC_DCTL_CTM_Pos) |
                (Condition << ADCSAR_DC_DCTL_CTC_Pos)));
}
80001ad0:	0001                	nop
80001ad2:	4472                	lw	s0,28(sp)
80001ad4:	6105                	addi	sp,sp,32
80001ad6:	8082                	ret

80001ad8 <ADCSAR_DC_SetThresholdLow>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdLow(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80001ad8:	1101                	addi	sp,sp,-32
80001ada:	ce22                	sw	s0,28(sp)
80001adc:	1000                	addi	s0,sp,32
80001ade:	fea42623          	sw	a0,-20(s0)
80001ae2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPL, Val);
80001ae6:	30010637          	lui	a2,0x30010
80001aea:	fe842783          	lw	a5,-24(s0)
80001aee:	873e                	mv	a4,a5
80001af0:	6785                	lui	a5,0x1
80001af2:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001af4:	8ff9                	and	a5,a5,a4
80001af6:	01079693          	slli	a3,a5,0x10
80001afa:	82c1                	srli	a3,a3,0x10
80001afc:	fec42703          	lw	a4,-20(s0)
80001b00:	87ba                	mv	a5,a4
80001b02:	0786                	slli	a5,a5,0x1
80001b04:	97ba                	add	a5,a5,a4
80001b06:	078a                	slli	a5,a5,0x2
80001b08:	97b2                	add	a5,a5,a2
80001b0a:	6705                	lui	a4,0x1
80001b0c:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80001b0e:	8f75                	and	a4,a4,a3
80001b10:	4047a603          	lw	a2,1028(a5)
80001b14:	76fd                	lui	a3,0xfffff
80001b16:	8ef1                	and	a3,a3,a2
80001b18:	8f55                	or	a4,a4,a3
80001b1a:	40e7a223          	sw	a4,1028(a5)
}
80001b1e:	0001                	nop
80001b20:	4472                	lw	s0,28(sp)
80001b22:	6105                	addi	sp,sp,32
80001b24:	8082                	ret

80001b26 <ADCSAR_DC_SetThresholdHigh>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdHigh(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80001b26:	1101                	addi	sp,sp,-32
80001b28:	ce22                	sw	s0,28(sp)
80001b2a:	1000                	addi	s0,sp,32
80001b2c:	fea42623          	sw	a0,-20(s0)
80001b30:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPH, Val);
80001b34:	30010637          	lui	a2,0x30010
80001b38:	fe842783          	lw	a5,-24(s0)
80001b3c:	873e                	mv	a4,a5
80001b3e:	6785                	lui	a5,0x1
80001b40:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001b42:	8ff9                	and	a5,a5,a4
80001b44:	01079693          	slli	a3,a5,0x10
80001b48:	82c1                	srli	a3,a3,0x10
80001b4a:	fec42703          	lw	a4,-20(s0)
80001b4e:	87ba                	mv	a5,a4
80001b50:	0786                	slli	a5,a5,0x1
80001b52:	97ba                	add	a5,a5,a4
80001b54:	078a                	slli	a5,a5,0x2
80001b56:	97b2                	add	a5,a5,a2
80001b58:	6705                	lui	a4,0x1
80001b5a:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80001b5c:	8f75                	and	a4,a4,a3
80001b5e:	0742                	slli	a4,a4,0x10
80001b60:	4047a603          	lw	a2,1028(a5)
80001b64:	f00106b7          	lui	a3,0xf0010
80001b68:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x7000a907>
80001b6a:	8ef1                	and	a3,a3,a2
80001b6c:	8f55                	or	a4,a4,a3
80001b6e:	40e7a223          	sw	a4,1028(a5)
}
80001b72:	0001                	nop
80001b74:	4472                	lw	s0,28(sp)
80001b76:	6105                	addi	sp,sp,32
80001b78:	8082                	ret

80001b7a <ADCSAR_SEQ_ReqConfig>:
  * @param   ReqNum   
  * @param   Channel_Num   
  * @retval  void
  */
void ADCSAR_SEQ_ReqConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNum, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80001b7a:	7179                	addi	sp,sp,-48
80001b7c:	d622                	sw	s0,44(sp)
80001b7e:	1800                	addi	s0,sp,48
80001b80:	fca42e23          	sw	a0,-36(s0)
80001b84:	fcb42c23          	sw	a1,-40(s0)
80001b88:	fcc42a23          	sw	a2,-44(s0)

    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNum));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    req_pos = ((uint32_t)ReqNum % 4) * 8;
80001b8c:	fd842783          	lw	a5,-40(s0)
80001b90:	8b8d                	andi	a5,a5,3
80001b92:	078e                	slli	a5,a5,0x3
80001b94:	fef42623          	sw	a5,-20(s0)

    if (ReqNum > ADCSAR_SEQ_ReqNum_7)
80001b98:	fd842703          	lw	a4,-40(s0)
80001b9c:	479d                	li	a5,7
80001b9e:	04e7f363          	bgeu	a5,a4,80001be4 <ADCSAR_SEQ_ReqConfig+0x6a>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel2
80001ba2:	30010737          	lui	a4,0x30010
80001ba6:	fdc42783          	lw	a5,-36(s0)
80001baa:	0785                	addi	a5,a5,1
80001bac:	079a                	slli	a5,a5,0x6
80001bae:	97ba                	add	a5,a5,a4
80001bb0:	439c                	lw	a5,0(a5)
80001bb2:	fec42703          	lw	a4,-20(s0)
80001bb6:	03f00693          	li	a3,63
80001bba:	00e69733          	sll	a4,a3,a4
80001bbe:	fff74713          	not	a4,a4
80001bc2:	8f7d                	and	a4,a4,a5
80001bc4:	fec42783          	lw	a5,-20(s0)
80001bc8:	fd442683          	lw	a3,-44(s0)
80001bcc:	00f697b3          	sll	a5,a3,a5
80001bd0:	300106b7          	lui	a3,0x30010
80001bd4:	8f5d                	or	a4,a4,a5
80001bd6:	fdc42783          	lw	a5,-36(s0)
80001bda:	0785                	addi	a5,a5,1
80001bdc:	079a                	slli	a5,a5,0x6
80001bde:	97b6                	add	a5,a5,a3
80001be0:	c398                	sw	a4,0(a5)
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
    else
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
}
80001be2:	a079                	j	80001c70 <ADCSAR_SEQ_ReqConfig+0xf6>
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
80001be4:	fd842703          	lw	a4,-40(s0)
80001be8:	478d                	li	a5,3
80001bea:	04e7f363          	bgeu	a5,a4,80001c30 <ADCSAR_SEQ_ReqConfig+0xb6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
80001bee:	30010737          	lui	a4,0x30010
80001bf2:	fdc42783          	lw	a5,-36(s0)
80001bf6:	0785                	addi	a5,a5,1
80001bf8:	079a                	slli	a5,a5,0x6
80001bfa:	97ba                	add	a5,a5,a4
80001bfc:	439c                	lw	a5,0(a5)
80001bfe:	fec42703          	lw	a4,-20(s0)
80001c02:	03f00693          	li	a3,63
80001c06:	00e69733          	sll	a4,a3,a4
80001c0a:	fff74713          	not	a4,a4
80001c0e:	8f7d                	and	a4,a4,a5
80001c10:	fec42783          	lw	a5,-20(s0)
80001c14:	fd442683          	lw	a3,-44(s0)
80001c18:	00f697b3          	sll	a5,a3,a5
80001c1c:	300106b7          	lui	a3,0x30010
80001c20:	8f5d                	or	a4,a4,a5
80001c22:	fdc42783          	lw	a5,-36(s0)
80001c26:	0785                	addi	a5,a5,1
80001c28:	079a                	slli	a5,a5,0x6
80001c2a:	97b6                	add	a5,a5,a3
80001c2c:	c398                	sw	a4,0(a5)
}
80001c2e:	a089                	j	80001c70 <ADCSAR_SEQ_ReqConfig+0xf6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
80001c30:	30010737          	lui	a4,0x30010
80001c34:	fdc42783          	lw	a5,-36(s0)
80001c38:	0785                	addi	a5,a5,1
80001c3a:	079a                	slli	a5,a5,0x6
80001c3c:	97ba                	add	a5,a5,a4
80001c3e:	439c                	lw	a5,0(a5)
80001c40:	fec42703          	lw	a4,-20(s0)
80001c44:	03f00693          	li	a3,63
80001c48:	00e69733          	sll	a4,a3,a4
80001c4c:	fff74713          	not	a4,a4
80001c50:	8f7d                	and	a4,a4,a5
80001c52:	fec42783          	lw	a5,-20(s0)
80001c56:	fd442683          	lw	a3,-44(s0)
80001c5a:	00f697b3          	sll	a5,a3,a5
80001c5e:	300106b7          	lui	a3,0x30010
80001c62:	8f5d                	or	a4,a4,a5
80001c64:	fdc42783          	lw	a5,-36(s0)
80001c68:	0785                	addi	a5,a5,1
80001c6a:	079a                	slli	a5,a5,0x6
80001c6c:	97b6                	add	a5,a5,a3
80001c6e:	c398                	sw	a4,0(a5)
}
80001c70:	0001                	nop
80001c72:	5432                	lw	s0,44(sp)
80001c74:	6145                	addi	sp,sp,48
80001c76:	8082                	ret

80001c78 <ADCSAR_DeInit>:
/**
  * @brief      ADCSAR   
  * @retval  void
  */
void ADCSAR_DeInit()
{
80001c78:	1141                	addi	sp,sp,-16
80001c7a:	c606                	sw	ra,12(sp)
80001c7c:	c422                	sw	s0,8(sp)
80001c7e:	0800                	addi	s0,sp,16
    RCU_ADCSARRstCmd(DISABLE);
80001c80:	4501                	li	a0,0
80001c82:	341d                	jal	800016a8 <RCU_ADCSARRstCmd>
    RCU_ADCSARRstCmd(ENABLE);
80001c84:	4505                	li	a0,1
80001c86:	340d                	jal	800016a8 <RCU_ADCSARRstCmd>
}
80001c88:	0001                	nop
80001c8a:	40b2                	lw	ra,12(sp)
80001c8c:	4422                	lw	s0,8(sp)
80001c8e:	0141                	addi	sp,sp,16
80001c90:	8082                	ret

80001c92 <ADCSAR_SEQ_Init>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_SEQ_Init(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
80001c92:	7179                	addi	sp,sp,-48
80001c94:	d606                	sw	ra,44(sp)
80001c96:	d422                	sw	s0,40(sp)
80001c98:	1800                	addi	s0,sp,48
80001c9a:	fca42e23          	sw	a0,-36(s0)
80001c9e:	fcb42c23          	sw	a1,-40(s0)
    ADCSAR_SEQ_StartEventConfig(SEQ_Num, InitStruct->StartEvent);
80001ca2:	fd842783          	lw	a5,-40(s0)
80001ca6:	439c                	lw	a5,0(a5)
80001ca8:	85be                	mv	a1,a5
80001caa:	fdc42503          	lw	a0,-36(s0)
80001cae:	34bd                	jal	8000171c <ADCSAR_SEQ_StartEventConfig>
    ADCSAR_SEQ_SwStartEnCmd(SEQ_Num, InitStruct->SWStartEn);
80001cb0:	fd842783          	lw	a5,-40(s0)
80001cb4:	43dc                	lw	a5,4(a5)
80001cb6:	85be                	mv	a1,a5
80001cb8:	fdc42503          	lw	a0,-36(s0)
80001cbc:	3c39                	jal	800016da <ADCSAR_SEQ_SwStartEnCmd>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001cbe:	fe042623          	sw	zero,-20(s0)
80001cc2:	a01d                	j	80001ce8 <ADCSAR_SEQ_Init+0x56>
        ADCSAR_SEQ_ReqConfig(SEQ_Num, (ADCSAR_SEQ_ReqNum_TypeDef)i, InitStruct->Req[i]);
80001cc4:	fd842703          	lw	a4,-40(s0)
80001cc8:	fec42783          	lw	a5,-20(s0)
80001ccc:	078a                	slli	a5,a5,0x2
80001cce:	97ba                	add	a5,a5,a4
80001cd0:	479c                	lw	a5,8(a5)
80001cd2:	863e                	mv	a2,a5
80001cd4:	fec42583          	lw	a1,-20(s0)
80001cd8:	fdc42503          	lw	a0,-36(s0)
80001cdc:	3d79                	jal	80001b7a <ADCSAR_SEQ_ReqConfig>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001cde:	fec42783          	lw	a5,-20(s0)
80001ce2:	0785                	addi	a5,a5,1
80001ce4:	fef42623          	sw	a5,-20(s0)
80001ce8:	fec42703          	lw	a4,-20(s0)
80001cec:	479d                	li	a5,7
80001cee:	fce7fbe3          	bgeu	a5,a4,80001cc4 <ADCSAR_SEQ_Init+0x32>
    }
    ADCSAR_SEQ_ReqMaxConfig(SEQ_Num, InitStruct->ReqMax);
80001cf2:	fd842783          	lw	a5,-40(s0)
80001cf6:	579c                	lw	a5,40(a5)
80001cf8:	85be                	mv	a1,a5
80001cfa:	fdc42503          	lw	a0,-36(s0)
80001cfe:	3495                	jal	80001762 <ADCSAR_SEQ_ReqMaxConfig>
    ADCSAR_SEQ_ReqAverageConfig(SEQ_Num, InitStruct->ReqAverage);
80001d00:	fd842783          	lw	a5,-40(s0)
80001d04:	57dc                	lw	a5,44(a5)
80001d06:	85be                	mv	a1,a5
80001d08:	fdc42503          	lw	a0,-36(s0)
80001d0c:	3c41                	jal	8000179c <ADCSAR_SEQ_ReqAverageConfig>
    ADCSAR_SEQ_ReqAverageCmd(SEQ_Num, InitStruct->ReqAverageEn);
80001d0e:	fd842783          	lw	a5,-40(s0)
80001d12:	5b9c                	lw	a5,48(a5)
80001d14:	85be                	mv	a1,a5
80001d16:	fdc42503          	lw	a0,-36(s0)
80001d1a:	34f1                	jal	800017e6 <ADCSAR_SEQ_ReqAverageCmd>
    ADCSAR_SEQ_RestartConfig(SEQ_Num, InitStruct->RestartCount);
80001d1c:	fd842783          	lw	a5,-40(s0)
80001d20:	5bdc                	lw	a5,52(a5)
80001d22:	85be                	mv	a1,a5
80001d24:	fdc42503          	lw	a0,-36(s0)
80001d28:	3e95                	jal	8000189c <ADCSAR_SEQ_RestartConfig>
    ADCSAR_SEQ_RestartAverageCmd(SEQ_Num, InitStruct->RestartAverageEn);
80001d2a:	fd842783          	lw	a5,-40(s0)
80001d2e:	5f9c                	lw	a5,56(a5)
80001d30:	85be                	mv	a1,a5
80001d32:	fdc42503          	lw	a0,-36(s0)
80001d36:	3e51                	jal	800018ca <ADCSAR_SEQ_RestartAverageCmd>
    ADCSAR_SEQ_SetRestartTimer(SEQ_Num, InitStruct->RestartTimer);
80001d38:	fd842783          	lw	a5,-40(s0)
80001d3c:	5fdc                	lw	a5,60(a5)
80001d3e:	85be                	mv	a1,a5
80001d40:	fdc42503          	lw	a0,-36(s0)
80001d44:	3911                	jal	80001958 <ADCSAR_SEQ_SetRestartTimer>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001d46:	fe042423          	sw	zero,-24(s0)
80001d4a:	a025                	j	80001d72 <ADCSAR_SEQ_Init+0xe0>
        ADCSAR_SEQ_DCEnableCmd(SEQ_Num, (ADCSAR_DC_Num_TypeDef)i, InitStruct->DCEn[i]);
80001d4c:	fd842703          	lw	a4,-40(s0)
80001d50:	fe842783          	lw	a5,-24(s0)
80001d54:	07c1                	addi	a5,a5,16
80001d56:	078a                	slli	a5,a5,0x2
80001d58:	97ba                	add	a5,a5,a4
80001d5a:	439c                	lw	a5,0(a5)
80001d5c:	863e                	mv	a2,a5
80001d5e:	fe842583          	lw	a1,-24(s0)
80001d62:	fdc42503          	lw	a0,-36(s0)
80001d66:	3e79                	jal	80001904 <ADCSAR_SEQ_DCEnableCmd>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001d68:	fe842783          	lw	a5,-24(s0)
80001d6c:	0785                	addi	a5,a5,1
80001d6e:	fef42423          	sw	a5,-24(s0)
80001d72:	fe842703          	lw	a4,-24(s0)
80001d76:	479d                	li	a5,7
80001d78:	fce7fae3          	bgeu	a5,a4,80001d4c <ADCSAR_SEQ_Init+0xba>
    }
    ADCSAR_SEQ_DMAConfig(SEQ_Num, InitStruct->DMAFIFOLevel);
80001d7c:	fd842783          	lw	a5,-40(s0)
80001d80:	53bc                	lw	a5,96(a5)
80001d82:	85be                	mv	a1,a5
80001d84:	fdc42503          	lw	a0,-36(s0)
80001d88:	3c71                	jal	80001824 <ADCSAR_SEQ_DMAConfig>
    ADCSAR_SEQ_DMACmd(SEQ_Num, InitStruct->DMAEn);
80001d8a:	fd842783          	lw	a5,-40(s0)
80001d8e:	53fc                	lw	a5,100(a5)
80001d90:	85be                	mv	a1,a5
80001d92:	fdc42503          	lw	a0,-36(s0)
80001d96:	34f1                	jal	80001862 <ADCSAR_SEQ_DMACmd>
}
80001d98:	0001                	nop
80001d9a:	50b2                	lw	ra,44(sp)
80001d9c:	5422                	lw	s0,40(sp)
80001d9e:	6145                	addi	sp,sp,48
80001da0:	8082                	ret

80001da2 <ADCSAR_SEQ_StructInit>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_SEQ_StructInit(ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
80001da2:	7179                	addi	sp,sp,-48
80001da4:	d622                	sw	s0,44(sp)
80001da6:	1800                	addi	s0,sp,48
80001da8:	fca42e23          	sw	a0,-36(s0)
    InitStruct->StartEvent = ADCSAR_SEQ_StartEvent_SwReq;
80001dac:	fdc42783          	lw	a5,-36(s0)
80001db0:	0007a023          	sw	zero,0(a5)
    InitStruct->SWStartEn = DISABLE;
80001db4:	fdc42783          	lw	a5,-36(s0)
80001db8:	0007a223          	sw	zero,4(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001dbc:	fe042623          	sw	zero,-20(s0)
80001dc0:	a831                	j	80001ddc <ADCSAR_SEQ_StructInit+0x3a>
        InitStruct->Req[i] = ADCSAR_CH_Num_0;
80001dc2:	fdc42703          	lw	a4,-36(s0)
80001dc6:	fec42783          	lw	a5,-20(s0)
80001dca:	078a                	slli	a5,a5,0x2
80001dcc:	97ba                	add	a5,a5,a4
80001dce:	0007a423          	sw	zero,8(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
80001dd2:	fec42783          	lw	a5,-20(s0)
80001dd6:	0785                	addi	a5,a5,1
80001dd8:	fef42623          	sw	a5,-20(s0)
80001ddc:	fec42703          	lw	a4,-20(s0)
80001de0:	479d                	li	a5,7
80001de2:	fee7f0e3          	bgeu	a5,a4,80001dc2 <ADCSAR_SEQ_StructInit+0x20>
    }
    InitStruct->ReqMax = ADCSAR_SEQ_ReqNum_0;
80001de6:	fdc42783          	lw	a5,-36(s0)
80001dea:	0207a423          	sw	zero,40(a5)
    InitStruct->ReqAverage = ADCSAR_SEQ_Average_2;
80001dee:	fdc42783          	lw	a5,-36(s0)
80001df2:	4705                	li	a4,1
80001df4:	d7d8                	sw	a4,44(a5)
    InitStruct->ReqAverageEn = DISABLE;
80001df6:	fdc42783          	lw	a5,-36(s0)
80001dfa:	0207a823          	sw	zero,48(a5)
    InitStruct->RestartCount = 0;
80001dfe:	fdc42783          	lw	a5,-36(s0)
80001e02:	0207aa23          	sw	zero,52(a5)
    InitStruct->RestartAverageEn = DISABLE;
80001e06:	fdc42783          	lw	a5,-36(s0)
80001e0a:	0207ac23          	sw	zero,56(a5)
    InitStruct->RestartTimer = 0;
80001e0e:	fdc42783          	lw	a5,-36(s0)
80001e12:	0207ae23          	sw	zero,60(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001e16:	fe042423          	sw	zero,-24(s0)
80001e1a:	a839                	j	80001e38 <ADCSAR_SEQ_StructInit+0x96>
        InitStruct->DCEn[i] = DISABLE;
80001e1c:	fdc42703          	lw	a4,-36(s0)
80001e20:	fe842783          	lw	a5,-24(s0)
80001e24:	07c1                	addi	a5,a5,16
80001e26:	078a                	slli	a5,a5,0x2
80001e28:	97ba                	add	a5,a5,a4
80001e2a:	0007a023          	sw	zero,0(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80001e2e:	fe842783          	lw	a5,-24(s0)
80001e32:	0785                	addi	a5,a5,1
80001e34:	fef42423          	sw	a5,-24(s0)
80001e38:	fe842703          	lw	a4,-24(s0)
80001e3c:	479d                	li	a5,7
80001e3e:	fce7ffe3          	bgeu	a5,a4,80001e1c <ADCSAR_SEQ_StructInit+0x7a>
    }
    InitStruct->DMAFIFOLevel = ADCSAR_SEQ_DMAFIFOLevel_1;
80001e42:	fdc42783          	lw	a5,-36(s0)
80001e46:	4705                	li	a4,1
80001e48:	d3b8                	sw	a4,96(a5)
    InitStruct->DMAEn = DISABLE;
80001e4a:	fdc42783          	lw	a5,-36(s0)
80001e4e:	0607a223          	sw	zero,100(a5)
}
80001e52:	0001                	nop
80001e54:	5432                	lw	s0,44(sp)
80001e56:	6145                	addi	sp,sp,48
80001e58:	8082                	ret

80001e5a <ADCSAR_DC_Init>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_DC_Init(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Init_TypeDef* InitStruct)
{
80001e5a:	1101                	addi	sp,sp,-32
80001e5c:	ce06                	sw	ra,28(sp)
80001e5e:	cc22                	sw	s0,24(sp)
80001e60:	1000                	addi	s0,sp,32
80001e62:	fea42623          	sw	a0,-20(s0)
80001e66:	feb42423          	sw	a1,-24(s0)
    ADCSAR_DC_OutputCmd(DC_Num, InitStruct->DCOutput);
80001e6a:	fe842783          	lw	a5,-24(s0)
80001e6e:	439c                	lw	a5,0(a5)
80001e70:	85be                	mv	a1,a5
80001e72:	fec42503          	lw	a0,-20(s0)
80001e76:	3615                	jal	8000199a <ADCSAR_DC_OutputCmd>
    ADCSAR_DC_SetThresholdLow(DC_Num, InitStruct->ThresholdLow);
80001e78:	fe842783          	lw	a5,-24(s0)
80001e7c:	43dc                	lw	a5,4(a5)
80001e7e:	85be                	mv	a1,a5
80001e80:	fec42503          	lw	a0,-20(s0)
80001e84:	3991                	jal	80001ad8 <ADCSAR_DC_SetThresholdLow>
    ADCSAR_DC_SetThresholdHigh(DC_Num, InitStruct->ThresholdHigh);
80001e86:	fe842783          	lw	a5,-24(s0)
80001e8a:	479c                	lw	a5,8(a5)
80001e8c:	85be                	mv	a1,a5
80001e8e:	fec42503          	lw	a0,-20(s0)
80001e92:	3951                	jal	80001b26 <ADCSAR_DC_SetThresholdHigh>
    ADCSAR_DC_SourceConfig(DC_Num, InitStruct->Source);
80001e94:	fe842783          	lw	a5,-24(s0)
80001e98:	47dc                	lw	a5,12(a5)
80001e9a:	85be                	mv	a1,a5
80001e9c:	fec42503          	lw	a0,-20(s0)
80001ea0:	3689                	jal	800019e2 <ADCSAR_DC_SourceConfig>
    ADCSAR_DC_ChannelConfig(DC_Num, InitStruct->Channel);
80001ea2:	fe842783          	lw	a5,-24(s0)
80001ea6:	4b9c                	lw	a5,16(a5)
80001ea8:	85be                	mv	a1,a5
80001eaa:	fec42503          	lw	a0,-20(s0)
80001eae:	3ebd                	jal	80001a2c <ADCSAR_DC_ChannelConfig>
    ADCSAR_DC_Config(DC_Num, InitStruct->Mode, InitStruct->Condition);
80001eb0:	fe842783          	lw	a5,-24(s0)
80001eb4:	4bd8                	lw	a4,20(a5)
80001eb6:	fe842783          	lw	a5,-24(s0)
80001eba:	4f9c                	lw	a5,24(a5)
80001ebc:	863e                	mv	a2,a5
80001ebe:	85ba                	mv	a1,a4
80001ec0:	fec42503          	lw	a0,-20(s0)
80001ec4:	3e4d                	jal	80001a76 <ADCSAR_DC_Config>
}
80001ec6:	0001                	nop
80001ec8:	40f2                	lw	ra,28(sp)
80001eca:	4462                	lw	s0,24(sp)
80001ecc:	6105                	addi	sp,sp,32
80001ece:	8082                	ret

80001ed0 <ADCSAR_DC_StructInit>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_DC_StructInit(ADCSAR_DC_Init_TypeDef* InitStruct)
{
80001ed0:	1101                	addi	sp,sp,-32
80001ed2:	ce22                	sw	s0,28(sp)
80001ed4:	1000                	addi	s0,sp,32
80001ed6:	fea42623          	sw	a0,-20(s0)
    InitStruct->DCOutput = DISABLE;
80001eda:	fec42783          	lw	a5,-20(s0)
80001ede:	0007a023          	sw	zero,0(a5)
    InitStruct->ThresholdLow = 0;
80001ee2:	fec42783          	lw	a5,-20(s0)
80001ee6:	0007a223          	sw	zero,4(a5)
    InitStruct->ThresholdHigh = 0;
80001eea:	fec42783          	lw	a5,-20(s0)
80001eee:	0007a423          	sw	zero,8(a5)
    InitStruct->Source = ADCSAR_DC_Source_EOC;
80001ef2:	fec42783          	lw	a5,-20(s0)
80001ef6:	0007a623          	sw	zero,12(a5)
    InitStruct->Channel = ADCSAR_CH_Num_0;
80001efa:	fec42783          	lw	a5,-20(s0)
80001efe:	0007a823          	sw	zero,16(a5)
    InitStruct->Mode = ADCSAR_DC_Mode_Multiple;
80001f02:	fec42783          	lw	a5,-20(s0)
80001f06:	0007aa23          	sw	zero,20(a5)
    InitStruct->Condition = ADCSAR_DC_Condition_Low;
80001f0a:	fec42783          	lw	a5,-20(s0)
80001f0e:	0007ac23          	sw	zero,24(a5)
}
80001f12:	0001                	nop
80001f14:	4472                	lw	s0,28(sp)
80001f16:	6105                	addi	sp,sp,32
80001f18:	8082                	ret

80001f1a <RCU_ADCSDRstCmd>:
  * @brief   C   -
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSDRstCmd(FunctionalState State)
{
80001f1a:	1101                	addi	sp,sp,-32
80001f1c:	ce22                	sw	s0,28(sp)
80001f1e:	1000                	addi	s0,sp,32
80001f20:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSDCLKCFG_bit.RSTDIS, State);
80001f24:	3000e7b7          	lui	a5,0x3000e
80001f28:	fec42703          	lw	a4,-20(s0)
80001f2c:	8b05                	andi	a4,a4,1
80001f2e:	0ff77713          	zext.b	a4,a4
80001f32:	8b05                	andi	a4,a4,1
80001f34:	0722                	slli	a4,a4,0x8
80001f36:	0b47a683          	lw	a3,180(a5) # 3000e0b4 <STACK_SIZE+0x3000d8b4>
80001f3a:	eff6f693          	andi	a3,a3,-257
80001f3e:	8f55                	or	a4,a4,a3
80001f40:	0ae7aa23          	sw	a4,180(a5)
}
80001f44:	0001                	nop
80001f46:	4472                	lw	s0,28(sp)
80001f48:	6105                	addi	sp,sp,32
80001f4a:	8082                	ret

80001f4c <ADCSD_WaitCycleCmd>:
  * @brief        -
  * @param   waitClkAmount   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_WaitCycleCmd(uint32_t WaitCycle)
{
80001f4c:	1101                	addi	sp,sp,-32
80001f4e:	ce22                	sw	s0,28(sp)
80001f50:	1000                	addi	s0,sp,32
80001f52:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_WTCYC(WaitCycle));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_WTCYC_Msk, WaitCycle << ADCSD_CTRL_WTCYC_Pos);
80001f56:	300127b7          	lui	a5,0x30012
80001f5a:	4398                	lw	a4,0(a5)
80001f5c:	fff907b7          	lui	a5,0xfff90
80001f60:	17fd                	addi	a5,a5,-1 # fff8ffff <__data_source_start+0x7ff8a907>
80001f62:	00f776b3          	and	a3,a4,a5
80001f66:	fec42783          	lw	a5,-20(s0)
80001f6a:	01079713          	slli	a4,a5,0x10
80001f6e:	300127b7          	lui	a5,0x30012
80001f72:	8f55                	or	a4,a4,a3
80001f74:	c398                	sw	a4,0(a5)
}
80001f76:	0001                	nop
80001f78:	4472                	lw	s0,28(sp)
80001f7a:	6105                	addi	sp,sp,32
80001f7c:	8082                	ret

80001f7e <ADCSD_MainDivCmd>:
  * @brief        -
  * @param   mainDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_MainDivCmd(uint32_t mainDiv)
{
80001f7e:	1101                	addi	sp,sp,-32
80001f80:	ce22                	sw	s0,28(sp)
80001f82:	1000                	addi	s0,sp,32
80001f84:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_MDC(mainDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_MDC_Msk, mainDiv << ADCSD_CTRL_MDC_Pos);
80001f88:	300127b7          	lui	a5,0x30012
80001f8c:	4398                	lw	a4,0(a5)
80001f8e:	77e5                	lui	a5,0xffff9
80001f90:	17fd                	addi	a5,a5,-1 # ffff8fff <__data_source_start+0x7fff3907>
80001f92:	00f776b3          	and	a3,a4,a5
80001f96:	fec42783          	lw	a5,-20(s0)
80001f9a:	00c79713          	slli	a4,a5,0xc
80001f9e:	300127b7          	lui	a5,0x30012
80001fa2:	8f55                	or	a4,a4,a3
80001fa4:	c398                	sw	a4,0(a5)
}
80001fa6:	0001                	nop
80001fa8:	4472                	lw	s0,28(sp)
80001faa:	6105                	addi	sp,sp,32
80001fac:	8082                	ret

80001fae <ADCSD_SampleDivCmd>:
  * @brief        -
  * @param   sampleDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SampleDivCmd(uint32_t sampleDiv)
{
80001fae:	1101                	addi	sp,sp,-32
80001fb0:	ce22                	sw	s0,28(sp)
80001fb2:	1000                	addi	s0,sp,32
80001fb4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_DR(sampleDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_DR_Msk, sampleDiv << ADCSD_CTRL_DR_Pos);
80001fb8:	300127b7          	lui	a5,0x30012
80001fbc:	439c                	lw	a5,0(a5)
80001fbe:	cff7f693          	andi	a3,a5,-769
80001fc2:	fec42783          	lw	a5,-20(s0)
80001fc6:	00879713          	slli	a4,a5,0x8
80001fca:	300127b7          	lui	a5,0x30012
80001fce:	8f55                	or	a4,a4,a3
80001fd0:	c398                	sw	a4,0(a5)
}
80001fd2:	0001                	nop
80001fd4:	4472                	lw	s0,28(sp)
80001fd6:	6105                	addi	sp,sp,32
80001fd8:	8082                	ret

80001fda <ADCSD_SetMode>:
  * @param   ch_num   
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetMode(ADCSD_CH_Num_TypeDef ch_num, ADCSD_MODE_TypeDef mode)
{
80001fda:	1101                	addi	sp,sp,-32
80001fdc:	ce22                	sw	s0,28(sp)
80001fde:	1000                	addi	s0,sp,32
80001fe0:	fea42623          	sw	a0,-20(s0)
80001fe4:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_MODE(mode));

	MODIFY_REG(ADCSD->MODE, ADCSD_MODE_CH0_Msk << ((uint32_t)ch_num << 2), mode << ((uint32_t)ch_num << 2));
80001fe8:	300127b7          	lui	a5,0x30012
80001fec:	43d8                	lw	a4,4(a5)
80001fee:	fec42783          	lw	a5,-20(s0)
80001ff2:	078a                	slli	a5,a5,0x2
80001ff4:	468d                	li	a3,3
80001ff6:	00f697b3          	sll	a5,a3,a5
80001ffa:	fff7c793          	not	a5,a5
80001ffe:	00f776b3          	and	a3,a4,a5
80002002:	fec42783          	lw	a5,-20(s0)
80002006:	078a                	slli	a5,a5,0x2
80002008:	fe842703          	lw	a4,-24(s0)
8000200c:	00f71733          	sll	a4,a4,a5
80002010:	300127b7          	lui	a5,0x30012
80002014:	8f55                	or	a4,a4,a3
80002016:	c3d8                	sw	a4,4(a5)
}
80002018:	0001                	nop
8000201a:	4472                	lw	s0,28(sp)
8000201c:	6105                	addi	sp,sp,32
8000201e:	8082                	ret

80002020 <ADCSD_SetAmplification>:
  * @param   ch_num    -
  * @param 	 ampl   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetAmplification(ADCSD_CH_Num_TypeDef ch_num, ADCSD_AMPL_TypeDef ampl)
{
80002020:	1101                	addi	sp,sp,-32
80002022:	ce22                	sw	s0,28(sp)
80002024:	1000                	addi	s0,sp,32
80002026:	fea42623          	sw	a0,-20(s0)
8000202a:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_AMPL(ampl));

	MODIFY_REG(ADCSD->AMPL, ADCSD_AMPL_CH0_Msk << ((uint32_t)ch_num << 2), (uint32_t)ampl << ((uint32_t)ch_num << 2));
8000202e:	300127b7          	lui	a5,0x30012
80002032:	4798                	lw	a4,8(a5)
80002034:	fec42783          	lw	a5,-20(s0)
80002038:	078a                	slli	a5,a5,0x2
8000203a:	469d                	li	a3,7
8000203c:	00f697b3          	sll	a5,a3,a5
80002040:	fff7c793          	not	a5,a5
80002044:	00f776b3          	and	a3,a4,a5
80002048:	fec42783          	lw	a5,-20(s0)
8000204c:	078a                	slli	a5,a5,0x2
8000204e:	fe842703          	lw	a4,-24(s0)
80002052:	00f71733          	sll	a4,a4,a5
80002056:	300127b7          	lui	a5,0x30012
8000205a:	8f55                	or	a4,a4,a3
8000205c:	c798                	sw	a4,8(a5)
}
8000205e:	0001                	nop
80002060:	4472                	lw	s0,28(sp)
80002062:	6105                	addi	sp,sp,32
80002064:	8082                	ret

80002066 <ADCSD_DeInit>:
/**
  * @brief      ADCSD   
  * @retval  void
  */
void ADCSD_DeInit(void)
{
80002066:	1141                	addi	sp,sp,-16
80002068:	c606                	sw	ra,12(sp)
8000206a:	c422                	sw	s0,8(sp)
8000206c:	0800                	addi	s0,sp,16
    RCU_ADCSDRstCmd(DISABLE);
8000206e:	4501                	li	a0,0
80002070:	356d                	jal	80001f1a <RCU_ADCSDRstCmd>
    RCU_ADCSDRstCmd(ENABLE);
80002072:	4505                	li	a0,1
80002074:	355d                	jal	80001f1a <RCU_ADCSDRstCmd>
}
80002076:	0001                	nop
80002078:	40b2                	lw	ra,12(sp)
8000207a:	4422                	lw	s0,8(sp)
8000207c:	0141                	addi	sp,sp,16
8000207e:	8082                	ret

80002080 <ADCSD_Init>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_Init(ADCSD_Init_TypeDef* InitStruct)
{
80002080:	1101                	addi	sp,sp,-32
80002082:	ce06                	sw	ra,28(sp)
80002084:	cc22                	sw	s0,24(sp)
80002086:	1000                	addi	s0,sp,32
80002088:	fea42623          	sw	a0,-20(s0)
	ADCSD_WaitCycleCmd(InitStruct->WaitCycle);
8000208c:	fec42783          	lw	a5,-20(s0)
80002090:	439c                	lw	a5,0(a5)
80002092:	853e                	mv	a0,a5
80002094:	3d65                	jal	80001f4c <ADCSD_WaitCycleCmd>
	ADCSD_MainDivCmd(InitStruct->MainDiv);
80002096:	fec42783          	lw	a5,-20(s0)
8000209a:	43dc                	lw	a5,4(a5)
8000209c:	853e                	mv	a0,a5
8000209e:	35c5                	jal	80001f7e <ADCSD_MainDivCmd>
	ADCSD_SampleDivCmd(InitStruct->SampleDiv);
800020a0:	fec42783          	lw	a5,-20(s0)
800020a4:	479c                	lw	a5,8(a5)
800020a6:	853e                	mv	a0,a5
800020a8:	3719                	jal	80001fae <ADCSD_SampleDivCmd>
}
800020aa:	0001                	nop
800020ac:	40f2                	lw	ra,28(sp)
800020ae:	4462                	lw	s0,24(sp)
800020b0:	6105                	addi	sp,sp,32
800020b2:	8082                	ret

800020b4 <ADCSD_StructInit>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_StructInit(ADCSD_Init_TypeDef* InitStruct)
{
800020b4:	1101                	addi	sp,sp,-32
800020b6:	ce22                	sw	s0,28(sp)
800020b8:	1000                	addi	s0,sp,32
800020ba:	fea42623          	sw	a0,-20(s0)
	InitStruct->MainDiv = 0x0;
800020be:	fec42783          	lw	a5,-20(s0)
800020c2:	0007a223          	sw	zero,4(a5) # 30012004 <STACK_SIZE+0x30011804>
	InitStruct->SampleDiv = 0x0;
800020c6:	fec42783          	lw	a5,-20(s0)
800020ca:	0007a423          	sw	zero,8(a5)
	InitStruct->WaitCycle = 0x0;
800020ce:	fec42783          	lw	a5,-20(s0)
800020d2:	0007a023          	sw	zero,0(a5)
}
800020d6:	0001                	nop
800020d8:	4472                	lw	s0,28(sp)
800020da:	6105                	addi	sp,sp,32
800020dc:	8082                	ret

800020de <ADCSD_CH_Init>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_CH_Init(ADCSD_CH_Num_TypeDef ch_num, ADCSD_CH_Init_TypeDef* InitStruct)
{
800020de:	1101                	addi	sp,sp,-32
800020e0:	ce06                	sw	ra,28(sp)
800020e2:	cc22                	sw	s0,24(sp)
800020e4:	1000                	addi	s0,sp,32
800020e6:	fea42623          	sw	a0,-20(s0)
800020ea:	feb42423          	sw	a1,-24(s0)
	ADCSD_SetMode(ch_num, InitStruct->Mode);
800020ee:	fe842783          	lw	a5,-24(s0)
800020f2:	439c                	lw	a5,0(a5)
800020f4:	85be                	mv	a1,a5
800020f6:	fec42503          	lw	a0,-20(s0)
800020fa:	35c5                	jal	80001fda <ADCSD_SetMode>
	ADCSD_SetAmplification(ch_num, InitStruct->Amplifier);
800020fc:	fe842783          	lw	a5,-24(s0)
80002100:	43dc                	lw	a5,4(a5)
80002102:	85be                	mv	a1,a5
80002104:	fec42503          	lw	a0,-20(s0)
80002108:	3f21                	jal	80002020 <ADCSD_SetAmplification>
}
8000210a:	0001                	nop
8000210c:	40f2                	lw	ra,28(sp)
8000210e:	4462                	lw	s0,24(sp)
80002110:	6105                	addi	sp,sp,32
80002112:	8082                	ret

80002114 <ADCSD_CH_StructInit>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_CH_StructInit(ADCSD_CH_Init_TypeDef* InitStruct)
{
80002114:	1101                	addi	sp,sp,-32
80002116:	ce22                	sw	s0,28(sp)
80002118:	1000                	addi	s0,sp,32
8000211a:	fea42623          	sw	a0,-20(s0)
	InitStruct->Amplifier = 0x0;
8000211e:	fec42783          	lw	a5,-20(s0)
80002122:	0007a223          	sw	zero,4(a5)
	InitStruct->Mode = 0x1;
80002126:	fec42783          	lw	a5,-20(s0)
8000212a:	4705                	li	a4,1
8000212c:	c398                	sw	a4,0(a5)
}
8000212e:	0001                	nop
80002130:	4472                	lw	s0,28(sp)
80002132:	6105                	addi	sp,sp,32
80002134:	8082                	ret

80002136 <RCU_AHBRstCmd>:
{
80002136:	1101                	addi	sp,sp,-32
80002138:	ce22                	sw	s0,28(sp)
8000213a:	1000                	addi	s0,sp,32
8000213c:	fea42623          	sw	a0,-20(s0)
80002140:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80002144:	3000e7b7          	lui	a5,0x3000e
80002148:	4b98                	lw	a4,16(a5)
8000214a:	fec42783          	lw	a5,-20(s0)
8000214e:	fff7c793          	not	a5,a5
80002152:	00f776b3          	and	a3,a4,a5
80002156:	fe842783          	lw	a5,-24(s0)
8000215a:	c781                	beqz	a5,80002162 <RCU_AHBRstCmd+0x2c>
8000215c:	fec42783          	lw	a5,-20(s0)
80002160:	a011                	j	80002164 <RCU_AHBRstCmd+0x2e>
80002162:	4781                	li	a5,0
80002164:	3000e737          	lui	a4,0x3000e
80002168:	8fd5                	or	a5,a5,a3
8000216a:	cb1c                	sw	a5,16(a4)
}
8000216c:	0001                	nop
8000216e:	4472                	lw	s0,28(sp)
80002170:	6105                	addi	sp,sp,32
80002172:	8082                	ret

80002174 <CRC_ResetCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ResetCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002174:	1101                	addi	sp,sp,-32
80002176:	ce22                	sw	s0,28(sp)
80002178:	1000                	addi	s0,sp,32
8000217a:	fea42623          	sw	a0,-20(s0)
8000217e:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_RESET_Msk, state << CRC_CR_RESET_Pos);
80002182:	fec42783          	lw	a5,-20(s0)
80002186:	47dc                	lw	a5,12(a5)
80002188:	ffe7f713          	andi	a4,a5,-2
8000218c:	fe842783          	lw	a5,-24(s0)
80002190:	8f5d                	or	a4,a4,a5
80002192:	fec42783          	lw	a5,-20(s0)
80002196:	c7d8                	sw	a4,12(a5)
}
80002198:	0001                	nop
8000219a:	4472                	lw	s0,28(sp)
8000219c:	6105                	addi	sp,sp,32
8000219e:	8082                	ret

800021a0 <CRC_ModeCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ModeCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800021a0:	1101                	addi	sp,sp,-32
800021a2:	ce22                	sw	s0,28(sp)
800021a4:	1000                	addi	s0,sp,32
800021a6:	fea42623          	sw	a0,-20(s0)
800021aa:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_MODE_Msk, state << CRC_CR_MODE_Pos);
800021ae:	fec42783          	lw	a5,-20(s0)
800021b2:	47dc                	lw	a5,12(a5)
800021b4:	ffd7f713          	andi	a4,a5,-3
800021b8:	fe842783          	lw	a5,-24(s0)
800021bc:	0786                	slli	a5,a5,0x1
800021be:	8f5d                	or	a4,a4,a5
800021c0:	fec42783          	lw	a5,-20(s0)
800021c4:	c7d8                	sw	a4,12(a5)
}
800021c6:	0001                	nop
800021c8:	4472                	lw	s0,28(sp)
800021ca:	6105                	addi	sp,sp,32
800021cc:	8082                	ret

800021ce <CRC_XOROutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_XOROutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800021ce:	1101                	addi	sp,sp,-32
800021d0:	ce22                	sw	s0,28(sp)
800021d2:	1000                	addi	s0,sp,32
800021d4:	fea42623          	sw	a0,-20(s0)
800021d8:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_XOROUT_Msk, state << CRC_CR_XOROUT_Pos);
800021dc:	fec42783          	lw	a5,-20(s0)
800021e0:	47dc                	lw	a5,12(a5)
800021e2:	ffb7f713          	andi	a4,a5,-5
800021e6:	fe842783          	lw	a5,-24(s0)
800021ea:	078a                	slli	a5,a5,0x2
800021ec:	8f5d                	or	a4,a4,a5
800021ee:	fec42783          	lw	a5,-20(s0)
800021f2:	c7d8                	sw	a4,12(a5)
}
800021f4:	0001                	nop
800021f6:	4472                	lw	s0,28(sp)
800021f8:	6105                	addi	sp,sp,32
800021fa:	8082                	ret

800021fc <CRC_SetPolysize>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   polysize   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPolysize(CRC_TypeDef* CRCx, CRC_POLYSIZE_TypeDef polysize)
{
800021fc:	1101                	addi	sp,sp,-32
800021fe:	ce22                	sw	s0,28(sp)
80002200:	1000                	addi	s0,sp,32
80002202:	fea42623          	sw	a0,-20(s0)
80002206:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_POLYSIZE(polysize));

	MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE_Msk, polysize << CRC_CR_POLYSIZE_Pos);
8000220a:	fec42783          	lw	a5,-20(s0)
8000220e:	47dc                	lw	a5,12(a5)
80002210:	fe77f713          	andi	a4,a5,-25
80002214:	fe842783          	lw	a5,-24(s0)
80002218:	078e                	slli	a5,a5,0x3
8000221a:	8f5d                	or	a4,a4,a5
8000221c:	fec42783          	lw	a5,-20(s0)
80002220:	c7d8                	sw	a4,12(a5)
}
80002222:	0001                	nop
80002224:	4472                	lw	s0,28(sp)
80002226:	6105                	addi	sp,sp,32
80002228:	8082                	ret

8000222a <CRC_SetRevIn>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   revin   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetRevIn(CRC_TypeDef* CRCx, CRC_REV_IN_TypeDef revin)
{
8000222a:	1101                	addi	sp,sp,-32
8000222c:	ce22                	sw	s0,28(sp)
8000222e:	1000                	addi	s0,sp,32
80002230:	fea42623          	sw	a0,-20(s0)
80002234:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_REV_IN(revin));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_IN_Msk, revin << CRC_CR_REV_IN_Pos);
80002238:	fec42783          	lw	a5,-20(s0)
8000223c:	47dc                	lw	a5,12(a5)
8000223e:	f9f7f713          	andi	a4,a5,-97
80002242:	fe842783          	lw	a5,-24(s0)
80002246:	0796                	slli	a5,a5,0x5
80002248:	8f5d                	or	a4,a4,a5
8000224a:	fec42783          	lw	a5,-20(s0)
8000224e:	c7d8                	sw	a4,12(a5)
}
80002250:	0001                	nop
80002252:	4472                	lw	s0,28(sp)
80002254:	6105                	addi	sp,sp,32
80002256:	8082                	ret

80002258 <CRC_RevOutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param	 state    
  * @retval  void
  */
__STATIC_INLINE void CRC_RevOutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002258:	1101                	addi	sp,sp,-32
8000225a:	ce22                	sw	s0,28(sp)
8000225c:	1000                	addi	s0,sp,32
8000225e:	fea42623          	sw	a0,-20(s0)
80002262:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT_Msk, state << CRC_CR_REV_OUT_Pos);
80002266:	fec42783          	lw	a5,-20(s0)
8000226a:	47dc                	lw	a5,12(a5)
8000226c:	f7f7f713          	andi	a4,a5,-129
80002270:	fe842783          	lw	a5,-24(s0)
80002274:	079e                	slli	a5,a5,0x7
80002276:	8f5d                	or	a4,a4,a5
80002278:	fec42783          	lw	a5,-20(s0)
8000227c:	c7d8                	sw	a4,12(a5)
}
8000227e:	0001                	nop
80002280:	4472                	lw	s0,28(sp)
80002282:	6105                	addi	sp,sp,32
80002284:	8082                	ret

80002286 <CRC_SetInit>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetInit(CRC_TypeDef* CRCx, uint32_t val)
{
80002286:	1101                	addi	sp,sp,-32
80002288:	ce22                	sw	s0,28(sp)
8000228a:	1000                	addi	s0,sp,32
8000228c:	fea42623          	sw	a0,-20(s0)
80002290:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->INIT, val);
80002294:	fec42783          	lw	a5,-20(s0)
80002298:	fe842703          	lw	a4,-24(s0)
8000229c:	cb98                	sw	a4,16(a5)
}
8000229e:	0001                	nop
800022a0:	4472                	lw	s0,28(sp)
800022a2:	6105                	addi	sp,sp,32
800022a4:	8082                	ret

800022a6 <CRC_SetPol>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPol(CRC_TypeDef* CRCx, uint32_t val)
{
800022a6:	1101                	addi	sp,sp,-32
800022a8:	ce22                	sw	s0,28(sp)
800022aa:	1000                	addi	s0,sp,32
800022ac:	fea42623          	sw	a0,-20(s0)
800022b0:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->POL, val);
800022b4:	fec42783          	lw	a5,-20(s0)
800022b8:	fe842703          	lw	a4,-24(s0)
800022bc:	cbd8                	sw	a4,20(a5)
}
800022be:	0001                	nop
800022c0:	4472                	lw	s0,28(sp)
800022c2:	6105                	addi	sp,sp,32
800022c4:	8082                	ret

800022c6 <CRC_DeInit>:
/**
  * @brief      CRC   
  * @retval  void
  */
void CRC_DeInit(CRC_TypeDef* CRCx)
{
800022c6:	7179                	addi	sp,sp,-48
800022c8:	d606                	sw	ra,44(sp)
800022ca:	d422                	sw	s0,40(sp)
800022cc:	1800                	addi	s0,sp,48
800022ce:	fca42e23          	sw	a0,-36(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	CRC_ResetCmd(CRCx, ENABLE);
800022d2:	4585                	li	a1,1
800022d4:	fdc42503          	lw	a0,-36(s0)
800022d8:	3d71                	jal	80002174 <CRC_ResetCmd>
	CRC_ResetCmd(CRCx, DISABLE);
800022da:	4581                	li	a1,0
800022dc:	fdc42503          	lw	a0,-36(s0)
800022e0:	3d51                	jal	80002174 <CRC_ResetCmd>
	uint32_t CRC_num = (CRCx == CRC0) ? RCU_AHBRst_CRC0 : RCU_AHBRst_CRC1;
800022e2:	fdc42703          	lw	a4,-36(s0)
800022e6:	200307b7          	lui	a5,0x20030
800022ea:	00f71463          	bne	a4,a5,800022f2 <CRC_DeInit+0x2c>
800022ee:	6785                	lui	a5,0x1
800022f0:	a011                	j	800022f4 <CRC_DeInit+0x2e>
800022f2:	6789                	lui	a5,0x2
800022f4:	fef42623          	sw	a5,-20(s0)
    RCU_AHBRstCmd(CRC_num, DISABLE);
800022f8:	4581                	li	a1,0
800022fa:	fec42503          	lw	a0,-20(s0)
800022fe:	3d25                	jal	80002136 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(CRC_num, ENABLE);
80002300:	4585                	li	a1,1
80002302:	fec42503          	lw	a0,-20(s0)
80002306:	3d05                	jal	80002136 <RCU_AHBRstCmd>
}
80002308:	0001                	nop
8000230a:	50b2                	lw	ra,44(sp)
8000230c:	5422                	lw	s0,40(sp)
8000230e:	6145                	addi	sp,sp,48
80002310:	8082                	ret

80002312 <CRC_Init>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRC_Init(CRC_TypeDef* CRCx, CRC_Init_TypeDef* InitStruct)
{
80002312:	1101                	addi	sp,sp,-32
80002314:	ce06                	sw	ra,28(sp)
80002316:	cc22                	sw	s0,24(sp)
80002318:	1000                	addi	s0,sp,32
8000231a:	fea42623          	sw	a0,-20(s0)
8000231e:	feb42423          	sw	a1,-24(s0)
	CRC_SetInit(CRCx, InitStruct->Init);
80002322:	fe842783          	lw	a5,-24(s0)
80002326:	439c                	lw	a5,0(a5)
80002328:	85be                	mv	a1,a5
8000232a:	fec42503          	lw	a0,-20(s0)
8000232e:	3fa1                	jal	80002286 <CRC_SetInit>
	CRC_SetRevIn(CRCx, InitStruct->RevIn);
80002330:	fe842783          	lw	a5,-24(s0)
80002334:	43dc                	lw	a5,4(a5)
80002336:	85be                	mv	a1,a5
80002338:	fec42503          	lw	a0,-20(s0)
8000233c:	35fd                	jal	8000222a <CRC_SetRevIn>
	CRC_RevOutCmd(CRCx, InitStruct->RevOut);
8000233e:	fe842783          	lw	a5,-24(s0)
80002342:	479c                	lw	a5,8(a5)
80002344:	85be                	mv	a1,a5
80002346:	fec42503          	lw	a0,-20(s0)
8000234a:	3739                	jal	80002258 <CRC_RevOutCmd>
	CRC_ModeCmd(CRCx, InitStruct->Mode);
8000234c:	fe842783          	lw	a5,-24(s0)
80002350:	47dc                	lw	a5,12(a5)
80002352:	85be                	mv	a1,a5
80002354:	fec42503          	lw	a0,-20(s0)
80002358:	35a1                	jal	800021a0 <CRC_ModeCmd>
	CRC_XOROutCmd(CRCx, InitStruct->XorOut);
8000235a:	fe842783          	lw	a5,-24(s0)
8000235e:	4b9c                	lw	a5,16(a5)
80002360:	85be                	mv	a1,a5
80002362:	fec42503          	lw	a0,-20(s0)
80002366:	35a5                	jal	800021ce <CRC_XOROutCmd>
	CRC_SetPolysize(CRCx, InitStruct->Polysize);
80002368:	fe842783          	lw	a5,-24(s0)
8000236c:	4bdc                	lw	a5,20(a5)
8000236e:	85be                	mv	a1,a5
80002370:	fec42503          	lw	a0,-20(s0)
80002374:	3561                	jal	800021fc <CRC_SetPolysize>
	CRC_SetPol(CRCx, InitStruct->Pol);
80002376:	fe842783          	lw	a5,-24(s0)
8000237a:	4f9c                	lw	a5,24(a5)
8000237c:	85be                	mv	a1,a5
8000237e:	fec42503          	lw	a0,-20(s0)
80002382:	3715                	jal	800022a6 <CRC_SetPol>
}
80002384:	0001                	nop
80002386:	40f2                	lw	ra,28(sp)
80002388:	4462                	lw	s0,24(sp)
8000238a:	6105                	addi	sp,sp,32
8000238c:	8082                	ret

8000238e <CRC_StructInit>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRC_StructInit(CRC_Init_TypeDef* InitStruct)
{
8000238e:	1101                	addi	sp,sp,-32
80002390:	ce22                	sw	s0,28(sp)
80002392:	1000                	addi	s0,sp,32
80002394:	fea42623          	sw	a0,-20(s0)
	InitStruct->Init = 0x0;
80002398:	fec42783          	lw	a5,-20(s0)
8000239c:	0007a023          	sw	zero,0(a5) # 2000 <STACK_SIZE+0x1800>
	InitStruct->RevIn = 0x0;
800023a0:	fec42783          	lw	a5,-20(s0)
800023a4:	0007a223          	sw	zero,4(a5)
	InitStruct->RevOut = 0x0;
800023a8:	fec42783          	lw	a5,-20(s0)
800023ac:	0007a423          	sw	zero,8(a5)
	InitStruct->Mode = 0x0;
800023b0:	fec42783          	lw	a5,-20(s0)
800023b4:	0007a623          	sw	zero,12(a5)
	InitStruct->XorOut = 0x0;
800023b8:	fec42783          	lw	a5,-20(s0)
800023bc:	0007a823          	sw	zero,16(a5)
	InitStruct->Polysize = 0x0;
800023c0:	fec42783          	lw	a5,-20(s0)
800023c4:	0007aa23          	sw	zero,20(a5)
	InitStruct->Pol = 0x4C11DB7;	// CRC-32 (Ethernet)
800023c8:	fec42783          	lw	a5,-20(s0)
800023cc:	04c12737          	lui	a4,0x4c12
800023d0:	db770713          	addi	a4,a4,-585 # 4c11db7 <STACK_SIZE+0x4c115b7>
800023d4:	cf98                	sw	a4,24(a5)
}
800023d6:	0001                	nop
800023d8:	4472                	lw	s0,28(sp)
800023da:	6105                	addi	sp,sp,32
800023dc:	8082                	ret

800023de <RCU_AHBRstCmd>:
{
800023de:	1101                	addi	sp,sp,-32
800023e0:	ce22                	sw	s0,28(sp)
800023e2:	1000                	addi	s0,sp,32
800023e4:	fea42623          	sw	a0,-20(s0)
800023e8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
800023ec:	3000e7b7          	lui	a5,0x3000e
800023f0:	4b98                	lw	a4,16(a5)
800023f2:	fec42783          	lw	a5,-20(s0)
800023f6:	fff7c793          	not	a5,a5
800023fa:	00f776b3          	and	a3,a4,a5
800023fe:	fe842783          	lw	a5,-24(s0)
80002402:	c781                	beqz	a5,8000240a <RCU_AHBRstCmd+0x2c>
80002404:	fec42783          	lw	a5,-20(s0)
80002408:	a011                	j	8000240c <RCU_AHBRstCmd+0x2e>
8000240a:	4781                	li	a5,0
8000240c:	3000e737          	lui	a4,0x3000e
80002410:	8fd5                	or	a5,a5,a3
80002412:	cb1c                	sw	a5,16(a4)
}
80002414:	0001                	nop
80002416:	4472                	lw	s0,28(sp)
80002418:	6105                	addi	sp,sp,32
8000241a:	8082                	ret

8000241c <CRYPTO_UpdateKeyCmd>:
  * 		   KEY_0...KEY_3   AES-128
  * @pararm  state   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_UpdateKeyCmd(FunctionalState state)
{
8000241c:	1101                	addi	sp,sp,-32
8000241e:	ce22                	sw	s0,28(sp)
80002420:	1000                	addi	s0,sp,32
80002422:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_UPDATE_KEY_Msk, state << CRYPTO_CONTROL_UPDATE_KEY_Pos);
80002426:	200207b7          	lui	a5,0x20020
8000242a:	43fc                	lw	a5,68(a5)
8000242c:	ffe7f693          	andi	a3,a5,-2
80002430:	200207b7          	lui	a5,0x20020
80002434:	fec42703          	lw	a4,-20(s0)
80002438:	8f55                	or	a4,a4,a3
8000243a:	c3f8                	sw	a4,68(a5)
}
8000243c:	0001                	nop
8000243e:	4472                	lw	s0,28(sp)
80002440:	6105                	addi	sp,sp,32
80002442:	8082                	ret

80002444 <CRYPTO_StartCmd>:
  * @brief       .
  * 		         .
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_StartCmd()
{
80002444:	1141                	addi	sp,sp,-16
80002446:	c622                	sw	s0,12(sp)
80002448:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->CONTROL, CRYPTO_CONTROL_START_Msk);
8000244a:	200207b7          	lui	a5,0x20020
8000244e:	43f8                	lw	a4,68(a5)
80002450:	200207b7          	lui	a5,0x20020
80002454:	00276713          	ori	a4,a4,2
80002458:	c3f8                	sw	a4,68(a5)
}
8000245a:	0001                	nop
8000245c:	4432                	lw	s0,12(sp)
8000245e:	0141                	addi	sp,sp,16
80002460:	8082                	ret

80002462 <CRYPTO_DirectionConfig>:
  * @brief      
  * @param   dir    0 - , 1 - 
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DirectionConfig(CRYPTO_Dir_TypeDef dir)
{
80002462:	1101                	addi	sp,sp,-32
80002464:	ce22                	sw	s0,28(sp)
80002466:	1000                	addi	s0,sp,32
80002468:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_DIR(dir));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_DIRECTION_Msk, dir << CRYPTO_CONTROL_DIRECTION_Pos);
8000246c:	200207b7          	lui	a5,0x20020
80002470:	43fc                	lw	a5,68(a5)
80002472:	ffb7f693          	andi	a3,a5,-5
80002476:	fec42783          	lw	a5,-20(s0)
8000247a:	00279713          	slli	a4,a5,0x2
8000247e:	200207b7          	lui	a5,0x20020
80002482:	8f55                	or	a4,a4,a3
80002484:	c3f8                	sw	a4,68(a5)
}
80002486:	0001                	nop
80002488:	4472                	lw	s0,28(sp)
8000248a:	6105                	addi	sp,sp,32
8000248c:	8082                	ret

8000248e <CRYPTO_AlgoConfig>:
  * @brief      
  * @param   algo   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_AlgoConfig(CRYPTO_Algo_TypeDef algo)
{
8000248e:	1101                	addi	sp,sp,-32
80002490:	ce22                	sw	s0,28(sp)
80002492:	1000                	addi	s0,sp,32
80002494:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_ALGO(algo));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_ALGORITHM_Msk, algo << CRYPTO_CONTROL_ALGORITHM_Pos);
80002498:	200207b7          	lui	a5,0x20020
8000249c:	43fc                	lw	a5,68(a5)
8000249e:	fe77f693          	andi	a3,a5,-25
800024a2:	fec42783          	lw	a5,-20(s0)
800024a6:	00379713          	slli	a4,a5,0x3
800024aa:	200207b7          	lui	a5,0x20020
800024ae:	8f55                	or	a4,a4,a3
800024b0:	c3f8                	sw	a4,68(a5)
}
800024b2:	0001                	nop
800024b4:	4472                	lw	s0,28(sp)
800024b6:	6105                	addi	sp,sp,32
800024b8:	8082                	ret

800024ba <CRYPTO_ModeConfig>:
  * @brief       
  * @param   mode    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_ModeConfig(CRYPTO_Mode_TypeDef mode)
{
800024ba:	1101                	addi	sp,sp,-32
800024bc:	ce22                	sw	s0,28(sp)
800024be:	1000                	addi	s0,sp,32
800024c0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_MODE(mode));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_MODE_Msk, mode << CRYPTO_CONTROL_MODE_Pos);
800024c4:	200207b7          	lui	a5,0x20020
800024c8:	43fc                	lw	a5,68(a5)
800024ca:	f9f7f693          	andi	a3,a5,-97
800024ce:	fec42783          	lw	a5,-20(s0)
800024d2:	00579713          	slli	a4,a5,0x5
800024d6:	200207b7          	lui	a5,0x20020
800024da:	8f55                	or	a4,a4,a3
800024dc:	c3f8                	sw	a4,68(a5)
}
800024de:	0001                	nop
800024e0:	4472                	lw	s0,28(sp)
800024e2:	6105                	addi	sp,sp,32
800024e4:	8082                	ret

800024e6 <CRYPTO_GCMPhaseConfig>:
  * @brief       
  * @param   phase        GCM
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_TypeDef phase)
{
800024e6:	1101                	addi	sp,sp,-32
800024e8:	ce22                	sw	s0,28(sp)
800024ea:	1000                	addi	s0,sp,32
800024ec:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_PHASE(phase));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_GCM_PHASE_Msk, phase << CRYPTO_CONTROL_GCM_PHASE_Pos);
800024f0:	200207b7          	lui	a5,0x20020
800024f4:	43fc                	lw	a5,68(a5)
800024f6:	9ff7f693          	andi	a3,a5,-1537
800024fa:	fec42783          	lw	a5,-20(s0)
800024fe:	00979713          	slli	a4,a5,0x9
80002502:	200207b7          	lui	a5,0x20020
80002506:	8f55                	or	a4,a4,a3
80002508:	c3f8                	sw	a4,68(a5)
}
8000250a:	0001                	nop
8000250c:	4472                	lw	s0,28(sp)
8000250e:	6105                	addi	sp,sp,32
80002510:	8082                	ret

80002512 <CRYPTO_InitVectorAutoUpdateCmd>:
  * @brief       IV_*    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_InitVectorAutoUpdateCmd(FunctionalState state)
{
80002512:	1101                	addi	sp,sp,-32
80002514:	ce22                	sw	s0,28(sp)
80002516:	1000                	addi	s0,sp,32
80002518:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_SELF_UPDATE_Msk, state << CRYPTO_CONTROL_SELF_UPDATE_Pos);
8000251c:	200207b7          	lui	a5,0x20020
80002520:	43fc                	lw	a5,68(a5)
80002522:	eff7f693          	andi	a3,a5,-257
80002526:	fec42783          	lw	a5,-20(s0)
8000252a:	00879713          	slli	a4,a5,0x8
8000252e:	200207b7          	lui	a5,0x20020
80002532:	8f55                	or	a4,a4,a3
80002534:	c3f8                	sw	a4,68(a5)
}
80002536:	0001                	nop
80002538:	4472                	lw	s0,28(sp)
8000253a:	6105                	addi	sp,sp,32
8000253c:	8082                	ret

8000253e <CRYPTO_SetInitVector>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetInitVector(uint32_t idx, uint32_t val)
{
8000253e:	1101                	addi	sp,sp,-32
80002540:	ce22                	sw	s0,28(sp)
80002542:	1000                	addi	s0,sp,32
80002544:	fea42623          	sw	a0,-20(s0)
80002548:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_IV(idx));

	WRITE_REG(CRYPTO->IV[idx], val);
8000254c:	20020737          	lui	a4,0x20020
80002550:	fec42783          	lw	a5,-20(s0)
80002554:	078a                	slli	a5,a5,0x2
80002556:	97ba                	add	a5,a5,a4
80002558:	fe842703          	lw	a4,-24(s0)
8000255c:	c398                	sw	a4,0(a5)
}
8000255e:	0001                	nop
80002560:	4472                	lw	s0,28(sp)
80002562:	6105                	addi	sp,sp,32
80002564:	8082                	ret

80002566 <CRYPTO_SetTextInput>:
  * @param   idx     
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetTextInput(uint32_t idx, uint32_t val)
{
80002566:	1101                	addi	sp,sp,-32
80002568:	ce22                	sw	s0,28(sp)
8000256a:	1000                	addi	s0,sp,32
8000256c:	fea42623          	sw	a0,-20(s0)
80002570:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_TEXT_IN(idx));

	WRITE_REG(CRYPTO->TEXT_IN[idx], val);
80002574:	20020737          	lui	a4,0x20020
80002578:	fec42783          	lw	a5,-20(s0)
8000257c:	0791                	addi	a5,a5,4 # 20020004 <STACK_SIZE+0x2001f804>
8000257e:	078a                	slli	a5,a5,0x2
80002580:	97ba                	add	a5,a5,a4
80002582:	fe842703          	lw	a4,-24(s0)
80002586:	c398                	sw	a4,0(a5)
}
80002588:	0001                	nop
8000258a:	4472                	lw	s0,28(sp)
8000258c:	6105                	addi	sp,sp,32
8000258e:	8082                	ret

80002590 <CRYPTO_SetKeyInReg>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetKeyInReg(uint32_t idx, uint32_t val)
{
80002590:	1101                	addi	sp,sp,-32
80002592:	ce22                	sw	s0,28(sp)
80002594:	1000                	addi	s0,sp,32
80002596:	fea42623          	sw	a0,-20(s0)
8000259a:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_KEY(idx));

	WRITE_REG(CRYPTO->KEY[idx], val);
8000259e:	20020737          	lui	a4,0x20020
800025a2:	fec42783          	lw	a5,-20(s0)
800025a6:	07a1                	addi	a5,a5,8
800025a8:	078a                	slli	a5,a5,0x2
800025aa:	97ba                	add	a5,a5,a4
800025ac:	fe842703          	lw	a4,-24(s0)
800025b0:	c398                	sw	a4,0(a5)
}
800025b2:	0001                	nop
800025b4:	4472                	lw	s0,28(sp)
800025b6:	6105                	addi	sp,sp,32
800025b8:	8082                	ret

800025ba <CRYPTO_GetTextOutput>:
  * @brief      
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetTextOutput(uint32_t idx)
{
800025ba:	1101                	addi	sp,sp,-32
800025bc:	ce22                	sw	s0,28(sp)
800025be:	1000                	addi	s0,sp,32
800025c0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_TEXT_OUT(idx));

	return (uint32_t) READ_REG(CRYPTO->TEXT_OUT[idx]);
800025c4:	20020737          	lui	a4,0x20020
800025c8:	fec42783          	lw	a5,-20(s0)
800025cc:	07f1                	addi	a5,a5,28
800025ce:	078a                	slli	a5,a5,0x2
800025d0:	97ba                	add	a5,a5,a4
800025d2:	439c                	lw	a5,0(a5)
}
800025d4:	853e                	mv	a0,a5
800025d6:	4472                	lw	s0,28(sp)
800025d8:	6105                	addi	sp,sp,32
800025da:	8082                	ret

800025dc <CRYPTO_GetGCMTag>:
  * @brief     ,    GCM
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetGCMTag(uint32_t idx)
{
800025dc:	1101                	addi	sp,sp,-32
800025de:	ce22                	sw	s0,28(sp)
800025e0:	1000                	addi	s0,sp,32
800025e2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_TAG(idx));

	return (uint32_t) READ_REG(CRYPTO->GCM_TAG[idx]);
800025e6:	20020737          	lui	a4,0x20020
800025ea:	fec42783          	lw	a5,-20(s0)
800025ee:	02878793          	addi	a5,a5,40
800025f2:	078a                	slli	a5,a5,0x2
800025f4:	97ba                	add	a5,a5,a4
800025f6:	439c                	lw	a5,0(a5)
}
800025f8:	853e                	mv	a0,a5
800025fa:	4472                	lw	s0,28(sp)
800025fc:	6105                	addi	sp,sp,32
800025fe:	8082                	ret

80002600 <CRYPTO_ReadyStatus>:
/**
  * @brief            /    
  * @retval  state   
  */
__STATIC_INLINE FunctionalState CRYPTO_ReadyStatus()
{
80002600:	1141                	addi	sp,sp,-16
80002602:	c622                	sw	s0,12(sp)
80002604:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_READY_Msk);
80002606:	200207b7          	lui	a5,0x20020
8000260a:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
8000260e:	8b85                	andi	a5,a5,1
}
80002610:	853e                	mv	a0,a5
80002612:	4432                	lw	s0,12(sp)
80002614:	0141                	addi	sp,sp,16
80002616:	8082                	ret

80002618 <CRYPTO_DMA_SetBaseDescriptor>:
  * @brief       DMA
  * @param   address   ,    @ref CRYPTO_DMA_DesciptorAddress_TypeDef
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_SetBaseDescriptor(uint32_t address)
{
80002618:	1101                	addi	sp,sp,-32
8000261a:	ce22                	sw	s0,28(sp)
8000261c:	1000                	addi	s0,sp,32
8000261e:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(CRYPTO->BASE_DESCRIPTOR, address);
80002622:	200207b7          	lui	a5,0x20020
80002626:	fec42703          	lw	a4,-20(s0)
8000262a:	c7b8                	sw	a4,72(a5)
}
8000262c:	0001                	nop
8000262e:	4472                	lw	s0,28(sp)
80002630:	6105                	addi	sp,sp,32
80002632:	8082                	ret

80002634 <CRYPTO_DMA_StartCmd>:
/**
  * @brief        DMA
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_StartCmd()
{
80002634:	1141                	addi	sp,sp,-16
80002636:	c622                	sw	s0,12(sp)
80002638:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_START_Msk);
8000263a:	200207b7          	lui	a5,0x20020
8000263e:	47f8                	lw	a4,76(a5)
80002640:	200207b7          	lui	a5,0x20020
80002644:	00176713          	ori	a4,a4,1
80002648:	c7f8                	sw	a4,76(a5)
}
8000264a:	0001                	nop
8000264c:	4432                	lw	s0,12(sp)
8000264e:	0141                	addi	sp,sp,16
80002650:	8082                	ret

80002652 <CRYPTO_DMA_ByteSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_ByteSwapCmd(FunctionalState state)
{
80002652:	1101                	addi	sp,sp,-32
80002654:	ce22                	sw	s0,28(sp)
80002656:	1000                	addi	s0,sp,32
80002658:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_BYTES_SWAP_Msk, state << CRYPTO_DMA_CONTROL_BYTES_SWAP_Pos);
8000265c:	200207b7          	lui	a5,0x20020
80002660:	47fc                	lw	a5,76(a5)
80002662:	ffd7f693          	andi	a3,a5,-3
80002666:	fec42783          	lw	a5,-20(s0)
8000266a:	00179713          	slli	a4,a5,0x1
8000266e:	200207b7          	lui	a5,0x20020
80002672:	8f55                	or	a4,a4,a3
80002674:	c7f8                	sw	a4,76(a5)
}
80002676:	0001                	nop
80002678:	4472                	lw	s0,28(sp)
8000267a:	6105                	addi	sp,sp,32
8000267c:	8082                	ret

8000267e <CRYPTO_DMA_WordSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_WordSwapCmd(FunctionalState state)
{
8000267e:	1101                	addi	sp,sp,-32
80002680:	ce22                	sw	s0,28(sp)
80002682:	1000                	addi	s0,sp,32
80002684:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_WORDS_SWAP_Msk, state << CRYPTO_DMA_CONTROL_WORDS_SWAP_Pos);
80002688:	200207b7          	lui	a5,0x20020
8000268c:	47fc                	lw	a5,76(a5)
8000268e:	ffb7f693          	andi	a3,a5,-5
80002692:	fec42783          	lw	a5,-20(s0)
80002696:	00279713          	slli	a4,a5,0x2
8000269a:	200207b7          	lui	a5,0x20020
8000269e:	8f55                	or	a4,a4,a3
800026a0:	c7f8                	sw	a4,76(a5)
}
800026a2:	0001                	nop
800026a4:	4472                	lw	s0,28(sp)
800026a6:	6105                	addi	sp,sp,32
800026a8:	8082                	ret

800026aa <CRYPTO_DMA_ActiveStatus>:
/**
  * @brief       DMA  
  * @retval  state   DMA
  */
__STATIC_INLINE FunctionalState CRYPTO_DMA_ActiveStatus()
{
800026aa:	1141                	addi	sp,sp,-16
800026ac:	c622                	sw	s0,12(sp)
800026ae:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_DMA_ACTIVE_Msk);
800026b0:	200207b7          	lui	a5,0x20020
800026b4:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
800026b8:	1007f793          	andi	a5,a5,256
800026bc:	c399                	beqz	a5,800026c2 <CRYPTO_DMA_ActiveStatus+0x18>
800026be:	4785                	li	a5,1
800026c0:	a011                	j	800026c4 <CRYPTO_DMA_ActiveStatus+0x1a>
800026c2:	4781                	li	a5,0
}
800026c4:	853e                	mv	a0,a5
800026c6:	4432                	lw	s0,12(sp)
800026c8:	0141                	addi	sp,sp,16
800026ca:	8082                	ret

800026cc <CRYPTO_DeInit>:
/**
  * @brief      CRYPTO   
  * @retval  void
  */
void CRYPTO_DeInit()
{
800026cc:	1141                	addi	sp,sp,-16
800026ce:	c606                	sw	ra,12(sp)
800026d0:	c422                	sw	s0,8(sp)
800026d2:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, DISABLE);
800026d4:	4581                	li	a1,0
800026d6:	4511                	li	a0,4
800026d8:	3319                	jal	800023de <RCU_AHBRstCmd>
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, ENABLE);
800026da:	4585                	li	a1,1
800026dc:	4511                	li	a0,4
800026de:	3301                	jal	800023de <RCU_AHBRstCmd>
}
800026e0:	0001                	nop
800026e2:	40b2                	lw	ra,12(sp)
800026e4:	4422                	lw	s0,8(sp)
800026e6:	0141                	addi	sp,sp,16
800026e8:	8082                	ret

800026ea <CRYPTO_Init>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRYPTO_Init(CRYPTO_Init_TypeDef* InitStruct)
{
800026ea:	1101                	addi	sp,sp,-32
800026ec:	ce06                	sw	ra,28(sp)
800026ee:	cc22                	sw	s0,24(sp)
800026f0:	1000                	addi	s0,sp,32
800026f2:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DirectionConfig(InitStruct->Direction);
800026f6:	fec42783          	lw	a5,-20(s0)
800026fa:	439c                	lw	a5,0(a5)
800026fc:	853e                	mv	a0,a5
800026fe:	3395                	jal	80002462 <CRYPTO_DirectionConfig>
	CRYPTO_AlgoConfig(InitStruct->Algorithm);
80002700:	fec42783          	lw	a5,-20(s0)
80002704:	43dc                	lw	a5,4(a5)
80002706:	853e                	mv	a0,a5
80002708:	3359                	jal	8000248e <CRYPTO_AlgoConfig>
	CRYPTO_ModeConfig(InitStruct->Mode);
8000270a:	fec42783          	lw	a5,-20(s0)
8000270e:	479c                	lw	a5,8(a5)
80002710:	853e                	mv	a0,a5
80002712:	3365                	jal	800024ba <CRYPTO_ModeConfig>
	CRYPTO_InitVectorAutoUpdateCmd(InitStruct->InitVectorAutoUpdate);
80002714:	fec42783          	lw	a5,-20(s0)
80002718:	47dc                	lw	a5,12(a5)
8000271a:	853e                	mv	a0,a5
8000271c:	3bdd                	jal	80002512 <CRYPTO_InitVectorAutoUpdateCmd>
	CRYPTO_UpdateKeyCmd(InitStruct->UpdateKey);
8000271e:	fec42783          	lw	a5,-20(s0)
80002722:	4b9c                	lw	a5,16(a5)
80002724:	853e                	mv	a0,a5
80002726:	39dd                	jal	8000241c <CRYPTO_UpdateKeyCmd>
	CRYPTO_GCMPhaseConfig(InitStruct->GCMPhase);
80002728:	fec42783          	lw	a5,-20(s0)
8000272c:	4bdc                	lw	a5,20(a5)
8000272e:	853e                	mv	a0,a5
80002730:	3b5d                	jal	800024e6 <CRYPTO_GCMPhaseConfig>
}
80002732:	0001                	nop
80002734:	40f2                	lw	ra,28(sp)
80002736:	4462                	lw	s0,24(sp)
80002738:	6105                	addi	sp,sp,32
8000273a:	8082                	ret

8000273c <CRYPTO_StructInit>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRYPTO_StructInit(CRYPTO_Init_TypeDef* InitStruct)
{
8000273c:	1101                	addi	sp,sp,-32
8000273e:	ce22                	sw	s0,28(sp)
80002740:	1000                	addi	s0,sp,32
80002742:	fea42623          	sw	a0,-20(s0)
	InitStruct->Direction = CRYPTO_Dir_Encrypt;
80002746:	fec42783          	lw	a5,-20(s0)
8000274a:	0007a023          	sw	zero,0(a5)
	InitStruct->Algorithm = CRYPTO_Algo_AES_256;
8000274e:	fec42783          	lw	a5,-20(s0)
80002752:	4705                	li	a4,1
80002754:	c3d8                	sw	a4,4(a5)
	InitStruct->Mode = CRYPTO_Mode_GCM;
80002756:	fec42783          	lw	a5,-20(s0)
8000275a:	470d                	li	a4,3
8000275c:	c798                	sw	a4,8(a5)
	InitStruct->InitVectorAutoUpdate = ENABLE;
8000275e:	fec42783          	lw	a5,-20(s0)
80002762:	4705                	li	a4,1
80002764:	c7d8                	sw	a4,12(a5)
	InitStruct->UpdateKey = ENABLE;
80002766:	fec42783          	lw	a5,-20(s0)
8000276a:	4705                	li	a4,1
8000276c:	cb98                	sw	a4,16(a5)
	InitStruct->GCMPhase = CRYPTO_GCM_PHASE_INIT;
8000276e:	fec42783          	lw	a5,-20(s0)
80002772:	0007aa23          	sw	zero,20(a5)
}
80002776:	0001                	nop
80002778:	4472                	lw	s0,28(sp)
8000277a:	6105                	addi	sp,sp,32
8000277c:	8082                	ret

8000277e <CRYPTO_DMAStructInit>:
  * @param   CryptoStruct     @ref CRYPTO_Init_TypeDef,
  * 					     
  * @retval  void
  */
void CRYPTO_DMAStructInit(CRYPTO_DMAInit_TypeDef* DMAStruct, CRYPTO_Init_TypeDef* CryptoStruct)
{
8000277e:	1101                	addi	sp,sp,-32
80002780:	ce22                	sw	s0,28(sp)
80002782:	1000                	addi	s0,sp,32
80002784:	fea42623          	sw	a0,-20(s0)
80002788:	feb42423          	sw	a1,-24(s0)
	DMAStruct->ByteSwap = DISABLE;
8000278c:	fec42783          	lw	a5,-20(s0)
80002790:	0007a023          	sw	zero,0(a5)
	DMAStruct->WordSwap = DISABLE;
80002794:	fec42783          	lw	a5,-20(s0)
80002798:	0007a223          	sw	zero,4(a5)

	DMAStruct->CryptoSettings = CryptoStruct;
8000279c:	fec42783          	lw	a5,-20(s0)
800027a0:	fe842703          	lw	a4,-24(s0)
800027a4:	cbd8                	sw	a4,20(a5)
	DMAStruct->LastDescriptor = ENABLE;
800027a6:	fec42783          	lw	a5,-20(s0)
800027aa:	4705                	li	a4,1
800027ac:	c798                	sw	a4,8(a5)
	DMAStruct->ITEnable = DISABLE;
800027ae:	fec42783          	lw	a5,-20(s0)
800027b2:	0007a623          	sw	zero,12(a5)
	DMAStruct->BlocksCount = 0;
800027b6:	fec42783          	lw	a5,-20(s0)
800027ba:	0007a823          	sw	zero,16(a5)

	DMAStruct->SourceAddress = 0;
800027be:	fec42783          	lw	a5,-20(s0)
800027c2:	0007ae23          	sw	zero,28(a5)
	DMAStruct->DestinationAddress = 0;
800027c6:	fec42783          	lw	a5,-20(s0)
800027ca:	0207a023          	sw	zero,32(a5)
//	DMAStruct->DescriptorPtr->NEXT_DESCR = 0x80;
//	DMAStruct->DescriptorPtr = 0x80;
}
800027ce:	0001                	nop
800027d0:	4472                	lw	s0,28(sp)
800027d2:	6105                	addi	sp,sp,32
800027d4:	8082                	ret

800027d6 <CRYPTO_InitDMADescriptor>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                        
  * @retval  void
  */
uint32_t CRYPTO_InitDMADescriptor(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
800027d6:	1101                	addi	sp,sp,-32
800027d8:	ce06                	sw	ra,28(sp)
800027da:	cc22                	sw	s0,24(sp)
800027dc:	1000                	addi	s0,sp,32
800027de:	fea42623          	sw	a0,-20(s0)
	/* CRYPTO DMA operation control word */
	DMAStruct->DescriptorPtr->CONTROL_bit.UPDATE_KEY = DMAStruct->CryptoSettings->UpdateKey;
800027e2:	fec42783          	lw	a5,-20(s0)
800027e6:	4bdc                	lw	a5,20(a5)
800027e8:	4b98                	lw	a4,16(a5)
800027ea:	fec42783          	lw	a5,-20(s0)
800027ee:	53dc                	lw	a5,36(a5)
800027f0:	8b05                	andi	a4,a4,1
800027f2:	0ff77713          	zext.b	a4,a4
800027f6:	8b05                	andi	a4,a4,1
800027f8:	4394                	lw	a3,0(a5)
800027fa:	9af9                	andi	a3,a3,-2
800027fc:	8f55                	or	a4,a4,a3
800027fe:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.LAST_DESCRIPTOR = DMAStruct->LastDescriptor;
80002800:	fec42783          	lw	a5,-20(s0)
80002804:	4798                	lw	a4,8(a5)
80002806:	fec42783          	lw	a5,-20(s0)
8000280a:	53dc                	lw	a5,36(a5)
8000280c:	8b05                	andi	a4,a4,1
8000280e:	0ff77713          	zext.b	a4,a4
80002812:	8b05                	andi	a4,a4,1
80002814:	0706                	slli	a4,a4,0x1
80002816:	4394                	lw	a3,0(a5)
80002818:	9af5                	andi	a3,a3,-3
8000281a:	8f55                	or	a4,a4,a3
8000281c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.DIRECTION = DMAStruct->CryptoSettings->Direction;
8000281e:	fec42783          	lw	a5,-20(s0)
80002822:	4bdc                	lw	a5,20(a5)
80002824:	4398                	lw	a4,0(a5)
80002826:	fec42783          	lw	a5,-20(s0)
8000282a:	53dc                	lw	a5,36(a5)
8000282c:	8b05                	andi	a4,a4,1
8000282e:	0ff77713          	zext.b	a4,a4
80002832:	8b05                	andi	a4,a4,1
80002834:	070a                	slli	a4,a4,0x2
80002836:	4394                	lw	a3,0(a5)
80002838:	9aed                	andi	a3,a3,-5
8000283a:	8f55                	or	a4,a4,a3
8000283c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.ALGORITHM = DMAStruct->CryptoSettings->Algorithm;
8000283e:	fec42783          	lw	a5,-20(s0)
80002842:	4bdc                	lw	a5,20(a5)
80002844:	43d8                	lw	a4,4(a5)
80002846:	fec42783          	lw	a5,-20(s0)
8000284a:	53dc                	lw	a5,36(a5)
8000284c:	8b0d                	andi	a4,a4,3
8000284e:	0ff77713          	zext.b	a4,a4
80002852:	8b0d                	andi	a4,a4,3
80002854:	070e                	slli	a4,a4,0x3
80002856:	4394                	lw	a3,0(a5)
80002858:	9a9d                	andi	a3,a3,-25
8000285a:	8f55                	or	a4,a4,a3
8000285c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.MODE = DMAStruct->CryptoSettings->Mode;
8000285e:	fec42783          	lw	a5,-20(s0)
80002862:	4bdc                	lw	a5,20(a5)
80002864:	4798                	lw	a4,8(a5)
80002866:	fec42783          	lw	a5,-20(s0)
8000286a:	53dc                	lw	a5,36(a5)
8000286c:	8b0d                	andi	a4,a4,3
8000286e:	0ff77713          	zext.b	a4,a4
80002872:	8b0d                	andi	a4,a4,3
80002874:	0716                	slli	a4,a4,0x5
80002876:	4394                	lw	a3,0(a5)
80002878:	f9f6f693          	andi	a3,a3,-97
8000287c:	8f55                	or	a4,a4,a3
8000287e:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.GCM_PHASE = DMAStruct->CryptoSettings->GCMPhase;
80002880:	fec42783          	lw	a5,-20(s0)
80002884:	4bdc                	lw	a5,20(a5)
80002886:	4bd8                	lw	a4,20(a5)
80002888:	fec42783          	lw	a5,-20(s0)
8000288c:	53dc                	lw	a5,36(a5)
8000288e:	8b0d                	andi	a4,a4,3
80002890:	0ff77713          	zext.b	a4,a4
80002894:	8b0d                	andi	a4,a4,3
80002896:	0736                	slli	a4,a4,0xd
80002898:	4390                	lw	a2,0(a5)
8000289a:	76e9                	lui	a3,0xffffa
8000289c:	16fd                	addi	a3,a3,-1 # ffff9fff <__data_source_start+0x7fff4907>
8000289e:	8ef1                	and	a3,a3,a2
800028a0:	8f55                	or	a4,a4,a3
800028a2:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.INTERRUPT_ENABLE = DMAStruct->ITEnable;
800028a4:	fec42783          	lw	a5,-20(s0)
800028a8:	47d8                	lw	a4,12(a5)
800028aa:	fec42783          	lw	a5,-20(s0)
800028ae:	53dc                	lw	a5,36(a5)
800028b0:	8b05                	andi	a4,a4,1
800028b2:	0ff77713          	zext.b	a4,a4
800028b6:	8b05                	andi	a4,a4,1
800028b8:	073e                	slli	a4,a4,0xf
800028ba:	4390                	lw	a2,0(a5)
800028bc:	76e1                	lui	a3,0xffff8
800028be:	16fd                	addi	a3,a3,-1 # ffff7fff <__data_source_start+0x7fff2907>
800028c0:	8ef1                	and	a3,a3,a2
800028c2:	8f55                	or	a4,a4,a3
800028c4:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.BLOCKS_COUNT = DMAStruct->BlocksCount;
800028c6:	fec42783          	lw	a5,-20(s0)
800028ca:	4b98                	lw	a4,16(a5)
800028cc:	fec42783          	lw	a5,-20(s0)
800028d0:	53dc                	lw	a5,36(a5)
800028d2:	86ba                	mv	a3,a4
800028d4:	6705                	lui	a4,0x1
800028d6:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
800028d8:	8f75                	and	a4,a4,a3
800028da:	01071693          	slli	a3,a4,0x10
800028de:	82c1                	srli	a3,a3,0x10
800028e0:	6705                	lui	a4,0x1
800028e2:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
800028e4:	8f75                	and	a4,a4,a3
800028e6:	0742                	slli	a4,a4,0x10
800028e8:	4390                	lw	a2,0(a5)
800028ea:	f00106b7          	lui	a3,0xf0010
800028ee:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x7000a907>
800028f0:	8ef1                	and	a3,a3,a2
800028f2:	8f55                	or	a4,a4,a3
800028f4:	c398                	sw	a4,0(a5)

	DMAStruct->DescriptorPtr->SRC_ADDR = (uint32_t) DMAStruct->SourceAddress;
800028f6:	fec42783          	lw	a5,-20(s0)
800028fa:	4fd8                	lw	a4,28(a5)
800028fc:	fec42783          	lw	a5,-20(s0)
80002900:	53dc                	lw	a5,36(a5)
80002902:	c3d8                	sw	a4,4(a5)
	DMAStruct->DescriptorPtr->DST_ADDR = (uint32_t) DMAStruct->DestinationAddress;
80002904:	fec42783          	lw	a5,-20(s0)
80002908:	5398                	lw	a4,32(a5)
8000290a:	fec42783          	lw	a5,-20(s0)
8000290e:	53dc                	lw	a5,36(a5)
80002910:	c798                	sw	a4,8(a5)
	DMAStruct->DescriptorPtr->NEXT_DESCR = (uint32_t) DMAStruct->LastDescriptor ? 0 : CRYPTO_InitDMADescriptor((CRYPTO_DMAInit_TypeDef*) DMAStruct->NextDescriptor);
80002912:	fec42783          	lw	a5,-20(s0)
80002916:	479c                	lw	a5,8(a5)
80002918:	eb81                	bnez	a5,80002928 <CRYPTO_InitDMADescriptor+0x152>
8000291a:	fec42783          	lw	a5,-20(s0)
8000291e:	4f9c                	lw	a5,24(a5)
80002920:	853e                	mv	a0,a5
80002922:	3d55                	jal	800027d6 <CRYPTO_InitDMADescriptor>
80002924:	872a                	mv	a4,a0
80002926:	a011                	j	8000292a <CRYPTO_InitDMADescriptor+0x154>
80002928:	4701                	li	a4,0
8000292a:	fec42783          	lw	a5,-20(s0)
8000292e:	53dc                	lw	a5,36(a5)
80002930:	c7d8                	sw	a4,12(a5)

	return (uint32_t) DMAStruct->DescriptorPtr;
80002932:	fec42783          	lw	a5,-20(s0)
80002936:	53dc                	lw	a5,36(a5)
}
80002938:	853e                	mv	a0,a5
8000293a:	40f2                	lw	ra,28(sp)
8000293c:	4462                	lw	s0,24(sp)
8000293e:	6105                	addi	sp,sp,32
80002940:	8082                	ret

80002942 <CRPYTO_ProcessData>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                           DMA
  * @retval  void
  */
void CRPYTO_ProcessData(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
80002942:	1101                	addi	sp,sp,-32
80002944:	ce06                	sw	ra,28(sp)
80002946:	cc22                	sw	s0,24(sp)
80002948:	1000                	addi	s0,sp,32
8000294a:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DMA_ByteSwapCmd(DMAStruct->ByteSwap);
8000294e:	fec42783          	lw	a5,-20(s0)
80002952:	439c                	lw	a5,0(a5)
80002954:	853e                	mv	a0,a5
80002956:	39f5                	jal	80002652 <CRYPTO_DMA_ByteSwapCmd>
	CRYPTO_DMA_WordSwapCmd(DMAStruct->WordSwap);
80002958:	fec42783          	lw	a5,-20(s0)
8000295c:	43dc                	lw	a5,4(a5)
8000295e:	853e                	mv	a0,a5
80002960:	3b39                	jal	8000267e <CRYPTO_DMA_WordSwapCmd>
	CRYPTO_DMA_SetBaseDescriptor(CRYPTO_InitDMADescriptor(DMAStruct));
80002962:	fec42503          	lw	a0,-20(s0)
80002966:	3d85                	jal	800027d6 <CRYPTO_InitDMADescriptor>
80002968:	87aa                	mv	a5,a0
8000296a:	853e                	mv	a0,a5
8000296c:	3175                	jal	80002618 <CRYPTO_DMA_SetBaseDescriptor>
	CRYPTO_DMA_StartCmd();
8000296e:	31d9                	jal	80002634 <CRYPTO_DMA_StartCmd>
}
80002970:	0001                	nop
80002972:	40f2                	lw	ra,28(sp)
80002974:	4462                	lw	s0,24(sp)
80002976:	6105                	addi	sp,sp,32
80002978:	8082                	ret

8000297a <CRYPTO_SetKey>:
  * @brief     ,  256 ,  AES-128 128 
  * @param   key  ,    
  * @retval  void
  */
void CRYPTO_SetKey(uint32_t* key, uint32_t len)
{
8000297a:	7179                	addi	sp,sp,-48
8000297c:	d606                	sw	ra,44(sp)
8000297e:	d422                	sw	s0,40(sp)
80002980:	1800                	addi	s0,sp,48
80002982:	fca42e23          	sw	a0,-36(s0)
80002986:	fcb42c23          	sw	a1,-40(s0)
	uint32_t idx = 0;
8000298a:	fe042623          	sw	zero,-20(s0)
	while(idx < len)
8000298e:	a00d                	j	800029b0 <CRYPTO_SetKey+0x36>
	{
		CRYPTO_SetKeyInReg(idx++, *key++);
80002990:	fec42703          	lw	a4,-20(s0)
80002994:	00170793          	addi	a5,a4,1
80002998:	fef42623          	sw	a5,-20(s0)
8000299c:	fdc42783          	lw	a5,-36(s0)
800029a0:	00478693          	addi	a3,a5,4
800029a4:	fcd42e23          	sw	a3,-36(s0)
800029a8:	439c                	lw	a5,0(a5)
800029aa:	85be                	mv	a1,a5
800029ac:	853a                	mv	a0,a4
800029ae:	36cd                	jal	80002590 <CRYPTO_SetKeyInReg>
	while(idx < len)
800029b0:	fec42703          	lw	a4,-20(s0)
800029b4:	fd842783          	lw	a5,-40(s0)
800029b8:	fcf76ce3          	bltu	a4,a5,80002990 <CRYPTO_SetKey+0x16>
	}
}
800029bc:	0001                	nop
800029be:	0001                	nop
800029c0:	50b2                	lw	ra,44(sp)
800029c2:	5422                	lw	s0,40(sp)
800029c4:	6145                	addi	sp,sp,48
800029c6:	8082                	ret

800029c8 <CRYPTO_SetDataInBytes>:
  * @param   data_in   
  * @param   block_size    
  * @retval  void
  */
static void CRYPTO_SetDataInBytes(const unsigned char *data_in, uint32_t block_size)
{
800029c8:	7179                	addi	sp,sp,-48
800029ca:	d606                	sw	ra,44(sp)
800029cc:	d422                	sw	s0,40(sp)
800029ce:	1800                	addi	s0,sp,48
800029d0:	fca42e23          	sw	a0,-36(s0)
800029d4:	fcb42c23          	sw	a1,-40(s0)
	for(uint32_t i = 0; i < block_size; i++)
800029d8:	fe042623          	sw	zero,-20(s0)
800029dc:	a889                	j	80002a2e <CRYPTO_SetDataInBytes+0x66>
	{
		CRYPTO_SetTextInput(i, data_in[3] + (data_in[2] << 8) + (data_in[1] << 16) + (data_in[0] << 24));
800029de:	fdc42783          	lw	a5,-36(s0)
800029e2:	078d                	addi	a5,a5,3
800029e4:	0007c783          	lbu	a5,0(a5)
800029e8:	873e                	mv	a4,a5
800029ea:	fdc42783          	lw	a5,-36(s0)
800029ee:	0789                	addi	a5,a5,2
800029f0:	0007c783          	lbu	a5,0(a5)
800029f4:	07a2                	slli	a5,a5,0x8
800029f6:	973e                	add	a4,a4,a5
800029f8:	fdc42783          	lw	a5,-36(s0)
800029fc:	0785                	addi	a5,a5,1
800029fe:	0007c783          	lbu	a5,0(a5)
80002a02:	07c2                	slli	a5,a5,0x10
80002a04:	973e                	add	a4,a4,a5
80002a06:	fdc42783          	lw	a5,-36(s0)
80002a0a:	0007c783          	lbu	a5,0(a5)
80002a0e:	07e2                	slli	a5,a5,0x18
80002a10:	97ba                	add	a5,a5,a4
80002a12:	85be                	mv	a1,a5
80002a14:	fec42503          	lw	a0,-20(s0)
80002a18:	36b9                	jal	80002566 <CRYPTO_SetTextInput>
		data_in += sizeof(uint32_t);
80002a1a:	fdc42783          	lw	a5,-36(s0)
80002a1e:	0791                	addi	a5,a5,4
80002a20:	fcf42e23          	sw	a5,-36(s0)
	for(uint32_t i = 0; i < block_size; i++)
80002a24:	fec42783          	lw	a5,-20(s0)
80002a28:	0785                	addi	a5,a5,1
80002a2a:	fef42623          	sw	a5,-20(s0)
80002a2e:	fec42703          	lw	a4,-20(s0)
80002a32:	fd842783          	lw	a5,-40(s0)
80002a36:	faf764e3          	bltu	a4,a5,800029de <CRYPTO_SetDataInBytes+0x16>
	}
}
80002a3a:	0001                	nop
80002a3c:	0001                	nop
80002a3e:	50b2                	lw	ra,44(sp)
80002a40:	5422                	lw	s0,40(sp)
80002a42:	6145                	addi	sp,sp,48
80002a44:	8082                	ret

80002a46 <CRYPTO_SetKeyBytes>:
  * @param   key   ,     
  * 			  crypto  
  * @retval  void
  */
void CRYPTO_SetKeyBytes(CRYPTO_Init_TypeDef* crypto, const unsigned char* key)
{
80002a46:	7179                	addi	sp,sp,-48
80002a48:	d606                	sw	ra,44(sp)
80002a4a:	d422                	sw	s0,40(sp)
80002a4c:	1800                	addi	s0,sp,48
80002a4e:	fca42e23          	sw	a0,-36(s0)
80002a52:	fcb42c23          	sw	a1,-40(s0)
	uint32_t key_size = (crypto->Algorithm == CRYPTO_Algo_AES_128) ? 4 : 8;
80002a56:	fdc42783          	lw	a5,-36(s0)
80002a5a:	43dc                	lw	a5,4(a5)
80002a5c:	e399                	bnez	a5,80002a62 <CRYPTO_SetKeyBytes+0x1c>
80002a5e:	4791                	li	a5,4
80002a60:	a011                	j	80002a64 <CRYPTO_SetKeyBytes+0x1e>
80002a62:	47a1                	li	a5,8
80002a64:	fef42423          	sw	a5,-24(s0)
	for(uint32_t i = 0; i < key_size; i++)
80002a68:	fe042623          	sw	zero,-20(s0)
80002a6c:	a8a1                	j	80002ac4 <CRYPTO_SetKeyBytes+0x7e>
	{
		uint32_t key_word = key[3] + (key[2] << 8) + (key[1] << 16) + (key[0] << 24);
80002a6e:	fd842783          	lw	a5,-40(s0)
80002a72:	078d                	addi	a5,a5,3
80002a74:	0007c783          	lbu	a5,0(a5)
80002a78:	873e                	mv	a4,a5
80002a7a:	fd842783          	lw	a5,-40(s0)
80002a7e:	0789                	addi	a5,a5,2
80002a80:	0007c783          	lbu	a5,0(a5)
80002a84:	07a2                	slli	a5,a5,0x8
80002a86:	973e                	add	a4,a4,a5
80002a88:	fd842783          	lw	a5,-40(s0)
80002a8c:	0785                	addi	a5,a5,1
80002a8e:	0007c783          	lbu	a5,0(a5)
80002a92:	07c2                	slli	a5,a5,0x10
80002a94:	973e                	add	a4,a4,a5
80002a96:	fd842783          	lw	a5,-40(s0)
80002a9a:	0007c783          	lbu	a5,0(a5)
80002a9e:	07e2                	slli	a5,a5,0x18
80002aa0:	97ba                	add	a5,a5,a4
80002aa2:	fef42223          	sw	a5,-28(s0)
		CRYPTO_SetKeyInReg(i, key_word);
80002aa6:	fe442583          	lw	a1,-28(s0)
80002aaa:	fec42503          	lw	a0,-20(s0)
80002aae:	34cd                	jal	80002590 <CRYPTO_SetKeyInReg>
		key += sizeof(uint32_t);
80002ab0:	fd842783          	lw	a5,-40(s0)
80002ab4:	0791                	addi	a5,a5,4
80002ab6:	fcf42c23          	sw	a5,-40(s0)
	for(uint32_t i = 0; i < key_size; i++)
80002aba:	fec42783          	lw	a5,-20(s0)
80002abe:	0785                	addi	a5,a5,1
80002ac0:	fef42623          	sw	a5,-20(s0)
80002ac4:	fec42703          	lw	a4,-20(s0)
80002ac8:	fe842783          	lw	a5,-24(s0)
80002acc:	faf761e3          	bltu	a4,a5,80002a6e <CRYPTO_SetKeyBytes+0x28>
	}
}
80002ad0:	0001                	nop
80002ad2:	0001                	nop
80002ad4:	50b2                	lw	ra,44(sp)
80002ad6:	5422                	lw	s0,40(sp)
80002ad8:	6145                	addi	sp,sp,48
80002ada:	8082                	ret

80002adc <CRYPTO_SinglePerform>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_SinglePerform(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, const unsigned char* iv, unsigned char *data_out)
{
80002adc:	7139                	addi	sp,sp,-64
80002ade:	de06                	sw	ra,60(sp)
80002ae0:	dc22                	sw	s0,56(sp)
80002ae2:	0080                	addi	s0,sp,64
80002ae4:	fca42e23          	sw	a0,-36(s0)
80002ae8:	fcb42c23          	sw	a1,-40(s0)
80002aec:	fcc42a23          	sw	a2,-44(s0)
80002af0:	fcd42823          	sw	a3,-48(s0)
80002af4:	fce42623          	sw	a4,-52(s0)
	CRYPTO_Init(crypto);
80002af8:	fdc42503          	lw	a0,-36(s0)
80002afc:	36fd                	jal	800026ea <CRYPTO_Init>
	if (key != NULL) // if null then key is already set
80002afe:	fd842783          	lw	a5,-40(s0)
80002b02:	c791                	beqz	a5,80002b0e <CRYPTO_SinglePerform+0x32>
		CRYPTO_SetKeyBytes(crypto, key);
80002b04:	fd842583          	lw	a1,-40(s0)
80002b08:	fdc42503          	lw	a0,-36(s0)
80002b0c:	3f2d                	jal	80002a46 <CRYPTO_SetKeyBytes>
	if (iv != NULL) // if null then iv is already set or there is no need in it (e.g. ECB mode)
80002b0e:	fd042783          	lw	a5,-48(s0)
80002b12:	c781                	beqz	a5,80002b1a <CRYPTO_SinglePerform+0x3e>
		CRYPTO_SetIVBytes(iv);
80002b14:	fd042503          	lw	a0,-48(s0)
80002b18:	2405                	jal	80002d38 <CRYPTO_SetIVBytes>

	uint32_t block_size = (crypto->Algorithm == CRYPTO_Algo_MAGMA) ? 2 : 4;
80002b1a:	fdc42783          	lw	a5,-36(s0)
80002b1e:	43d8                	lw	a4,4(a5)
80002b20:	4789                	li	a5,2
80002b22:	00f71463          	bne	a4,a5,80002b2a <CRYPTO_SinglePerform+0x4e>
80002b26:	4789                	li	a5,2
80002b28:	a011                	j	80002b2c <CRYPTO_SinglePerform+0x50>
80002b2a:	4791                	li	a5,4
80002b2c:	fef42223          	sw	a5,-28(s0)
	CRYPTO_SetDataInBytes(data_in, block_size);
80002b30:	fe442583          	lw	a1,-28(s0)
80002b34:	fd442503          	lw	a0,-44(s0)
80002b38:	3d41                	jal	800029c8 <CRYPTO_SetDataInBytes>

	while (!CRYPTO_ReadyStatus()) {}
80002b3a:	0001                	nop
80002b3c:	34d1                	jal	80002600 <CRYPTO_ReadyStatus>
80002b3e:	87aa                	mv	a5,a0
80002b40:	dff5                	beqz	a5,80002b3c <CRYPTO_SinglePerform+0x60>

	CRYPTO_StartCmd();
80002b42:	3209                	jal	80002444 <CRYPTO_StartCmd>

	while (!(CRYPTO->STATUS & CRYPTO_STATUS_KEYS_READY_Msk)) {}
80002b44:	0001                	nop
80002b46:	200207b7          	lui	a5,0x20020
80002b4a:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002b4e:	8b89                	andi	a5,a5,2
80002b50:	dbfd                	beqz	a5,80002b46 <CRYPTO_SinglePerform+0x6a>
	while (!(CRYPTO->STATUS & CRYPTO_STATUS_READY_Msk)) {}
80002b52:	0001                	nop
80002b54:	200207b7          	lui	a5,0x20020
80002b58:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80002b5c:	8b85                	andi	a5,a5,1
80002b5e:	dbfd                	beqz	a5,80002b54 <CRYPTO_SinglePerform+0x78>

	if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80002b60:	fdc42783          	lw	a5,-36(s0)
80002b64:	4798                	lw	a4,8(a5)
80002b66:	4785                	li	a5,1
80002b68:	00f71c63          	bne	a4,a5,80002b80 <CRYPTO_SinglePerform+0xa4>
80002b6c:	fdc42783          	lw	a5,-36(s0)
80002b70:	4398                	lw	a4,0(a5)
80002b72:	4785                	li	a5,1
80002b74:	00f71663          	bne	a4,a5,80002b80 <CRYPTO_SinglePerform+0xa4>
	{
		CRYPTO_DirectionConfig(CRYPTO_Dir_Encrypt);
80002b78:	4501                	li	a0,0
80002b7a:	30e5                	jal	80002462 <CRYPTO_DirectionConfig>
		CRYPTO_ModeConfig(CRYPTO_Mode_ECB);
80002b7c:	4501                	li	a0,0
80002b7e:	3a35                	jal	800024ba <CRYPTO_ModeConfig>
	}

	for (uint32_t i = 0; i < block_size; i++)
80002b80:	fe042623          	sw	zero,-20(s0)
80002b84:	a0c9                	j	80002c46 <CRYPTO_SinglePerform+0x16a>
	{
		uint32_t out_word = CRYPTO_GetTextOutput(i);
80002b86:	fec42503          	lw	a0,-20(s0)
80002b8a:	3c05                	jal	800025ba <CRYPTO_GetTextOutput>
80002b8c:	fea42423          	sw	a0,-24(s0)
		out_word = (out_word >> 24) + ((out_word >> 8) & 0xFF00) + ((out_word << 8) & 0xFF0000) + (out_word << 24);
80002b90:	fe842783          	lw	a5,-24(s0)
80002b94:	0187d713          	srli	a4,a5,0x18
80002b98:	fe842783          	lw	a5,-24(s0)
80002b9c:	0087d693          	srli	a3,a5,0x8
80002ba0:	67c1                	lui	a5,0x10
80002ba2:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002ba6:	8ff5                	and	a5,a5,a3
80002ba8:	973e                	add	a4,a4,a5
80002baa:	fe842783          	lw	a5,-24(s0)
80002bae:	00879693          	slli	a3,a5,0x8
80002bb2:	00ff07b7          	lui	a5,0xff0
80002bb6:	8ff5                	and	a5,a5,a3
80002bb8:	973e                	add	a4,a4,a5
80002bba:	fe842783          	lw	a5,-24(s0)
80002bbe:	07e2                	slli	a5,a5,0x18
80002bc0:	97ba                	add	a5,a5,a4
80002bc2:	fef42423          	sw	a5,-24(s0)
		if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80002bc6:	fdc42783          	lw	a5,-36(s0)
80002bca:	4798                	lw	a4,8(a5)
80002bcc:	4785                	li	a5,1
80002bce:	04f71d63          	bne	a4,a5,80002c28 <CRYPTO_SinglePerform+0x14c>
80002bd2:	fdc42783          	lw	a5,-36(s0)
80002bd6:	4398                	lw	a4,0(a5)
80002bd8:	4785                	li	a5,1
80002bda:	04f71763          	bne	a4,a5,80002c28 <CRYPTO_SinglePerform+0x14c>
		{
			out_word ^= (iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80002bde:	fd042783          	lw	a5,-48(s0)
80002be2:	078d                	addi	a5,a5,3 # ff0003 <STACK_SIZE+0xfef803>
80002be4:	0007c783          	lbu	a5,0(a5)
80002be8:	873e                	mv	a4,a5
80002bea:	fd042783          	lw	a5,-48(s0)
80002bee:	0789                	addi	a5,a5,2
80002bf0:	0007c783          	lbu	a5,0(a5)
80002bf4:	07a2                	slli	a5,a5,0x8
80002bf6:	973e                	add	a4,a4,a5
80002bf8:	fd042783          	lw	a5,-48(s0)
80002bfc:	0785                	addi	a5,a5,1
80002bfe:	0007c783          	lbu	a5,0(a5)
80002c02:	07c2                	slli	a5,a5,0x10
80002c04:	973e                	add	a4,a4,a5
80002c06:	fd042783          	lw	a5,-48(s0)
80002c0a:	0007c783          	lbu	a5,0(a5)
80002c0e:	07e2                	slli	a5,a5,0x18
80002c10:	97ba                	add	a5,a5,a4
80002c12:	873e                	mv	a4,a5
80002c14:	fe842783          	lw	a5,-24(s0)
80002c18:	8fb9                	xor	a5,a5,a4
80002c1a:	fef42423          	sw	a5,-24(s0)
			iv += sizeof(uint32_t);
80002c1e:	fd042783          	lw	a5,-48(s0)
80002c22:	0791                	addi	a5,a5,4
80002c24:	fcf42823          	sw	a5,-48(s0)
		}
		*((uint32_t *) data_out) = out_word;
80002c28:	fcc42783          	lw	a5,-52(s0)
80002c2c:	fe842703          	lw	a4,-24(s0)
80002c30:	c398                	sw	a4,0(a5)
		data_out += sizeof(uint32_t);
80002c32:	fcc42783          	lw	a5,-52(s0)
80002c36:	0791                	addi	a5,a5,4
80002c38:	fcf42623          	sw	a5,-52(s0)
	for (uint32_t i = 0; i < block_size; i++)
80002c3c:	fec42783          	lw	a5,-20(s0)
80002c40:	0785                	addi	a5,a5,1
80002c42:	fef42623          	sw	a5,-20(s0)
80002c46:	fec42703          	lw	a4,-20(s0)
80002c4a:	fe442783          	lw	a5,-28(s0)
80002c4e:	f2f76ce3          	bltu	a4,a5,80002b86 <CRYPTO_SinglePerform+0xaa>
	}
}
80002c52:	0001                	nop
80002c54:	0001                	nop
80002c56:	50f2                	lw	ra,60(sp)
80002c58:	5462                	lw	s0,56(sp)
80002c5a:	6121                	addi	sp,sp,64
80002c5c:	8082                	ret

80002c5e <CRYPTO_CryptWithDMA>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_CryptWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, uint32_t data_in_size, const unsigned char* iv, unsigned char *data_out)
{
80002c5e:	7151                	addi	sp,sp,-240
80002c60:	d786                	sw	ra,236(sp)
80002c62:	d5a2                	sw	s0,232(sp)
80002c64:	d3a6                	sw	s1,228(sp)
80002c66:	1980                	addi	s0,sp,240
80002c68:	f2a42623          	sw	a0,-212(s0)
80002c6c:	f2b42423          	sw	a1,-216(s0)
80002c70:	f2c42223          	sw	a2,-220(s0)
80002c74:	f2d42023          	sw	a3,-224(s0)
80002c78:	f0e42e23          	sw	a4,-228(s0)
80002c7c:	f0f42c23          	sw	a5,-232(s0)
80002c80:	ff040793          	addi	a5,s0,-16
80002c84:	f0f42a23          	sw	a5,-236(s0)
80002c88:	f1442783          	lw	a5,-236(s0)
80002c8c:	f4078793          	addi	a5,a5,-192
80002c90:	07f78793          	addi	a5,a5,127
80002c94:	839d                	srli	a5,a5,0x7
80002c96:	00779493          	slli	s1,a5,0x7
	CRYPTO_DMA_DESCR_TypeDef DMA_CTRLDATA __attribute__((aligned (0x80)));
	DMA_CTRLDATA.CONTROL = 0;
80002c9a:	0004a023          	sw	zero,0(s1)

	CRYPTO_DMAInit_TypeDef dma_init;

	if (key != NULL)
80002c9e:	f2842783          	lw	a5,-216(s0)
80002ca2:	c791                	beqz	a5,80002cae <CRYPTO_CryptWithDMA+0x50>
		CRYPTO_SetKeyBytes(crypto, key);
80002ca4:	f2842583          	lw	a1,-216(s0)
80002ca8:	f2c42503          	lw	a0,-212(s0)
80002cac:	3b69                	jal	80002a46 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80002cae:	f1c42783          	lw	a5,-228(s0)
80002cb2:	c781                	beqz	a5,80002cba <CRYPTO_CryptWithDMA+0x5c>
		CRYPTO_SetIVBytes(iv);
80002cb4:	f1c42503          	lw	a0,-228(s0)
80002cb8:	2041                	jal	80002d38 <CRYPTO_SetIVBytes>

	CRYPTO_DMAStructInit(&dma_init, crypto);
80002cba:	fc840793          	addi	a5,s0,-56
80002cbe:	f2c42583          	lw	a1,-212(s0)
80002cc2:	853e                	mv	a0,a5
80002cc4:	3c6d                	jal	8000277e <CRYPTO_DMAStructInit>
	dma_init.BlocksCount = data_in_size >> 3;
80002cc6:	f2042783          	lw	a5,-224(s0)
80002cca:	838d                	srli	a5,a5,0x3
80002ccc:	fcf42c23          	sw	a5,-40(s0)
	if (crypto->Algorithm != CRYPTO_Algo_MAGMA)
80002cd0:	f2c42783          	lw	a5,-212(s0)
80002cd4:	43d8                	lw	a4,4(a5)
80002cd6:	4789                	li	a5,2
80002cd8:	00f70763          	beq	a4,a5,80002ce6 <CRYPTO_CryptWithDMA+0x88>
		dma_init.BlocksCount >>= 1;
80002cdc:	fd842783          	lw	a5,-40(s0)
80002ce0:	8385                	srli	a5,a5,0x1
80002ce2:	fcf42c23          	sw	a5,-40(s0)
	--dma_init.BlocksCount; // n - 1 DMA
80002ce6:	fd842783          	lw	a5,-40(s0)
80002cea:	17fd                	addi	a5,a5,-1
80002cec:	fcf42c23          	sw	a5,-40(s0)

	dma_init.ByteSwap = ENABLE;
80002cf0:	4785                	li	a5,1
80002cf2:	fcf42423          	sw	a5,-56(s0)
	dma_init.DescriptorPtr = &DMA_CTRLDATA;
80002cf6:	fe942623          	sw	s1,-20(s0)
	dma_init.SourceAddress = (void*) data_in;
80002cfa:	f2442783          	lw	a5,-220(s0)
80002cfe:	fef42223          	sw	a5,-28(s0)
	dma_init.DestinationAddress = (void*) data_out;
80002d02:	f1842783          	lw	a5,-232(s0)
80002d06:	fef42423          	sw	a5,-24(s0)

	while (!CRYPTO_ReadyStatus()) {}
80002d0a:	0001                	nop
80002d0c:	38d5                	jal	80002600 <CRYPTO_ReadyStatus>
80002d0e:	87aa                	mv	a5,a0
80002d10:	dff5                	beqz	a5,80002d0c <CRYPTO_CryptWithDMA+0xae>

	CRPYTO_ProcessData(&dma_init);
80002d12:	fc840793          	addi	a5,s0,-56
80002d16:	853e                	mv	a0,a5
80002d18:	312d                	jal	80002942 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80002d1a:	0001                	nop
80002d1c:	3279                	jal	800026aa <CRYPTO_DMA_ActiveStatus>
80002d1e:	87aa                	mv	a5,a0
80002d20:	fff5                	bnez	a5,80002d1c <CRYPTO_CryptWithDMA+0xbe>
	while (!CRYPTO_ReadyStatus()) {}
80002d22:	0001                	nop
80002d24:	38f1                	jal	80002600 <CRYPTO_ReadyStatus>
80002d26:	87aa                	mv	a5,a0
80002d28:	dff5                	beqz	a5,80002d24 <CRYPTO_CryptWithDMA+0xc6>
}
80002d2a:	0001                	nop
80002d2c:	0001                	nop
80002d2e:	50be                	lw	ra,236(sp)
80002d30:	542e                	lw	s0,232(sp)
80002d32:	549e                	lw	s1,228(sp)
80002d34:	616d                	addi	sp,sp,240
80002d36:	8082                	ret

80002d38 <CRYPTO_SetIVBytes>:
  * @brief	     
  *	@param 	iv    
  * @retval void
  */
void CRYPTO_SetIVBytes(const unsigned char *iv)
{
80002d38:	7179                	addi	sp,sp,-48
80002d3a:	d606                	sw	ra,44(sp)
80002d3c:	d422                	sw	s0,40(sp)
80002d3e:	1800                	addi	s0,sp,48
80002d40:	fca42e23          	sw	a0,-36(s0)
	for(int i = 0; i < 4; i++)
80002d44:	fe042623          	sw	zero,-20(s0)
80002d48:	a899                	j	80002d9e <CRYPTO_SetIVBytes+0x66>
	{
		CRYPTO_SetInitVector(i, iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80002d4a:	fec42683          	lw	a3,-20(s0)
80002d4e:	fdc42783          	lw	a5,-36(s0)
80002d52:	078d                	addi	a5,a5,3
80002d54:	0007c783          	lbu	a5,0(a5)
80002d58:	873e                	mv	a4,a5
80002d5a:	fdc42783          	lw	a5,-36(s0)
80002d5e:	0789                	addi	a5,a5,2
80002d60:	0007c783          	lbu	a5,0(a5)
80002d64:	07a2                	slli	a5,a5,0x8
80002d66:	973e                	add	a4,a4,a5
80002d68:	fdc42783          	lw	a5,-36(s0)
80002d6c:	0785                	addi	a5,a5,1
80002d6e:	0007c783          	lbu	a5,0(a5)
80002d72:	07c2                	slli	a5,a5,0x10
80002d74:	973e                	add	a4,a4,a5
80002d76:	fdc42783          	lw	a5,-36(s0)
80002d7a:	0007c783          	lbu	a5,0(a5)
80002d7e:	07e2                	slli	a5,a5,0x18
80002d80:	97ba                	add	a5,a5,a4
80002d82:	85be                	mv	a1,a5
80002d84:	8536                	mv	a0,a3
80002d86:	fb8ff0ef          	jal	ra,8000253e <CRYPTO_SetInitVector>
		iv += sizeof(uint32_t);
80002d8a:	fdc42783          	lw	a5,-36(s0)
80002d8e:	0791                	addi	a5,a5,4
80002d90:	fcf42e23          	sw	a5,-36(s0)
	for(int i = 0; i < 4; i++)
80002d94:	fec42783          	lw	a5,-20(s0)
80002d98:	0785                	addi	a5,a5,1
80002d9a:	fef42623          	sw	a5,-20(s0)
80002d9e:	fec42703          	lw	a4,-20(s0)
80002da2:	478d                	li	a5,3
80002da4:	fae7d3e3          	bge	a5,a4,80002d4a <CRYPTO_SetIVBytes+0x12>
	}
}
80002da8:	0001                	nop
80002daa:	0001                	nop
80002dac:	50b2                	lw	ra,44(sp)
80002dae:	5422                	lw	s0,40(sp)
80002db0:	6145                	addi	sp,sp,48
80002db2:	8082                	ret

80002db4 <CRYPTO_InitCryptoStructGCM>:
  *	@param	crypto   -     
  *	@param	phase   GCM
  * @retval void
  */
static void CRYPTO_InitCryptoStructGCM(CRYPTO_Init_TypeDef* descriptor_crypto, CRYPTO_Init_TypeDef* crypto, CRYPTO_GCM_PHASE_TypeDef phase)
{
80002db4:	1101                	addi	sp,sp,-32
80002db6:	ce06                	sw	ra,28(sp)
80002db8:	cc22                	sw	s0,24(sp)
80002dba:	1000                	addi	s0,sp,32
80002dbc:	fea42623          	sw	a0,-20(s0)
80002dc0:	feb42423          	sw	a1,-24(s0)
80002dc4:	fec42223          	sw	a2,-28(s0)
	CRYPTO_StructInit(descriptor_crypto);
80002dc8:	fec42503          	lw	a0,-20(s0)
80002dcc:	3a85                	jal	8000273c <CRYPTO_StructInit>

	descriptor_crypto->Algorithm = crypto->Algorithm;
80002dce:	fe842783          	lw	a5,-24(s0)
80002dd2:	43d8                	lw	a4,4(a5)
80002dd4:	fec42783          	lw	a5,-20(s0)
80002dd8:	c3d8                	sw	a4,4(a5)
	descriptor_crypto->Direction = crypto->Direction;
80002dda:	fe842783          	lw	a5,-24(s0)
80002dde:	4398                	lw	a4,0(a5)
80002de0:	fec42783          	lw	a5,-20(s0)
80002de4:	c398                	sw	a4,0(a5)
	descriptor_crypto->Mode = CRYPTO_Mode_GCM;
80002de6:	fec42783          	lw	a5,-20(s0)
80002dea:	470d                	li	a4,3
80002dec:	c798                	sw	a4,8(a5)
	descriptor_crypto->GCMPhase = phase;
80002dee:	fec42783          	lw	a5,-20(s0)
80002df2:	fe442703          	lw	a4,-28(s0)
80002df6:	cbd8                	sw	a4,20(a5)
}
80002df8:	0001                	nop
80002dfa:	40f2                	lw	ra,28(sp)
80002dfc:	4462                	lw	s0,24(sp)
80002dfe:	6105                	addi	sp,sp,32
80002e00:	8082                	ret

80002e02 <CRYPTO_InitDescriptor>:
  *	@param	answer    
  * @retval void
  */
static void CRYPTO_InitDescriptor(CRYPTO_DMAInit_TypeDef* base, CRYPTO_Init_TypeDef* crypto, CRYPTO_DMAInit_TypeDef* next,
						CRYPTO_DMA_DESCR_TypeDef* dma_data, const uint32_t* src, uint32_t src_size, uint32_t* answer)
{
80002e02:	7179                	addi	sp,sp,-48
80002e04:	d606                	sw	ra,44(sp)
80002e06:	d422                	sw	s0,40(sp)
80002e08:	1800                	addi	s0,sp,48
80002e0a:	fea42623          	sw	a0,-20(s0)
80002e0e:	feb42423          	sw	a1,-24(s0)
80002e12:	fec42223          	sw	a2,-28(s0)
80002e16:	fed42023          	sw	a3,-32(s0)
80002e1a:	fce42e23          	sw	a4,-36(s0)
80002e1e:	fcf42c23          	sw	a5,-40(s0)
80002e22:	fd042a23          	sw	a6,-44(s0)
	CRYPTO_DMAStructInit(base, crypto);
80002e26:	fe842583          	lw	a1,-24(s0)
80002e2a:	fec42503          	lw	a0,-20(s0)
80002e2e:	3a81                	jal	8000277e <CRYPTO_DMAStructInit>
	base->DescriptorPtr = dma_data;
80002e30:	fec42783          	lw	a5,-20(s0)
80002e34:	fe042703          	lw	a4,-32(s0)
80002e38:	d3d8                	sw	a4,36(a5)
	base->SourceAddress = (void*) src;
80002e3a:	fec42783          	lw	a5,-20(s0)
80002e3e:	fdc42703          	lw	a4,-36(s0)
80002e42:	cfd8                	sw	a4,28(a5)
	base->DestinationAddress = (void*) answer;
80002e44:	fec42783          	lw	a5,-20(s0)
80002e48:	fd442703          	lw	a4,-44(s0)
80002e4c:	d398                	sw	a4,32(a5)

	base->ByteSwap = ENABLE;
80002e4e:	fec42783          	lw	a5,-20(s0)
80002e52:	4705                	li	a4,1
80002e54:	c398                	sw	a4,0(a5)
	base->BlocksCount = (src_size != 0) ? (src_size >> 4) - 1: 0;
80002e56:	fd842783          	lw	a5,-40(s0)
80002e5a:	c791                	beqz	a5,80002e66 <CRYPTO_InitDescriptor+0x64>
80002e5c:	fd842783          	lw	a5,-40(s0)
80002e60:	8391                	srli	a5,a5,0x4
80002e62:	17fd                	addi	a5,a5,-1
80002e64:	a011                	j	80002e68 <CRYPTO_InitDescriptor+0x66>
80002e66:	4781                	li	a5,0
80002e68:	fec42703          	lw	a4,-20(s0)
80002e6c:	cb1c                	sw	a5,16(a4)
	base->LastDescriptor = (next == NULL) ? ENABLE : DISABLE;
80002e6e:	fe442783          	lw	a5,-28(s0)
80002e72:	0017b793          	seqz	a5,a5
80002e76:	0ff7f793          	zext.b	a5,a5
80002e7a:	873e                	mv	a4,a5
80002e7c:	fec42783          	lw	a5,-20(s0)
80002e80:	c798                	sw	a4,8(a5)

	base->NextDescriptor = next;
80002e82:	fec42783          	lw	a5,-20(s0)
80002e86:	fe442703          	lw	a4,-28(s0)
80002e8a:	cf98                	sw	a4,24(a5)
}
80002e8c:	0001                	nop
80002e8e:	50b2                	lw	ra,44(sp)
80002e90:	5422                	lw	s0,40(sp)
80002e92:	6145                	addi	sp,sp,48
80002e94:	8082                	ret

80002e96 <CRYPTO_CryptGCMWithDMA>:
  *	@param	tag  ,   
  * @retval uint32_t   
  */
uint32_t CRYPTO_CryptGCMWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const uint32_t *data_in, uint32_t data_in_size,
									const unsigned char* iv, const uint32_t *additional, uint32_t additional_size, uint32_t *data_out, uint32_t *tag)
{
80002e96:	c9010113          	addi	sp,sp,-880
80002e9a:	36112623          	sw	ra,876(sp)
80002e9e:	36812423          	sw	s0,872(sp)
80002ea2:	36912223          	sw	s1,868(sp)
80002ea6:	1e80                	addi	s0,sp,880
80002ea8:	caa42e23          	sw	a0,-836(s0)
80002eac:	cab42c23          	sw	a1,-840(s0)
80002eb0:	cac42a23          	sw	a2,-844(s0)
80002eb4:	cad42823          	sw	a3,-848(s0)
80002eb8:	cae42623          	sw	a4,-852(s0)
80002ebc:	caf42423          	sw	a5,-856(s0)
80002ec0:	cb042223          	sw	a6,-860(s0)
80002ec4:	cb142023          	sw	a7,-864(s0)
80002ec8:	ff040793          	addi	a5,s0,-16
80002ecc:	c8f42e23          	sw	a5,-868(s0)
80002ed0:	c9c42783          	lw	a5,-868(s0)
80002ed4:	cd078793          	addi	a5,a5,-816
80002ed8:	07f78793          	addi	a5,a5,127
80002edc:	839d                	srli	a5,a5,0x7
80002ede:	00779493          	slli	s1,a5,0x7
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80002ee2:	cbc42783          	lw	a5,-836(s0)
80002ee6:	43d8                	lw	a4,4(a5)
80002ee8:	4789                	li	a5,2
80002eea:	00f71463          	bne	a4,a5,80002ef2 <CRYPTO_CryptGCMWithDMA+0x5c>
		return 1;
80002eee:	4785                	li	a5,1
80002ef0:	a25d                	j	80003096 <CRYPTO_CryptGCMWithDMA+0x200>

	CRYPTO_DMA_DESCR_TypeDef dma_init_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_payload_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_last_data __attribute__((aligned (0x80)));
	dma_init_data.CONTROL = 0;
80002ef2:	1804a023          	sw	zero,384(s1)
	dma_payload_data.CONTROL = 0;
80002ef6:	1004a023          	sw	zero,256(s1)
	dma_last_data.CONTROL = 0;
80002efa:	0804a023          	sw	zero,128(s1)

	CRYPTO_Init_TypeDef crypto_init, crypto_header, crypto_payload, crypto_last_block;

	crypto->InitVectorAutoUpdate = ENABLE;	// should be used for correct operation result
80002efe:	cbc42783          	lw	a5,-836(s0)
80002f02:	4705                	li	a4,1
80002f04:	c7d8                	sw	a4,12(a5)
	CRYPTO_InitCryptoStructGCM(&crypto_init, crypto, CRYPTO_GCM_PHASE_INIT);
80002f06:	fd040793          	addi	a5,s0,-48
80002f0a:	4601                	li	a2,0
80002f0c:	cbc42583          	lw	a1,-836(s0)
80002f10:	853e                	mv	a0,a5
80002f12:	354d                	jal	80002db4 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_payload, crypto, CRYPTO_GCM_PHASE_PAYLOAD);
80002f14:	fa040793          	addi	a5,s0,-96
80002f18:	4609                	li	a2,2
80002f1a:	cbc42583          	lw	a1,-836(s0)
80002f1e:	853e                	mv	a0,a5
80002f20:	3d51                	jal	80002db4 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_last_block, crypto, CRYPTO_GCM_PHASE_LAST_BLOCK);
80002f22:	f8840793          	addi	a5,s0,-120
80002f26:	460d                	li	a2,3
80002f28:	cbc42583          	lw	a1,-836(s0)
80002f2c:	853e                	mv	a0,a5
80002f2e:	3559                	jal	80002db4 <CRYPTO_InitCryptoStructGCM>

	CRYPTO_DMAInit_TypeDef dma_init, dma_header, dma_payload, dma_last;

	if (key != NULL)
80002f30:	cb842783          	lw	a5,-840(s0)
80002f34:	c791                	beqz	a5,80002f40 <CRYPTO_CryptGCMWithDMA+0xaa>
		CRYPTO_SetKeyBytes(crypto, key);
80002f36:	cb842583          	lw	a1,-840(s0)
80002f3a:	cbc42503          	lw	a0,-836(s0)
80002f3e:	3621                	jal	80002a46 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80002f40:	cac42783          	lw	a5,-852(s0)
80002f44:	c781                	beqz	a5,80002f4c <CRYPTO_CryptGCMWithDMA+0xb6>
		CRYPTO_SetIVBytes(iv);
80002f46:	cac42503          	lw	a0,-852(s0)
80002f4a:	33fd                	jal	80002d38 <CRYPTO_SetIVBytes>

	uint32_t add_size_bits = additional_size << 3;
80002f4c:	ca442783          	lw	a5,-860(s0)
80002f50:	078e                	slli	a5,a5,0x3
80002f52:	fef42623          	sw	a5,-20(s0)
	uint32_t data_size_bits = data_in_size << 3;
80002f56:	cb042783          	lw	a5,-848(s0)
80002f5a:	078e                	slli	a5,a5,0x3
80002f5c:	fef42423          	sw	a5,-24(s0)
	const uint32_t tagger[] = {
80002f60:	ec042c23          	sw	zero,-296(s0)
		0,
		((add_size_bits & 0x000000FF) << 24) + ((add_size_bits & 0x0000FF00) << 8) + ((add_size_bits & 0x00FF0000) >> 8) + ((add_size_bits & 0xFF000000) >> 24),
80002f64:	fec42783          	lw	a5,-20(s0)
80002f68:	01879713          	slli	a4,a5,0x18
80002f6c:	fec42783          	lw	a5,-20(s0)
80002f70:	00879693          	slli	a3,a5,0x8
80002f74:	00ff07b7          	lui	a5,0xff0
80002f78:	8ff5                	and	a5,a5,a3
80002f7a:	973e                	add	a4,a4,a5
80002f7c:	fec42783          	lw	a5,-20(s0)
80002f80:	0087d693          	srli	a3,a5,0x8
80002f84:	67c1                	lui	a5,0x10
80002f86:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002f8a:	8ff5                	and	a5,a5,a3
80002f8c:	973e                	add	a4,a4,a5
80002f8e:	fec42783          	lw	a5,-20(s0)
80002f92:	83e1                	srli	a5,a5,0x18
80002f94:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80002f96:	ecf42e23          	sw	a5,-292(s0)
80002f9a:	ee042023          	sw	zero,-288(s0)
		0,
		((data_size_bits & 0x000000FF) << 24) + ((data_size_bits & 0x0000FF00) << 8) + ((data_size_bits & 0x00FF0000) >> 8) + ((data_size_bits & 0xFF000000) >> 24),
80002f9e:	fe842783          	lw	a5,-24(s0)
80002fa2:	01879713          	slli	a4,a5,0x18
80002fa6:	fe842783          	lw	a5,-24(s0)
80002faa:	00879693          	slli	a3,a5,0x8
80002fae:	00ff07b7          	lui	a5,0xff0
80002fb2:	8ff5                	and	a5,a5,a3
80002fb4:	973e                	add	a4,a4,a5
80002fb6:	fe842783          	lw	a5,-24(s0)
80002fba:	0087d693          	srli	a3,a5,0x8
80002fbe:	67c1                	lui	a5,0x10
80002fc0:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80002fc4:	8ff5                	and	a5,a5,a3
80002fc6:	973e                	add	a4,a4,a5
80002fc8:	fe842783          	lw	a5,-24(s0)
80002fcc:	83e1                	srli	a5,a5,0x18
80002fce:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80002fd0:	eef42223          	sw	a5,-284(s0)
	};

	CRYPTO_InitDescriptor(&dma_init, &crypto_init, (additional_size != 0 && additional != NULL) ? &dma_header : &dma_payload, &dma_init_data, NULL, 0, NULL);
80002fd4:	ca442783          	lw	a5,-860(s0)
80002fd8:	c799                	beqz	a5,80002fe6 <CRYPTO_CryptGCMWithDMA+0x150>
80002fda:	ca842783          	lw	a5,-856(s0)
80002fde:	c781                	beqz	a5,80002fe6 <CRYPTO_CryptGCMWithDMA+0x150>
80002fe0:	f3840613          	addi	a2,s0,-200
80002fe4:	a019                	j	80002fea <CRYPTO_CryptGCMWithDMA+0x154>
80002fe6:	f1040613          	addi	a2,s0,-240
80002fea:	18048693          	addi	a3,s1,384
80002fee:	fd040593          	addi	a1,s0,-48
80002ff2:	f6040513          	addi	a0,s0,-160
80002ff6:	4801                	li	a6,0
80002ff8:	4781                	li	a5,0
80002ffa:	4701                	li	a4,0
80002ffc:	3519                	jal	80002e02 <CRYPTO_InitDescriptor>
	if (additional_size != 0 && additional != NULL)
80002ffe:	ca442783          	lw	a5,-860(s0)
80003002:	cb95                	beqz	a5,80003036 <CRYPTO_CryptGCMWithDMA+0x1a0>
80003004:	ca842783          	lw	a5,-856(s0)
80003008:	c79d                	beqz	a5,80003036 <CRYPTO_CryptGCMWithDMA+0x1a0>
	{
		CRYPTO_DMA_DESCR_TypeDef dma_header_data __attribute__((aligned (0x80)));
		dma_header_data.CONTROL = 0;
8000300a:	0004a023          	sw	zero,0(s1)
		CRYPTO_InitCryptoStructGCM(&crypto_header, crypto, CRYPTO_GCM_PHASE_HEADER);
8000300e:	fb840793          	addi	a5,s0,-72
80003012:	4605                	li	a2,1
80003014:	cbc42583          	lw	a1,-836(s0)
80003018:	853e                	mv	a0,a5
8000301a:	3b69                	jal	80002db4 <CRYPTO_InitCryptoStructGCM>
		CRYPTO_InitDescriptor(&dma_header, &crypto_header, &dma_payload, &dma_header_data, additional, additional_size, NULL);
8000301c:	f1040613          	addi	a2,s0,-240
80003020:	fb840593          	addi	a1,s0,-72
80003024:	f3840513          	addi	a0,s0,-200
80003028:	4801                	li	a6,0
8000302a:	ca442783          	lw	a5,-860(s0)
8000302e:	ca842703          	lw	a4,-856(s0)
80003032:	86a6                	mv	a3,s1
80003034:	33f9                	jal	80002e02 <CRYPTO_InitDescriptor>
	}
	CRYPTO_InitDescriptor(&dma_payload, &crypto_payload, &dma_last, &dma_payload_data, data_in, data_in_size, data_out);
80003036:	10048693          	addi	a3,s1,256
8000303a:	ee840613          	addi	a2,s0,-280
8000303e:	fa040593          	addi	a1,s0,-96
80003042:	f1040513          	addi	a0,s0,-240
80003046:	ca042803          	lw	a6,-864(s0)
8000304a:	cb042783          	lw	a5,-848(s0)
8000304e:	cb442703          	lw	a4,-844(s0)
80003052:	3b45                	jal	80002e02 <CRYPTO_InitDescriptor>
	CRYPTO_InitDescriptor(&dma_last, &crypto_last_block, NULL, &dma_last_data, tagger, 0, tag);
80003054:	ed840713          	addi	a4,s0,-296
80003058:	08048693          	addi	a3,s1,128
8000305c:	f8840593          	addi	a1,s0,-120
80003060:	ee840513          	addi	a0,s0,-280
80003064:	00042803          	lw	a6,0(s0)
80003068:	4781                	li	a5,0
8000306a:	4601                	li	a2,0
8000306c:	3b59                	jal	80002e02 <CRYPTO_InitDescriptor>

	while (!CRYPTO_ReadyStatus()) {}
8000306e:	0001                	nop
80003070:	d90ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
80003074:	87aa                	mv	a5,a0
80003076:	dfed                	beqz	a5,80003070 <CRYPTO_CryptGCMWithDMA+0x1da>

	CRPYTO_ProcessData(&dma_init);
80003078:	f6040793          	addi	a5,s0,-160
8000307c:	853e                	mv	a0,a5
8000307e:	30d1                	jal	80002942 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80003080:	0001                	nop
80003082:	e28ff0ef          	jal	ra,800026aa <CRYPTO_DMA_ActiveStatus>
80003086:	87aa                	mv	a5,a0
80003088:	ffed                	bnez	a5,80003082 <CRYPTO_CryptGCMWithDMA+0x1ec>
	while (!CRYPTO_ReadyStatus()) {}
8000308a:	0001                	nop
8000308c:	d74ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
80003090:	87aa                	mv	a5,a0
80003092:	dfed                	beqz	a5,8000308c <CRYPTO_CryptGCMWithDMA+0x1f6>

	return 0;
80003094:	4781                	li	a5,0
}
80003096:	853e                	mv	a0,a5
80003098:	36c12083          	lw	ra,876(sp)
8000309c:	36812403          	lw	s0,872(sp)
800030a0:	36412483          	lw	s1,868(sp)
800030a4:	37010113          	addi	sp,sp,880
800030a8:	8082                	ret

800030aa <CRYPTO_GCMInitPhase>:
  * @param	crypto     @ref CREYPTO_Init_TypeDef,   
  *	@param 	iv    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMInitPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *iv)
{
800030aa:	1101                	addi	sp,sp,-32
800030ac:	ce06                	sw	ra,28(sp)
800030ae:	cc22                	sw	s0,24(sp)
800030b0:	1000                	addi	s0,sp,32
800030b2:	fea42623          	sw	a0,-20(s0)
800030b6:	feb42423          	sw	a1,-24(s0)
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800030ba:	fec42783          	lw	a5,-20(s0)
800030be:	43d8                	lw	a4,4(a5)
800030c0:	4789                	li	a5,2
800030c2:	00f71463          	bne	a4,a5,800030ca <CRYPTO_GCMInitPhase+0x20>
		return 1;
800030c6:	4785                	li	a5,1
800030c8:	a82d                	j	80003102 <CRYPTO_GCMInitPhase+0x58>

	CRYPTO_SetIVBytes(iv);
800030ca:	fe842503          	lw	a0,-24(s0)
800030ce:	31ad                	jal	80002d38 <CRYPTO_SetIVBytes>

	crypto->GCMPhase = CRYPTO_GCM_PHASE_INIT;
800030d0:	fec42783          	lw	a5,-20(s0)
800030d4:	0007aa23          	sw	zero,20(a5)
	crypto->InitVectorAutoUpdate = ENABLE;
800030d8:	fec42783          	lw	a5,-20(s0)
800030dc:	4705                	li	a4,1
800030de:	c7d8                	sw	a4,12(a5)

	CRYPTO_Init(crypto);
800030e0:	fec42503          	lw	a0,-20(s0)
800030e4:	e06ff0ef          	jal	ra,800026ea <CRYPTO_Init>

	while (!CRYPTO_ReadyStatus()) {}
800030e8:	0001                	nop
800030ea:	d16ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
800030ee:	87aa                	mv	a5,a0
800030f0:	dfed                	beqz	a5,800030ea <CRYPTO_GCMInitPhase+0x40>
	CRYPTO_StartCmd();
800030f2:	b52ff0ef          	jal	ra,80002444 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
800030f6:	0001                	nop
800030f8:	d08ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
800030fc:	87aa                	mv	a5,a0
800030fe:	dfed                	beqz	a5,800030f8 <CRYPTO_GCMInitPhase+0x4e>

	return 0;
80003100:	4781                	li	a5,0
}
80003102:	853e                	mv	a0,a5
80003104:	40f2                	lw	ra,28(sp)
80003106:	4462                	lw	s0,24(sp)
80003108:	6105                	addi	sp,sp,32
8000310a:	8082                	ret

8000310c <CRYPTO_GCMHeaderPhase>:
  *	@param 	additional     
  *	@param	additional_size    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMHeaderPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *additional, uint32_t additional_size)
{
8000310c:	7179                	addi	sp,sp,-48
8000310e:	d606                	sw	ra,44(sp)
80003110:	d422                	sw	s0,40(sp)
80003112:	1800                	addi	s0,sp,48
80003114:	fca42e23          	sw	a0,-36(s0)
80003118:	fcb42c23          	sw	a1,-40(s0)
8000311c:	fcc42a23          	sw	a2,-44(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003120:	fdc42783          	lw	a5,-36(s0)
80003124:	43d8                	lw	a4,4(a5)
80003126:	4789                	li	a5,2
80003128:	00f71463          	bne	a4,a5,80003130 <CRYPTO_GCMHeaderPhase+0x24>
		return 1;
8000312c:	4785                	li	a5,1
8000312e:	a0b9                	j	8000317c <CRYPTO_GCMHeaderPhase+0x70>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_HEADER);
80003130:	4505                	li	a0,1
80003132:	bb4ff0ef          	jal	ra,800024e6 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < additional_size; i += 16)
80003136:	fe042623          	sw	zero,-20(s0)
8000313a:	a815                	j	8000316e <CRYPTO_GCMHeaderPhase+0x62>
	{
		CRYPTO_SetDataInBytes(additional + i, 4);
8000313c:	fd842703          	lw	a4,-40(s0)
80003140:	fec42783          	lw	a5,-20(s0)
80003144:	97ba                	add	a5,a5,a4
80003146:	4591                	li	a1,4
80003148:	853e                	mv	a0,a5
8000314a:	38bd                	jal	800029c8 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
8000314c:	0001                	nop
8000314e:	cb2ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
80003152:	87aa                	mv	a5,a0
80003154:	dfed                	beqz	a5,8000314e <CRYPTO_GCMHeaderPhase+0x42>
		CRYPTO_StartCmd();
80003156:	aeeff0ef          	jal	ra,80002444 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
8000315a:	0001                	nop
8000315c:	ca4ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
80003160:	87aa                	mv	a5,a0
80003162:	dfed                	beqz	a5,8000315c <CRYPTO_GCMHeaderPhase+0x50>
	for(uint32_t i = 0; i < additional_size; i += 16)
80003164:	fec42783          	lw	a5,-20(s0)
80003168:	07c1                	addi	a5,a5,16
8000316a:	fef42623          	sw	a5,-20(s0)
8000316e:	fec42703          	lw	a4,-20(s0)
80003172:	fd442783          	lw	a5,-44(s0)
80003176:	fcf763e3          	bltu	a4,a5,8000313c <CRYPTO_GCMHeaderPhase+0x30>
	}

	return 0;
8000317a:	4781                	li	a5,0
}
8000317c:	853e                	mv	a0,a5
8000317e:	50b2                	lw	ra,44(sp)
80003180:	5422                	lw	s0,40(sp)
80003182:	6145                	addi	sp,sp,48
80003184:	8082                	ret

80003186 <CRYPTO_GCMPayloadPhase>:
  *	@param	input_length   
  *	@param	output   
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMPayloadPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *input, uint32_t input_length, unsigned char *output)
{
80003186:	7179                	addi	sp,sp,-48
80003188:	d606                	sw	ra,44(sp)
8000318a:	d422                	sw	s0,40(sp)
8000318c:	1800                	addi	s0,sp,48
8000318e:	fca42e23          	sw	a0,-36(s0)
80003192:	fcb42c23          	sw	a1,-40(s0)
80003196:	fcc42a23          	sw	a2,-44(s0)
8000319a:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
8000319e:	fdc42783          	lw	a5,-36(s0)
800031a2:	43d8                	lw	a4,4(a5)
800031a4:	4789                	li	a5,2
800031a6:	00f71463          	bne	a4,a5,800031ae <CRYPTO_GCMPayloadPhase+0x28>
		return 1;
800031aa:	4785                	li	a5,1
800031ac:	a221                	j	800032b4 <CRYPTO_GCMPayloadPhase+0x12e>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_PAYLOAD);
800031ae:	4509                	li	a0,2
800031b0:	b36ff0ef          	jal	ra,800024e6 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < input_length; i += 16)
800031b4:	fe042623          	sw	zero,-20(s0)
800031b8:	a0fd                	j	800032a6 <CRYPTO_GCMPayloadPhase+0x120>
	{
		CRYPTO_SetDataInBytes(input + i, 4);
800031ba:	fd842703          	lw	a4,-40(s0)
800031be:	fec42783          	lw	a5,-20(s0)
800031c2:	97ba                	add	a5,a5,a4
800031c4:	4591                	li	a1,4
800031c6:	853e                	mv	a0,a5
800031c8:	801ff0ef          	jal	ra,800029c8 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
800031cc:	0001                	nop
800031ce:	c32ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
800031d2:	87aa                	mv	a5,a0
800031d4:	dfed                	beqz	a5,800031ce <CRYPTO_GCMPayloadPhase+0x48>
		CRYPTO_StartCmd();
800031d6:	a6eff0ef          	jal	ra,80002444 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
800031da:	0001                	nop
800031dc:	c24ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
800031e0:	87aa                	mv	a5,a0
800031e2:	dfed                	beqz	a5,800031dc <CRYPTO_GCMPayloadPhase+0x56>

		for(uint32_t j = 0; j < 4; j++)
800031e4:	fe042423          	sw	zero,-24(s0)
800031e8:	a06d                	j	80003292 <CRYPTO_GCMPayloadPhase+0x10c>
		{
			uint32_t output_word = CRYPTO_GetTextOutput(j);
800031ea:	fe842503          	lw	a0,-24(s0)
800031ee:	bccff0ef          	jal	ra,800025ba <CRYPTO_GetTextOutput>
800031f2:	fea42223          	sw	a0,-28(s0)

			output[i + (j << 2)    ] = (output_word & 0x000000FF);
800031f6:	fe842783          	lw	a5,-24(s0)
800031fa:	00279713          	slli	a4,a5,0x2
800031fe:	fec42783          	lw	a5,-20(s0)
80003202:	97ba                	add	a5,a5,a4
80003204:	fd042703          	lw	a4,-48(s0)
80003208:	97ba                	add	a5,a5,a4
8000320a:	fe442703          	lw	a4,-28(s0)
8000320e:	0ff77713          	zext.b	a4,a4
80003212:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 1] = (output_word & 0x0000FF00) >> 8;
80003216:	fe442783          	lw	a5,-28(s0)
8000321a:	0087d693          	srli	a3,a5,0x8
8000321e:	fe842783          	lw	a5,-24(s0)
80003222:	00279713          	slli	a4,a5,0x2
80003226:	fec42783          	lw	a5,-20(s0)
8000322a:	97ba                	add	a5,a5,a4
8000322c:	0785                	addi	a5,a5,1
8000322e:	fd042703          	lw	a4,-48(s0)
80003232:	97ba                	add	a5,a5,a4
80003234:	0ff6f713          	zext.b	a4,a3
80003238:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 2] = (output_word & 0x00FF0000) >> 16;
8000323c:	fe442783          	lw	a5,-28(s0)
80003240:	0107d693          	srli	a3,a5,0x10
80003244:	fe842783          	lw	a5,-24(s0)
80003248:	00279713          	slli	a4,a5,0x2
8000324c:	fec42783          	lw	a5,-20(s0)
80003250:	97ba                	add	a5,a5,a4
80003252:	0789                	addi	a5,a5,2
80003254:	fd042703          	lw	a4,-48(s0)
80003258:	97ba                	add	a5,a5,a4
8000325a:	0ff6f713          	zext.b	a4,a3
8000325e:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 3] = (output_word & 0xFF000000) >> 24;
80003262:	fe442783          	lw	a5,-28(s0)
80003266:	0187d693          	srli	a3,a5,0x18
8000326a:	fe842783          	lw	a5,-24(s0)
8000326e:	00279713          	slli	a4,a5,0x2
80003272:	fec42783          	lw	a5,-20(s0)
80003276:	97ba                	add	a5,a5,a4
80003278:	078d                	addi	a5,a5,3
8000327a:	fd042703          	lw	a4,-48(s0)
8000327e:	97ba                	add	a5,a5,a4
80003280:	0ff6f713          	zext.b	a4,a3
80003284:	00e78023          	sb	a4,0(a5)
		for(uint32_t j = 0; j < 4; j++)
80003288:	fe842783          	lw	a5,-24(s0)
8000328c:	0785                	addi	a5,a5,1
8000328e:	fef42423          	sw	a5,-24(s0)
80003292:	fe842703          	lw	a4,-24(s0)
80003296:	478d                	li	a5,3
80003298:	f4e7f9e3          	bgeu	a5,a4,800031ea <CRYPTO_GCMPayloadPhase+0x64>
	for(uint32_t i = 0; i < input_length; i += 16)
8000329c:	fec42783          	lw	a5,-20(s0)
800032a0:	07c1                	addi	a5,a5,16
800032a2:	fef42623          	sw	a5,-20(s0)
800032a6:	fec42703          	lw	a4,-20(s0)
800032aa:	fd442783          	lw	a5,-44(s0)
800032ae:	f0f766e3          	bltu	a4,a5,800031ba <CRYPTO_GCMPayloadPhase+0x34>
		}
	}

	return 0;
800032b2:	4781                	li	a5,0
}
800032b4:	853e                	mv	a0,a5
800032b6:	50b2                	lw	ra,44(sp)
800032b8:	5422                	lw	s0,40(sp)
800032ba:	6145                	addi	sp,sp,48
800032bc:	8082                	ret

800032be <CRYPTO_GCMLastBlockPhase>:
  *	@param	payload_size  ,  ,     
  *	@param	tag	  ,   16 
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMLastBlockPhase(CRYPTO_Init_TypeDef* crypto, uint32_t additional_size, uint32_t payload_size, unsigned char *tag)
{
800032be:	7179                	addi	sp,sp,-48
800032c0:	d606                	sw	ra,44(sp)
800032c2:	d422                	sw	s0,40(sp)
800032c4:	1800                	addi	s0,sp,48
800032c6:	fca42e23          	sw	a0,-36(s0)
800032ca:	fcb42c23          	sw	a1,-40(s0)
800032ce:	fcc42a23          	sw	a2,-44(s0)
800032d2:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800032d6:	fdc42783          	lw	a5,-36(s0)
800032da:	43d8                	lw	a4,4(a5)
800032dc:	4789                	li	a5,2
800032de:	00f71463          	bne	a4,a5,800032e6 <CRYPTO_GCMLastBlockPhase+0x28>
		return 1;
800032e2:	4785                	li	a5,1
800032e4:	a0cd                	j	800033c6 <CRYPTO_GCMLastBlockPhase+0x108>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_LAST_BLOCK);
800032e6:	450d                	li	a0,3
800032e8:	9feff0ef          	jal	ra,800024e6 <CRYPTO_GCMPhaseConfig>

	CRYPTO_SetTextInput(0, 0);
800032ec:	4581                	li	a1,0
800032ee:	4501                	li	a0,0
800032f0:	a76ff0ef          	jal	ra,80002566 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(2, 0);
800032f4:	4581                	li	a1,0
800032f6:	4509                	li	a0,2
800032f8:	a6eff0ef          	jal	ra,80002566 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(1, additional_size << 3);
800032fc:	fd842783          	lw	a5,-40(s0)
80003300:	078e                	slli	a5,a5,0x3
80003302:	85be                	mv	a1,a5
80003304:	4505                	li	a0,1
80003306:	a60ff0ef          	jal	ra,80002566 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(3, payload_size << 3);
8000330a:	fd442783          	lw	a5,-44(s0)
8000330e:	078e                	slli	a5,a5,0x3
80003310:	85be                	mv	a1,a5
80003312:	450d                	li	a0,3
80003314:	a52ff0ef          	jal	ra,80002566 <CRYPTO_SetTextInput>

	while (!CRYPTO_ReadyStatus()) {}
80003318:	0001                	nop
8000331a:	ae6ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
8000331e:	87aa                	mv	a5,a0
80003320:	dfed                	beqz	a5,8000331a <CRYPTO_GCMLastBlockPhase+0x5c>
	CRYPTO_StartCmd();
80003322:	922ff0ef          	jal	ra,80002444 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
80003326:	0001                	nop
80003328:	ad8ff0ef          	jal	ra,80002600 <CRYPTO_ReadyStatus>
8000332c:	87aa                	mv	a5,a0
8000332e:	dfed                	beqz	a5,80003328 <CRYPTO_GCMLastBlockPhase+0x6a>

	for(uint32_t i = 0; i < 16; i += 4)
80003330:	fe042623          	sw	zero,-20(s0)
80003334:	a059                	j	800033ba <CRYPTO_GCMLastBlockPhase+0xfc>
	{
		uint32_t output_word = CRYPTO_GetGCMTag(i >> 2);
80003336:	fec42783          	lw	a5,-20(s0)
8000333a:	8389                	srli	a5,a5,0x2
8000333c:	853e                	mv	a0,a5
8000333e:	a9eff0ef          	jal	ra,800025dc <CRYPTO_GetGCMTag>
80003342:	fea42423          	sw	a0,-24(s0)

		tag[i    ] = (output_word & 0x000000FF);
80003346:	fd042703          	lw	a4,-48(s0)
8000334a:	fec42783          	lw	a5,-20(s0)
8000334e:	97ba                	add	a5,a5,a4
80003350:	fe842703          	lw	a4,-24(s0)
80003354:	0ff77713          	zext.b	a4,a4
80003358:	00e78023          	sb	a4,0(a5)
		tag[i + 1] = (output_word & 0x0000FF00) >> 8;
8000335c:	fe842783          	lw	a5,-24(s0)
80003360:	0087d693          	srli	a3,a5,0x8
80003364:	fec42783          	lw	a5,-20(s0)
80003368:	0785                	addi	a5,a5,1
8000336a:	fd042703          	lw	a4,-48(s0)
8000336e:	97ba                	add	a5,a5,a4
80003370:	0ff6f713          	zext.b	a4,a3
80003374:	00e78023          	sb	a4,0(a5)
		tag[i + 2] = (output_word & 0x00FF0000) >> 16;
80003378:	fe842783          	lw	a5,-24(s0)
8000337c:	0107d693          	srli	a3,a5,0x10
80003380:	fec42783          	lw	a5,-20(s0)
80003384:	0789                	addi	a5,a5,2
80003386:	fd042703          	lw	a4,-48(s0)
8000338a:	97ba                	add	a5,a5,a4
8000338c:	0ff6f713          	zext.b	a4,a3
80003390:	00e78023          	sb	a4,0(a5)
		tag[i + 3] = (output_word & 0xFF000000) >> 24;
80003394:	fe842783          	lw	a5,-24(s0)
80003398:	0187d693          	srli	a3,a5,0x18
8000339c:	fec42783          	lw	a5,-20(s0)
800033a0:	078d                	addi	a5,a5,3
800033a2:	fd042703          	lw	a4,-48(s0)
800033a6:	97ba                	add	a5,a5,a4
800033a8:	0ff6f713          	zext.b	a4,a3
800033ac:	00e78023          	sb	a4,0(a5)
	for(uint32_t i = 0; i < 16; i += 4)
800033b0:	fec42783          	lw	a5,-20(s0)
800033b4:	0791                	addi	a5,a5,4
800033b6:	fef42623          	sw	a5,-20(s0)
800033ba:	fec42703          	lw	a4,-20(s0)
800033be:	47bd                	li	a5,15
800033c0:	f6e7fbe3          	bgeu	a5,a4,80003336 <CRYPTO_GCMLastBlockPhase+0x78>
	}

	return 0;
800033c4:	4781                	li	a5,0
}
800033c6:	853e                	mv	a0,a5
800033c8:	50b2                	lw	ra,44(sp)
800033ca:	5422                	lw	s0,40(sp)
800033cc:	6145                	addi	sp,sp,48
800033ce:	8082                	ret

800033d0 <DMA_ProtectConfig>:
  * @brief         DMA   
  * @param   CtrlProtect  ,   
  * @retval  void
  */
__STATIC_INLINE void DMA_ProtectConfig(DMA_Protect_TypeDef* CtrlProtect)
{
800033d0:	1101                	addi	sp,sp,-32
800033d2:	ce22                	sw	s0,28(sp)
800033d4:	1000                	addi	s0,sp,32
800033d6:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Priveleged));

    MODIFY_REG(DMA->CFG, DMA_CFG_CHPROT_Msk, ((CtrlProtect->Priveleged << (DMA_CFG_CHPROT_Pos + 0)) |
800033da:	3000c7b7          	lui	a5,0x3000c
800033de:	43dc                	lw	a5,4(a5)
800033e0:	ff87f693          	andi	a3,a5,-8
800033e4:	fec42783          	lw	a5,-20(s0)
800033e8:	4398                	lw	a4,0(a5)
800033ea:	fec42783          	lw	a5,-20(s0)
800033ee:	43dc                	lw	a5,4(a5)
800033f0:	0786                	slli	a5,a5,0x1
800033f2:	8f5d                	or	a4,a4,a5
800033f4:	fec42783          	lw	a5,-20(s0)
800033f8:	479c                	lw	a5,8(a5)
800033fa:	078a                	slli	a5,a5,0x2
800033fc:	8f5d                	or	a4,a4,a5
800033fe:	3000c7b7          	lui	a5,0x3000c
80003402:	8f55                	or	a4,a4,a3
80003404:	c3d8                	sw	a4,4(a5)
                                              (CtrlProtect->Bufferable << (DMA_CFG_CHPROT_Pos + 1)) |
                                              (CtrlProtect->Cacheable << (DMA_CFG_CHPROT_Pos + 2))));
}
80003406:	0001                	nop
80003408:	4472                	lw	s0,28(sp)
8000340a:	6105                	addi	sp,sp,32
8000340c:	8082                	ret

8000340e <DMA_UseBurstCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_UseBurstCmd(uint32_t Channel, FunctionalState State)
{
8000340e:	1101                	addi	sp,sp,-32
80003410:	ce22                	sw	s0,28(sp)
80003412:	1000                	addi	s0,sp,32
80003414:	fea42623          	sw	a0,-20(s0)
80003418:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000341c:	fe842703          	lw	a4,-24(s0)
80003420:	4785                	li	a5,1
80003422:	00f71863          	bne	a4,a5,80003432 <DMA_UseBurstCmd+0x24>
        WRITE_REG(DMA->USEBURSTSET, Channel);
80003426:	3000c7b7          	lui	a5,0x3000c
8000342a:	fec42703          	lw	a4,-20(s0)
8000342e:	cf98                	sw	a4,24(a5)
    else
        WRITE_REG(DMA->USEBURSTCLR, Channel);
}
80003430:	a031                	j	8000343c <DMA_UseBurstCmd+0x2e>
        WRITE_REG(DMA->USEBURSTCLR, Channel);
80003432:	3000c7b7          	lui	a5,0x3000c
80003436:	fec42703          	lw	a4,-20(s0)
8000343a:	cfd8                	sw	a4,28(a5)
}
8000343c:	0001                	nop
8000343e:	4472                	lw	s0,28(sp)
80003440:	6105                	addi	sp,sp,32
80003442:	8082                	ret

80003444 <DMA_ReqMaskCmd>:
  *                           DMA_Channel_x  @ref DMA_Channel_Define.
  * @param      State   
  * @retval     void
  */
__STATIC_INLINE void DMA_ReqMaskCmd(uint32_t Channel, FunctionalState State)
{
80003444:	1101                	addi	sp,sp,-32
80003446:	ce22                	sw	s0,28(sp)
80003448:	1000                	addi	s0,sp,32
8000344a:	fea42623          	sw	a0,-20(s0)
8000344e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003452:	fe842703          	lw	a4,-24(s0)
80003456:	4785                	li	a5,1
80003458:	00f71863          	bne	a4,a5,80003468 <DMA_ReqMaskCmd+0x24>
        WRITE_REG(DMA->REQMASKSET, Channel);
8000345c:	3000c7b7          	lui	a5,0x3000c
80003460:	fec42703          	lw	a4,-20(s0)
80003464:	d398                	sw	a4,32(a5)
    else
        WRITE_REG(DMA->REQMASKCLR, Channel);
}
80003466:	a031                	j	80003472 <DMA_ReqMaskCmd+0x2e>
        WRITE_REG(DMA->REQMASKCLR, Channel);
80003468:	3000c7b7          	lui	a5,0x3000c
8000346c:	fec42703          	lw	a4,-20(s0)
80003470:	d3d8                	sw	a4,36(a5)
}
80003472:	0001                	nop
80003474:	4472                	lw	s0,28(sp)
80003476:	6105                	addi	sp,sp,32
80003478:	8082                	ret

8000347a <DMA_ChannelEnableCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_ChannelEnableCmd(uint32_t Channel, FunctionalState State)
{
8000347a:	1101                	addi	sp,sp,-32
8000347c:	ce22                	sw	s0,28(sp)
8000347e:	1000                	addi	s0,sp,32
80003480:	fea42623          	sw	a0,-20(s0)
80003484:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003488:	fe842703          	lw	a4,-24(s0)
8000348c:	4785                	li	a5,1
8000348e:	00f71863          	bne	a4,a5,8000349e <DMA_ChannelEnableCmd+0x24>
        WRITE_REG(DMA->ENSET, Channel);
80003492:	3000c7b7          	lui	a5,0x3000c
80003496:	fec42703          	lw	a4,-20(s0)
8000349a:	d798                	sw	a4,40(a5)
    else
        WRITE_REG(DMA->ENCLR, Channel);
}
8000349c:	a031                	j	800034a8 <DMA_ChannelEnableCmd+0x2e>
        WRITE_REG(DMA->ENCLR, Channel);
8000349e:	3000c7b7          	lui	a5,0x3000c
800034a2:	fec42703          	lw	a4,-20(s0)
800034a6:	d7d8                	sw	a4,44(a5)
}
800034a8:	0001                	nop
800034aa:	4472                	lw	s0,28(sp)
800034ac:	6105                	addi	sp,sp,32
800034ae:	8082                	ret

800034b0 <DMA_AltCtrlCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_AltCtrlCmd(uint32_t Channel, FunctionalState State)
{
800034b0:	1101                	addi	sp,sp,-32
800034b2:	ce22                	sw	s0,28(sp)
800034b4:	1000                	addi	s0,sp,32
800034b6:	fea42623          	sw	a0,-20(s0)
800034ba:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800034be:	fe842703          	lw	a4,-24(s0)
800034c2:	4785                	li	a5,1
800034c4:	00f71863          	bne	a4,a5,800034d4 <DMA_AltCtrlCmd+0x24>
        WRITE_REG(DMA->PRIALTSET, Channel);
800034c8:	3000c7b7          	lui	a5,0x3000c
800034cc:	fec42703          	lw	a4,-20(s0)
800034d0:	db98                	sw	a4,48(a5)
    else
        WRITE_REG(DMA->PRIALTCLR, Channel);
}
800034d2:	a031                	j	800034de <DMA_AltCtrlCmd+0x2e>
        WRITE_REG(DMA->PRIALTCLR, Channel);
800034d4:	3000c7b7          	lui	a5,0x3000c
800034d8:	fec42703          	lw	a4,-20(s0)
800034dc:	dbd8                	sw	a4,52(a5)
}
800034de:	0001                	nop
800034e0:	4472                	lw	s0,28(sp)
800034e2:	6105                	addi	sp,sp,32
800034e4:	8082                	ret

800034e6 <DMA_HighPriorityCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_HighPriorityCmd(uint32_t Channel, FunctionalState State)
{
800034e6:	1101                	addi	sp,sp,-32
800034e8:	ce22                	sw	s0,28(sp)
800034ea:	1000                	addi	s0,sp,32
800034ec:	fea42623          	sw	a0,-20(s0)
800034f0:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800034f4:	fe842703          	lw	a4,-24(s0)
800034f8:	4785                	li	a5,1
800034fa:	00f71863          	bne	a4,a5,8000350a <DMA_HighPriorityCmd+0x24>
        WRITE_REG(DMA->PRIORITYSET, Channel);
800034fe:	3000c7b7          	lui	a5,0x3000c
80003502:	fec42703          	lw	a4,-20(s0)
80003506:	df98                	sw	a4,56(a5)
    else
        WRITE_REG(DMA->PRIORITYCLR, Channel);
}
80003508:	a031                	j	80003514 <DMA_HighPriorityCmd+0x2e>
        WRITE_REG(DMA->PRIORITYCLR, Channel);
8000350a:	3000c7b7          	lui	a5,0x3000c
8000350e:	fec42703          	lw	a4,-20(s0)
80003512:	dfd8                	sw	a4,60(a5)
}
80003514:	0001                	nop
80003516:	4472                	lw	s0,28(sp)
80003518:	6105                	addi	sp,sp,32
8000351a:	8082                	ret

8000351c <DMA_ChannelDeInit>:
  * @param   ChannelStruct      @ref DMA_Channel_TypeDef,
  *                             
  * @retval  void
  */
void DMA_ChannelDeInit(DMA_Channel_TypeDef* ChannelStruct)
{
8000351c:	1101                	addi	sp,sp,-32
8000351e:	ce22                	sw	s0,28(sp)
80003520:	1000                	addi	s0,sp,32
80003522:	fea42623          	sw	a0,-20(s0)
    ChannelStruct->SRC_DATA_END_PTR = 0;
80003526:	fec42783          	lw	a5,-20(s0)
8000352a:	0007a023          	sw	zero,0(a5) # 3000c000 <STACK_SIZE+0x3000b800>
    ChannelStruct->DST_DATA_END_PTR = 0;
8000352e:	fec42783          	lw	a5,-20(s0)
80003532:	0007a223          	sw	zero,4(a5)
    ChannelStruct->CHANNEL_CFG = 0;
80003536:	fec42783          	lw	a5,-20(s0)
8000353a:	0007a423          	sw	zero,8(a5)
}
8000353e:	0001                	nop
80003540:	4472                	lw	s0,28(sp)
80003542:	6105                	addi	sp,sp,32
80003544:	8082                	ret

80003546 <DMA_ChannelInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                                 
  * @retval  void
  */
void DMA_ChannelInit(DMA_Channel_TypeDef* ChannelStruct, DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
80003546:	1101                	addi	sp,sp,-32
80003548:	ce22                	sw	s0,28(sp)
8000354a:	1000                	addi	s0,sp,32
8000354c:	fea42623          	sw	a0,-20(s0)
80003550:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Priveleged));

    /*  */
    ChannelStruct->SRC_DATA_END_PTR = (uint32_t)ChannelInitStruct->SrcDataEndPtr;
80003554:	fe842783          	lw	a5,-24(s0)
80003558:	439c                	lw	a5,0(a5)
8000355a:	873e                	mv	a4,a5
8000355c:	fec42783          	lw	a5,-20(s0)
80003560:	c398                	sw	a4,0(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_SIZE = ChannelInitStruct->SrcDataSize;
80003562:	fe842783          	lw	a5,-24(s0)
80003566:	5b9c                	lw	a5,48(a5)
80003568:	8b8d                	andi	a5,a5,3
8000356a:	0ff7f713          	zext.b	a4,a5
8000356e:	fec42783          	lw	a5,-20(s0)
80003572:	8b0d                	andi	a4,a4,3
80003574:	0746                	slli	a4,a4,0x11
80003576:	4790                	lw	a2,8(a5)
80003578:	fffa06b7          	lui	a3,0xfffa0
8000357c:	16fd                	addi	a3,a3,-1 # fff9ffff <__data_source_start+0x7ff9a907>
8000357e:	8ef1                	and	a3,a3,a2
80003580:	8f55                	or	a4,a4,a3
80003582:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_INC = ChannelInitStruct->SrcDataInc;
80003584:	fe842783          	lw	a5,-24(s0)
80003588:	5f9c                	lw	a5,56(a5)
8000358a:	8b8d                	andi	a5,a5,3
8000358c:	0ff7f713          	zext.b	a4,a5
80003590:	fec42783          	lw	a5,-20(s0)
80003594:	8b0d                	andi	a4,a4,3
80003596:	073e                	slli	a4,a4,0xf
80003598:	4790                	lw	a2,8(a5)
8000359a:	76a1                	lui	a3,0xfffe8
8000359c:	16fd                	addi	a3,a3,-1 # fffe7fff <__data_source_start+0x7ffe2907>
8000359e:	8ef1                	and	a3,a3,a2
800035a0:	8f55                	or	a4,a4,a3
800035a2:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_BUFF = ChannelInitStruct->SrcProtect.Bufferable;
800035a4:	fe842783          	lw	a5,-24(s0)
800035a8:	4fdc                	lw	a5,28(a5)
800035aa:	8b85                	andi	a5,a5,1
800035ac:	0ff7f713          	zext.b	a4,a5
800035b0:	fec42783          	lw	a5,-20(s0)
800035b4:	8b05                	andi	a4,a4,1
800035b6:	076e                	slli	a4,a4,0x1b
800035b8:	4790                	lw	a2,8(a5)
800035ba:	f80006b7          	lui	a3,0xf8000
800035be:	16fd                	addi	a3,a3,-1 # f7ffffff <__data_source_start+0x77ffa907>
800035c0:	8ef1                	and	a3,a3,a2
800035c2:	8f55                	or	a4,a4,a3
800035c4:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_PRIV = ChannelInitStruct->SrcProtect.Priveleged;
800035c6:	fe842783          	lw	a5,-24(s0)
800035ca:	4f9c                	lw	a5,24(a5)
800035cc:	8b85                	andi	a5,a5,1
800035ce:	0ff7f713          	zext.b	a4,a5
800035d2:	fec42783          	lw	a5,-20(s0)
800035d6:	8b05                	andi	a4,a4,1
800035d8:	076a                	slli	a4,a4,0x1a
800035da:	4790                	lw	a2,8(a5)
800035dc:	fc0006b7          	lui	a3,0xfc000
800035e0:	16fd                	addi	a3,a3,-1 # fbffffff <__data_source_start+0x7bffa907>
800035e2:	8ef1                	and	a3,a3,a2
800035e4:	8f55                	or	a4,a4,a3
800035e6:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_CACHE = ChannelInitStruct->SrcProtect.Cacheable;
800035e8:	fe842783          	lw	a5,-24(s0)
800035ec:	539c                	lw	a5,32(a5)
800035ee:	8b85                	andi	a5,a5,1
800035f0:	0ff7f713          	zext.b	a4,a5
800035f4:	fec42783          	lw	a5,-20(s0)
800035f8:	8b05                	andi	a4,a4,1
800035fa:	0772                	slli	a4,a4,0x1c
800035fc:	4790                	lw	a2,8(a5)
800035fe:	f00006b7          	lui	a3,0xf0000
80003602:	16fd                	addi	a3,a3,-1 # efffffff <__data_source_start+0x6fffa907>
80003604:	8ef1                	and	a3,a3,a2
80003606:	8f55                	or	a4,a4,a3
80003608:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->DST_DATA_END_PTR = (uint32_t)ChannelInitStruct->DstDataEndPtr;
8000360a:	fe842783          	lw	a5,-24(s0)
8000360e:	43dc                	lw	a5,4(a5)
80003610:	873e                	mv	a4,a5
80003612:	fec42783          	lw	a5,-20(s0)
80003616:	c3d8                	sw	a4,4(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_SIZE = ChannelInitStruct->DstDataSize;
80003618:	fe842783          	lw	a5,-24(s0)
8000361c:	5bdc                	lw	a5,52(a5)
8000361e:	8b8d                	andi	a5,a5,3
80003620:	0ff7f713          	zext.b	a4,a5
80003624:	fec42783          	lw	a5,-20(s0)
80003628:	8b0d                	andi	a4,a4,3
8000362a:	0756                	slli	a4,a4,0x15
8000362c:	4790                	lw	a2,8(a5)
8000362e:	ffa006b7          	lui	a3,0xffa00
80003632:	16fd                	addi	a3,a3,-1 # ff9fffff <__data_source_start+0x7f9fa907>
80003634:	8ef1                	and	a3,a3,a2
80003636:	8f55                	or	a4,a4,a3
80003638:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_INC = ChannelInitStruct->DstDataInc;
8000363a:	fe842783          	lw	a5,-24(s0)
8000363e:	5fdc                	lw	a5,60(a5)
80003640:	8b8d                	andi	a5,a5,3
80003642:	0ff7f713          	zext.b	a4,a5
80003646:	fec42783          	lw	a5,-20(s0)
8000364a:	8b0d                	andi	a4,a4,3
8000364c:	074e                	slli	a4,a4,0x13
8000364e:	4790                	lw	a2,8(a5)
80003650:	ffe806b7          	lui	a3,0xffe80
80003654:	16fd                	addi	a3,a3,-1 # ffe7ffff <__data_source_start+0x7fe7a907>
80003656:	8ef1                	and	a3,a3,a2
80003658:	8f55                	or	a4,a4,a3
8000365a:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_BUFF = ChannelInitStruct->DstProtect.Bufferable;
8000365c:	fe842783          	lw	a5,-24(s0)
80003660:	579c                	lw	a5,40(a5)
80003662:	8b85                	andi	a5,a5,1
80003664:	0ff7f713          	zext.b	a4,a5
80003668:	fec42783          	lw	a5,-20(s0)
8000366c:	8b05                	andi	a4,a4,1
8000366e:	0762                	slli	a4,a4,0x18
80003670:	4790                	lw	a2,8(a5)
80003672:	ff0006b7          	lui	a3,0xff000
80003676:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7effa907>
80003678:	8ef1                	and	a3,a3,a2
8000367a:	8f55                	or	a4,a4,a3
8000367c:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_PRIV = ChannelInitStruct->DstProtect.Priveleged;
8000367e:	fe842783          	lw	a5,-24(s0)
80003682:	53dc                	lw	a5,36(a5)
80003684:	8b85                	andi	a5,a5,1
80003686:	0ff7f713          	zext.b	a4,a5
8000368a:	fec42783          	lw	a5,-20(s0)
8000368e:	8b05                	andi	a4,a4,1
80003690:	075e                	slli	a4,a4,0x17
80003692:	4790                	lw	a2,8(a5)
80003694:	ff8006b7          	lui	a3,0xff800
80003698:	16fd                	addi	a3,a3,-1 # ff7fffff <__data_source_start+0x7f7fa907>
8000369a:	8ef1                	and	a3,a3,a2
8000369c:	8f55                	or	a4,a4,a3
8000369e:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_CACHE = ChannelInitStruct->DstProtect.Cacheable;
800036a0:	fe842783          	lw	a5,-24(s0)
800036a4:	57dc                	lw	a5,44(a5)
800036a6:	8b85                	andi	a5,a5,1
800036a8:	0ff7f713          	zext.b	a4,a5
800036ac:	fec42783          	lw	a5,-20(s0)
800036b0:	8b05                	andi	a4,a4,1
800036b2:	0766                	slli	a4,a4,0x19
800036b4:	4790                	lw	a2,8(a5)
800036b6:	fe0006b7          	lui	a3,0xfe000
800036ba:	16fd                	addi	a3,a3,-1 # fdffffff <__data_source_start+0x7dffa907>
800036bc:	8ef1                	and	a3,a3,a2
800036be:	8f55                	or	a4,a4,a3
800036c0:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->CHANNEL_CFG_bit.NEXT_USEBURST = ChannelInitStruct->NextUseburst;
800036c2:	fe842783          	lw	a5,-24(s0)
800036c6:	47dc                	lw	a5,12(a5)
800036c8:	8b85                	andi	a5,a5,1
800036ca:	0ff7f713          	zext.b	a4,a5
800036ce:	fec42783          	lw	a5,-20(s0)
800036d2:	8b05                	andi	a4,a4,1
800036d4:	4794                	lw	a3,8(a5)
800036d6:	9af9                	andi	a3,a3,-2
800036d8:	8f55                	or	a4,a4,a3
800036da:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.R_POWER = ChannelInitStruct->ArbitrationRate;
800036dc:	fe842783          	lw	a5,-24(s0)
800036e0:	4bdc                	lw	a5,20(a5)
800036e2:	8bbd                	andi	a5,a5,15
800036e4:	0ff7f713          	zext.b	a4,a5
800036e8:	fec42783          	lw	a5,-20(s0)
800036ec:	8b3d                	andi	a4,a4,15
800036ee:	0706                	slli	a4,a4,0x1
800036f0:	4794                	lw	a3,8(a5)
800036f2:	9a85                	andi	a3,a3,-31
800036f4:	8f55                	or	a4,a4,a3
800036f6:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.N_MINUS_1 = ChannelInitStruct->TransfersTotal - 1;
800036f8:	fe842783          	lw	a5,-24(s0)
800036fc:	4b9c                	lw	a5,16(a5)
800036fe:	07c2                	slli	a5,a5,0x10
80003700:	83c1                	srli	a5,a5,0x10
80003702:	17fd                	addi	a5,a5,-1
80003704:	07c2                	slli	a5,a5,0x10
80003706:	83c1                	srli	a5,a5,0x10
80003708:	3ff7f793          	andi	a5,a5,1023
8000370c:	01079713          	slli	a4,a5,0x10
80003710:	8341                	srli	a4,a4,0x10
80003712:	fec42783          	lw	a5,-20(s0)
80003716:	3ff77713          	andi	a4,a4,1023
8000371a:	0716                	slli	a4,a4,0x5
8000371c:	4790                	lw	a2,8(a5)
8000371e:	76e1                	lui	a3,0xffff8
80003720:	06fd                	addi	a3,a3,31 # ffff801f <__data_source_start+0x7fff2927>
80003722:	8ef1                	and	a3,a3,a2
80003724:	8f55                	or	a4,a4,a3
80003726:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.CYCLE_CTRL = ChannelInitStruct->Mode;
80003728:	fe842783          	lw	a5,-24(s0)
8000372c:	479c                	lw	a5,8(a5)
8000372e:	8b9d                	andi	a5,a5,7
80003730:	0ff7f713          	zext.b	a4,a5
80003734:	fec42783          	lw	a5,-20(s0)
80003738:	0776                	slli	a4,a4,0x1d
8000373a:	4790                	lw	a2,8(a5)
8000373c:	200006b7          	lui	a3,0x20000
80003740:	16fd                	addi	a3,a3,-1 # 1fffffff <STACK_SIZE+0x1ffff7ff>
80003742:	8ef1                	and	a3,a3,a2
80003744:	8f55                	or	a4,a4,a3
80003746:	c798                	sw	a4,8(a5)
}
80003748:	0001                	nop
8000374a:	4472                	lw	s0,28(sp)
8000374c:	6105                	addi	sp,sp,32
8000374e:	8082                	ret

80003750 <DMA_ChannelStructInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                               
  * @retval  void
  */
void DMA_ChannelStructInit(DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
80003750:	1101                	addi	sp,sp,-32
80003752:	ce22                	sw	s0,28(sp)
80003754:	1000                	addi	s0,sp,32
80003756:	fea42623          	sw	a0,-20(s0)
    /*  */
    ChannelInitStruct->SrcDataEndPtr = (uint32_t*)0x00000000;
8000375a:	fec42783          	lw	a5,-20(s0)
8000375e:	0007a023          	sw	zero,0(a5)
    ChannelInitStruct->SrcDataSize = DMA_DataSize_8;
80003762:	fec42783          	lw	a5,-20(s0)
80003766:	0207a823          	sw	zero,48(a5)
    ChannelInitStruct->SrcDataInc = DMA_DataInc_Disable;
8000376a:	fec42783          	lw	a5,-20(s0)
8000376e:	470d                	li	a4,3
80003770:	df98                	sw	a4,56(a5)
    ChannelInitStruct->SrcProtect.Bufferable = DISABLE;
80003772:	fec42783          	lw	a5,-20(s0)
80003776:	0007ae23          	sw	zero,28(a5)
    ChannelInitStruct->SrcProtect.Priveleged = DISABLE;
8000377a:	fec42783          	lw	a5,-20(s0)
8000377e:	0007ac23          	sw	zero,24(a5)
    ChannelInitStruct->SrcProtect.Cacheable = DISABLE;
80003782:	fec42783          	lw	a5,-20(s0)
80003786:	0207a023          	sw	zero,32(a5)
    /*  */
    ChannelInitStruct->DstDataEndPtr = (uint32_t*)0x00000000;
8000378a:	fec42783          	lw	a5,-20(s0)
8000378e:	0007a223          	sw	zero,4(a5)
    ChannelInitStruct->DstDataSize = DMA_DataSize_8;
80003792:	fec42783          	lw	a5,-20(s0)
80003796:	0207aa23          	sw	zero,52(a5)
    ChannelInitStruct->DstDataInc = DMA_DataInc_Disable;
8000379a:	fec42783          	lw	a5,-20(s0)
8000379e:	470d                	li	a4,3
800037a0:	dfd8                	sw	a4,60(a5)
    ChannelInitStruct->DstProtect.Bufferable = DISABLE;
800037a2:	fec42783          	lw	a5,-20(s0)
800037a6:	0207a423          	sw	zero,40(a5)
    ChannelInitStruct->DstProtect.Priveleged = DISABLE;
800037aa:	fec42783          	lw	a5,-20(s0)
800037ae:	0207a223          	sw	zero,36(a5)
    ChannelInitStruct->DstProtect.Cacheable = DISABLE;
800037b2:	fec42783          	lw	a5,-20(s0)
800037b6:	0207a623          	sw	zero,44(a5)
    /*  */
    ChannelInitStruct->NextUseburst = DISABLE;
800037ba:	fec42783          	lw	a5,-20(s0)
800037be:	0007a623          	sw	zero,12(a5)
    ChannelInitStruct->ArbitrationRate = DMA_ArbitrationRate_1;
800037c2:	fec42783          	lw	a5,-20(s0)
800037c6:	0007aa23          	sw	zero,20(a5)
    ChannelInitStruct->TransfersTotal = 1;
800037ca:	fec42783          	lw	a5,-20(s0)
800037ce:	4705                	li	a4,1
800037d0:	cb98                	sw	a4,16(a5)
    ChannelInitStruct->Mode = DMA_Mode_Disable;
800037d2:	fec42783          	lw	a5,-20(s0)
800037d6:	0007a423          	sw	zero,8(a5)
}
800037da:	0001                	nop
800037dc:	4472                	lw	s0,28(sp)
800037de:	6105                	addi	sp,sp,32
800037e0:	8082                	ret

800037e2 <DMA_DeInit>:
/**
  * @brief     DMA
  * @retval  void
  */
void DMA_DeInit()
{
800037e2:	1141                	addi	sp,sp,-16
800037e4:	c622                	sw	s0,12(sp)
800037e6:	0800                	addi	s0,sp,16
    CLEAR_REG(DMA->CFG);
800037e8:	3000c7b7          	lui	a5,0x3000c
800037ec:	0007a223          	sw	zero,4(a5) # 3000c004 <STACK_SIZE+0x3000b804>
    CLEAR_REG(DMA->BASEPTR);
800037f0:	3000c7b7          	lui	a5,0x3000c
800037f4:	0007a423          	sw	zero,8(a5) # 3000c008 <STACK_SIZE+0x3000b808>
    WRITE_REG(DMA->ENCLR, DMA_Channel_All);
800037f8:	3000c7b7          	lui	a5,0x3000c
800037fc:	01000737          	lui	a4,0x1000
80003800:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003802:	d7d8                	sw	a4,44(a5)
    WRITE_REG(DMA->PRIORITYCLR, DMA_Channel_All);
80003804:	3000c7b7          	lui	a5,0x3000c
80003808:	01000737          	lui	a4,0x1000
8000380c:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
8000380e:	dfd8                	sw	a4,60(a5)
    WRITE_REG(DMA->PRIALTCLR, DMA_Channel_All);
80003810:	3000c7b7          	lui	a5,0x3000c
80003814:	01000737          	lui	a4,0x1000
80003818:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
8000381a:	dbd8                	sw	a4,52(a5)
    WRITE_REG(DMA->REQMASKCLR, DMA_Channel_All);
8000381c:	3000c7b7          	lui	a5,0x3000c
80003820:	01000737          	lui	a4,0x1000
80003824:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003826:	d3d8                	sw	a4,36(a5)
    WRITE_REG(DMA->USEBURSTCLR, DMA_Channel_All);
80003828:	3000c7b7          	lui	a5,0x3000c
8000382c:	01000737          	lui	a4,0x1000
80003830:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003832:	cfd8                	sw	a4,28(a5)
}
80003834:	0001                	nop
80003836:	4432                	lw	s0,12(sp)
80003838:	0141                	addi	sp,sp,16
8000383a:	8082                	ret

8000383c <DMA_Init>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                         
  * @retval  void
  */
void DMA_Init(DMA_Init_TypeDef* InitStruct)
{
8000383c:	1101                	addi	sp,sp,-32
8000383e:	ce06                	sw	ra,28(sp)
80003840:	cc22                	sw	s0,24(sp)
80003842:	1000                	addi	s0,sp,32
80003844:	fea42623          	sw	a0,-20(s0)
    DMA_ProtectConfig(&(InitStruct->CtrlProtect));
80003848:	fec42783          	lw	a5,-20(s0)
8000384c:	0791                	addi	a5,a5,4 # 3000c004 <STACK_SIZE+0x3000b804>
8000384e:	853e                	mv	a0,a5
80003850:	3641                	jal	800033d0 <DMA_ProtectConfig>
    DMA_UseBurstCmd(InitStruct->Channel, InitStruct->UseBurst);
80003852:	fec42783          	lw	a5,-20(s0)
80003856:	4398                	lw	a4,0(a5)
80003858:	fec42783          	lw	a5,-20(s0)
8000385c:	4b9c                	lw	a5,16(a5)
8000385e:	85be                	mv	a1,a5
80003860:	853a                	mv	a0,a4
80003862:	3675                	jal	8000340e <DMA_UseBurstCmd>
    DMA_AltCtrlCmd(InitStruct->Channel, InitStruct->AltCtrl);
80003864:	fec42783          	lw	a5,-20(s0)
80003868:	4398                	lw	a4,0(a5)
8000386a:	fec42783          	lw	a5,-20(s0)
8000386e:	4f9c                	lw	a5,24(a5)
80003870:	85be                	mv	a1,a5
80003872:	853a                	mv	a0,a4
80003874:	3935                	jal	800034b0 <DMA_AltCtrlCmd>
    DMA_HighPriorityCmd(InitStruct->Channel, InitStruct->HighPriority);
80003876:	fec42783          	lw	a5,-20(s0)
8000387a:	4398                	lw	a4,0(a5)
8000387c:	fec42783          	lw	a5,-20(s0)
80003880:	4fdc                	lw	a5,28(a5)
80003882:	85be                	mv	a1,a5
80003884:	853a                	mv	a0,a4
80003886:	3185                	jal	800034e6 <DMA_HighPriorityCmd>
    DMA_ReqMaskCmd(InitStruct->Channel, InitStruct->ReqMask);
80003888:	fec42783          	lw	a5,-20(s0)
8000388c:	4398                	lw	a4,0(a5)
8000388e:	fec42783          	lw	a5,-20(s0)
80003892:	4bdc                	lw	a5,20(a5)
80003894:	85be                	mv	a1,a5
80003896:	853a                	mv	a0,a4
80003898:	3675                	jal	80003444 <DMA_ReqMaskCmd>
    DMA_ChannelEnableCmd(InitStruct->Channel, InitStruct->ChannelEnable);
8000389a:	fec42783          	lw	a5,-20(s0)
8000389e:	4398                	lw	a4,0(a5)
800038a0:	fec42783          	lw	a5,-20(s0)
800038a4:	539c                	lw	a5,32(a5)
800038a6:	85be                	mv	a1,a5
800038a8:	853a                	mv	a0,a4
800038aa:	3ec1                	jal	8000347a <DMA_ChannelEnableCmd>
}
800038ac:	0001                	nop
800038ae:	40f2                	lw	ra,28(sp)
800038b0:	4462                	lw	s0,24(sp)
800038b2:	6105                	addi	sp,sp,32
800038b4:	8082                	ret

800038b6 <DMA_StructInit>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                        
  * @retval  void
  */
void DMA_StructInit(DMA_Init_TypeDef* InitStruct)
{
800038b6:	1101                	addi	sp,sp,-32
800038b8:	ce22                	sw	s0,28(sp)
800038ba:	1000                	addi	s0,sp,32
800038bc:	fea42623          	sw	a0,-20(s0)
    InitStruct->Channel = DMA_Channel_All;
800038c0:	fec42783          	lw	a5,-20(s0)
800038c4:	01000737          	lui	a4,0x1000
800038c8:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
800038ca:	c398                	sw	a4,0(a5)
    InitStruct->ChannelEnable = DISABLE;
800038cc:	fec42783          	lw	a5,-20(s0)
800038d0:	0207a023          	sw	zero,32(a5)
    InitStruct->HighPriority = DISABLE;
800038d4:	fec42783          	lw	a5,-20(s0)
800038d8:	0007ae23          	sw	zero,28(a5)
    InitStruct->AltCtrl = DISABLE;
800038dc:	fec42783          	lw	a5,-20(s0)
800038e0:	0007ac23          	sw	zero,24(a5)
    InitStruct->ReqMask = DISABLE;
800038e4:	fec42783          	lw	a5,-20(s0)
800038e8:	0007aa23          	sw	zero,20(a5)
    InitStruct->UseBurst = DISABLE;
800038ec:	fec42783          	lw	a5,-20(s0)
800038f0:	0007a823          	sw	zero,16(a5)
    InitStruct->CtrlProtect.Bufferable = DISABLE;
800038f4:	fec42783          	lw	a5,-20(s0)
800038f8:	0007a423          	sw	zero,8(a5)
    InitStruct->CtrlProtect.Cacheable = DISABLE;
800038fc:	fec42783          	lw	a5,-20(s0)
80003900:	0007a623          	sw	zero,12(a5)
    InitStruct->CtrlProtect.Priveleged = DISABLE;
80003904:	fec42783          	lw	a5,-20(s0)
80003908:	0007a223          	sw	zero,4(a5)
}
8000390c:	0001                	nop
8000390e:	4472                	lw	s0,28(sp)
80003910:	6105                	addi	sp,sp,32
80003912:	8082                	ret

80003914 <RCU_AHBRstCmd>:
{
80003914:	1101                	addi	sp,sp,-32
80003916:	ce22                	sw	s0,28(sp)
80003918:	1000                	addi	s0,sp,32
8000391a:	fea42623          	sw	a0,-20(s0)
8000391e:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80003922:	3000e7b7          	lui	a5,0x3000e
80003926:	4b98                	lw	a4,16(a5)
80003928:	fec42783          	lw	a5,-20(s0)
8000392c:	fff7c793          	not	a5,a5
80003930:	00f776b3          	and	a3,a4,a5
80003934:	fe842783          	lw	a5,-24(s0)
80003938:	c781                	beqz	a5,80003940 <RCU_AHBRstCmd+0x2c>
8000393a:	fec42783          	lw	a5,-20(s0)
8000393e:	a011                	j	80003942 <RCU_AHBRstCmd+0x2e>
80003940:	4781                	li	a5,0
80003942:	3000e737          	lui	a4,0x3000e
80003946:	8fd5                	or	a5,a5,a3
80003948:	cb1c                	sw	a5,16(a4)
}
8000394a:	0001                	nop
8000394c:	4472                	lw	s0,28(sp)
8000394e:	6105                	addi	sp,sp,32
80003950:	8082                	ret

80003952 <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80003952:	1101                	addi	sp,sp,-32
80003954:	ce22                	sw	s0,28(sp)
80003956:	1000                	addi	s0,sp,32
80003958:	fea42623          	sw	a0,-20(s0)
8000395c:	feb42423          	sw	a1,-24(s0)
80003960:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80003964:	fe442703          	lw	a4,-28(s0)
80003968:	4785                	li	a5,1
8000396a:	00f71863          	bne	a4,a5,8000397a <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
8000396e:	fec42783          	lw	a5,-20(s0)
80003972:	fe842703          	lw	a4,-24(s0)
80003976:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
80003978:	a031                	j	80003984 <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
8000397a:	fec42783          	lw	a5,-20(s0)
8000397e:	fe842703          	lw	a4,-24(s0)
80003982:	db98                	sw	a4,48(a5)
}
80003984:	0001                	nop
80003986:	4472                	lw	s0,28(sp)
80003988:	6105                	addi	sp,sp,32
8000398a:	8082                	ret

8000398c <GPIO_AltFuncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_AltFuncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
8000398c:	1101                	addi	sp,sp,-32
8000398e:	ce22                	sw	s0,28(sp)
80003990:	1000                	addi	s0,sp,32
80003992:	fea42623          	sw	a0,-20(s0)
80003996:	feb42423          	sw	a1,-24(s0)
8000399a:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000399e:	fe442703          	lw	a4,-28(s0)
800039a2:	4785                	li	a5,1
800039a4:	00f71863          	bne	a4,a5,800039b4 <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
800039a8:	fec42783          	lw	a5,-20(s0)
800039ac:	fe842703          	lw	a4,-24(s0)
800039b0:	dbd8                	sw	a4,52(a5)
    else
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
}
800039b2:	a031                	j	800039be <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
800039b4:	fec42783          	lw	a5,-20(s0)
800039b8:	fe842703          	lw	a4,-24(s0)
800039bc:	df98                	sw	a4,56(a5)
}
800039be:	0001                	nop
800039c0:	4472                	lw	s0,28(sp)
800039c2:	6105                	addi	sp,sp,32
800039c4:	8082                	ret

800039c6 <modeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Val    (2- )
  * @retval  void
  */
static void modeConfig(volatile uint32_t* Reg, uint32_t Pin, uint32_t Val)
{
800039c6:	7179                	addi	sp,sp,-48
800039c8:	d622                	sw	s0,44(sp)
800039ca:	1800                	addi	s0,sp,48
800039cc:	fca42e23          	sw	a0,-36(s0)
800039d0:	fcb42c23          	sw	a1,-40(s0)
800039d4:	fcc42a23          	sw	a2,-44(s0)
    uint32_t reg_temp = *Reg;
800039d8:	fdc42783          	lw	a5,-36(s0)
800039dc:	439c                	lw	a5,0(a5)
800039de:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
800039e2:	fe042423          	sw	zero,-24(s0)
800039e6:	a889                	j	80003a38 <modeConfig+0x72>
        if (Pin & (1 << i)) {
800039e8:	fe842783          	lw	a5,-24(s0)
800039ec:	4705                	li	a4,1
800039ee:	00f717b3          	sll	a5,a4,a5
800039f2:	873e                	mv	a4,a5
800039f4:	fd842783          	lw	a5,-40(s0)
800039f8:	8ff9                	and	a5,a5,a4
800039fa:	cb95                	beqz	a5,80003a2e <modeConfig+0x68>
            reg_temp &= ~(0x3UL << i * 0x2UL);
800039fc:	fe842783          	lw	a5,-24(s0)
80003a00:	0786                	slli	a5,a5,0x1
80003a02:	470d                	li	a4,3
80003a04:	00f717b3          	sll	a5,a4,a5
80003a08:	fff7c793          	not	a5,a5
80003a0c:	fec42703          	lw	a4,-20(s0)
80003a10:	8ff9                	and	a5,a5,a4
80003a12:	fef42623          	sw	a5,-20(s0)
            reg_temp |= Val << i * 0x2UL;
80003a16:	fe842783          	lw	a5,-24(s0)
80003a1a:	0786                	slli	a5,a5,0x1
80003a1c:	fd442703          	lw	a4,-44(s0)
80003a20:	00f717b3          	sll	a5,a4,a5
80003a24:	fec42703          	lw	a4,-20(s0)
80003a28:	8fd9                	or	a5,a5,a4
80003a2a:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
80003a2e:	fe842783          	lw	a5,-24(s0)
80003a32:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80003a34:	fef42423          	sw	a5,-24(s0)
80003a38:	fe842703          	lw	a4,-24(s0)
80003a3c:	47bd                	li	a5,15
80003a3e:	fae7f5e3          	bgeu	a5,a4,800039e8 <modeConfig+0x22>
        }
    }

    WRITE_REG(*Reg, reg_temp);
80003a42:	fdc42783          	lw	a5,-36(s0)
80003a46:	fec42703          	lw	a4,-20(s0)
80003a4a:	c398                	sw	a4,0(a5)
}
80003a4c:	0001                	nop
80003a4e:	5432                	lw	s0,44(sp)
80003a50:	6145                	addi	sp,sp,48
80003a52:	8082                	ret

80003a54 <GPIO_OutModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   OutMode   
  * @retval  void
  */
void GPIO_OutModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_OutMode_TypeDef OutMode)
{
80003a54:	1101                	addi	sp,sp,-32
80003a56:	ce06                	sw	ra,28(sp)
80003a58:	cc22                	sw	s0,24(sp)
80003a5a:	1000                	addi	s0,sp,32
80003a5c:	fea42623          	sw	a0,-20(s0)
80003a60:	feb42423          	sw	a1,-24(s0)
80003a64:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_OUT_MODE(OutMode));

    modeConfig(&(GPIOx->OUTMODE), Pin, (uint32_t)OutMode);
80003a68:	fec42783          	lw	a5,-20(s0)
80003a6c:	02478793          	addi	a5,a5,36
80003a70:	fe442603          	lw	a2,-28(s0)
80003a74:	fe842583          	lw	a1,-24(s0)
80003a78:	853e                	mv	a0,a5
80003a7a:	37b1                	jal	800039c6 <modeConfig>
}
80003a7c:	0001                	nop
80003a7e:	40f2                	lw	ra,28(sp)
80003a80:	4462                	lw	s0,24(sp)
80003a82:	6105                	addi	sp,sp,32
80003a84:	8082                	ret

80003a86 <GPIO_InModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   InMode   
  * @retval  void
  */
void GPIO_InModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_InMode_TypeDef InMode)
{
80003a86:	1101                	addi	sp,sp,-32
80003a88:	ce06                	sw	ra,28(sp)
80003a8a:	cc22                	sw	s0,24(sp)
80003a8c:	1000                	addi	s0,sp,32
80003a8e:	fea42623          	sw	a0,-20(s0)
80003a92:	feb42423          	sw	a1,-24(s0)
80003a96:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_IN_MODE(InMode));

    modeConfig(&(GPIOx->INMODE), Pin, (uint32_t)InMode);
80003a9a:	fec42783          	lw	a5,-20(s0)
80003a9e:	07f1                	addi	a5,a5,28
80003aa0:	fe442603          	lw	a2,-28(s0)
80003aa4:	fe842583          	lw	a1,-24(s0)
80003aa8:	853e                	mv	a0,a5
80003aaa:	3f31                	jal	800039c6 <modeConfig>
}
80003aac:	0001                	nop
80003aae:	40f2                	lw	ra,28(sp)
80003ab0:	4462                	lw	s0,24(sp)
80003ab2:	6105                	addi	sp,sp,32
80003ab4:	8082                	ret

80003ab6 <GPIO_PullModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   PullMode   
  * @retval  void
  */
void GPIO_PullModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef PullMode)
{
80003ab6:	1101                	addi	sp,sp,-32
80003ab8:	ce06                	sw	ra,28(sp)
80003aba:	cc22                	sw	s0,24(sp)
80003abc:	1000                	addi	s0,sp,32
80003abe:	fea42623          	sw	a0,-20(s0)
80003ac2:	feb42423          	sw	a1,-24(s0)
80003ac6:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_PULL_MODE(PullMode));

    modeConfig(&(GPIOx->PULLMODE), Pin, (uint32_t)PullMode);
80003aca:	fec42783          	lw	a5,-20(s0)
80003ace:	02078793          	addi	a5,a5,32
80003ad2:	fe442603          	lw	a2,-28(s0)
80003ad6:	fe842583          	lw	a1,-24(s0)
80003ada:	853e                	mv	a0,a5
80003adc:	35ed                	jal	800039c6 <modeConfig>
}
80003ade:	0001                	nop
80003ae0:	40f2                	lw	ra,28(sp)
80003ae2:	4462                	lw	s0,24(sp)
80003ae4:	6105                	addi	sp,sp,32
80003ae6:	8082                	ret

80003ae8 <GPIO_AltFuncNumConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   AltFuncNum   
  * @retval  void
  */
void GPIO_AltFuncNumConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_AltFuncNum_TypeDef AltFuncNum)
{
80003ae8:	7179                	addi	sp,sp,-48
80003aea:	d622                	sw	s0,44(sp)
80003aec:	1800                	addi	s0,sp,48
80003aee:	fca42e23          	sw	a0,-36(s0)
80003af2:	fcb42c23          	sw	a1,-40(s0)
80003af6:	fcc42a23          	sw	a2,-44(s0)
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_ALT_FUNC_NUM(AltFuncNum));

    uint32_t temp;

    temp = GPIOx->ALTFUNCNUM;
80003afa:	fdc42783          	lw	a5,-36(s0)
80003afe:	5fdc                	lw	a5,60(a5)
80003b00:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80003b04:	fe042423          	sw	zero,-24(s0)
80003b08:	a889                	j	80003b5a <GPIO_AltFuncNumConfig+0x72>
    	if (Pin & (1 << i))
80003b0a:	fe842783          	lw	a5,-24(s0)
80003b0e:	4705                	li	a4,1
80003b10:	00f717b3          	sll	a5,a4,a5
80003b14:	873e                	mv	a4,a5
80003b16:	fd842783          	lw	a5,-40(s0)
80003b1a:	8ff9                	and	a5,a5,a4
80003b1c:	cb95                	beqz	a5,80003b50 <GPIO_AltFuncNumConfig+0x68>
    	{
    		temp &= ~(0x3UL << i * 0x2UL);
80003b1e:	fe842783          	lw	a5,-24(s0)
80003b22:	0786                	slli	a5,a5,0x1
80003b24:	470d                	li	a4,3
80003b26:	00f717b3          	sll	a5,a4,a5
80003b2a:	fff7c793          	not	a5,a5
80003b2e:	fec42703          	lw	a4,-20(s0)
80003b32:	8ff9                	and	a5,a5,a4
80003b34:	fef42623          	sw	a5,-20(s0)
    		temp |= (uint32_t)AltFuncNum << i * 0x2UL;
80003b38:	fe842783          	lw	a5,-24(s0)
80003b3c:	0786                	slli	a5,a5,0x1
80003b3e:	fd442703          	lw	a4,-44(s0)
80003b42:	00f717b3          	sll	a5,a4,a5
80003b46:	fec42703          	lw	a4,-20(s0)
80003b4a:	8fd9                	or	a5,a5,a4
80003b4c:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
80003b50:	fe842783          	lw	a5,-24(s0)
80003b54:	0785                	addi	a5,a5,1
80003b56:	fef42423          	sw	a5,-24(s0)
80003b5a:	fe842703          	lw	a4,-24(s0)
80003b5e:	47bd                	li	a5,15
80003b60:	fae7f5e3          	bgeu	a5,a4,80003b0a <GPIO_AltFuncNumConfig+0x22>
//                temp1 |= (uint32_t)AltFuncNum << (i - 8) * 0x4UL;
//            }
//        }
    }

    GPIOx->ALTFUNCNUM = temp;
80003b64:	fdc42783          	lw	a5,-36(s0)
80003b68:	fec42703          	lw	a4,-20(s0)
80003b6c:	dfd8                	sw	a4,60(a5)
}
80003b6e:	0001                	nop
80003b70:	5432                	lw	s0,44(sp)
80003b72:	6145                	addi	sp,sp,48
80003b74:	8082                	ret

80003b76 <GPIO_DeInit>:
  * @brief       GPIOx   
  * @param   GPIOx   ,  x=A|B|C
  * @retval  void
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
80003b76:	7179                	addi	sp,sp,-48
80003b78:	d606                	sw	ra,44(sp)
80003b7a:	d422                	sw	s0,40(sp)
80003b7c:	1800                	addi	s0,sp,48
80003b7e:	fca42e23          	sw	a0,-36(s0)
    uint32_t GPIO_rst;

    assert_param(IS_GPIO_PERIPH(GPIOx));

    if (GPIOx == GPIOA)
80003b82:	fdc42703          	lw	a4,-36(s0)
80003b86:	280007b7          	lui	a5,0x28000
80003b8a:	00f71763          	bne	a4,a5,80003b98 <GPIO_DeInit+0x22>
        GPIO_rst = RCU_AHBRst_GPIOA;
80003b8e:	10000793          	li	a5,256
80003b92:	fef42623          	sw	a5,-20(s0)
80003b96:	a035                	j	80003bc2 <GPIO_DeInit+0x4c>
    else if (GPIOx == GPIOB)
80003b98:	fdc42703          	lw	a4,-36(s0)
80003b9c:	280017b7          	lui	a5,0x28001
80003ba0:	00f71763          	bne	a4,a5,80003bae <GPIO_DeInit+0x38>
        GPIO_rst = RCU_AHBRst_GPIOB;
80003ba4:	20000793          	li	a5,512
80003ba8:	fef42623          	sw	a5,-20(s0)
80003bac:	a819                	j	80003bc2 <GPIO_DeInit+0x4c>
    else  if (GPIOx == GPIOC)
80003bae:	fdc42703          	lw	a4,-36(s0)
80003bb2:	280027b7          	lui	a5,0x28002
80003bb6:	00f71663          	bne	a4,a5,80003bc2 <GPIO_DeInit+0x4c>
        GPIO_rst = RCU_AHBRst_GPIOC;
80003bba:	40000793          	li	a5,1024
80003bbe:	fef42623          	sw	a5,-20(s0)

    RCU_AHBRstCmd(GPIO_rst, DISABLE);
80003bc2:	4581                	li	a1,0
80003bc4:	fec42503          	lw	a0,-20(s0)
80003bc8:	33b1                	jal	80003914 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(GPIO_rst, ENABLE);
80003bca:	4585                	li	a1,1
80003bcc:	fec42503          	lw	a0,-20(s0)
80003bd0:	3391                	jal	80003914 <RCU_AHBRstCmd>
}
80003bd2:	0001                	nop
80003bd4:	50b2                	lw	ra,44(sp)
80003bd6:	5422                	lw	s0,40(sp)
80003bd8:	6145                	addi	sp,sp,48
80003bda:	8082                	ret

80003bdc <GPIO_Init>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                         
  * @retval  void
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Init_TypeDef* InitStruct)
{
80003bdc:	1101                	addi	sp,sp,-32
80003bde:	ce06                	sw	ra,28(sp)
80003be0:	cc22                	sw	s0,24(sp)
80003be2:	1000                	addi	s0,sp,32
80003be4:	fea42623          	sw	a0,-20(s0)
80003be8:	feb42423          	sw	a1,-24(s0)
    GPIO_OutCmd(GPIOx, InitStruct->Pin, InitStruct->Out);
80003bec:	fe842783          	lw	a5,-24(s0)
80003bf0:	4398                	lw	a4,0(a5)
80003bf2:	fe842783          	lw	a5,-24(s0)
80003bf6:	43dc                	lw	a5,4(a5)
80003bf8:	863e                	mv	a2,a5
80003bfa:	85ba                	mv	a1,a4
80003bfc:	fec42503          	lw	a0,-20(s0)
80003c00:	3b89                	jal	80003952 <GPIO_OutCmd>
    GPIO_AltFuncNumConfig(GPIOx, InitStruct->Pin, InitStruct->AltFuncNum);
80003c02:	fe842783          	lw	a5,-24(s0)
80003c06:	4398                	lw	a4,0(a5)
80003c08:	fe842783          	lw	a5,-24(s0)
80003c0c:	47dc                	lw	a5,12(a5)
80003c0e:	863e                	mv	a2,a5
80003c10:	85ba                	mv	a1,a4
80003c12:	fec42503          	lw	a0,-20(s0)
80003c16:	3dc9                	jal	80003ae8 <GPIO_AltFuncNumConfig>
    GPIO_AltFuncCmd(GPIOx, InitStruct->Pin, InitStruct->AltFunc);
80003c18:	fe842783          	lw	a5,-24(s0)
80003c1c:	4398                	lw	a4,0(a5)
80003c1e:	fe842783          	lw	a5,-24(s0)
80003c22:	479c                	lw	a5,8(a5)
80003c24:	863e                	mv	a2,a5
80003c26:	85ba                	mv	a1,a4
80003c28:	fec42503          	lw	a0,-20(s0)
80003c2c:	3385                	jal	8000398c <GPIO_AltFuncCmd>
    GPIO_OutModeConfig(GPIOx, InitStruct->Pin, InitStruct->OutMode);
80003c2e:	fe842783          	lw	a5,-24(s0)
80003c32:	4398                	lw	a4,0(a5)
80003c34:	fe842783          	lw	a5,-24(s0)
80003c38:	4bdc                	lw	a5,20(a5)
80003c3a:	863e                	mv	a2,a5
80003c3c:	85ba                	mv	a1,a4
80003c3e:	fec42503          	lw	a0,-20(s0)
80003c42:	3d09                	jal	80003a54 <GPIO_OutModeConfig>
    GPIO_InModeConfig(GPIOx, InitStruct->Pin, InitStruct->InMode);
80003c44:	fe842783          	lw	a5,-24(s0)
80003c48:	4398                	lw	a4,0(a5)
80003c4a:	fe842783          	lw	a5,-24(s0)
80003c4e:	4f9c                	lw	a5,24(a5)
80003c50:	863e                	mv	a2,a5
80003c52:	85ba                	mv	a1,a4
80003c54:	fec42503          	lw	a0,-20(s0)
80003c58:	353d                	jal	80003a86 <GPIO_InModeConfig>
    GPIO_PullModeConfig(GPIOx, InitStruct->Pin, InitStruct->PullMode);
80003c5a:	fe842783          	lw	a5,-24(s0)
80003c5e:	4398                	lw	a4,0(a5)
80003c60:	fe842783          	lw	a5,-24(s0)
80003c64:	4fdc                	lw	a5,28(a5)
80003c66:	863e                	mv	a2,a5
80003c68:	85ba                	mv	a1,a4
80003c6a:	fec42503          	lw	a0,-20(s0)
80003c6e:	35a1                	jal	80003ab6 <GPIO_PullModeConfig>
    //GPIO_DigitalCmd(GPIOx, InitStruct->Pin, InitStruct->Digital);
}
80003c70:	0001                	nop
80003c72:	40f2                	lw	ra,28(sp)
80003c74:	4462                	lw	s0,24(sp)
80003c76:	6105                	addi	sp,sp,32
80003c78:	8082                	ret

80003c7a <GPIO_StructInit>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                        
  * @retval  void
  */
void GPIO_StructInit(GPIO_Init_TypeDef* InitStruct)
{
80003c7a:	1101                	addi	sp,sp,-32
80003c7c:	ce22                	sw	s0,28(sp)
80003c7e:	1000                	addi	s0,sp,32
80003c80:	fea42623          	sw	a0,-20(s0)
    InitStruct->Pin = GPIO_Pin_All;
80003c84:	fec42783          	lw	a5,-20(s0)
80003c88:	6741                	lui	a4,0x10
80003c8a:	177d                	addi	a4,a4,-1 # ffff <STACK_SIZE+0xf7ff>
80003c8c:	c398                	sw	a4,0(a5)
    InitStruct->Out = DISABLE;
80003c8e:	fec42783          	lw	a5,-20(s0)
80003c92:	0007a223          	sw	zero,4(a5) # 28002004 <STACK_SIZE+0x28001804>
    InitStruct->AltFuncNum = GPIO_AltFuncNum_None;
80003c96:	fec42783          	lw	a5,-20(s0)
80003c9a:	0007a623          	sw	zero,12(a5)
    InitStruct->AltFunc = DISABLE;
80003c9e:	fec42783          	lw	a5,-20(s0)
80003ca2:	0007a423          	sw	zero,8(a5)
    InitStruct->OutMode = GPIO_OutMode_PP;
80003ca6:	fec42783          	lw	a5,-20(s0)
80003caa:	0007aa23          	sw	zero,20(a5)
    InitStruct->InMode = GPIO_InMode_Schmitt;
80003cae:	fec42783          	lw	a5,-20(s0)
80003cb2:	0007ac23          	sw	zero,24(a5)
    InitStruct->PullMode = GPIO_PullMode_Disable;
80003cb6:	fec42783          	lw	a5,-20(s0)
80003cba:	0007ae23          	sw	zero,28(a5)
    InitStruct->Digital = DISABLE;
80003cbe:	fec42783          	lw	a5,-20(s0)
80003cc2:	0007a823          	sw	zero,16(a5)
}
80003cc6:	0001                	nop
80003cc8:	4472                	lw	s0,28(sp)
80003cca:	6105                	addi	sp,sp,32
80003ccc:	8082                	ret

80003cce <RCU_AHBClkCmd>:
{
80003cce:	1101                	addi	sp,sp,-32
80003cd0:	ce22                	sw	s0,28(sp)
80003cd2:	1000                	addi	s0,sp,32
80003cd4:	fea42623          	sw	a0,-20(s0)
80003cd8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
80003cdc:	3000e7b7          	lui	a5,0x3000e
80003ce0:	4398                	lw	a4,0(a5)
80003ce2:	fec42783          	lw	a5,-20(s0)
80003ce6:	fff7c793          	not	a5,a5
80003cea:	00f776b3          	and	a3,a4,a5
80003cee:	fe842783          	lw	a5,-24(s0)
80003cf2:	c781                	beqz	a5,80003cfa <RCU_AHBClkCmd+0x2c>
80003cf4:	fec42783          	lw	a5,-20(s0)
80003cf8:	a011                	j	80003cfc <RCU_AHBClkCmd+0x2e>
80003cfa:	4781                	li	a5,0
80003cfc:	3000e737          	lui	a4,0x3000e
80003d00:	8fd5                	or	a5,a5,a3
80003d02:	c31c                	sw	a5,0(a4)
}
80003d04:	0001                	nop
80003d06:	4472                	lw	s0,28(sp)
80003d08:	6105                	addi	sp,sp,32
80003d0a:	8082                	ret

80003d0c <RCU_AHBRstCmd>:
{
80003d0c:	1101                	addi	sp,sp,-32
80003d0e:	ce22                	sw	s0,28(sp)
80003d10:	1000                	addi	s0,sp,32
80003d12:	fea42623          	sw	a0,-20(s0)
80003d16:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80003d1a:	3000e7b7          	lui	a5,0x3000e
80003d1e:	4b98                	lw	a4,16(a5)
80003d20:	fec42783          	lw	a5,-20(s0)
80003d24:	fff7c793          	not	a5,a5
80003d28:	00f776b3          	and	a3,a4,a5
80003d2c:	fe842783          	lw	a5,-24(s0)
80003d30:	c781                	beqz	a5,80003d38 <RCU_AHBRstCmd+0x2c>
80003d32:	fec42783          	lw	a5,-20(s0)
80003d36:	a011                	j	80003d3a <RCU_AHBRstCmd+0x2e>
80003d38:	4781                	li	a5,0
80003d3a:	3000e737          	lui	a4,0x3000e
80003d3e:	8fd5                	or	a5,a5,a3
80003d40:	cb1c                	sw	a5,16(a4)
}
80003d42:	0001                	nop
80003d44:	4472                	lw	s0,28(sp)
80003d46:	6105                	addi	sp,sp,32
80003d48:	8082                	ret

80003d4a <HASH_InitCmd>:
  * @brief    -
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_InitCmd(FunctionalState state)
{
80003d4a:	1101                	addi	sp,sp,-32
80003d4c:	ce22                	sw	s0,28(sp)
80003d4e:	1000                	addi	s0,sp,32
80003d50:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_INIT_Msk, state << HASH_CR_INIT_Pos);
80003d54:	200327b7          	lui	a5,0x20032
80003d58:	439c                	lw	a5,0(a5)
80003d5a:	ffe7f693          	andi	a3,a5,-2
80003d5e:	200327b7          	lui	a5,0x20032
80003d62:	fec42703          	lw	a4,-20(s0)
80003d66:	8f55                	or	a4,a4,a3
80003d68:	c398                	sw	a4,0(a5)
}
80003d6a:	0001                	nop
80003d6c:	4472                	lw	s0,28(sp)
80003d6e:	6105                	addi	sp,sp,32
80003d70:	8082                	ret

80003d72 <HASH_ModeCmd>:
  * @brief     
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_ModeCmd(HASH_MODE_TypeDef mode)
{
80003d72:	1101                	addi	sp,sp,-32
80003d74:	ce22                	sw	s0,28(sp)
80003d76:	1000                	addi	s0,sp,32
80003d78:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_MODE(mode));

	MODIFY_REG(HASH->CR, HASH_CR_MODE_Msk, mode << HASH_CR_MODE_Pos);
80003d7c:	200327b7          	lui	a5,0x20032
80003d80:	439c                	lw	a5,0(a5)
80003d82:	ffd7f693          	andi	a3,a5,-3
80003d86:	fec42783          	lw	a5,-20(s0)
80003d8a:	00179713          	slli	a4,a5,0x1
80003d8e:	200327b7          	lui	a5,0x20032
80003d92:	8f55                	or	a4,a4,a3
80003d94:	c398                	sw	a4,0(a5)
}
80003d96:	0001                	nop
80003d98:	4472                	lw	s0,28(sp)
80003d9a:	6105                	addi	sp,sp,32
80003d9c:	8082                	ret

80003d9e <HASH_KeyLengthCmd>:
  * @brief     
  * @param   length  
  * @retval  void
  */
__STATIC_INLINE void HASH_KeyLengthCmd(HASH_LKEY_TypeDef length)
{
80003d9e:	1101                	addi	sp,sp,-32
80003da0:	ce22                	sw	s0,28(sp)
80003da2:	1000                	addi	s0,sp,32
80003da4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_LKEY(length));

	MODIFY_REG(HASH->CR, HASH_CR_LKEY_Msk, length << HASH_CR_LKEY_Pos);
80003da8:	200327b7          	lui	a5,0x20032
80003dac:	439c                	lw	a5,0(a5)
80003dae:	ffb7f693          	andi	a3,a5,-5
80003db2:	fec42783          	lw	a5,-20(s0)
80003db6:	00279713          	slli	a4,a5,0x2
80003dba:	200327b7          	lui	a5,0x20032
80003dbe:	8f55                	or	a4,a4,a3
80003dc0:	c398                	sw	a4,0(a5)
}
80003dc2:	0001                	nop
80003dc4:	4472                	lw	s0,28(sp)
80003dc6:	6105                	addi	sp,sp,32
80003dc8:	8082                	ret

80003dca <HASH_SameKeyCmd>:
  * @brief        
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void HASH_SameKeyCmd(FunctionalState state)
{
80003dca:	1101                	addi	sp,sp,-32
80003dcc:	ce22                	sw	s0,28(sp)
80003dce:	1000                	addi	s0,sp,32
80003dd0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_SAMK_Msk, state << HASH_CR_SAMK_Pos);
80003dd4:	200327b7          	lui	a5,0x20032
80003dd8:	439c                	lw	a5,0(a5)
80003dda:	ff77f693          	andi	a3,a5,-9
80003dde:	fec42783          	lw	a5,-20(s0)
80003de2:	00379713          	slli	a4,a5,0x3
80003de6:	200327b7          	lui	a5,0x20032
80003dea:	8f55                	or	a4,a4,a3
80003dec:	c398                	sw	a4,0(a5)
}
80003dee:	0001                	nop
80003df0:	4472                	lw	s0,28(sp)
80003df2:	6105                	addi	sp,sp,32
80003df4:	8082                	ret

80003df6 <HASH_DataTypeConfig>:
  * @brief     
  * @param   dt  
  * @retval  void
  */
__STATIC_INLINE void HASH_DataTypeConfig(HASH_DATATYPE_TypeDef dt)
{
80003df6:	1101                	addi	sp,sp,-32
80003df8:	ce22                	sw	s0,28(sp)
80003dfa:	1000                	addi	s0,sp,32
80003dfc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_DATATYPE(dt));

	MODIFY_REG(HASH->CR, HASH_CR_DATATYPE_Msk, dt << HASH_CR_DATATYPE_Pos);
80003e00:	200327b7          	lui	a5,0x20032
80003e04:	439c                	lw	a5,0(a5)
80003e06:	fcf7f693          	andi	a3,a5,-49
80003e0a:	fec42783          	lw	a5,-20(s0)
80003e0e:	00479713          	slli	a4,a5,0x4
80003e12:	200327b7          	lui	a5,0x20032
80003e16:	8f55                	or	a4,a4,a3
80003e18:	c398                	sw	a4,0(a5)
}
80003e1a:	0001                	nop
80003e1c:	4472                	lw	s0,28(sp)
80003e1e:	6105                	addi	sp,sp,32
80003e20:	8082                	ret

80003e22 <HASH_DMACmd>:
  * @brief     DMA
  * @param   state   DMA
  * @retval  void
  */
__STATIC_INLINE void HASH_DMACmd(FunctionalState state)
{
80003e22:	1101                	addi	sp,sp,-32
80003e24:	ce22                	sw	s0,28(sp)
80003e26:	1000                	addi	s0,sp,32
80003e28:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_DMAE_Msk, state << HASH_CR_DMAE_Pos);
80003e2c:	200327b7          	lui	a5,0x20032
80003e30:	439c                	lw	a5,0(a5)
80003e32:	fbf7f693          	andi	a3,a5,-65
80003e36:	fec42783          	lw	a5,-20(s0)
80003e3a:	00679713          	slli	a4,a5,0x6
80003e3e:	200327b7          	lui	a5,0x20032
80003e42:	8f55                	or	a4,a4,a3
80003e44:	c398                	sw	a4,0(a5)
}
80003e46:	0001                	nop
80003e48:	4472                	lw	s0,28(sp)
80003e4a:	6105                	addi	sp,sp,32
80003e4c:	8082                	ret

80003e4e <HASH_SetMultyDMATransmit>:
  * @brief     MDMAT
  * @param   state   MDMAT
  * @retval  void
  */
__STATIC_INLINE void HASH_SetMultyDMATransmit(FunctionalState state)
{
80003e4e:	1101                	addi	sp,sp,-32
80003e50:	ce22                	sw	s0,28(sp)
80003e52:	1000                	addi	s0,sp,32
80003e54:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_MDMAT_Msk, state << HASH_CR_MDMAT_Pos);
80003e58:	200327b7          	lui	a5,0x20032
80003e5c:	439c                	lw	a5,0(a5)
80003e5e:	f7f7f693          	andi	a3,a5,-129
80003e62:	fec42783          	lw	a5,-20(s0)
80003e66:	00779713          	slli	a4,a5,0x7
80003e6a:	200327b7          	lui	a5,0x20032
80003e6e:	8f55                	or	a4,a4,a3
80003e70:	c398                	sw	a4,0(a5)
}
80003e72:	0001                	nop
80003e74:	4472                	lw	s0,28(sp)
80003e76:	6105                	addi	sp,sp,32
80003e78:	8082                	ret

80003e7a <HASH_SetAlgo>:
  * @brief     -
  * @param   algo  -
  * @retval  void
  */
__STATIC_INLINE void HASH_SetAlgo(HASH_ALGO_TypeDef algo)
{
80003e7a:	1101                	addi	sp,sp,-32
80003e7c:	ce22                	sw	s0,28(sp)
80003e7e:	1000                	addi	s0,sp,32
80003e80:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_ALGO(algo));

	MODIFY_REG(HASH->CR, HASH_CR_ALGO_Msk, algo << HASH_CR_ALGO_Pos);
80003e84:	200327b7          	lui	a5,0x20032
80003e88:	4398                	lw	a4,0(a5)
80003e8a:	77d1                	lui	a5,0xffff4
80003e8c:	17fd                	addi	a5,a5,-1 # ffff3fff <__data_source_start+0x7ffee907>
80003e8e:	00f776b3          	and	a3,a4,a5
80003e92:	fec42783          	lw	a5,-20(s0)
80003e96:	00e79713          	slli	a4,a5,0xe
80003e9a:	200327b7          	lui	a5,0x20032
80003e9e:	8f55                	or	a4,a4,a3
80003ea0:	c398                	sw	a4,0(a5)
}
80003ea2:	0001                	nop
80003ea4:	4472                	lw	s0,28(sp)
80003ea6:	6105                	addi	sp,sp,32
80003ea8:	8082                	ret

80003eaa <HASH_GetAlgo>:
/**
  * @brief      -
  * @retval  algo  -
  */
__STATIC_INLINE HASH_ALGO_TypeDef HASH_GetAlgo()
{
80003eaa:	1141                	addi	sp,sp,-16
80003eac:	c622                	sw	s0,12(sp)
80003eae:	0800                	addi	s0,sp,16
	return (HASH_ALGO_TypeDef) ((READ_REG(HASH->CR) & HASH_CR_ALGO_Msk) >> HASH_CR_ALGO_Pos);
80003eb0:	200327b7          	lui	a5,0x20032
80003eb4:	439c                	lw	a5,0(a5)
80003eb6:	83b9                	srli	a5,a5,0xe
80003eb8:	8b8d                	andi	a5,a5,3
}
80003eba:	853e                	mv	a0,a5
80003ebc:	4432                	lw	s0,12(sp)
80003ebe:	0141                	addi	sp,sp,16
80003ec0:	8082                	ret

80003ec2 <HASH_SetData>:
  * @brief       -
  * @param   data   
  * @retval  void
  */
__STATIC_INLINE void HASH_SetData(uint32_t data)
{
80003ec2:	1101                	addi	sp,sp,-32
80003ec4:	ce22                	sw	s0,28(sp)
80003ec6:	1000                	addi	s0,sp,32
80003ec8:	fea42623          	sw	a0,-20(s0)
	WRITE_REG(HASH->DATAIN_bit.VAL, data);
80003ecc:	200327b7          	lui	a5,0x20032
80003ed0:	fec42703          	lw	a4,-20(s0)
80003ed4:	c3d8                	sw	a4,4(a5)
}
80003ed6:	0001                	nop
80003ed8:	4472                	lw	s0,28(sp)
80003eda:	6105                	addi	sp,sp,32
80003edc:	8082                	ret

80003ede <HASH_GetHash>:
/**
  * @brief        
  * @retval  data   
  */
__STATIC_INLINE uint32_t HASH_GetHash(uint32_t idx)
{
80003ede:	1101                	addi	sp,sp,-32
80003ee0:	ce22                	sw	s0,28(sp)
80003ee2:	1000                	addi	s0,sp,32
80003ee4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_HR(idx));

	return (uint32_t) READ_REG(HASH->HR[idx].HR);
80003ee8:	20032737          	lui	a4,0x20032
80003eec:	fec42783          	lw	a5,-20(s0)
80003ef0:	07c1                	addi	a5,a5,16 # 20032010 <STACK_SIZE+0x20031810>
80003ef2:	078a                	slli	a5,a5,0x2
80003ef4:	97ba                	add	a5,a5,a4
80003ef6:	439c                	lw	a5,0(a5)
}
80003ef8:	853e                	mv	a0,a5
80003efa:	4472                	lw	s0,28(sp)
80003efc:	6105                	addi	sp,sp,32
80003efe:	8082                	ret

80003f00 <HASH_GetHashLen>:
  * @brief      -
  * @param   buffer    ,        .    10  HR
  * @retval  length  
  */
uint32_t HASH_GetHashLen(HASH_ALGO_TypeDef algo)
{
80003f00:	1101                	addi	sp,sp,-32
80003f02:	ce06                	sw	ra,28(sp)
80003f04:	cc22                	sw	s0,24(sp)
80003f06:	1000                	addi	s0,sp,32
80003f08:	fea42623          	sw	a0,-20(s0)
	switch(HASH_GetAlgo()) {
80003f0c:	3f79                	jal	80003eaa <HASH_GetAlgo>
80003f0e:	87aa                	mv	a5,a0
80003f10:	470d                	li	a4,3
80003f12:	02e78663          	beq	a5,a4,80003f3e <HASH_GetHashLen+0x3e>
80003f16:	470d                	li	a4,3
80003f18:	02f76563          	bltu	a4,a5,80003f42 <HASH_GetHashLen+0x42>
80003f1c:	4709                	li	a4,2
80003f1e:	00e78e63          	beq	a5,a4,80003f3a <HASH_GetHashLen+0x3a>
80003f22:	4709                	li	a4,2
80003f24:	00f76f63          	bltu	a4,a5,80003f42 <HASH_GetHashLen+0x42>
80003f28:	c789                	beqz	a5,80003f32 <HASH_GetHashLen+0x32>
80003f2a:	4705                	li	a4,1
80003f2c:	00e78563          	beq	a5,a4,80003f36 <HASH_GetHashLen+0x36>
80003f30:	a809                	j	80003f42 <HASH_GetHashLen+0x42>
		case HASH_ALGO_SHA1:
			return 5;
80003f32:	4795                	li	a5,5
80003f34:	a801                	j	80003f44 <HASH_GetHashLen+0x44>
		case HASH_ALGO_MD5:
			return 4;
80003f36:	4791                	li	a5,4
80003f38:	a031                	j	80003f44 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA224:
			return 7;
80003f3a:	479d                	li	a5,7
80003f3c:	a021                	j	80003f44 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA256:
			return 8;
80003f3e:	47a1                	li	a5,8
80003f40:	a011                	j	80003f44 <HASH_GetHashLen+0x44>
		default:
			return 0;
80003f42:	4781                	li	a5,0
	}
}
80003f44:	853e                	mv	a0,a5
80003f46:	40f2                	lw	ra,28(sp)
80003f48:	4462                	lw	s0,24(sp)
80003f4a:	6105                	addi	sp,sp,32
80003f4c:	8082                	ret

80003f4e <HASH_GetHashBuffer>:

uint32_t HASH_GetHashBuffer(uint32_t* buffer)
{
80003f4e:	7179                	addi	sp,sp,-48
80003f50:	d606                	sw	ra,44(sp)
80003f52:	d422                	sw	s0,40(sp)
80003f54:	d226                	sw	s1,36(sp)
80003f56:	1800                	addi	s0,sp,48
80003f58:	fca42e23          	sw	a0,-36(s0)
	uint32_t idx = 0, len = 0;
80003f5c:	fe042623          	sw	zero,-20(s0)
80003f60:	fe042423          	sw	zero,-24(s0)
	idx = len = HASH_GetHashLen(HASH_GetAlgo());
80003f64:	3799                	jal	80003eaa <HASH_GetAlgo>
80003f66:	87aa                	mv	a5,a0
80003f68:	853e                	mv	a0,a5
80003f6a:	3f59                	jal	80003f00 <HASH_GetHashLen>
80003f6c:	fea42423          	sw	a0,-24(s0)
80003f70:	fe842783          	lw	a5,-24(s0)
80003f74:	fef42623          	sw	a5,-20(s0)

	while(idx) {
80003f78:	a015                	j	80003f9c <HASH_GetHashBuffer+0x4e>
		buffer[--idx] = HASH_GetHash(idx);
80003f7a:	fec42783          	lw	a5,-20(s0)
80003f7e:	17fd                	addi	a5,a5,-1
80003f80:	fef42623          	sw	a5,-20(s0)
80003f84:	fec42783          	lw	a5,-20(s0)
80003f88:	078a                	slli	a5,a5,0x2
80003f8a:	fdc42703          	lw	a4,-36(s0)
80003f8e:	00f704b3          	add	s1,a4,a5
80003f92:	fec42503          	lw	a0,-20(s0)
80003f96:	37a1                	jal	80003ede <HASH_GetHash>
80003f98:	87aa                	mv	a5,a0
80003f9a:	c09c                	sw	a5,0(s1)
	while(idx) {
80003f9c:	fec42783          	lw	a5,-20(s0)
80003fa0:	ffe9                	bnez	a5,80003f7a <HASH_GetHashBuffer+0x2c>
	}

	return len;
80003fa2:	fe842783          	lw	a5,-24(s0)
}
80003fa6:	853e                	mv	a0,a5
80003fa8:	50b2                	lw	ra,44(sp)
80003faa:	5422                	lw	s0,40(sp)
80003fac:	5492                	lw	s1,36(sp)
80003fae:	6145                	addi	sp,sp,48
80003fb0:	8082                	ret

80003fb2 <HASH_SetHashBuffer>:

void HASH_SetHashBuffer(uint32_t* buffer, uint32_t len)
{
80003fb2:	7179                	addi	sp,sp,-48
80003fb4:	d606                	sw	ra,44(sp)
80003fb6:	d422                	sw	s0,40(sp)
80003fb8:	1800                	addi	s0,sp,48
80003fba:	fca42e23          	sw	a0,-36(s0)
80003fbe:	fcb42c23          	sw	a1,-40(s0)
	for (uint32_t i = 0 ; i < len; i++)
80003fc2:	fe042623          	sw	zero,-20(s0)
80003fc6:	a839                	j	80003fe4 <HASH_SetHashBuffer+0x32>
	{
		HASH_SetData(buffer[i]);
80003fc8:	fec42783          	lw	a5,-20(s0)
80003fcc:	078a                	slli	a5,a5,0x2
80003fce:	fdc42703          	lw	a4,-36(s0)
80003fd2:	97ba                	add	a5,a5,a4
80003fd4:	439c                	lw	a5,0(a5)
80003fd6:	853e                	mv	a0,a5
80003fd8:	35ed                	jal	80003ec2 <HASH_SetData>
	for (uint32_t i = 0 ; i < len; i++)
80003fda:	fec42783          	lw	a5,-20(s0)
80003fde:	0785                	addi	a5,a5,1
80003fe0:	fef42623          	sw	a5,-20(s0)
80003fe4:	fec42703          	lw	a4,-20(s0)
80003fe8:	fd842783          	lw	a5,-40(s0)
80003fec:	fcf76ee3          	bltu	a4,a5,80003fc8 <HASH_SetHashBuffer+0x16>
	}
}
80003ff0:	0001                	nop
80003ff2:	0001                	nop
80003ff4:	50b2                	lw	ra,44(sp)
80003ff6:	5422                	lw	s0,40(sp)
80003ff8:	6145                	addi	sp,sp,48
80003ffa:	8082                	ret

80003ffc <HASH_DeInit>:
/**
  * @brief      HASH   
  * @retval  void
  */
void HASH_DeInit()
{
80003ffc:	1141                	addi	sp,sp,-16
80003ffe:	c606                	sw	ra,12(sp)
80004000:	c422                	sw	s0,8(sp)
80004002:	0800                	addi	s0,sp,16
	HASH_InitCmd(DISABLE);
80004004:	4501                	li	a0,0
80004006:	3391                	jal	80003d4a <HASH_InitCmd>

    RCU_AHBRstCmd(RCU_AHBRst_HASH, DISABLE);
80004008:	4581                	li	a1,0
8000400a:	4521                	li	a0,8
8000400c:	3301                	jal	80003d0c <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
8000400e:	4585                	li	a1,1
80004010:	4521                	li	a0,8
80004012:	39ed                	jal	80003d0c <RCU_AHBRstCmd>
}
80004014:	0001                	nop
80004016:	40b2                	lw	ra,12(sp)
80004018:	4422                	lw	s0,8(sp)
8000401a:	0141                	addi	sp,sp,16
8000401c:	8082                	ret

8000401e <HASH_Init>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                         
  * @retval  void
  */
void HASH_Init(HASH_Init_TypeDef* InitStruct)
{
8000401e:	1101                	addi	sp,sp,-32
80004020:	ce06                	sw	ra,28(sp)
80004022:	cc22                	sw	s0,24(sp)
80004024:	1000                	addi	s0,sp,32
80004026:	fea42623          	sw	a0,-20(s0)
	RCU_AHBClkCmd(RCU_AHBClk_HASH, ENABLE);
8000402a:	4585                	li	a1,1
8000402c:	4521                	li	a0,8
8000402e:	3145                	jal	80003cce <RCU_AHBClkCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80004030:	4585                	li	a1,1
80004032:	4521                	li	a0,8
80004034:	39e1                	jal	80003d0c <RCU_AHBRstCmd>

	HASH_DMACmd(InitStruct->DMATransmition);
80004036:	fec42783          	lw	a5,-20(s0)
8000403a:	4b9c                	lw	a5,16(a5)
8000403c:	853e                	mv	a0,a5
8000403e:	33d5                	jal	80003e22 <HASH_DMACmd>
	HASH_KeyLengthCmd(InitStruct->LongKey);
80004040:	fec42783          	lw	a5,-20(s0)
80004044:	43dc                	lw	a5,4(a5)
80004046:	853e                	mv	a0,a5
80004048:	3b99                	jal	80003d9e <HASH_KeyLengthCmd>
	HASH_SetMultyDMATransmit(InitStruct->MultyDMATransmition);
8000404a:	fec42783          	lw	a5,-20(s0)
8000404e:	4bdc                	lw	a5,20(a5)
80004050:	853e                	mv	a0,a5
80004052:	3bf5                	jal	80003e4e <HASH_SetMultyDMATransmit>
	HASH_SetAlgo(InitStruct->Algo);
80004054:	fec42783          	lw	a5,-20(s0)
80004058:	4f9c                	lw	a5,24(a5)
8000405a:	853e                	mv	a0,a5
8000405c:	3d39                	jal	80003e7a <HASH_SetAlgo>
	HASH_DataTypeConfig(InitStruct->DataType);
8000405e:	fec42783          	lw	a5,-20(s0)
80004062:	47dc                	lw	a5,12(a5)
80004064:	853e                	mv	a0,a5
80004066:	3b41                	jal	80003df6 <HASH_DataTypeConfig>
	HASH_ModeCmd(InitStruct->Mode);
80004068:	fec42783          	lw	a5,-20(s0)
8000406c:	439c                	lw	a5,0(a5)
8000406e:	853e                	mv	a0,a5
80004070:	3309                	jal	80003d72 <HASH_ModeCmd>
	HASH_SameKeyCmd(InitStruct->SameKey);
80004072:	fec42783          	lw	a5,-20(s0)
80004076:	479c                	lw	a5,8(a5)
80004078:	853e                	mv	a0,a5
8000407a:	3b81                	jal	80003dca <HASH_SameKeyCmd>

	HASH_InitCmd(ENABLE);
8000407c:	4505                	li	a0,1
8000407e:	31f1                	jal	80003d4a <HASH_InitCmd>
}
80004080:	0001                	nop
80004082:	40f2                	lw	ra,28(sp)
80004084:	4462                	lw	s0,24(sp)
80004086:	6105                	addi	sp,sp,32
80004088:	8082                	ret

8000408a <HASH_StructInit>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                        
  * @retval  void
  */
void HASH_StructInit(HASH_Init_TypeDef* InitStruct)
{
8000408a:	1101                	addi	sp,sp,-32
8000408c:	ce22                	sw	s0,28(sp)
8000408e:	1000                	addi	s0,sp,32
80004090:	fea42623          	sw	a0,-20(s0)
	InitStruct->DMATransmition = 0x0;
80004094:	fec42783          	lw	a5,-20(s0)
80004098:	0007a823          	sw	zero,16(a5)
	InitStruct->LongKey = HASH_LKEY_ShortKey;
8000409c:	fec42783          	lw	a5,-20(s0)
800040a0:	0007a223          	sw	zero,4(a5)
	InitStruct->MultyDMATransmition = 0x0;
800040a4:	fec42783          	lw	a5,-20(s0)
800040a8:	0007aa23          	sw	zero,20(a5)
	InitStruct->Algo = HASH_ALGO_SHA1;
800040ac:	fec42783          	lw	a5,-20(s0)
800040b0:	0007ac23          	sw	zero,24(a5)
	InitStruct->DataType = HASH_DATATYPE_Word;
800040b4:	fec42783          	lw	a5,-20(s0)
800040b8:	0007a623          	sw	zero,12(a5)
	InitStruct->Mode = HASH_MODE_Hash;
800040bc:	fec42783          	lw	a5,-20(s0)
800040c0:	0007a023          	sw	zero,0(a5)
	InitStruct->SameKey = 0x0;
800040c4:	fec42783          	lw	a5,-20(s0)
800040c8:	0007a423          	sw	zero,8(a5)
}
800040cc:	0001                	nop
800040ce:	4472                	lw	s0,28(sp)
800040d0:	6105                	addi	sp,sp,32
800040d2:	8082                	ret

800040d4 <I2C_FSDivLowConfig>:
  *              4 ,  ,     6.
  * @param      DivVal   ( [6:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_FSDivLowConfig(uint32_t DivVal)
{
800040d4:	1101                	addi	sp,sp,-32
800040d6:	ce22                	sw	s0,28(sp)
800040d8:	1000                	addi	s0,sp,32
800040da:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL1_bit.SCLFRQ, DivVal);
800040de:	300057b7          	lui	a5,0x30005
800040e2:	fec42703          	lw	a4,-20(s0)
800040e6:	07f77713          	andi	a4,a4,127
800040ea:	0ff77713          	zext.b	a4,a4
800040ee:	0706                	slli	a4,a4,0x1
800040f0:	0147c683          	lbu	a3,20(a5) # 30005014 <STACK_SIZE+0x30004814>
800040f4:	8a85                	andi	a3,a3,1
800040f6:	8f55                	or	a4,a4,a3
800040f8:	00e78a23          	sb	a4,20(a5)
}
800040fc:	0001                	nop
800040fe:	4472                	lw	s0,28(sp)
80004100:	6105                	addi	sp,sp,32
80004102:	8082                	ret

80004104 <I2C_FSDivHighConfig>:
  * @brief          FS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_FSDivHighConfig(uint32_t DivVal)
{
80004104:	1101                	addi	sp,sp,-32
80004106:	ce22                	sw	s0,28(sp)
80004108:	1000                	addi	s0,sp,32
8000410a:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL3_bit.SCLFRQ, DivVal);
8000410e:	300057b7          	lui	a5,0x30005
80004112:	fec42703          	lw	a4,-20(s0)
80004116:	0ff77713          	zext.b	a4,a4
8000411a:	02e78023          	sb	a4,32(a5) # 30005020 <STACK_SIZE+0x30004820>
}
8000411e:	0001                	nop
80004120:	4472                	lw	s0,28(sp)
80004122:	6105                	addi	sp,sp,32
80004124:	8082                	ret

80004126 <I2C_HSDivLowConfig>:
  *              2 ,  ,     3.
  * @param      DivVal   ( [3:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_HSDivLowConfig(uint32_t DivVal)
{
80004126:	1101                	addi	sp,sp,-32
80004128:	ce22                	sw	s0,28(sp)
8000412a:	1000                	addi	s0,sp,32
8000412c:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL2_bit.HSDIV, DivVal);
80004130:	300057b7          	lui	a5,0x30005
80004134:	fec42703          	lw	a4,-20(s0)
80004138:	8b3d                	andi	a4,a4,15
8000413a:	0ff77713          	zext.b	a4,a4
8000413e:	0712                	slli	a4,a4,0x4
80004140:	01c7c683          	lbu	a3,28(a5) # 3000501c <STACK_SIZE+0x3000481c>
80004144:	8abd                	andi	a3,a3,15
80004146:	8f55                	or	a4,a4,a3
80004148:	00e78e23          	sb	a4,28(a5)
}
8000414c:	0001                	nop
8000414e:	4472                	lw	s0,28(sp)
80004150:	6105                	addi	sp,sp,32
80004152:	8082                	ret

80004154 <I2C_HSDivHighConfig>:
  * @brief          HS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_HSDivHighConfig(uint32_t DivVal)
{
80004154:	1101                	addi	sp,sp,-32
80004156:	ce22                	sw	s0,28(sp)
80004158:	1000                	addi	s0,sp,32
8000415a:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL4_bit.HSDIV, DivVal);
8000415e:	300057b7          	lui	a5,0x30005
80004162:	fec42703          	lw	a4,-20(s0)
80004166:	0ff77713          	zext.b	a4,a4
8000416a:	02e78223          	sb	a4,36(a5) # 30005024 <STACK_SIZE+0x30004824>
}
8000416e:	0001                	nop
80004170:	4472                	lw	s0,28(sp)
80004172:	6105                	addi	sp,sp,32
80004174:	8082                	ret

80004176 <I2C_FSFreqConfig>:
  * @param   FSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_FSFreqConfig(uint32_t FSFreq, uint32_t I2CFreq)
{
80004176:	7179                	addi	sp,sp,-48
80004178:	d606                	sw	ra,44(sp)
8000417a:	d422                	sw	s0,40(sp)
8000417c:	1800                	addi	s0,sp,48
8000417e:	fca42e23          	sw	a0,-36(s0)
80004182:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (4 * FSFreq);
80004186:	fdc42783          	lw	a5,-36(s0)
8000418a:	078a                	slli	a5,a5,0x2
8000418c:	fd842703          	lw	a4,-40(s0)
80004190:	02f757b3          	divu	a5,a4,a5
80004194:	fef42623          	sw	a5,-20(s0)

    I2C_FSDivLowConfig(freq_calc & 0x7F);
80004198:	fec42783          	lw	a5,-20(s0)
8000419c:	07f7f793          	andi	a5,a5,127
800041a0:	853e                	mv	a0,a5
800041a2:	3f0d                	jal	800040d4 <I2C_FSDivLowConfig>
    I2C_FSDivHighConfig(freq_calc >> 7);
800041a4:	fec42783          	lw	a5,-20(s0)
800041a8:	839d                	srli	a5,a5,0x7
800041aa:	853e                	mv	a0,a5
800041ac:	3fa1                	jal	80004104 <I2C_FSDivHighConfig>
}
800041ae:	0001                	nop
800041b0:	50b2                	lw	ra,44(sp)
800041b2:	5422                	lw	s0,40(sp)
800041b4:	6145                	addi	sp,sp,48
800041b6:	8082                	ret

800041b8 <I2C_HSFreqConfig>:
  * @param   HSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_HSFreqConfig(uint32_t HSFreq, uint32_t I2CFreq)
{
800041b8:	7179                	addi	sp,sp,-48
800041ba:	d606                	sw	ra,44(sp)
800041bc:	d422                	sw	s0,40(sp)
800041be:	1800                	addi	s0,sp,48
800041c0:	fca42e23          	sw	a0,-36(s0)
800041c4:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (3 * HSFreq);
800041c8:	fdc42703          	lw	a4,-36(s0)
800041cc:	87ba                	mv	a5,a4
800041ce:	0786                	slli	a5,a5,0x1
800041d0:	97ba                	add	a5,a5,a4
800041d2:	fd842703          	lw	a4,-40(s0)
800041d6:	02f757b3          	divu	a5,a4,a5
800041da:	fef42623          	sw	a5,-20(s0)

    I2C_HSDivLowConfig(freq_calc & 0x0F);
800041de:	fec42783          	lw	a5,-20(s0)
800041e2:	8bbd                	andi	a5,a5,15
800041e4:	853e                	mv	a0,a5
800041e6:	3781                	jal	80004126 <I2C_HSDivLowConfig>
    I2C_HSDivHighConfig(freq_calc >> 4);
800041e8:	fec42783          	lw	a5,-20(s0)
800041ec:	8391                	srli	a5,a5,0x4
800041ee:	853e                	mv	a0,a5
800041f0:	3795                	jal	80004154 <I2C_HSDivHighConfig>
}
800041f2:	0001                	nop
800041f4:	50b2                	lw	ra,44(sp)
800041f6:	5422                	lw	s0,40(sp)
800041f8:	6145                	addi	sp,sp,48
800041fa:	8082                	ret

800041fc <RCU_AHBRstCmd>:
{
800041fc:	1101                	addi	sp,sp,-32
800041fe:	ce22                	sw	s0,28(sp)
80004200:	1000                	addi	s0,sp,32
80004202:	fea42623          	sw	a0,-20(s0)
80004206:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
8000420a:	3000e7b7          	lui	a5,0x3000e
8000420e:	4b98                	lw	a4,16(a5)
80004210:	fec42783          	lw	a5,-20(s0)
80004214:	fff7c793          	not	a5,a5
80004218:	00f776b3          	and	a3,a4,a5
8000421c:	fe842783          	lw	a5,-24(s0)
80004220:	c781                	beqz	a5,80004228 <RCU_AHBRstCmd+0x2c>
80004222:	fec42783          	lw	a5,-20(s0)
80004226:	a011                	j	8000422a <RCU_AHBRstCmd+0x2e>
80004228:	4781                	li	a5,0
8000422a:	3000e737          	lui	a4,0x3000e
8000422e:	8fd5                	or	a5,a5,a3
80004230:	cb1c                	sw	a5,16(a4)
}
80004232:	0001                	nop
80004234:	4472                	lw	s0,28(sp)
80004236:	6105                	addi	sp,sp,32
80004238:	8082                	ret

8000423a <QSPI_ModeConfig>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void QSPI_ModeConfig(QSPI_Mode_TypeDef mode)
{
8000423a:	1101                	addi	sp,sp,-32
8000423c:	ce22                	sw	s0,28(sp)
8000423e:	1000                	addi	s0,sp,32
80004240:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_MODE(mode));

    WRITE_REG(QSPI->DCR_bit.FMOD, mode);
80004244:	200407b7          	lui	a5,0x20040
80004248:	fec42703          	lw	a4,-20(s0)
8000424c:	8b1d                	andi	a4,a4,7
8000424e:	0ff77713          	zext.b	a4,a4
80004252:	8b1d                	andi	a4,a4,7
80004254:	0742                	slli	a4,a4,0x10
80004256:	43d0                	lw	a2,4(a5)
80004258:	fff906b7          	lui	a3,0xfff90
8000425c:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff8a907>
8000425e:	8ef1                	and	a3,a3,a2
80004260:	8f55                	or	a4,a4,a3
80004262:	c3d8                	sw	a4,4(a5)
}
80004264:	0001                	nop
80004266:	4472                	lw	s0,28(sp)
80004268:	6105                	addi	sp,sp,32
8000426a:	8082                	ret

8000426c <QSPI_SCKDivConfig>:
  * @param   div	  .
  *                        0-255.
  * @retval  void
  */
__STATIC_INLINE void QSPI_SCKDivConfig(uint32_t div)
{
8000426c:	1101                	addi	sp,sp,-32
8000426e:	ce22                	sw	s0,28(sp)
80004270:	1000                	addi	s0,sp,32
80004272:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_CDIV(div));

    WRITE_REG(QSPI->DCR_bit.CDIV, div);
80004276:	200407b7          	lui	a5,0x20040
8000427a:	fec42703          	lw	a4,-20(s0)
8000427e:	0ff77713          	zext.b	a4,a4
80004282:	00e782a3          	sb	a4,5(a5) # 20040005 <STACK_SIZE+0x2003f805>
}
80004286:	0001                	nop
80004288:	4472                	lw	s0,28(sp)
8000428a:	6105                	addi	sp,sp,32
8000428c:	8082                	ret

8000428e <QSPI_SetWordLength>:
  * @brief      
  * @param   length  ,   1  32
  * @retval  void
  */
__STATIC_INLINE void QSPI_SetWordLength(uint32_t length)
{
8000428e:	1101                	addi	sp,sp,-32
80004290:	ce22                	sw	s0,28(sp)
80004292:	1000                	addi	s0,sp,32
80004294:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_WORD(length));

	WRITE_REG(QSPI->TCR_bit.LEN, length);
80004298:	200407b7          	lui	a5,0x20040
8000429c:	fec42703          	lw	a4,-20(s0)
800042a0:	03f77713          	andi	a4,a4,63
800042a4:	0ff77713          	zext.b	a4,a4
800042a8:	03f77713          	andi	a4,a4,63
800042ac:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800042b0:	fc06f693          	andi	a3,a3,-64
800042b4:	8f55                	or	a4,a4,a3
800042b6:	00e79623          	sh	a4,12(a5)
}
800042ba:	0001                	nop
800042bc:	4472                	lw	s0,28(sp)
800042be:	6105                	addi	sp,sp,32
800042c0:	8082                	ret

800042c2 <QSPI_SPIDataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_DR_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPIDataRateConfig(QSPI_SPI_DataRate_TypeDef dataRate)
{
800042c2:	1101                	addi	sp,sp,-32
800042c4:	ce22                	sw	s0,28(sp)
800042c6:	1000                	addi	s0,sp,32
800042c8:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_DR(dataRate));

	WRITE_REG(QSPI->TCR_bit.DDR, dataRate);
800042cc:	200407b7          	lui	a5,0x20040
800042d0:	fec42703          	lw	a4,-20(s0)
800042d4:	8b05                	andi	a4,a4,1
800042d6:	0ff77713          	zext.b	a4,a4
800042da:	8b05                	andi	a4,a4,1
800042dc:	071e                	slli	a4,a4,0x7
800042de:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800042e2:	f7f6f693          	andi	a3,a3,-129
800042e6:	8f55                	or	a4,a4,a3
800042e8:	00e79623          	sh	a4,12(a5)
}
800042ec:	0001                	nop
800042ee:	4472                	lw	s0,28(sp)
800042f0:	6105                	addi	sp,sp,32
800042f2:	8082                	ret

800042f4 <QSPI_TxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_TxCmd(FunctionalState state)
{
800042f4:	1101                	addi	sp,sp,-32
800042f6:	ce22                	sw	s0,28(sp)
800042f8:	1000                	addi	s0,sp,32
800042fa:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.TXE, state);
800042fe:	200407b7          	lui	a5,0x20040
80004302:	fec42703          	lw	a4,-20(s0)
80004306:	8b05                	andi	a4,a4,1
80004308:	0ff77713          	zext.b	a4,a4
8000430c:	8b05                	andi	a4,a4,1
8000430e:	0722                	slli	a4,a4,0x8
80004310:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004314:	eff6f693          	andi	a3,a3,-257
80004318:	8f55                	or	a4,a4,a3
8000431a:	00e79623          	sh	a4,12(a5)
}
8000431e:	0001                	nop
80004320:	4472                	lw	s0,28(sp)
80004322:	6105                	addi	sp,sp,32
80004324:	8082                	ret

80004326 <QSPI_RxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_RxCmd(FunctionalState state)
{
80004326:	1101                	addi	sp,sp,-32
80004328:	ce22                	sw	s0,28(sp)
8000432a:	1000                	addi	s0,sp,32
8000432c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.RXE, state);
80004330:	200407b7          	lui	a5,0x20040
80004334:	fec42703          	lw	a4,-20(s0)
80004338:	8b05                	andi	a4,a4,1
8000433a:	0ff77713          	zext.b	a4,a4
8000433e:	8b05                	andi	a4,a4,1
80004340:	0726                	slli	a4,a4,0x9
80004342:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004346:	dff6f693          	andi	a3,a3,-513
8000434a:	8f55                	or	a4,a4,a3
8000434c:	00e79623          	sh	a4,12(a5)
}
80004350:	0001                	nop
80004352:	4472                	lw	s0,28(sp)
80004354:	6105                	addi	sp,sp,32
80004356:	8082                	ret

80004358 <QSPI_SPITransactionModeConfig>:
  * @brief      
  * @param   mode    @ref QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPITransactionModeConfig(QSPI_SPI_IOMode_TypeDef mode)
{
80004358:	1101                	addi	sp,sp,-32
8000435a:	ce22                	sw	s0,28(sp)
8000435c:	1000                	addi	s0,sp,32
8000435e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_IOMODE(mode));

	WRITE_REG(QSPI->TCR_bit.IOM, mode);
80004362:	200407b7          	lui	a5,0x20040
80004366:	fec42703          	lw	a4,-20(s0)
8000436a:	8b0d                	andi	a4,a4,3
8000436c:	0ff77713          	zext.b	a4,a4
80004370:	8b0d                	andi	a4,a4,3
80004372:	00a71613          	slli	a2,a4,0xa
80004376:	00c7d703          	lhu	a4,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
8000437a:	86ba                	mv	a3,a4
8000437c:	777d                	lui	a4,0xfffff
8000437e:	3ff70713          	addi	a4,a4,1023 # fffff3ff <__data_source_start+0x7fff9d07>
80004382:	8f75                	and	a4,a4,a3
80004384:	86ba                	mv	a3,a4
80004386:	8732                	mv	a4,a2
80004388:	8f55                	or	a4,a4,a3
8000438a:	00e79623          	sh	a4,12(a5)
}
8000438e:	0001                	nop
80004390:	4472                	lw	s0,28(sp)
80004392:	6105                	addi	sp,sp,32
80004394:	8082                	ret

80004396 <QSPI_InstructionConfig>:
  * @brief        
  * @param   instruction  ,      QuadSPI
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionConfig(uint8_t instruction)
{
80004396:	1101                	addi	sp,sp,-32
80004398:	ce22                	sw	s0,28(sp)
8000439a:	1000                	addi	s0,sp,32
8000439c:	87aa                	mv	a5,a0
8000439e:	fef407a3          	sb	a5,-17(s0)
	WRITE_REG(QSPI->QCC_bit.INST, instruction);
800043a2:	200407b7          	lui	a5,0x20040
800043a6:	fef44703          	lbu	a4,-17(s0)
800043aa:	00e78c23          	sb	a4,24(a5) # 20040018 <STACK_SIZE+0x2003f818>
}
800043ae:	0001                	nop
800043b0:	4472                	lw	s0,28(sp)
800043b2:	6105                	addi	sp,sp,32
800043b4:	8082                	ret

800043b6 <QSPI_InstructionModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionModeConfig(QSPI_IOMode_TypeDef mode)
{
800043b6:	1101                	addi	sp,sp,-32
800043b8:	ce22                	sw	s0,28(sp)
800043ba:	1000                	addi	s0,sp,32
800043bc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.IMOD, mode);
800043c0:	200407b7          	lui	a5,0x20040
800043c4:	fec42703          	lw	a4,-20(s0)
800043c8:	8b0d                	andi	a4,a4,3
800043ca:	0ff77713          	zext.b	a4,a4
800043ce:	8b0d                	andi	a4,a4,3
800043d0:	0722                	slli	a4,a4,0x8
800043d2:	4f94                	lw	a3,24(a5)
800043d4:	cff6f693          	andi	a3,a3,-769
800043d8:	8f55                	or	a4,a4,a3
800043da:	cf98                	sw	a4,24(a5)
}
800043dc:	0001                	nop
800043de:	4472                	lw	s0,28(sp)
800043e0:	6105                	addi	sp,sp,32
800043e2:	8082                	ret

800043e4 <QSPI_AddressModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressModeConfig(QSPI_IOMode_TypeDef mode)
{
800043e4:	1101                	addi	sp,sp,-32
800043e6:	ce22                	sw	s0,28(sp)
800043e8:	1000                	addi	s0,sp,32
800043ea:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ADMOD, mode);
800043ee:	200407b7          	lui	a5,0x20040
800043f2:	fec42703          	lw	a4,-20(s0)
800043f6:	8b0d                	andi	a4,a4,3
800043f8:	0ff77713          	zext.b	a4,a4
800043fc:	8b0d                	andi	a4,a4,3
800043fe:	072a                	slli	a4,a4,0xa
80004400:	4f90                	lw	a2,24(a5)
80004402:	76fd                	lui	a3,0xfffff
80004404:	3ff68693          	addi	a3,a3,1023 # fffff3ff <__data_source_start+0x7fff9d07>
80004408:	8ef1                	and	a3,a3,a2
8000440a:	8f55                	or	a4,a4,a3
8000440c:	cf98                	sw	a4,24(a5)
}
8000440e:	0001                	nop
80004410:	4472                	lw	s0,28(sp)
80004412:	6105                	addi	sp,sp,32
80004414:	8082                	ret

80004416 <QSPI_AddressSizeConfig>:
  * @brief       QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressSizeConfig(QSPI_DataSize_TypeDef size)
{
80004416:	1101                	addi	sp,sp,-32
80004418:	ce22                	sw	s0,28(sp)
8000441a:	1000                	addi	s0,sp,32
8000441c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ADSIZ, size);
80004420:	200407b7          	lui	a5,0x20040
80004424:	fec42703          	lw	a4,-20(s0)
80004428:	8b0d                	andi	a4,a4,3
8000442a:	0ff77713          	zext.b	a4,a4
8000442e:	8b0d                	andi	a4,a4,3
80004430:	0732                	slli	a4,a4,0xc
80004432:	4f90                	lw	a2,24(a5)
80004434:	76f5                	lui	a3,0xffffd
80004436:	16fd                	addi	a3,a3,-1 # ffffcfff <__data_source_start+0x7fff7907>
80004438:	8ef1                	and	a3,a3,a2
8000443a:	8f55                	or	a4,a4,a3
8000443c:	cf98                	sw	a4,24(a5)
}
8000443e:	0001                	nop
80004440:	4472                	lw	s0,28(sp)
80004442:	6105                	addi	sp,sp,32
80004444:	8082                	ret

80004446 <QSPI_AdditionalModeConfig>:
  * @brief         QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalModeConfig(QSPI_IOMode_TypeDef mode)
{
80004446:	1101                	addi	sp,sp,-32
80004448:	ce22                	sw	s0,28(sp)
8000444a:	1000                	addi	s0,sp,32
8000444c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ABMOD, mode);
80004450:	200407b7          	lui	a5,0x20040
80004454:	fec42703          	lw	a4,-20(s0)
80004458:	8b0d                	andi	a4,a4,3
8000445a:	0ff77713          	zext.b	a4,a4
8000445e:	8b0d                	andi	a4,a4,3
80004460:	073a                	slli	a4,a4,0xe
80004462:	4f90                	lw	a2,24(a5)
80004464:	76d1                	lui	a3,0xffff4
80004466:	16fd                	addi	a3,a3,-1 # ffff3fff <__data_source_start+0x7ffee907>
80004468:	8ef1                	and	a3,a3,a2
8000446a:	8f55                	or	a4,a4,a3
8000446c:	cf98                	sw	a4,24(a5)
}
8000446e:	0001                	nop
80004470:	4472                	lw	s0,28(sp)
80004472:	6105                	addi	sp,sp,32
80004474:	8082                	ret

80004476 <QSPI_AdditionalSizeConfig>:
  * @brief        QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalSizeConfig(QSPI_DataSize_TypeDef size)
{
80004476:	1101                	addi	sp,sp,-32
80004478:	ce22                	sw	s0,28(sp)
8000447a:	1000                	addi	s0,sp,32
8000447c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ABSIZ, size);
80004480:	200407b7          	lui	a5,0x20040
80004484:	fec42703          	lw	a4,-20(s0)
80004488:	8b0d                	andi	a4,a4,3
8000448a:	0ff77713          	zext.b	a4,a4
8000448e:	8b0d                	andi	a4,a4,3
80004490:	0742                	slli	a4,a4,0x10
80004492:	4f90                	lw	a2,24(a5)
80004494:	fffd06b7          	lui	a3,0xfffd0
80004498:	16fd                	addi	a3,a3,-1 # fffcffff <__data_source_start+0x7ffca907>
8000449a:	8ef1                	and	a3,a3,a2
8000449c:	8f55                	or	a4,a4,a3
8000449e:	cf98                	sw	a4,24(a5)
}
800044a0:	0001                	nop
800044a2:	4472                	lw	s0,28(sp)
800044a4:	6105                	addi	sp,sp,32
800044a6:	8082                	ret

800044a8 <QSPI_WaitCyclesConfig>:
  * @brief        QuadSPI
  * @param   waitCycles       0  31
  * @retval  void
  */
__STATIC_INLINE void QSPI_WaitCyclesConfig(uint32_t waitCycles)
{
800044a8:	1101                	addi	sp,sp,-32
800044aa:	ce22                	sw	s0,28(sp)
800044ac:	1000                	addi	s0,sp,32
800044ae:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DCYCS(waitCycles));

	WRITE_REG(QSPI->QCC_bit.DCYCS, waitCycles);
800044b2:	200407b7          	lui	a5,0x20040
800044b6:	fec42703          	lw	a4,-20(s0)
800044ba:	8b7d                	andi	a4,a4,31
800044bc:	0ff77713          	zext.b	a4,a4
800044c0:	8b7d                	andi	a4,a4,31
800044c2:	074a                	slli	a4,a4,0x12
800044c4:	4f90                	lw	a2,24(a5)
800044c6:	ff8406b7          	lui	a3,0xff840
800044ca:	16fd                	addi	a3,a3,-1 # ff83ffff <__data_source_start+0x7f83a907>
800044cc:	8ef1                	and	a3,a3,a2
800044ce:	8f55                	or	a4,a4,a3
800044d0:	cf98                	sw	a4,24(a5)
}
800044d2:	0001                	nop
800044d4:	4472                	lw	s0,28(sp)
800044d6:	6105                	addi	sp,sp,32
800044d8:	8082                	ret

800044da <QSPI_DataModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataModeConfig(QSPI_IOMode_TypeDef mode)
{
800044da:	1101                	addi	sp,sp,-32
800044dc:	ce22                	sw	s0,28(sp)
800044de:	1000                	addi	s0,sp,32
800044e0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.DMOD, mode);
800044e4:	200407b7          	lui	a5,0x20040
800044e8:	fec42703          	lw	a4,-20(s0)
800044ec:	8b0d                	andi	a4,a4,3
800044ee:	0ff77713          	zext.b	a4,a4
800044f2:	8b0d                	andi	a4,a4,3
800044f4:	0762                	slli	a4,a4,0x18
800044f6:	4f90                	lw	a2,24(a5)
800044f8:	fd0006b7          	lui	a3,0xfd000
800044fc:	16fd                	addi	a3,a3,-1 # fcffffff <__data_source_start+0x7cffa907>
800044fe:	8ef1                	and	a3,a3,a2
80004500:	8f55                	or	a4,a4,a3
80004502:	cf98                	sw	a4,24(a5)
}
80004504:	0001                	nop
80004506:	4472                	lw	s0,28(sp)
80004508:	6105                	addi	sp,sp,32
8000450a:	8082                	ret

8000450c <QSPI_DataDirectionConfig>:
  * @brief        QuadSPI
  * @param   dir     @ref QSPI_QSPI_Direction_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataDirectionConfig(QSPI_Direction_TypeDef dir)
{
8000450c:	1101                	addi	sp,sp,-32
8000450e:	ce22                	sw	s0,28(sp)
80004510:	1000                	addi	s0,sp,32
80004512:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DIR(dir));

	WRITE_REG(QSPI->QCC_bit.DIOD, dir);
80004516:	200407b7          	lui	a5,0x20040
8000451a:	fec42703          	lw	a4,-20(s0)
8000451e:	8b0d                	andi	a4,a4,3
80004520:	0ff77713          	zext.b	a4,a4
80004524:	8b0d                	andi	a4,a4,3
80004526:	076a                	slli	a4,a4,0x1a
80004528:	4f90                	lw	a2,24(a5)
8000452a:	f40006b7          	lui	a3,0xf4000
8000452e:	16fd                	addi	a3,a3,-1 # f3ffffff <__data_source_start+0x73ffa907>
80004530:	8ef1                	and	a3,a3,a2
80004532:	8f55                	or	a4,a4,a3
80004534:	cf98                	sw	a4,24(a5)
}
80004536:	0001                	nop
80004538:	4472                	lw	s0,28(sp)
8000453a:	6105                	addi	sp,sp,32
8000453c:	8082                	ret

8000453e <QSPI_DataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_QSPI_DataRate_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataRateConfig(QSPI_DataRate_TypeDef dataRate)
{
8000453e:	1101                	addi	sp,sp,-32
80004540:	ce22                	sw	s0,28(sp)
80004542:	1000                	addi	s0,sp,32
80004544:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATARATE(dataRate));

	WRITE_REG(QSPI->QCC_bit.DDRM, dataRate);
80004548:	200407b7          	lui	a5,0x20040
8000454c:	fec42703          	lw	a4,-20(s0)
80004550:	8b05                	andi	a4,a4,1
80004552:	0ff77713          	zext.b	a4,a4
80004556:	077e                	slli	a4,a4,0x1f
80004558:	4f90                	lw	a2,24(a5)
8000455a:	800006b7          	lui	a3,0x80000
8000455e:	fff6c693          	not	a3,a3
80004562:	8ef1                	and	a3,a3,a2
80004564:	8f55                	or	a4,a4,a3
80004566:	cf98                	sw	a4,24(a5)
}
80004568:	0001                	nop
8000456a:	4472                	lw	s0,28(sp)
8000456c:	6105                	addi	sp,sp,32
8000456e:	8082                	ret

80004570 <QSPI_DeInit>:
/**
  * @brief      QSPI   
  * @retval  void
  */
void QSPI_DeInit()
{
80004570:	1141                	addi	sp,sp,-16
80004572:	c606                	sw	ra,12(sp)
80004574:	c422                	sw	s0,8(sp)
80004576:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBClk_QSPI, DISABLE);
80004578:	4581                	li	a1,0
8000457a:	4541                	li	a0,16
8000457c:	3141                	jal	800041fc <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBClk_QSPI, ENABLE);
8000457e:	4585                	li	a1,1
80004580:	4541                	li	a0,16
80004582:	39ad                	jal	800041fc <RCU_AHBRstCmd>
}
80004584:	0001                	nop
80004586:	40b2                	lw	ra,12(sp)
80004588:	4422                	lw	s0,8(sp)
8000458a:	0141                	addi	sp,sp,16
8000458c:	8082                	ret

8000458e <QSPI_SPI_Init>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_SPI_Init(QSPI_SPI_Init_TypeDef* InitStruct)
{
8000458e:	1101                	addi	sp,sp,-32
80004590:	ce06                	sw	ra,28(sp)
80004592:	cc22                	sw	s0,24(sp)
80004594:	1000                	addi	s0,sp,32
80004596:	fea42623          	sw	a0,-20(s0)
	QSPI_ModeConfig(QSPI_Mode_SPI);
8000459a:	4501                	li	a0,0
8000459c:	3979                	jal	8000423a <QSPI_ModeConfig>
	QSPI_SPITransactionModeConfig(InitStruct->IOMode);
8000459e:	fec42783          	lw	a5,-20(s0)
800045a2:	439c                	lw	a5,0(a5)
800045a4:	853e                	mv	a0,a5
800045a6:	3b4d                	jal	80004358 <QSPI_SPITransactionModeConfig>
	QSPI_SPIDataRateConfig(InitStruct->dataRate);
800045a8:	fec42783          	lw	a5,-20(s0)
800045ac:	43dc                	lw	a5,4(a5)
800045ae:	853e                	mv	a0,a5
800045b0:	3b09                	jal	800042c2 <QSPI_SPIDataRateConfig>
	QSPI_SetWordLength(InitStruct->dataWidth);
800045b2:	fec42783          	lw	a5,-20(s0)
800045b6:	479c                	lw	a5,8(a5)
800045b8:	853e                	mv	a0,a5
800045ba:	39d1                	jal	8000428e <QSPI_SetWordLength>
	QSPI_TxCmd(InitStruct->TxEnable);
800045bc:	fec42783          	lw	a5,-20(s0)
800045c0:	47dc                	lw	a5,12(a5)
800045c2:	853e                	mv	a0,a5
800045c4:	3b05                	jal	800042f4 <QSPI_TxCmd>
	QSPI_RxCmd(InitStruct->RxEnable);
800045c6:	fec42783          	lw	a5,-20(s0)
800045ca:	4b9c                	lw	a5,16(a5)
800045cc:	853e                	mv	a0,a5
800045ce:	3ba1                	jal	80004326 <QSPI_RxCmd>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
800045d0:	fec42783          	lw	a5,-20(s0)
800045d4:	4bdc                	lw	a5,20(a5)
800045d6:	853e                	mv	a0,a5
800045d8:	3951                	jal	8000426c <QSPI_SCKDivConfig>
}
800045da:	0001                	nop
800045dc:	40f2                	lw	ra,28(sp)
800045de:	4462                	lw	s0,24(sp)
800045e0:	6105                	addi	sp,sp,32
800045e2:	8082                	ret

800045e4 <QSPI_SPI_StructInit>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_SPI_StructInit(QSPI_SPI_Init_TypeDef* InitStruct)
{
800045e4:	1101                	addi	sp,sp,-32
800045e6:	ce22                	sw	s0,28(sp)
800045e8:	1000                	addi	s0,sp,32
800045ea:	fea42623          	sw	a0,-20(s0)
    InitStruct->IOMode = QSPI_SPI_IOMode_Single;
800045ee:	fec42783          	lw	a5,-20(s0)
800045f2:	0007a023          	sw	zero,0(a5) # 20040000 <STACK_SIZE+0x2003f800>
    InitStruct->dataRate = QSPI_SPI_DataRate_Single;
800045f6:	fec42783          	lw	a5,-20(s0)
800045fa:	0007a223          	sw	zero,4(a5)
    InitStruct->dataWidth = 0x1;
800045fe:	fec42783          	lw	a5,-20(s0)
80004602:	4705                	li	a4,1
80004604:	c798                	sw	a4,8(a5)
    InitStruct->TxEnable = DISABLE;
80004606:	fec42783          	lw	a5,-20(s0)
8000460a:	0007a623          	sw	zero,12(a5)
    InitStruct->RxEnable = DISABLE;
8000460e:	fec42783          	lw	a5,-20(s0)
80004612:	0007a823          	sw	zero,16(a5)
    InitStruct->SCKDiv = 0x0;
80004616:	fec42783          	lw	a5,-20(s0)
8000461a:	0007aa23          	sw	zero,20(a5)
}
8000461e:	0001                	nop
80004620:	4472                	lw	s0,28(sp)
80004622:	6105                	addi	sp,sp,32
80004624:	8082                	ret

80004626 <QSPI_Init>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_Init(QSPI_Init_TypeDef* InitStruct)
{
80004626:	1101                	addi	sp,sp,-32
80004628:	ce06                	sw	ra,28(sp)
8000462a:	cc22                	sw	s0,24(sp)
8000462c:	1000                	addi	s0,sp,32
8000462e:	fea42623          	sw	a0,-20(s0)
    QSPI_ModeConfig(QSPI_Mode_QSPI);
80004632:	4509                	li	a0,2
80004634:	3119                	jal	8000423a <QSPI_ModeConfig>

	QSPI_InstructionConfig(InitStruct->instruction);
80004636:	fec42783          	lw	a5,-20(s0)
8000463a:	0007c783          	lbu	a5,0(a5)
8000463e:	853e                	mv	a0,a5
80004640:	3b99                	jal	80004396 <QSPI_InstructionConfig>
	QSPI_InstructionModeConfig(InitStruct->instructionMode);
80004642:	fec42783          	lw	a5,-20(s0)
80004646:	43dc                	lw	a5,4(a5)
80004648:	853e                	mv	a0,a5
8000464a:	33b5                	jal	800043b6 <QSPI_InstructionModeConfig>
	QSPI_AddressModeConfig(InitStruct->addressMode);
8000464c:	fec42783          	lw	a5,-20(s0)
80004650:	479c                	lw	a5,8(a5)
80004652:	853e                	mv	a0,a5
80004654:	3b41                	jal	800043e4 <QSPI_AddressModeConfig>
	QSPI_AddressSizeConfig(InitStruct->addressSize);
80004656:	fec42783          	lw	a5,-20(s0)
8000465a:	47dc                	lw	a5,12(a5)
8000465c:	853e                	mv	a0,a5
8000465e:	3b65                	jal	80004416 <QSPI_AddressSizeConfig>
	QSPI_AdditionalModeConfig(InitStruct->additionalMode);
80004660:	fec42783          	lw	a5,-20(s0)
80004664:	4b9c                	lw	a5,16(a5)
80004666:	853e                	mv	a0,a5
80004668:	3bf9                	jal	80004446 <QSPI_AdditionalModeConfig>
	QSPI_AdditionalSizeConfig(InitStruct->additionalSize);
8000466a:	fec42783          	lw	a5,-20(s0)
8000466e:	4bdc                	lw	a5,20(a5)
80004670:	853e                	mv	a0,a5
80004672:	3511                	jal	80004476 <QSPI_AdditionalSizeConfig>
	QSPI_WaitCyclesConfig(InitStruct->waitCycles);
80004674:	fec42783          	lw	a5,-20(s0)
80004678:	4f9c                	lw	a5,24(a5)
8000467a:	853e                	mv	a0,a5
8000467c:	3535                	jal	800044a8 <QSPI_WaitCyclesConfig>
	QSPI_DataModeConfig(InitStruct->dataMode);
8000467e:	fec42783          	lw	a5,-20(s0)
80004682:	4fdc                	lw	a5,28(a5)
80004684:	853e                	mv	a0,a5
80004686:	3d91                	jal	800044da <QSPI_DataModeConfig>
	QSPI_DataDirectionConfig(InitStruct->dataDirection);
80004688:	fec42783          	lw	a5,-20(s0)
8000468c:	539c                	lw	a5,32(a5)
8000468e:	853e                	mv	a0,a5
80004690:	3db5                	jal	8000450c <QSPI_DataDirectionConfig>
	QSPI_DataRateConfig(InitStruct->dataRate);
80004692:	fec42783          	lw	a5,-20(s0)
80004696:	53dc                	lw	a5,36(a5)
80004698:	853e                	mv	a0,a5
8000469a:	3555                	jal	8000453e <QSPI_DataRateConfig>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
8000469c:	fec42783          	lw	a5,-20(s0)
800046a0:	579c                	lw	a5,40(a5)
800046a2:	853e                	mv	a0,a5
800046a4:	36e1                	jal	8000426c <QSPI_SCKDivConfig>
}
800046a6:	0001                	nop
800046a8:	40f2                	lw	ra,28(sp)
800046aa:	4462                	lw	s0,24(sp)
800046ac:	6105                	addi	sp,sp,32
800046ae:	8082                	ret

800046b0 <QSPI_StructInit>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_StructInit(QSPI_Init_TypeDef* InitStruct)
{
800046b0:	1101                	addi	sp,sp,-32
800046b2:	ce22                	sw	s0,28(sp)
800046b4:	1000                	addi	s0,sp,32
800046b6:	fea42623          	sw	a0,-20(s0)
	InitStruct->instruction = 0x0;
800046ba:	fec42783          	lw	a5,-20(s0)
800046be:	00078023          	sb	zero,0(a5)
	InitStruct->instructionMode = QSPI_Lines_No;
800046c2:	fec42783          	lw	a5,-20(s0)
800046c6:	0007a223          	sw	zero,4(a5)
	InitStruct->addressMode = QSPI_Lines_No;
800046ca:	fec42783          	lw	a5,-20(s0)
800046ce:	0007a423          	sw	zero,8(a5)
	InitStruct->addressSize = QSPI_DataSize_8;
800046d2:	fec42783          	lw	a5,-20(s0)
800046d6:	0007a623          	sw	zero,12(a5)
	InitStruct->additionalMode = QSPI_Lines_No;
800046da:	fec42783          	lw	a5,-20(s0)
800046de:	0007a823          	sw	zero,16(a5)
	InitStruct->additionalSize = QSPI_DataSize_8;
800046e2:	fec42783          	lw	a5,-20(s0)
800046e6:	0007aa23          	sw	zero,20(a5)
	InitStruct->waitCycles = 0x0;
800046ea:	fec42783          	lw	a5,-20(s0)
800046ee:	0007ac23          	sw	zero,24(a5)
	InitStruct->dataMode = QSPI_Lines_No;
800046f2:	fec42783          	lw	a5,-20(s0)
800046f6:	0007ae23          	sw	zero,28(a5)
	InitStruct->dataDirection = QSPI_Direction_Write;
800046fa:	fec42783          	lw	a5,-20(s0)
800046fe:	0207a023          	sw	zero,32(a5)
	InitStruct->dataRate = QSPI_DataRate_Single;
80004702:	fec42783          	lw	a5,-20(s0)
80004706:	0207a223          	sw	zero,36(a5)
	InitStruct->SCKDiv = 0x0;
8000470a:	fec42783          	lw	a5,-20(s0)
8000470e:	0207a423          	sw	zero,40(a5)
}
80004712:	0001                	nop
80004714:	4472                	lw	s0,28(sp)
80004716:	6105                	addi	sp,sp,32
80004718:	8082                	ret

8000471a <RCU_SysClkConfig>:
{
8000471a:	1101                	addi	sp,sp,-32
8000471c:	ce22                	sw	s0,28(sp)
8000471e:	1000                	addi	s0,sp,32
80004720:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(RCU->SYSCLKCFG_bit.SRC, SysClk);
80004724:	3000e7b7          	lui	a5,0x3000e
80004728:	fec42703          	lw	a4,-20(s0)
8000472c:	8b0d                	andi	a4,a4,3
8000472e:	0ff77713          	zext.b	a4,a4
80004732:	8b0d                	andi	a4,a4,3
80004734:	5b94                	lw	a3,48(a5)
80004736:	9af1                	andi	a3,a3,-4
80004738:	8f55                	or	a4,a4,a3
8000473a:	db98                	sw	a4,48(a5)
}
8000473c:	0001                	nop
8000473e:	4472                	lw	s0,28(sp)
80004740:	6105                	addi	sp,sp,32
80004742:	8082                	ret

80004744 <RCU_SysClkStatus>:
{
80004744:	1141                	addi	sp,sp,-16
80004746:	c622                	sw	s0,12(sp)
80004748:	0800                	addi	s0,sp,16
    return (RCU_SysClk_TypeDef)READ_REG(RCU->CLKSTAT_bit.SRC);
8000474a:	3000e7b7          	lui	a5,0x3000e
8000474e:	5fdc                	lw	a5,60(a5)
80004750:	8b8d                	andi	a5,a5,3
80004752:	0ff7f793          	zext.b	a5,a5
}
80004756:	853e                	mv	a0,a5
80004758:	4432                	lw	s0,12(sp)
8000475a:	0141                	addi	sp,sp,16
8000475c:	8082                	ret

8000475e <getSysClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysClkFreq(RCU_SysClk_TypeDef Clk)
{
8000475e:	7179                	addi	sp,sp,-48
80004760:	d622                	sw	s0,44(sp)
80004762:	1800                	addi	s0,sp,48
80004764:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80004768:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
8000476c:	fdc42703          	lw	a4,-36(s0)
80004770:	478d                	li	a5,3
80004772:	02f70063          	beq	a4,a5,80004792 <getSysClkFreq+0x34>
80004776:	fdc42703          	lw	a4,-36(s0)
8000477a:	478d                	li	a5,3
8000477c:	00e7ee63          	bltu	a5,a4,80004798 <getSysClkFreq+0x3a>
80004780:	fdc42703          	lw	a4,-36(s0)
80004784:	4789                	li	a5,2
80004786:	00f70863          	beq	a4,a5,80004796 <getSysClkFreq+0x38>
8000478a:	fdc42703          	lw	a4,-36(s0)
8000478e:	4789                	li	a5,2
80004790:	a021                	j	80004798 <getSysClkFreq+0x3a>
    case RCU_SysClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysPLL0ClkFreq();
        break;
    case RCU_SysClk_LsiClk:
        //clk_freq = RCU_GetLsiClkFreq();
        break;
80004792:	0001                	nop
80004794:	a011                	j	80004798 <getSysClkFreq+0x3a>
        break;
80004796:	0001                	nop
    }

    return clk_freq;
80004798:	fec42783          	lw	a5,-20(s0)
}
8000479c:	853e                	mv	a0,a5
8000479e:	5432                	lw	s0,44(sp)
800047a0:	6145                	addi	sp,sp,48
800047a2:	8082                	ret

800047a4 <getPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
800047a4:	7179                	addi	sp,sp,-48
800047a6:	d622                	sw	s0,44(sp)
800047a8:	1800                	addi	s0,sp,48
800047aa:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
800047ae:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
800047b2:	fdc42703          	lw	a4,-36(s0)
800047b6:	478d                	li	a5,3
800047b8:	02f70063          	beq	a4,a5,800047d8 <getPeriphClkFreq+0x34>
800047bc:	fdc42703          	lw	a4,-36(s0)
800047c0:	478d                	li	a5,3
800047c2:	00e7ee63          	bltu	a5,a4,800047de <getPeriphClkFreq+0x3a>
800047c6:	fdc42703          	lw	a4,-36(s0)
800047ca:	4789                	li	a5,2
800047cc:	00f70863          	beq	a4,a5,800047dc <getPeriphClkFreq+0x38>
800047d0:	fdc42703          	lw	a4,-36(s0)
800047d4:	4789                	li	a5,2
800047d6:	a021                	j	800047de <getPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetPLLDivClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLExtClkFreq();
        break;
800047d8:	0001                	nop
800047da:	a011                	j	800047de <getPeriphClkFreq+0x3a>
        break;
800047dc:	0001                	nop
    }

    return clk_freq;
800047de:	fec42783          	lw	a5,-20(s0)
}
800047e2:	853e                	mv	a0,a5
800047e4:	5432                	lw	s0,44(sp)
800047e6:	6145                	addi	sp,sp,48
800047e8:	8082                	ret

800047ea <getSysPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
800047ea:	7179                	addi	sp,sp,-48
800047ec:	d622                	sw	s0,44(sp)
800047ee:	1800                	addi	s0,sp,48
800047f0:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
800047f4:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
800047f8:	fdc42703          	lw	a4,-36(s0)
800047fc:	478d                	li	a5,3
800047fe:	02f70063          	beq	a4,a5,8000481e <getSysPeriphClkFreq+0x34>
80004802:	fdc42703          	lw	a4,-36(s0)
80004806:	478d                	li	a5,3
80004808:	00e7ee63          	bltu	a5,a4,80004824 <getSysPeriphClkFreq+0x3a>
8000480c:	fdc42703          	lw	a4,-36(s0)
80004810:	4789                	li	a5,2
80004812:	00f70863          	beq	a4,a5,80004822 <getSysPeriphClkFreq+0x38>
80004816:	fdc42703          	lw	a4,-36(s0)
8000481a:	4789                	li	a5,2
8000481c:	a021                	j	80004824 <getSysPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLClkFreq();
        break;
8000481e:	0001                	nop
80004820:	a011                	j	80004824 <getSysPeriphClkFreq+0x3a>
        break;
80004822:	0001                	nop
    }

    return clk_freq;
80004824:	fec42783          	lw	a5,-20(s0)
}
80004828:	853e                	mv	a0,a5
8000482a:	5432                	lw	s0,44(sp)
8000482c:	6145                	addi	sp,sp,48
8000482e:	8082                	ret

80004830 <RCU_GetHSIClkFreq>:
/**
  * @brief        HSICLK
  * @retval  Val   
  */
uint32_t RCU_GetHSIClkFreq()
{
80004830:	1141                	addi	sp,sp,-16
80004832:	c622                	sw	s0,12(sp)
80004834:	0800                	addi	s0,sp,16
    return HSICLK_VAL;
80004836:	000f47b7          	lui	a5,0xf4
8000483a:	24078793          	addi	a5,a5,576 # f4240 <STACK_SIZE+0xf3a40>
}
8000483e:	853e                	mv	a0,a5
80004840:	4432                	lw	s0,12(sp)
80004842:	0141                	addi	sp,sp,16
80004844:	8082                	ret

80004846 <RCU_GetHSEClkFreq>:
/**
  * @brief        HSECLK
  * @retval  Val   
  */
uint32_t RCU_GetHSEClkFreq()
{
80004846:	1141                	addi	sp,sp,-16
80004848:	c622                	sw	s0,12(sp)
8000484a:	0800                	addi	s0,sp,16
    return HSECLK_VAL;
8000484c:	00f427b7          	lui	a5,0xf42
80004850:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
}
80004854:	853e                	mv	a0,a5
80004856:	4432                	lw	s0,12(sp)
80004858:	0141                	addi	sp,sp,16
8000485a:	8082                	ret

8000485c <RCU_GetLsiClkFreq1>:
/**
  * @brief        LSICLK
  * @retval  Val   
  */
uint32_t RCU_GetLsiClkFreq1()
{
8000485c:	1141                	addi	sp,sp,-16
8000485e:	c622                	sw	s0,12(sp)
80004860:	0800                	addi	s0,sp,16
    return (uint32_t)LSICLK_VAL;
80004862:	67a1                	lui	a5,0x8
80004864:	d0078793          	addi	a5,a5,-768 # 7d00 <STACK_SIZE+0x7500>
}
80004868:	853e                	mv	a0,a5
8000486a:	4432                	lw	s0,12(sp)
8000486c:	0141                	addi	sp,sp,16
8000486e:	8082                	ret

80004870 <RCU_GetSysPLL0ClkFreq1>:
/**
  * @brief        SYSPLL0CLK
  * @retval  Val   
  */
uint32_t RCU_GetSysPLL0ClkFreq1()
{
80004870:	7179                	addi	sp,sp,-48
80004872:	d622                	sw	s0,44(sp)
80004874:	1800                	addi	s0,sp,48
    uint32_t pll_div0a, pll_div0b, pll_div1a, pll_div1b , pll_fracdiv, pll_fbdiv, pll_refdiv, pll_refclk;

    pll_div0a = READ_REG(RCU->PLLSYSCFG0_bit.PD0A)+1;
80004876:	3000e7b7          	lui	a5,0x3000e
8000487a:	4bbc                	lw	a5,80(a5)
8000487c:	83b5                	srli	a5,a5,0xd
8000487e:	8b9d                	andi	a5,a5,7
80004880:	0ff7f793          	zext.b	a5,a5
80004884:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80004886:	fef42623          	sw	a5,-20(s0)
    pll_div0b = READ_REG(RCU->PLLSYSCFG0_bit.PD0B)+1;
8000488a:	3000e7b7          	lui	a5,0x3000e
8000488e:	4bbc                	lw	a5,80(a5)
80004890:	83c1                	srli	a5,a5,0x10
80004892:	03f7f793          	andi	a5,a5,63
80004896:	0ff7f793          	zext.b	a5,a5
8000489a:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
8000489c:	fef42423          	sw	a5,-24(s0)
    pll_fbdiv = READ_REG(RCU->PLLSYSCFG2_bit.FBDIV);
800048a0:	3000e7b7          	lui	a5,0x3000e
800048a4:	4fbc                	lw	a5,88(a5)
800048a6:	873e                	mv	a4,a5
800048a8:	6785                	lui	a5,0x1
800048aa:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
800048ac:	8ff9                	and	a5,a5,a4
800048ae:	07c2                	slli	a5,a5,0x10
800048b0:	83c1                	srli	a5,a5,0x10
800048b2:	fef42223          	sw	a5,-28(s0)
    pll_refdiv = READ_REG(RCU->PLLSYSCFG0_bit.REFDIV);
800048b6:	3000e7b7          	lui	a5,0x3000e
800048ba:	4bbc                	lw	a5,80(a5)
800048bc:	839d                	srli	a5,a5,0x7
800048be:	03f7f793          	andi	a5,a5,63
800048c2:	0ff7f793          	zext.b	a5,a5
800048c6:	fef42023          	sw	a5,-32(s0)
    pll_refclk = HSECLK_VAL;
800048ca:	00f427b7          	lui	a5,0xf42
800048ce:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
800048d2:	fcf42e23          	sw	a5,-36(s0)

    return (uint32_t)((pll_refclk * pll_fbdiv) / (pll_refdiv * pll_div0a * pll_div0b));
800048d6:	fdc42703          	lw	a4,-36(s0)
800048da:	fe442783          	lw	a5,-28(s0)
800048de:	02f70733          	mul	a4,a4,a5
800048e2:	fe042683          	lw	a3,-32(s0)
800048e6:	fec42783          	lw	a5,-20(s0)
800048ea:	02f686b3          	mul	a3,a3,a5
800048ee:	fe842783          	lw	a5,-24(s0)
800048f2:	02f687b3          	mul	a5,a3,a5
800048f6:	02f757b3          	divu	a5,a4,a5
}
800048fa:	853e                	mv	a0,a5
800048fc:	5432                	lw	s0,44(sp)
800048fe:	6145                	addi	sp,sp,48
80004900:	8082                	ret

80004902 <RCU_GetSysClkFreq>:
/**
  * @brief      SYSCLK
  * @retval  Val   
  */
uint32_t RCU_GetSysClkFreq()
{
80004902:	1101                	addi	sp,sp,-32
80004904:	ce06                	sw	ra,28(sp)
80004906:	cc22                	sw	s0,24(sp)
80004908:	1000                	addi	s0,sp,32
    RCU_SysClk_TypeDef sys_clk;

    sys_clk = RCU_SysClkStatus();
8000490a:	3d2d                	jal	80004744 <RCU_SysClkStatus>
8000490c:	fea42623          	sw	a0,-20(s0)

    return getSysClkFreq(sys_clk);
80004910:	fec42503          	lw	a0,-20(s0)
80004914:	35a9                	jal	8000475e <getSysClkFreq>
80004916:	87aa                	mv	a5,a0
}
80004918:	853e                	mv	a0,a5
8000491a:	40f2                	lw	ra,28(sp)
8000491c:	4462                	lw	s0,24(sp)
8000491e:	6105                	addi	sp,sp,32
80004920:	8082                	ret

80004922 <RCU_GetUARTClkFreq>:
  * @brief      UARTCLK
  * @param   UARTx_Num     UART
  * @retval  Val   
  */
uint32_t RCU_GetUARTClkFreq(UART_Num_TypeDef UARTx_Num)
{
80004922:	7179                	addi	sp,sp,-48
80004924:	d606                	sw	ra,44(sp)
80004926:	d422                	sw	s0,40(sp)
80004928:	1800                	addi	s0,sp,48
8000492a:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef uart_clk;
    uint32_t div_val;

    uart_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.CLKSEL);
8000492e:	3000e737          	lui	a4,0x3000e
80004932:	fdc42783          	lw	a5,-36(s0)
80004936:	07f1                	addi	a5,a5,28
80004938:	078a                	slli	a5,a5,0x2
8000493a:	97ba                	add	a5,a5,a4
8000493c:	439c                	lw	a5,0(a5)
8000493e:	83c1                	srli	a5,a5,0x10
80004940:	8b8d                	andi	a5,a5,3
80004942:	0ff7f793          	zext.b	a5,a5
80004946:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVEN))
8000494a:	3000e737          	lui	a4,0x3000e
8000494e:	fdc42783          	lw	a5,-36(s0)
80004952:	07f1                	addi	a5,a5,28
80004954:	078a                	slli	a5,a5,0x2
80004956:	97ba                	add	a5,a5,a4
80004958:	439c                	lw	a5,0(a5)
8000495a:	83d1                	srli	a5,a5,0x14
8000495c:	8b85                	andi	a5,a5,1
8000495e:	0ff7f793          	zext.b	a5,a5
80004962:	c39d                	beqz	a5,80004988 <RCU_GetUARTClkFreq+0x66>
        div_val = 2 * (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVN) + 1);
80004964:	3000e737          	lui	a4,0x3000e
80004968:	fdc42783          	lw	a5,-36(s0)
8000496c:	07f1                	addi	a5,a5,28
8000496e:	078a                	slli	a5,a5,0x2
80004970:	97ba                	add	a5,a5,a4
80004972:	439c                	lw	a5,0(a5)
80004974:	83e1                	srli	a5,a5,0x18
80004976:	03f7f793          	andi	a5,a5,63
8000497a:	0ff7f793          	zext.b	a5,a5
8000497e:	0785                	addi	a5,a5,1
80004980:	0786                	slli	a5,a5,0x1
80004982:	fef42623          	sw	a5,-20(s0)
80004986:	a021                	j	8000498e <RCU_GetUARTClkFreq+0x6c>
    else
        div_val = 1;
80004988:	4785                	li	a5,1
8000498a:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(uart_clk) / div_val;
8000498e:	fe842503          	lw	a0,-24(s0)
80004992:	3d09                	jal	800047a4 <getPeriphClkFreq>
80004994:	872a                	mv	a4,a0
80004996:	fec42783          	lw	a5,-20(s0)
8000499a:	02f757b3          	divu	a5,a4,a5
}
8000499e:	853e                	mv	a0,a5
800049a0:	50b2                	lw	ra,44(sp)
800049a2:	5422                	lw	s0,40(sp)
800049a4:	6145                	addi	sp,sp,48
800049a6:	8082                	ret

800049a8 <RCU_GetSPIClkFreq>:
  * @brief      SPICLK
  * @param   SPIx_Num     SPI
  * @retval  Val   
  */
uint32_t RCU_GetSPIClkFreq(SPI_Num_TypeDef SPIx_Num)
{
800049a8:	7179                	addi	sp,sp,-48
800049aa:	d606                	sw	ra,44(sp)
800049ac:	d422                	sw	s0,40(sp)
800049ae:	1800                	addi	s0,sp,48
800049b0:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef spi_clk;
    uint32_t div_val;

    spi_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.CLKSEL);
800049b4:	3000e737          	lui	a4,0x3000e
800049b8:	fdc42783          	lw	a5,-36(s0)
800049bc:	02478793          	addi	a5,a5,36
800049c0:	078a                	slli	a5,a5,0x2
800049c2:	97ba                	add	a5,a5,a4
800049c4:	43dc                	lw	a5,4(a5)
800049c6:	83c1                	srli	a5,a5,0x10
800049c8:	8b8d                	andi	a5,a5,3
800049ca:	0ff7f793          	zext.b	a5,a5
800049ce:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVEN))
800049d2:	3000e737          	lui	a4,0x3000e
800049d6:	fdc42783          	lw	a5,-36(s0)
800049da:	02478793          	addi	a5,a5,36
800049de:	078a                	slli	a5,a5,0x2
800049e0:	97ba                	add	a5,a5,a4
800049e2:	43dc                	lw	a5,4(a5)
800049e4:	83d1                	srli	a5,a5,0x14
800049e6:	8b85                	andi	a5,a5,1
800049e8:	0ff7f793          	zext.b	a5,a5
800049ec:	c785                	beqz	a5,80004a14 <RCU_GetSPIClkFreq+0x6c>
        div_val = 2 * (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVN) + 1);
800049ee:	3000e737          	lui	a4,0x3000e
800049f2:	fdc42783          	lw	a5,-36(s0)
800049f6:	02478793          	addi	a5,a5,36
800049fa:	078a                	slli	a5,a5,0x2
800049fc:	97ba                	add	a5,a5,a4
800049fe:	43dc                	lw	a5,4(a5)
80004a00:	83e1                	srli	a5,a5,0x18
80004a02:	03f7f793          	andi	a5,a5,63
80004a06:	0ff7f793          	zext.b	a5,a5
80004a0a:	0785                	addi	a5,a5,1
80004a0c:	0786                	slli	a5,a5,0x1
80004a0e:	fef42623          	sw	a5,-20(s0)
80004a12:	a021                	j	80004a1a <RCU_GetSPIClkFreq+0x72>
    else
        div_val = 1;
80004a14:	4785                	li	a5,1
80004a16:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(spi_clk) / div_val;
80004a1a:	fe842503          	lw	a0,-24(s0)
80004a1e:	3359                	jal	800047a4 <getPeriphClkFreq>
80004a20:	872a                	mv	a4,a0
80004a22:	fec42783          	lw	a5,-20(s0)
80004a26:	02f757b3          	divu	a5,a4,a5
}
80004a2a:	853e                	mv	a0,a5
80004a2c:	50b2                	lw	ra,44(sp)
80004a2e:	5422                	lw	s0,40(sp)
80004a30:	6145                	addi	sp,sp,48
80004a32:	8082                	ret

80004a34 <RCU_GetADCSARClkFreq>:
/**
  * @brief      ADCCLK
  * @retval  Val   
  */
uint32_t RCU_GetADCSARClkFreq()
{
80004a34:	1101                	addi	sp,sp,-32
80004a36:	ce06                	sw	ra,28(sp)
80004a38:	cc22                	sw	s0,24(sp)
80004a3a:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef adc_clk;
    uint32_t div_val;

    adc_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->ADCSARCLKCFG_bit.CLKSEL);
80004a3c:	3000e7b7          	lui	a5,0x3000e
80004a40:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80004a44:	83c1                	srli	a5,a5,0x10
80004a46:	8b8d                	andi	a5,a5,3
80004a48:	0ff7f793          	zext.b	a5,a5
80004a4c:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->ADCSARCLKCFG_bit.DIVEN))
80004a50:	3000e7b7          	lui	a5,0x3000e
80004a54:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80004a58:	83d1                	srli	a5,a5,0x14
80004a5a:	8b85                	andi	a5,a5,1
80004a5c:	0ff7f793          	zext.b	a5,a5
80004a60:	cf99                	beqz	a5,80004a7e <RCU_GetADCSARClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->ADCSARCLKCFG_bit.DIVN) + 1);
80004a62:	3000e7b7          	lui	a5,0x3000e
80004a66:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80004a6a:	83e1                	srli	a5,a5,0x18
80004a6c:	03f7f793          	andi	a5,a5,63
80004a70:	0ff7f793          	zext.b	a5,a5
80004a74:	0785                	addi	a5,a5,1
80004a76:	0786                	slli	a5,a5,0x1
80004a78:	fef42623          	sw	a5,-20(s0)
80004a7c:	a021                	j	80004a84 <RCU_GetADCSARClkFreq+0x50>
    else
        div_val = 1;
80004a7e:	4785                	li	a5,1
80004a80:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(adc_clk) / div_val;
80004a84:	fe842503          	lw	a0,-24(s0)
80004a88:	3b31                	jal	800047a4 <getPeriphClkFreq>
80004a8a:	872a                	mv	a4,a0
80004a8c:	fec42783          	lw	a5,-20(s0)
80004a90:	02f757b3          	divu	a5,a4,a5
}
80004a94:	853e                	mv	a0,a5
80004a96:	40f2                	lw	ra,28(sp)
80004a98:	4462                	lw	s0,24(sp)
80004a9a:	6105                	addi	sp,sp,32
80004a9c:	8082                	ret

80004a9e <RCU_GetWDTClkFreq>:
/**
  * @brief      WDTCLK
  * @retval  Val   
  */
uint32_t RCU_GetWDTClkFreq()
{
80004a9e:	1101                	addi	sp,sp,-32
80004aa0:	ce06                	sw	ra,28(sp)
80004aa2:	cc22                	sw	s0,24(sp)
80004aa4:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef wdt_clk;
    uint32_t div_val;

    wdt_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->WDOGCLKCFG_bit.CLKSEL);
80004aa6:	3000e7b7          	lui	a5,0x3000e
80004aaa:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004aae:	83c1                	srli	a5,a5,0x10
80004ab0:	8b8d                	andi	a5,a5,3
80004ab2:	0ff7f793          	zext.b	a5,a5
80004ab6:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->WDOGCLKCFG_bit.DIVEN))
80004aba:	3000e7b7          	lui	a5,0x3000e
80004abe:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004ac2:	83d1                	srli	a5,a5,0x14
80004ac4:	8b85                	andi	a5,a5,1
80004ac6:	0ff7f793          	zext.b	a5,a5
80004aca:	cf99                	beqz	a5,80004ae8 <RCU_GetWDTClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->WDOGCLKCFG_bit.DIVN) + 1);
80004acc:	3000e7b7          	lui	a5,0x3000e
80004ad0:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80004ad4:	83e1                	srli	a5,a5,0x18
80004ad6:	03f7f793          	andi	a5,a5,63
80004ada:	0ff7f793          	zext.b	a5,a5
80004ade:	0785                	addi	a5,a5,1
80004ae0:	0786                	slli	a5,a5,0x1
80004ae2:	fef42623          	sw	a5,-20(s0)
80004ae6:	a021                	j	80004aee <RCU_GetWDTClkFreq+0x50>
    else
        div_val = 1;
80004ae8:	4785                	li	a5,1
80004aea:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(wdt_clk) / div_val;
80004aee:	fe842503          	lw	a0,-24(s0)
80004af2:	39e5                	jal	800047ea <getSysPeriphClkFreq>
80004af4:	872a                	mv	a4,a0
80004af6:	fec42783          	lw	a5,-20(s0)
80004afa:	02f757b3          	divu	a5,a4,a5
}
80004afe:	853e                	mv	a0,a5
80004b00:	40f2                	lw	ra,28(sp)
80004b02:	4462                	lw	s0,24(sp)
80004b04:	6105                	addi	sp,sp,32
80004b06:	8082                	ret

80004b08 <RCU_GetClkOutFreq>:
/**
  * @brief      CLKOUT
  * @retval  Val   
  */
uint32_t RCU_GetClkOutFreq()
{
80004b08:	1101                	addi	sp,sp,-32
80004b0a:	ce06                	sw	ra,28(sp)
80004b0c:	cc22                	sw	s0,24(sp)
80004b0e:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef clkout;
    uint32_t div_val;

    clkout = (RCU_PeriphClk_TypeDef)READ_REG(RCU->CLKOUTCFG_bit.CLKSEL);
80004b10:	3000e7b7          	lui	a5,0x3000e
80004b14:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80004b18:	8391                	srli	a5,a5,0x4
80004b1a:	8b8d                	andi	a5,a5,3
80004b1c:	0ff7f793          	zext.b	a5,a5
80004b20:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->CLKOUTCFG_bit.DIVEN))
80004b24:	3000e7b7          	lui	a5,0x3000e
80004b28:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80004b2c:	83b1                	srli	a5,a5,0xc
80004b2e:	8b85                	andi	a5,a5,1
80004b30:	0ff7f793          	zext.b	a5,a5
80004b34:	cf81                	beqz	a5,80004b4c <RCU_GetClkOutFreq+0x44>
        div_val = 2 * (READ_REG(RCU->CLKOUTCFG_bit.DIVN) + 1);
80004b36:	3000e7b7          	lui	a5,0x3000e
80004b3a:	0be7d783          	lhu	a5,190(a5) # 3000e0be <STACK_SIZE+0x3000d8be>
80004b3e:	07c2                	slli	a5,a5,0x10
80004b40:	83c1                	srli	a5,a5,0x10
80004b42:	0785                	addi	a5,a5,1
80004b44:	0786                	slli	a5,a5,0x1
80004b46:	fef42623          	sw	a5,-20(s0)
80004b4a:	a021                	j	80004b52 <RCU_GetClkOutFreq+0x4a>
    else
        div_val = 1;
80004b4c:	4785                	li	a5,1
80004b4e:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(clkout) / div_val;
80004b52:	fe842503          	lw	a0,-24(s0)
80004b56:	3951                	jal	800047ea <getSysPeriphClkFreq>
80004b58:	872a                	mv	a4,a0
80004b5a:	fec42783          	lw	a5,-20(s0)
80004b5e:	02f757b3          	divu	a5,a4,a5
}
80004b62:	853e                	mv	a0,a5
80004b64:	40f2                	lw	ra,28(sp)
80004b66:	4462                	lw	s0,24(sp)
80004b68:	6105                	addi	sp,sp,32
80004b6a:	8082                	ret

80004b6c <RCU_PLL_Init>:
  * @param      InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                            
  * @retval     Status
  */
OperationStatus RCU_PLL_Init(RCU_PLL_Init_TypeDef* InitStruct)
{
80004b6c:	7179                	addi	sp,sp,-48
80004b6e:	d622                	sw	s0,44(sp)
80004b70:	1800                	addi	s0,sp,48
80004b72:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_PLLCLK_LOCK_TIMEOUT;
80004b76:	6789                	lui	a5,0x2
80004b78:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80004b7c:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80004b80:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_RCU_PLL_REF_DIV(InitStruct->RefDiv));
    assert_param(IS_RCU_PLL_REF(InitStruct->Ref));
    assert_param(IS_RCU_PLL_DIV1(InitStruct->Div1));
    assert_param(IS_RCU_PLL_DIV2(InitStruct->Div2));

    CLEAR_BIT(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_BYP_Msk | RCU_PLLSYSCFG0_PLLEN_Msk);
80004b84:	3000e7b7          	lui	a5,0x3000e
80004b88:	4bb8                	lw	a4,80(a5)
80004b8a:	3000e7b7          	lui	a5,0x3000e
80004b8e:	9b61                	andi	a4,a4,-8
80004b90:	cbb8                	sw	a4,80(a5)
    MODIFY_REG(RCU->PLLSYSCFG0, (RCU_PLLSYSCFG0_REFDIV_Msk | RCU_PLLSYSCFG0_PD0A_Msk | RCU_PLLSYSCFG0_PD0B_Msk),
80004b92:	3000e7b7          	lui	a5,0x3000e
80004b96:	4bb8                	lw	a4,80(a5)
80004b98:	ffc007b7          	lui	a5,0xffc00
80004b9c:	07f78793          	addi	a5,a5,127 # ffc0007f <__data_source_start+0x7fbfa987>
80004ba0:	00f776b3          	and	a3,a4,a5
80004ba4:	fdc42783          	lw	a5,-36(s0)
80004ba8:	43dc                	lw	a5,4(a5)
80004baa:	00779713          	slli	a4,a5,0x7
80004bae:	fdc42783          	lw	a5,-36(s0)
80004bb2:	4b9c                	lw	a5,16(a5)
80004bb4:	07b6                	slli	a5,a5,0xd
80004bb6:	8f5d                	or	a4,a4,a5
80004bb8:	fdc42783          	lw	a5,-36(s0)
80004bbc:	4bdc                	lw	a5,20(a5)
80004bbe:	07c2                	slli	a5,a5,0x10
80004bc0:	8f5d                	or	a4,a4,a5
80004bc2:	3000e7b7          	lui	a5,0x3000e
80004bc6:	8f55                	or	a4,a4,a3
80004bc8:	cbb8                	sw	a4,80(a5)
               (InitStruct->RefDiv << RCU_PLLSYSCFG0_REFDIV_Pos |
                InitStruct->Div0A << RCU_PLLSYSCFG0_PD0A_Pos |
                InitStruct->Div0B << RCU_PLLSYSCFG0_PD0B_Pos));
    MODIFY_REG(RCU->PLLSYSCFG2, (RCU_PLLSYSCFG2_FBDIV_Msk),
80004bca:	3000e7b7          	lui	a5,0x3000e
80004bce:	4fb8                	lw	a4,88(a5)
80004bd0:	77fd                	lui	a5,0xfffff
80004bd2:	00f776b3          	and	a3,a4,a5
80004bd6:	fdc42783          	lw	a5,-36(s0)
80004bda:	4798                	lw	a4,8(a5)
80004bdc:	3000e7b7          	lui	a5,0x3000e
80004be0:	8f55                	or	a4,a4,a3
80004be2:	cfb8                	sw	a4,88(a5)
               (InitStruct->FbDiv << RCU_PLLSYSCFG2_FBDIV_Pos));

    //RCU_PLL_OutCmd(ENABLE);
    while (timeout) {
80004be4:	0001                	nop
80004be6:	fe842783          	lw	a5,-24(s0)
80004bea:	fff5                	bnez	a5,80004be6 <RCU_PLL_Init+0x7a>
        //     break;
        // } else {
        //     timeout--;
        // }
    }
    if (!timeout) {
80004bec:	fe842783          	lw	a5,-24(s0)
80004bf0:	e781                	bnez	a5,80004bf8 <RCU_PLL_Init+0x8c>
        status = ERROR;
80004bf2:	4785                	li	a5,1
80004bf4:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80004bf8:	fec42783          	lw	a5,-20(s0)
}
80004bfc:	853e                	mv	a0,a5
80004bfe:	5432                	lw	s0,44(sp)
80004c00:	6145                	addi	sp,sp,48
80004c02:	8082                	ret

80004c04 <RCU_PLL_StructInit>:
  * @param   InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                        
  * @retval  void
  */
void RCU_PLL_StructInit(RCU_PLL_Init_TypeDef* InitStruct)
{
80004c04:	1101                	addi	sp,sp,-32
80004c06:	ce22                	sw	s0,28(sp)
80004c08:	1000                	addi	s0,sp,32
80004c0a:	fea42623          	sw	a0,-20(s0)
    InitStruct->FbDiv = 16;
80004c0e:	fec42783          	lw	a5,-20(s0)
80004c12:	4741                	li	a4,16
80004c14:	c798                	sw	a4,8(a5)
    InitStruct->RefDiv = 1;
80004c16:	fec42783          	lw	a5,-20(s0)
80004c1a:	4705                	li	a4,1
80004c1c:	c3d8                	sw	a4,4(a5)
    InitStruct->Div0A = 1;
80004c1e:	fec42783          	lw	a5,-20(s0)
80004c22:	4705                	li	a4,1
80004c24:	cb98                	sw	a4,16(a5)
    InitStruct->Div0B = 1;
80004c26:	fec42783          	lw	a5,-20(s0)
80004c2a:	4705                	li	a4,1
80004c2c:	cbd8                	sw	a4,20(a5)
    InitStruct->Div1A = 1;
80004c2e:	fec42783          	lw	a5,-20(s0)
80004c32:	4705                	li	a4,1
80004c34:	cf98                	sw	a4,24(a5)
    InitStruct->Div1B = 1;
80004c36:	fec42783          	lw	a5,-20(s0)
80004c3a:	4705                	li	a4,1
80004c3c:	cfd8                	sw	a4,28(a5)
}
80004c3e:	0001                	nop
80004c40:	4472                	lw	s0,28(sp)
80004c42:	6105                	addi	sp,sp,32
80004c44:	8082                	ret

80004c46 <RCU_PLL_DeInit>:
/**
  * @brief      PLL   
  * @retval  void
  */
void RCU_PLL_DeInit()
{
80004c46:	1141                	addi	sp,sp,-16
80004c48:	c622                	sw	s0,12(sp)
80004c4a:	0800                	addi	s0,sp,16
    //RCU_PLL_OutCmd(DISABLE);
    WRITE_REG(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_RST_VAL);
80004c4c:	3000e7b7          	lui	a5,0x3000e
80004c50:	34111737          	lui	a4,0x34111
80004c54:	10170713          	addi	a4,a4,257 # 34111101 <STACK_SIZE+0x34110901>
80004c58:	cbb8                	sw	a4,80(a5)
}
80004c5a:	0001                	nop
80004c5c:	4432                	lw	s0,12(sp)
80004c5e:	0141                	addi	sp,sp,16
80004c60:	8082                	ret

80004c62 <RCU_SysClkChangeCmd>:
  * @brief        
  * @param   SysClk   
  * @retval  void
  */
OperationStatus RCU_SysClkChangeCmd(RCU_SysClk_TypeDef SysClk)
{
80004c62:	7179                	addi	sp,sp,-48
80004c64:	d606                	sw	ra,44(sp)
80004c66:	d422                	sw	s0,40(sp)
80004c68:	1800                	addi	s0,sp,48
80004c6a:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_SYSCLK_CHANGE_TIMEOUT;
80004c6e:	6789                	lui	a5,0x2
80004c70:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80004c74:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80004c78:	fe042623          	sw	zero,-20(s0)

    assert_param(IS_RCU_SYS_CLK(SysClk));

    RCU_SysClkConfig(SysClk);
80004c7c:	fdc42503          	lw	a0,-36(s0)
80004c80:	3c69                	jal	8000471a <RCU_SysClkConfig>

    while (timeout) {
80004c82:	0001                	nop
80004c84:	fe842783          	lw	a5,-24(s0)
80004c88:	fff5                	bnez	a5,80004c84 <RCU_SysClkChangeCmd+0x22>
        //} else {
        //    break;
       // }
    }

    if (!timeout) {
80004c8a:	fe842783          	lw	a5,-24(s0)
80004c8e:	e781                	bnez	a5,80004c96 <RCU_SysClkChangeCmd+0x34>
        status = ERROR;
80004c90:	4785                	li	a5,1
80004c92:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80004c96:	fec42783          	lw	a5,-20(s0)
}
80004c9a:	853e                	mv	a0,a5
80004c9c:	50b2                	lw	ra,44(sp)
80004c9e:	5422                	lw	s0,40(sp)
80004ca0:	6145                	addi	sp,sp,48
80004ca2:	8082                	ret

80004ca4 <RCU_SPIRstCmd>:
{
80004ca4:	1101                	addi	sp,sp,-32
80004ca6:	ce22                	sw	s0,28(sp)
80004ca8:	1000                	addi	s0,sp,32
80004caa:	fea42623          	sw	a0,-20(s0)
80004cae:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.RSTDIS, State);
80004cb2:	3000e6b7          	lui	a3,0x3000e
80004cb6:	fe842783          	lw	a5,-24(s0)
80004cba:	8b85                	andi	a5,a5,1
80004cbc:	0ff7f713          	zext.b	a4,a5
80004cc0:	fec42783          	lw	a5,-20(s0)
80004cc4:	02478793          	addi	a5,a5,36
80004cc8:	078a                	slli	a5,a5,0x2
80004cca:	97b6                	add	a5,a5,a3
80004ccc:	8b05                	andi	a4,a4,1
80004cce:	0722                	slli	a4,a4,0x8
80004cd0:	43d4                	lw	a3,4(a5)
80004cd2:	eff6f693          	andi	a3,a3,-257
80004cd6:	8f55                	or	a4,a4,a3
80004cd8:	c3d8                	sw	a4,4(a5)
}
80004cda:	0001                	nop
80004cdc:	4472                	lw	s0,28(sp)
80004cde:	6105                	addi	sp,sp,32
80004ce0:	8082                	ret

80004ce2 <SPI_DataWidthConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void SPI_DataWidthConfig(SPI_TypeDef* SPIx, SPI_DataWidth_TypeDef DataWidth)
{
80004ce2:	1101                	addi	sp,sp,-32
80004ce4:	ce22                	sw	s0,28(sp)
80004ce6:	1000                	addi	s0,sp,32
80004ce8:	fea42623          	sw	a0,-20(s0)
80004cec:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_DATA_WIDTH(DataWidth));

    WRITE_REG(SPIx->CR0_bit.DSS, DataWidth);
80004cf0:	fe842783          	lw	a5,-24(s0)
80004cf4:	8bbd                	andi	a5,a5,15
80004cf6:	0ff7f713          	zext.b	a4,a5
80004cfa:	fec42783          	lw	a5,-20(s0)
80004cfe:	8b3d                	andi	a4,a4,15
80004d00:	0007d683          	lhu	a3,0(a5)
80004d04:	9ac1                	andi	a3,a3,-16
80004d06:	8f55                	or	a4,a4,a3
80004d08:	00e79023          	sh	a4,0(a5)
}
80004d0c:	0001                	nop
80004d0e:	4472                	lw	s0,28(sp)
80004d10:	6105                	addi	sp,sp,32
80004d12:	8082                	ret

80004d14 <SPI_ModeConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void SPI_ModeConfig(SPI_TypeDef* SPIx, SPI_Mode_TypeDef Mode)
{
80004d14:	1101                	addi	sp,sp,-32
80004d16:	ce22                	sw	s0,28(sp)
80004d18:	1000                	addi	s0,sp,32
80004d1a:	fea42623          	sw	a0,-20(s0)
80004d1e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_MODE(Mode));

    WRITE_REG(SPIx->CR1_bit.MS, Mode);
80004d22:	fe842783          	lw	a5,-24(s0)
80004d26:	8b85                	andi	a5,a5,1
80004d28:	0ff7f713          	zext.b	a4,a5
80004d2c:	fec42783          	lw	a5,-20(s0)
80004d30:	8b05                	andi	a4,a4,1
80004d32:	070a                	slli	a4,a4,0x2
80004d34:	0047d683          	lhu	a3,4(a5)
80004d38:	9aed                	andi	a3,a3,-5
80004d3a:	8f55                	or	a4,a4,a3
80004d3c:	00e79223          	sh	a4,4(a5)
}
80004d40:	0001                	nop
80004d42:	4472                	lw	s0,28(sp)
80004d44:	6105                	addi	sp,sp,32
80004d46:	8082                	ret

80004d48 <SPI_FrameFormatConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   FrameFormat   
  * @retval  void
  */
__STATIC_INLINE void SPI_FrameFormatConfig(SPI_TypeDef* SPIx, SPI_FrameFormat_TypeDef FrameFormat)
{
80004d48:	1101                	addi	sp,sp,-32
80004d4a:	ce22                	sw	s0,28(sp)
80004d4c:	1000                	addi	s0,sp,32
80004d4e:	fea42623          	sw	a0,-20(s0)
80004d52:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_FRAME_FORMAT(FrameFormat));

    WRITE_REG(SPIx->CR0_bit.FRF, FrameFormat);
80004d56:	fe842783          	lw	a5,-24(s0)
80004d5a:	8b8d                	andi	a5,a5,3
80004d5c:	0ff7f713          	zext.b	a4,a5
80004d60:	fec42783          	lw	a5,-20(s0)
80004d64:	8b0d                	andi	a4,a4,3
80004d66:	0712                	slli	a4,a4,0x4
80004d68:	0007d683          	lhu	a3,0(a5)
80004d6c:	fcf6f693          	andi	a3,a3,-49
80004d70:	8f55                	or	a4,a4,a3
80004d72:	00e79023          	sh	a4,0(a5)
}
80004d76:	0001                	nop
80004d78:	4472                	lw	s0,28(sp)
80004d7a:	6105                	addi	sp,sp,32
80004d7c:	8082                	ret

80004d7e <SPI_SCKDivConfig>:
                                 : 2-254.

  * @retval  void
  */
__STATIC_INLINE void SPI_SCKDivConfig(SPI_TypeDef* SPIx, uint32_t SCKDiv, uint32_t SCKDivExtra)
{
80004d7e:	1101                	addi	sp,sp,-32
80004d80:	ce22                	sw	s0,28(sp)
80004d82:	1000                	addi	s0,sp,32
80004d84:	fea42623          	sw	a0,-20(s0)
80004d88:	feb42423          	sw	a1,-24(s0)
80004d8c:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_SCK_DIV(SCKDiv));
    assert_param(IS_SPI_SCK_DIV_EXTRA(SCKDivExtra));

    WRITE_REG(SPIx->CR0_bit.SCR, SCKDiv);
80004d90:	fe842783          	lw	a5,-24(s0)
80004d94:	0ff7f713          	zext.b	a4,a5
80004d98:	fec42783          	lw	a5,-20(s0)
80004d9c:	00e780a3          	sb	a4,1(a5)
    WRITE_REG(SPIx->CPSR, SCKDivExtra);
80004da0:	fec42783          	lw	a5,-20(s0)
80004da4:	fe442703          	lw	a4,-28(s0)
80004da8:	cb98                	sw	a4,16(a5)
}
80004daa:	0001                	nop
80004dac:	4472                	lw	s0,28(sp)
80004dae:	6105                	addi	sp,sp,32
80004db0:	8082                	ret

80004db2 <SPI_DeInit>:
  * @brief      SPI   
  * @param   SPIx    SPI,  x=0|1
  * @retval  void
  */
void SPI_DeInit(SPI_TypeDef* SPIx)
{
80004db2:	7179                	addi	sp,sp,-48
80004db4:	d606                	sw	ra,44(sp)
80004db6:	d422                	sw	s0,40(sp)
80004db8:	1800                	addi	s0,sp,48
80004dba:	fca42e23          	sw	a0,-36(s0)
    SPI_Num_TypeDef SPIx_Num;
    assert_param(IS_SPI_PERIPH(SPIx));

    if (SPIx == SPI0) {
80004dbe:	fdc42703          	lw	a4,-36(s0)
80004dc2:	200507b7          	lui	a5,0x20050
80004dc6:	00f71563          	bne	a4,a5,80004dd0 <SPI_DeInit+0x1e>
        SPIx_Num = SPI0_Num;
80004dca:	fe042623          	sw	zero,-20(s0)
80004dce:	a811                	j	80004de2 <SPI_DeInit+0x30>
    } else if (SPIx == SPI1) {
80004dd0:	fdc42703          	lw	a4,-36(s0)
80004dd4:	200607b7          	lui	a5,0x20060
80004dd8:	00f71563          	bne	a4,a5,80004de2 <SPI_DeInit+0x30>
        SPIx_Num = SPI1_Num;
80004ddc:	4785                	li	a5,1
80004dde:	fef42623          	sw	a5,-20(s0)
    }

    RCU_SPIRstCmd(SPIx_Num, DISABLE);
80004de2:	4581                	li	a1,0
80004de4:	fec42503          	lw	a0,-20(s0)
80004de8:	3d75                	jal	80004ca4 <RCU_SPIRstCmd>
    RCU_SPIRstCmd(SPIx_Num, ENABLE);
80004dea:	4585                	li	a1,1
80004dec:	fec42503          	lw	a0,-20(s0)
80004df0:	3d55                	jal	80004ca4 <RCU_SPIRstCmd>
}
80004df2:	0001                	nop
80004df4:	50b2                	lw	ra,44(sp)
80004df6:	5422                	lw	s0,40(sp)
80004df8:	6145                	addi	sp,sp,48
80004dfa:	8082                	ret

80004dfc <SPI_Init>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_Init_TypeDef* InitStruct)
{
80004dfc:	1101                	addi	sp,sp,-32
80004dfe:	ce06                	sw	ra,28(sp)
80004e00:	cc22                	sw	s0,24(sp)
80004e02:	1000                	addi	s0,sp,32
80004e04:	fea42623          	sw	a0,-20(s0)
80004e08:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));

    SPI_SCKDivConfig(SPIx, InitStruct->SCKDiv, InitStruct->SCKDivExtra);
80004e0c:	fe842783          	lw	a5,-24(s0)
80004e10:	47d8                	lw	a4,12(a5)
80004e12:	fe842783          	lw	a5,-24(s0)
80004e16:	4b9c                	lw	a5,16(a5)
80004e18:	863e                	mv	a2,a5
80004e1a:	85ba                	mv	a1,a4
80004e1c:	fec42503          	lw	a0,-20(s0)
80004e20:	3fb9                	jal	80004d7e <SPI_SCKDivConfig>
    SPI_DataWidthConfig(SPIx, InitStruct->DataWidth);
80004e22:	fe842783          	lw	a5,-24(s0)
80004e26:	479c                	lw	a5,8(a5)
80004e28:	85be                	mv	a1,a5
80004e2a:	fec42503          	lw	a0,-20(s0)
80004e2e:	3d55                	jal	80004ce2 <SPI_DataWidthConfig>
    SPI_FrameFormatConfig(SPIx, InitStruct->FrameFormat);
80004e30:	fe842783          	lw	a5,-24(s0)
80004e34:	43dc                	lw	a5,4(a5)
80004e36:	85be                	mv	a1,a5
80004e38:	fec42503          	lw	a0,-20(s0)
80004e3c:	3731                	jal	80004d48 <SPI_FrameFormatConfig>
    SPI_ModeConfig(SPIx, InitStruct->Mode);
80004e3e:	fe842783          	lw	a5,-24(s0)
80004e42:	439c                	lw	a5,0(a5)
80004e44:	85be                	mv	a1,a5
80004e46:	fec42503          	lw	a0,-20(s0)
80004e4a:	35e9                	jal	80004d14 <SPI_ModeConfig>
}
80004e4c:	0001                	nop
80004e4e:	40f2                	lw	ra,28(sp)
80004e50:	4462                	lw	s0,24(sp)
80004e52:	6105                	addi	sp,sp,32
80004e54:	8082                	ret

80004e56 <SPI_StructInit>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void SPI_StructInit(SPI_Init_TypeDef* InitStruct)
{
80004e56:	1101                	addi	sp,sp,-32
80004e58:	ce22                	sw	s0,28(sp)
80004e5a:	1000                	addi	s0,sp,32
80004e5c:	fea42623          	sw	a0,-20(s0)
    InitStruct->SCKDiv = 0;
80004e60:	fec42783          	lw	a5,-20(s0)
80004e64:	0007a623          	sw	zero,12(a5) # 2006000c <STACK_SIZE+0x2005f80c>
    InitStruct->SCKDivExtra = 2;
80004e68:	fec42783          	lw	a5,-20(s0)
80004e6c:	4709                	li	a4,2
80004e6e:	cb98                	sw	a4,16(a5)
    InitStruct->DataWidth = SPI_DataWidth_8;
80004e70:	fec42783          	lw	a5,-20(s0)
80004e74:	471d                	li	a4,7
80004e76:	c798                	sw	a4,8(a5)
    InitStruct->FrameFormat = SPI_FrameFormat_SPI;
80004e78:	fec42783          	lw	a5,-20(s0)
80004e7c:	0007a223          	sw	zero,4(a5)
    InitStruct->Mode = SPI_Mode_Master;
80004e80:	fec42783          	lw	a5,-20(s0)
80004e84:	0007a023          	sw	zero,0(a5)
}
80004e88:	0001                	nop
80004e8a:	4472                	lw	s0,28(sp)
80004e8c:	6105                	addi	sp,sp,32
80004e8e:	8082                	ret

80004e90 <RCU_APBClkCmd>:
{
80004e90:	1101                	addi	sp,sp,-32
80004e92:	ce22                	sw	s0,28(sp)
80004e94:	1000                	addi	s0,sp,32
80004e96:	fea42623          	sw	a0,-20(s0)
80004e9a:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
80004e9e:	3000e7b7          	lui	a5,0x3000e
80004ea2:	4798                	lw	a4,8(a5)
80004ea4:	fec42783          	lw	a5,-20(s0)
80004ea8:	fff7c793          	not	a5,a5
80004eac:	00f776b3          	and	a3,a4,a5
80004eb0:	fe842783          	lw	a5,-24(s0)
80004eb4:	c781                	beqz	a5,80004ebc <RCU_APBClkCmd+0x2c>
80004eb6:	fec42783          	lw	a5,-20(s0)
80004eba:	a011                	j	80004ebe <RCU_APBClkCmd+0x2e>
80004ebc:	4781                	li	a5,0
80004ebe:	3000e737          	lui	a4,0x3000e
80004ec2:	8fd5                	or	a5,a5,a3
80004ec4:	c71c                	sw	a5,8(a4)
}
80004ec6:	0001                	nop
80004ec8:	4472                	lw	s0,28(sp)
80004eca:	6105                	addi	sp,sp,32
80004ecc:	8082                	ret

80004ece <RCU_APBRstCmd>:
{
80004ece:	1101                	addi	sp,sp,-32
80004ed0:	ce22                	sw	s0,28(sp)
80004ed2:	1000                	addi	s0,sp,32
80004ed4:	fea42623          	sw	a0,-20(s0)
80004ed8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
80004edc:	3000e7b7          	lui	a5,0x3000e
80004ee0:	4f98                	lw	a4,24(a5)
80004ee2:	fec42783          	lw	a5,-20(s0)
80004ee6:	fff7c793          	not	a5,a5
80004eea:	00f776b3          	and	a3,a4,a5
80004eee:	fe842783          	lw	a5,-24(s0)
80004ef2:	c781                	beqz	a5,80004efa <RCU_APBRstCmd+0x2c>
80004ef4:	fec42783          	lw	a5,-20(s0)
80004ef8:	a011                	j	80004efc <RCU_APBRstCmd+0x2e>
80004efa:	4781                	li	a5,0
80004efc:	3000e737          	lui	a4,0x3000e
80004f00:	8fd5                	or	a5,a5,a3
80004f02:	cf1c                	sw	a5,24(a4)
}
80004f04:	0001                	nop
80004f06:	4472                	lw	s0,28(sp)
80004f08:	6105                	addi	sp,sp,32
80004f0a:	8082                	ret

80004f0c <TRNG_StartCmd>:
  * @brief    
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_StartCmd(FunctionalState state)
{
80004f0c:	1101                	addi	sp,sp,-32
80004f0e:	ce22                	sw	s0,28(sp)
80004f10:	1000                	addi	s0,sp,32
80004f12:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_START_Msk, state << TRNG_CR_START_Pos);
80004f16:	300047b7          	lui	a5,0x30004
80004f1a:	439c                	lw	a5,0(a5)
80004f1c:	ffe7f693          	andi	a3,a5,-2
80004f20:	300047b7          	lui	a5,0x30004
80004f24:	fec42703          	lw	a4,-20(s0)
80004f28:	8f55                	or	a4,a4,a3
80004f2a:	c398                	sw	a4,0(a5)
}
80004f2c:	0001                	nop
80004f2e:	4472                	lw	s0,28(sp)
80004f30:	6105                	addi	sp,sp,32
80004f32:	8082                	ret

80004f34 <TRNG_PseudorandomGeneratorCmd>:
  * @brief        
  * @param   state   0 -    , 1 -  
  * @retval  void
  */
__STATIC_INLINE void TRNG_PseudorandomGeneratorCmd(FunctionalState state)
{
80004f34:	1101                	addi	sp,sp,-32
80004f36:	ce22                	sw	s0,28(sp)
80004f38:	1000                	addi	s0,sp,32
80004f3a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_LFSR_Msk, state << TRNG_CR_LFSR_Pos);
80004f3e:	300047b7          	lui	a5,0x30004
80004f42:	439c                	lw	a5,0(a5)
80004f44:	ffd7f693          	andi	a3,a5,-3
80004f48:	fec42783          	lw	a5,-20(s0)
80004f4c:	00179713          	slli	a4,a5,0x1
80004f50:	300047b7          	lui	a5,0x30004
80004f54:	8f55                	or	a4,a4,a3
80004f56:	c398                	sw	a4,0(a5)
}
80004f58:	0001                	nop
80004f5a:	4472                	lw	s0,28(sp)
80004f5c:	6105                	addi	sp,sp,32
80004f5e:	8082                	ret

80004f60 <TRNG_BypassHandlerCmd>:
  * @brief     
  * @param   state     0 -   , 1 -   
  * @retval  void
  */
__STATIC_INLINE void TRNG_BypassHandlerCmd(FunctionalState state)
{
80004f60:	1101                	addi	sp,sp,-32
80004f62:	ce22                	sw	s0,28(sp)
80004f64:	1000                	addi	s0,sp,32
80004f66:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_CONDBYPASS_Msk, state << TRNG_CR_CONDBYPASS_Pos);
80004f6a:	300047b7          	lui	a5,0x30004
80004f6e:	439c                	lw	a5,0(a5)
80004f70:	ff77f693          	andi	a3,a5,-9
80004f74:	fec42783          	lw	a5,-20(s0)
80004f78:	00379713          	slli	a4,a5,0x3
80004f7c:	300047b7          	lui	a5,0x30004
80004f80:	8f55                	or	a4,a4,a3
80004f82:	c398                	sw	a4,0(a5)
}
80004f84:	0001                	nop
80004f86:	4472                	lw	s0,28(sp)
80004f88:	6105                	addi	sp,sp,32
80004f8a:	8082                	ret

80004f8c <TRNG_SwResetCmd>:
  * 		     !
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_SwResetCmd(FunctionalState state)
{
80004f8c:	1101                	addi	sp,sp,-32
80004f8e:	ce22                	sw	s0,28(sp)
80004f90:	1000                	addi	s0,sp,32
80004f92:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_SOFTRST_Msk, state << TRNG_CR_SOFTRST_Pos);
80004f96:	300047b7          	lui	a5,0x30004
80004f9a:	439c                	lw	a5,0(a5)
80004f9c:	eff7f693          	andi	a3,a5,-257
80004fa0:	fec42783          	lw	a5,-20(s0)
80004fa4:	00879713          	slli	a4,a5,0x8
80004fa8:	300047b7          	lui	a5,0x30004
80004fac:	8f55                	or	a4,a4,a3
80004fae:	c398                	sw	a4,0(a5)
}
80004fb0:	0001                	nop
80004fb2:	4472                	lw	s0,28(sp)
80004fb4:	6105                	addi	sp,sp,32
80004fb6:	8082                	ret

80004fb8 <TRNG_ForceGeneratorCmd>:
  * @brief     ,  FIFO 
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void TRNG_ForceGeneratorCmd(FunctionalState state)
{
80004fb8:	1101                	addi	sp,sp,-32
80004fba:	ce22                	sw	s0,28(sp)
80004fbc:	1000                	addi	s0,sp,32
80004fbe:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FORCEROS_Msk, state << TRNG_CR_FORCEROS_Pos);
80004fc2:	300047b7          	lui	a5,0x30004
80004fc6:	4398                	lw	a4,0(a5)
80004fc8:	77fd                	lui	a5,0xfffff
80004fca:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__data_source_start+0x7fffa107>
80004fce:	00f776b3          	and	a3,a4,a5
80004fd2:	fec42783          	lw	a5,-20(s0)
80004fd6:	00b79713          	slli	a4,a5,0xb
80004fda:	300047b7          	lui	a5,0x30004
80004fde:	8f55                	or	a4,a4,a3
80004fe0:	c398                	sw	a4,0(a5)
}
80004fe2:	0001                	nop
80004fe4:	4472                	lw	s0,28(sp)
80004fe6:	6105                	addi	sp,sp,32
80004fe8:	8082                	ret

80004fea <TRNG_SetBlockAmountForHandler>:
  * @param   countBlock     
  * 		    
  * @retval  void
  */
__STATIC_INLINE void TRNG_SetBlockAmountForHandler(uint32_t countBlock)
{
80004fea:	1101                	addi	sp,sp,-32
80004fec:	ce22                	sw	s0,28(sp)
80004fee:	1000                	addi	s0,sp,32
80004ff0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_COUNTBLOCK(countBlock));

	MODIFY_REG(TRNG->CR, TRNG_CR_COUNTBLOCK_Msk, countBlock << TRNG_CR_COUNTBLOCK_Pos);
80004ff4:	300047b7          	lui	a5,0x30004
80004ff8:	4398                	lw	a4,0(a5)
80004ffa:	fff107b7          	lui	a5,0xfff10
80004ffe:	17fd                	addi	a5,a5,-1 # fff0ffff <__data_source_start+0x7ff0a907>
80005000:	00f776b3          	and	a3,a4,a5
80005004:	fec42783          	lw	a5,-20(s0)
80005008:	01079713          	slli	a4,a5,0x10
8000500c:	300047b7          	lui	a5,0x30004
80005010:	8f55                	or	a4,a4,a3
80005012:	c398                	sw	a4,0(a5)
}
80005014:	0001                	nop
80005016:	4472                	lw	s0,28(sp)
80005018:	6105                	addi	sp,sp,32
8000501a:	8082                	ret

8000501c <TRNG_FIFOfillOnStartCmd>:
  * @brief       FIFO   
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_FIFOfillOnStartCmd(FunctionalState state)
{
8000501c:	1101                	addi	sp,sp,-32
8000501e:	ce22                	sw	s0,28(sp)
80005020:	1000                	addi	s0,sp,32
80005022:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FIFOFILLST_Msk, state << TRNG_CR_FIFOFILLST_Pos);
80005026:	300047b7          	lui	a5,0x30004
8000502a:	4398                	lw	a4,0(a5)
8000502c:	fff007b7          	lui	a5,0xfff00
80005030:	17fd                	addi	a5,a5,-1 # ffefffff <__data_source_start+0x7fefa907>
80005032:	00f776b3          	and	a3,a4,a5
80005036:	fec42783          	lw	a5,-20(s0)
8000503a:	01479713          	slli	a4,a5,0x14
8000503e:	300047b7          	lui	a5,0x30004
80005042:	8f55                	or	a4,a4,a3
80005044:	c398                	sw	a4,0(a5)
}
80005046:	0001                	nop
80005048:	4472                	lw	s0,28(sp)
8000504a:	6105                	addi	sp,sp,32
8000504c:	8082                	ret

8000504e <TRNG_BlendMethodConfig>:
  * @brief     
  * @param   method  
  * @retval  void
  */
__STATIC_INLINE void TRNG_BlendMethodConfig(TRNG_BLENDMETHOD_TypeDef method)
{
8000504e:	1101                	addi	sp,sp,-32
80005050:	ce22                	sw	s0,28(sp)
80005052:	1000                	addi	s0,sp,32
80005054:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_BLENDMETHOD(method));

	MODIFY_REG(TRNG->CR, TRNG_CR_BLENDMETHOD_Msk, method << TRNG_CR_BLENDMETHOD_Pos);
80005058:	300047b7          	lui	a5,0x30004
8000505c:	4398                	lw	a4,0(a5)
8000505e:	400007b7          	lui	a5,0x40000
80005062:	17fd                	addi	a5,a5,-1 # 3fffffff <STACK_SIZE+0x3ffff7ff>
80005064:	00f776b3          	and	a3,a4,a5
80005068:	fec42783          	lw	a5,-20(s0)
8000506c:	01e79713          	slli	a4,a5,0x1e
80005070:	300047b7          	lui	a5,0x30004
80005074:	8f55                	or	a4,a4,a3
80005076:	c398                	sw	a4,0(a5)
}
80005078:	0001                	nop
8000507a:	4472                	lw	s0,28(sp)
8000507c:	6105                	addi	sp,sp,32
8000507e:	8082                	ret

80005080 <TRNG_GetFIFOlength>:
/**
  * @brief      32-    FIFO
  * @retval  length   32-    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOlength()
{
80005080:	1141                	addi	sp,sp,-16
80005082:	c622                	sw	s0,12(sp)
80005084:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFOLEV);
80005086:	300047b7          	lui	a5,0x30004
8000508a:	43dc                	lw	a5,4(a5)
}
8000508c:	853e                	mv	a0,a5
8000508e:	4432                	lw	s0,12(sp)
80005090:	0141                	addi	sp,sp,16
80005092:	8082                	ret

80005094 <TRNG_GetFIFOValue>:
/**
  * @brief      FIFO 
  * @retval  Val    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOValue()
{
80005094:	1141                	addi	sp,sp,-16
80005096:	c622                	sw	s0,12(sp)
80005098:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFO[0].FIFO);
8000509a:	300047b7          	lui	a5,0x30004
8000509e:	0807a783          	lw	a5,128(a5) # 30004080 <STACK_SIZE+0x30003880>
}
800050a2:	853e                	mv	a0,a5
800050a4:	4432                	lw	s0,12(sp)
800050a6:	0141                	addi	sp,sp,16
800050a8:	8082                	ret

800050aa <TRNG_DeInit>:
/**
  * @brief      TRNG   
  * @retval  void
  */
void TRNG_DeInit()
{
800050aa:	1141                	addi	sp,sp,-16
800050ac:	c606                	sw	ra,12(sp)
800050ae:	c422                	sw	s0,8(sp)
800050b0:	0800                	addi	s0,sp,16
	TRNG_SwResetCmd(ENABLE);
800050b2:	4505                	li	a0,1
800050b4:	3de1                	jal	80004f8c <TRNG_SwResetCmd>

    RCU_APBRstCmd(RCU_APBRst_TRNG, DISABLE);
800050b6:	4581                	li	a1,0
800050b8:	4541                	li	a0,16
800050ba:	3d11                	jal	80004ece <RCU_APBRstCmd>
    RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
800050bc:	4585                	li	a1,1
800050be:	4541                	li	a0,16
800050c0:	3539                	jal	80004ece <RCU_APBRstCmd>

    TRNG_SwResetCmd(DISABLE);
800050c2:	4501                	li	a0,0
800050c4:	35e1                	jal	80004f8c <TRNG_SwResetCmd>
}
800050c6:	0001                	nop
800050c8:	40b2                	lw	ra,12(sp)
800050ca:	4422                	lw	s0,8(sp)
800050cc:	0141                	addi	sp,sp,16
800050ce:	8082                	ret

800050d0 <TRNG_Init>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                         
  * @retval  void
  */
void TRNG_Init(TRNG_Init_TypeDef* InitStruct)
{
800050d0:	1101                	addi	sp,sp,-32
800050d2:	ce06                	sw	ra,28(sp)
800050d4:	cc22                	sw	s0,24(sp)
800050d6:	1000                	addi	s0,sp,32
800050d8:	fea42623          	sw	a0,-20(s0)
	TRNG_PseudorandomGeneratorCmd(InitStruct->PseudoRandomEnable);
800050dc:	fec42783          	lw	a5,-20(s0)
800050e0:	439c                	lw	a5,0(a5)
800050e2:	853e                	mv	a0,a5
800050e4:	3d81                	jal	80004f34 <TRNG_PseudorandomGeneratorCmd>
//	TRNG_TestSourceCmd(InitStruct->TestSourceEnable);
	TRNG_BypassHandlerCmd(InitStruct->BypassHandler);
800050e6:	fec42783          	lw	a5,-20(s0)
800050ea:	43dc                	lw	a5,4(a5)
800050ec:	853e                	mv	a0,a5
800050ee:	3d8d                	jal	80004f60 <TRNG_BypassHandlerCmd>
//	TRNG_ITTestFailCmd(InitStruct->ITOnAnyTestFail);
//	TRNG_ITFIFOfullCmd(InitStruct->ITOnFIFOfull);
	TRNG_ForceGeneratorCmd(InitStruct->ForceGenerator);
800050f0:	fec42783          	lw	a5,-20(s0)
800050f4:	479c                	lw	a5,8(a5)
800050f6:	853e                	mv	a0,a5
800050f8:	35c1                	jal	80004fb8 <TRNG_ForceGeneratorCmd>
//	TRNG_IgnoreHardwareTestsCmd(InitStruct->IgnoreHardwareTests);
	TRNG_SetBlockAmountForHandler(InitStruct->AmountBlocksForHandler);
800050fa:	fec42783          	lw	a5,-20(s0)
800050fe:	47dc                	lw	a5,12(a5)
80005100:	853e                	mv	a0,a5
80005102:	35e5                	jal	80004fea <TRNG_SetBlockAmountForHandler>
	TRNG_FIFOfillOnStartCmd(InitStruct->FIFOfillOnStart);
80005104:	fec42783          	lw	a5,-20(s0)
80005108:	4b9c                	lw	a5,16(a5)
8000510a:	853e                	mv	a0,a5
8000510c:	3f01                	jal	8000501c <TRNG_FIFOfillOnStartCmd>
//	TRNG_RepeatTestDisableCmd(InitStruct->RepeatTestDisable);
//	TRNG_ProportionTestDisableCmd(InitStruct->ProportionTestDisable);
//	TRNG_AutoCorrelationTestDisableConfig(InitStruct->AutocorrelationTestDisable);
//	TRNG_CorrelationTestDisableConfig(InitStruct->CorrelationTestDisable);
	TRNG_BlendMethodConfig(InitStruct->BlendMethod);
8000510e:	fec42783          	lw	a5,-20(s0)
80005112:	4bdc                	lw	a5,20(a5)
80005114:	853e                	mv	a0,a5
80005116:	3f25                	jal	8000504e <TRNG_BlendMethodConfig>
	TRNG_SwResetCmd(DISABLE);
80005118:	4501                	li	a0,0
8000511a:	3d8d                	jal	80004f8c <TRNG_SwResetCmd>
}
8000511c:	0001                	nop
8000511e:	40f2                	lw	ra,28(sp)
80005120:	4462                	lw	s0,24(sp)
80005122:	6105                	addi	sp,sp,32
80005124:	8082                	ret

80005126 <TRNG_StructInit>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                        
  * @retval  void
  */
void TRNG_StructInit(TRNG_Init_TypeDef* InitStruct)
{
80005126:	1101                	addi	sp,sp,-32
80005128:	ce22                	sw	s0,28(sp)
8000512a:	1000                	addi	s0,sp,32
8000512c:	fea42623          	sw	a0,-20(s0)
	InitStruct->PseudoRandomEnable = DISABLE;
80005130:	fec42783          	lw	a5,-20(s0)
80005134:	0007a023          	sw	zero,0(a5)
//	InitStruct->TestSourceEnable = DISABLE;
	InitStruct->BypassHandler = DISABLE;
80005138:	fec42783          	lw	a5,-20(s0)
8000513c:	0007a223          	sw	zero,4(a5)
//	InitStruct->ITOnAnyTestFail = DISABLE;
//	InitStruct->ITOnFIFOfull = DISABLE;
	InitStruct->ForceGenerator = DISABLE;
80005140:	fec42783          	lw	a5,-20(s0)
80005144:	0007a423          	sw	zero,8(a5)
//	InitStruct->IgnoreHardwareTests = DISABLE;
	InitStruct->AmountBlocksForHandler = 0x0;
80005148:	fec42783          	lw	a5,-20(s0)
8000514c:	0007a623          	sw	zero,12(a5)
	InitStruct->FIFOfillOnStart = DISABLE;
80005150:	fec42783          	lw	a5,-20(s0)
80005154:	0007a823          	sw	zero,16(a5)
//	InitStruct->RepeatTestDisable = DISABLE;
//	InitStruct->ProportionTestDisable = DISABLE;
//	InitStruct->AutocorrelationTestDisable = TRNG_AUTOCORRELATIONDISABLE_Nothing;
//	InitStruct->CorrelationTestDisable = TRNG_CORRELATIONDISABLE_Nothing;
	InitStruct->BlendMethod = TRNG_BLENDMETHOD_Concatenation;
80005158:	fec42783          	lw	a5,-20(s0)
8000515c:	0007aa23          	sw	zero,20(a5)
	InitStruct->WarmPeriod = 0x00000200;
80005160:	fec42783          	lw	a5,-20(s0)
80005164:	20000713          	li	a4,512
80005168:	cf98                	sw	a4,24(a5)
	InitStruct->CoolPeriod = 0x00000000;
8000516a:	fec42783          	lw	a5,-20(s0)
8000516e:	0007ae23          	sw	zero,28(a5)
	InitStruct->SamplePeriod = 0x0000001E;
80005172:	fec42783          	lw	a5,-20(s0)
80005176:	4779                	li	a4,30
80005178:	d398                	sw	a4,32(a5)
}
8000517a:	0001                	nop
8000517c:	4472                	lw	s0,28(sp)
8000517e:	6105                	addi	sp,sp,32
80005180:	8082                	ret

80005182 <TRNG_GenerateKey>:
  * @param   key   ,      keyLength
  * @param   keyLength    32- 
  * @retval  void
  */
void TRNG_GenerateKey(uint32_t *key, uint32_t keyLength)
{
80005182:	715d                	addi	sp,sp,-80
80005184:	c686                	sw	ra,76(sp)
80005186:	c4a2                	sw	s0,72(sp)
80005188:	c2a6                	sw	s1,68(sp)
8000518a:	0880                	addi	s0,sp,80
8000518c:	faa42e23          	sw	a0,-68(s0)
80005190:	fab42c23          	sw	a1,-72(s0)
	TRNG_DeInit();
80005194:	3f19                	jal	800050aa <TRNG_DeInit>
	RCU_APBClkCmd(RCU_APBClk_TRNG, ENABLE);
80005196:	4585                	li	a1,1
80005198:	4541                	li	a0,16
8000519a:	39dd                	jal	80004e90 <RCU_APBClkCmd>
	RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
8000519c:	4585                	li	a1,1
8000519e:	4541                	li	a0,16
800051a0:	333d                	jal	80004ece <RCU_APBRstCmd>
	TRNG_SwResetCmd(ENABLE);
800051a2:	4505                	li	a0,1
800051a4:	33e5                	jal	80004f8c <TRNG_SwResetCmd>
	TRNG_Init_TypeDef trngInit;
	TRNG_StructInit(&trngInit);
800051a6:	fcc40793          	addi	a5,s0,-52
800051aa:	853e                	mv	a0,a5
800051ac:	3fad                	jal	80005126 <TRNG_StructInit>

	// Start filling FIFO with noise source, with conditioning, all start-up tests and wait until interrupt triggers
	trngInit.WarmPeriod       = 0x00000200; //
800051ae:	20000793          	li	a5,512
800051b2:	fef42223          	sw	a5,-28(s0)
	trngInit.SamplePeriod     = 0x00000020;
800051b6:	02000793          	li	a5,32
800051ba:	fef42623          	sw	a5,-20(s0)
	trngInit.CoolPeriod       = 0x00000000;
800051be:	fe042423          	sw	zero,-24(s0)
	trngInit.AmountBlocksForHandler = 0x4;
800051c2:	4791                	li	a5,4
800051c4:	fcf42c23          	sw	a5,-40(s0)
	trngInit.BypassHandler    = DISABLE;
800051c8:	fc042823          	sw	zero,-48(s0)

	TRNG_Init(&trngInit);
800051cc:	fcc40793          	addi	a5,s0,-52
800051d0:	853e                	mv	a0,a5
800051d2:	3dfd                	jal	800050d0 <TRNG_Init>

	TRNG_StartCmd(ENABLE);
800051d4:	4505                	li	a0,1
800051d6:	3b1d                	jal	80004f0c <TRNG_StartCmd>

	while (TRNG_GetFIFOlength() != keyLength) {}
800051d8:	0001                	nop
800051da:	355d                	jal	80005080 <TRNG_GetFIFOlength>
800051dc:	872a                	mv	a4,a0
800051de:	fb842783          	lw	a5,-72(s0)
800051e2:	fee79ce3          	bne	a5,a4,800051da <TRNG_GenerateKey+0x58>

	TRNG_StartCmd(DISABLE);
800051e6:	4501                	li	a0,0
800051e8:	3315                	jal	80004f0c <TRNG_StartCmd>

	while (keyLength--)
800051ea:	a811                	j	800051fe <TRNG_GenerateKey+0x7c>
	{
		*key++ = TRNG_GetFIFOValue();
800051ec:	fbc42483          	lw	s1,-68(s0)
800051f0:	00448793          	addi	a5,s1,4
800051f4:	faf42e23          	sw	a5,-68(s0)
800051f8:	3d71                	jal	80005094 <TRNG_GetFIFOValue>
800051fa:	87aa                	mv	a5,a0
800051fc:	c09c                	sw	a5,0(s1)
	while (keyLength--)
800051fe:	fb842783          	lw	a5,-72(s0)
80005202:	fff78713          	addi	a4,a5,-1
80005206:	fae42c23          	sw	a4,-72(s0)
8000520a:	f3ed                	bnez	a5,800051ec <TRNG_GenerateKey+0x6a>
	}

	TRNG_SwResetCmd(ENABLE);
8000520c:	4505                	li	a0,1
8000520e:	3bbd                	jal	80004f8c <TRNG_SwResetCmd>
}
80005210:	0001                	nop
80005212:	40b6                	lw	ra,76(sp)
80005214:	4426                	lw	s0,72(sp)
80005216:	4496                	lw	s1,68(sp)
80005218:	6161                	addi	sp,sp,80
8000521a:	8082                	ret

8000521c <RCU_UARTRstCmd>:
{
8000521c:	1101                	addi	sp,sp,-32
8000521e:	ce22                	sw	s0,28(sp)
80005220:	1000                	addi	s0,sp,32
80005222:	fea42623          	sw	a0,-20(s0)
80005226:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.RSTDIS, State);
8000522a:	3000e6b7          	lui	a3,0x3000e
8000522e:	fe842783          	lw	a5,-24(s0)
80005232:	8b85                	andi	a5,a5,1
80005234:	0ff7f713          	zext.b	a4,a5
80005238:	fec42783          	lw	a5,-20(s0)
8000523c:	07f1                	addi	a5,a5,28
8000523e:	078a                	slli	a5,a5,0x2
80005240:	97b6                	add	a5,a5,a3
80005242:	8b05                	andi	a4,a4,1
80005244:	0722                	slli	a4,a4,0x8
80005246:	4394                	lw	a3,0(a5)
80005248:	eff6f693          	andi	a3,a3,-257
8000524c:	8f55                	or	a4,a4,a3
8000524e:	c398                	sw	a4,0(a5)
}
80005250:	0001                	nop
80005252:	4472                	lw	s0,28(sp)
80005254:	6105                	addi	sp,sp,32
80005256:	8082                	ret

80005258 <UART_DataWidthConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void UART_DataWidthConfig(UART_TypeDef* UARTx, UART_DataWidth_TypeDef DataWidth)
{
80005258:	1101                	addi	sp,sp,-32
8000525a:	ce22                	sw	s0,28(sp)
8000525c:	1000                	addi	s0,sp,32
8000525e:	fea42623          	sw	a0,-20(s0)
80005262:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_DATA_WIDTH(DataWidth));

    WRITE_REG(UARTx->LCRH_bit.WLEN, DataWidth);
80005266:	fe842783          	lw	a5,-24(s0)
8000526a:	8b8d                	andi	a5,a5,3
8000526c:	0ff7f713          	zext.b	a4,a5
80005270:	fec42783          	lw	a5,-20(s0)
80005274:	8b0d                	andi	a4,a4,3
80005276:	0716                	slli	a4,a4,0x5
80005278:	02c7c683          	lbu	a3,44(a5)
8000527c:	f9f6f693          	andi	a3,a3,-97
80005280:	8f55                	or	a4,a4,a3
80005282:	02e78623          	sb	a4,44(a5)
}
80005286:	0001                	nop
80005288:	4472                	lw	s0,28(sp)
8000528a:	6105                	addi	sp,sp,32
8000528c:	8082                	ret

8000528e <UART_StopBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   StopBit   -
  * @retval  void
  */
__STATIC_INLINE void UART_StopBitConfig(UART_TypeDef* UARTx, UART_StopBit_TypeDef StopBit)
{
8000528e:	1101                	addi	sp,sp,-32
80005290:	ce22                	sw	s0,28(sp)
80005292:	1000                	addi	s0,sp,32
80005294:	fea42623          	sw	a0,-20(s0)
80005298:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_STOP_BIT(StopBit));

    WRITE_REG(UARTx->LCRH_bit.STP2, StopBit);
8000529c:	fe842783          	lw	a5,-24(s0)
800052a0:	8b85                	andi	a5,a5,1
800052a2:	0ff7f713          	zext.b	a4,a5
800052a6:	fec42783          	lw	a5,-20(s0)
800052aa:	8b05                	andi	a4,a4,1
800052ac:	070e                	slli	a4,a4,0x3
800052ae:	02c7c683          	lbu	a3,44(a5)
800052b2:	9add                	andi	a3,a3,-9
800052b4:	8f55                	or	a4,a4,a3
800052b6:	02e78623          	sb	a4,44(a5)
}
800052ba:	0001                	nop
800052bc:	4472                	lw	s0,28(sp)
800052be:	6105                	addi	sp,sp,32
800052c0:	8082                	ret

800052c2 <UART_ParityBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   ParityBit  
  * @retval  void
  */
__STATIC_INLINE void UART_ParityBitConfig(UART_TypeDef* UARTx, UART_ParityBit_TypeDef ParityBit)
{
800052c2:	1101                	addi	sp,sp,-32
800052c4:	ce22                	sw	s0,28(sp)
800052c6:	1000                	addi	s0,sp,32
800052c8:	fea42623          	sw	a0,-20(s0)
800052cc:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_PARITY_BIT(ParityBit));

    MODIFY_REG(UARTx->LCRH, UART_LCRH_PEN_Msk | UART_LCRH_SPS_Msk | UART_LCRH_EPS_Msk, ParityBit);
800052d0:	fec42783          	lw	a5,-20(s0)
800052d4:	57dc                	lw	a5,44(a5)
800052d6:	f797f713          	andi	a4,a5,-135
800052da:	fe842783          	lw	a5,-24(s0)
800052de:	8f5d                	or	a4,a4,a5
800052e0:	fec42783          	lw	a5,-20(s0)
800052e4:	d7d8                	sw	a4,44(a5)
}
800052e6:	0001                	nop
800052e8:	4472                	lw	s0,28(sp)
800052ea:	6105                	addi	sp,sp,32
800052ec:	8082                	ret

800052ee <UART_BaudDivConfig>:
  *                         0-63.  ,  IntDiv
  *                    65535,  FracDiv    0.
  * @retval  void
  */
__STATIC_INLINE void UART_BaudDivConfig(UART_TypeDef* UARTx, uint32_t IntDiv, uint32_t FracDiv)
{
800052ee:	1101                	addi	sp,sp,-32
800052f0:	ce22                	sw	s0,28(sp)
800052f2:	1000                	addi	s0,sp,32
800052f4:	fea42623          	sw	a0,-20(s0)
800052f8:	feb42423          	sw	a1,-24(s0)
800052fc:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_INT_DIV(IntDiv));
    assert_param(IS_UART_FRAC_DIV(FracDiv));

    WRITE_REG(UARTx->IBRD, IntDiv);
80005300:	fec42783          	lw	a5,-20(s0)
80005304:	fe842703          	lw	a4,-24(s0)
80005308:	d3d8                	sw	a4,36(a5)
    WRITE_REG(UARTx->FBRD, FracDiv);
8000530a:	fec42783          	lw	a5,-20(s0)
8000530e:	fe442703          	lw	a4,-28(s0)
80005312:	d798                	sw	a4,40(a5)
}
80005314:	0001                	nop
80005316:	4472                	lw	s0,28(sp)
80005318:	6105                	addi	sp,sp,32
8000531a:	8082                	ret

8000531c <UART_FIFOCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_FIFOCmd(UART_TypeDef* UARTx, FunctionalState State)
{
8000531c:	1101                	addi	sp,sp,-32
8000531e:	ce22                	sw	s0,28(sp)
80005320:	1000                	addi	s0,sp,32
80005322:	fea42623          	sw	a0,-20(s0)
80005326:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->LCRH_bit.FEN, State);
8000532a:	fe842783          	lw	a5,-24(s0)
8000532e:	8b85                	andi	a5,a5,1
80005330:	0ff7f713          	zext.b	a4,a5
80005334:	fec42783          	lw	a5,-20(s0)
80005338:	8b05                	andi	a4,a4,1
8000533a:	0712                	slli	a4,a4,0x4
8000533c:	02c7c683          	lbu	a3,44(a5)
80005340:	9abd                	andi	a3,a3,-17
80005342:	8f55                	or	a4,a4,a3
80005344:	02e78623          	sb	a4,44(a5)
}
80005348:	0001                	nop
8000534a:	4472                	lw	s0,28(sp)
8000534c:	6105                	addi	sp,sp,32
8000534e:	8082                	ret

80005350 <UART_RxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_RxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005350:	1101                	addi	sp,sp,-32
80005352:	ce22                	sw	s0,28(sp)
80005354:	1000                	addi	s0,sp,32
80005356:	fea42623          	sw	a0,-20(s0)
8000535a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.RXE, State);
8000535e:	fe842783          	lw	a5,-24(s0)
80005362:	8b85                	andi	a5,a5,1
80005364:	0ff7f713          	zext.b	a4,a5
80005368:	fec42783          	lw	a5,-20(s0)
8000536c:	8b05                	andi	a4,a4,1
8000536e:	0726                	slli	a4,a4,0x9
80005370:	0307d683          	lhu	a3,48(a5)
80005374:	dff6f693          	andi	a3,a3,-513
80005378:	8f55                	or	a4,a4,a3
8000537a:	02e79823          	sh	a4,48(a5)
}
8000537e:	0001                	nop
80005380:	4472                	lw	s0,28(sp)
80005382:	6105                	addi	sp,sp,32
80005384:	8082                	ret

80005386 <UART_TxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_TxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005386:	1101                	addi	sp,sp,-32
80005388:	ce22                	sw	s0,28(sp)
8000538a:	1000                	addi	s0,sp,32
8000538c:	fea42623          	sw	a0,-20(s0)
80005390:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.TXE, State);
80005394:	fe842783          	lw	a5,-24(s0)
80005398:	8b85                	andi	a5,a5,1
8000539a:	0ff7f713          	zext.b	a4,a5
8000539e:	fec42783          	lw	a5,-20(s0)
800053a2:	8b05                	andi	a4,a4,1
800053a4:	0722                	slli	a4,a4,0x8
800053a6:	0307d683          	lhu	a3,48(a5)
800053aa:	eff6f693          	andi	a3,a3,-257
800053ae:	8f55                	or	a4,a4,a3
800053b0:	02e79823          	sh	a4,48(a5)
}
800053b4:	0001                	nop
800053b6:	4472                	lw	s0,28(sp)
800053b8:	6105                	addi	sp,sp,32
800053ba:	8082                	ret

800053bc <UART_AutoBaudConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
void UART_AutoBaudConfig(UART_TypeDef* UARTx, uint32_t BaudRate)
{
800053bc:	7179                	addi	sp,sp,-48
800053be:	d606                	sw	ra,44(sp)
800053c0:	d422                	sw	s0,40(sp)
800053c2:	1800                	addi	s0,sp,48
800053c4:	fca42e23          	sw	a0,-36(s0)
800053c8:	fcb42c23          	sw	a1,-40(s0)
    UART_Num_TypeDef UARTx_Num;
    uint32_t uart_clk_freq, int_div, frac_div;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
800053cc:	fdc42703          	lw	a4,-36(s0)
800053d0:	300067b7          	lui	a5,0x30006
800053d4:	00f71563          	bne	a4,a5,800053de <UART_AutoBaudConfig+0x22>
        UARTx_Num = UART0_Num;
800053d8:	fe042623          	sw	zero,-20(s0)
800053dc:	a805                	j	8000540c <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART1) {
800053de:	fdc42703          	lw	a4,-36(s0)
800053e2:	300077b7          	lui	a5,0x30007
800053e6:	00f71663          	bne	a4,a5,800053f2 <UART_AutoBaudConfig+0x36>
        UARTx_Num = UART1_Num;
800053ea:	4785                	li	a5,1
800053ec:	fef42623          	sw	a5,-20(s0)
800053f0:	a831                	j	8000540c <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART2) {
800053f2:	fdc42703          	lw	a4,-36(s0)
800053f6:	300087b7          	lui	a5,0x30008
800053fa:	00f71663          	bne	a4,a5,80005406 <UART_AutoBaudConfig+0x4a>
        UARTx_Num = UART2_Num;
800053fe:	4789                	li	a5,2
80005400:	fef42623          	sw	a5,-20(s0)
80005404:	a021                	j	8000540c <UART_AutoBaudConfig+0x50>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
80005406:	478d                	li	a5,3
80005408:	fef42623          	sw	a5,-20(s0)
    }

    uart_clk_freq = RCU_GetUARTClkFreq(UARTx_Num);
8000540c:	fec42503          	lw	a0,-20(s0)
80005410:	d12ff0ef          	jal	ra,80004922 <RCU_GetUARTClkFreq>
80005414:	fea42423          	sw	a0,-24(s0)
    int_div = uart_clk_freq / (16 * BaudRate);
80005418:	fd842783          	lw	a5,-40(s0)
8000541c:	0792                	slli	a5,a5,0x4
8000541e:	fe842703          	lw	a4,-24(s0)
80005422:	02f757b3          	divu	a5,a4,a5
80005426:	fef42223          	sw	a5,-28(s0)
    frac_div = (uint32_t)((uart_clk_freq / (16.0f * BaudRate) - int_div) * 64.0f + 0.5f);
8000542a:	fe842783          	lw	a5,-24(s0)
8000542e:	d017f753          	fcvt.s.wu	fa4,a5
80005432:	fd842783          	lw	a5,-40(s0)
80005436:	d017f6d3          	fcvt.s.wu	fa3,a5
8000543a:	800057b7          	lui	a5,0x80005
8000543e:	6e47a787          	flw	fa5,1764(a5) # 800056e4 <__data_source_start+0xffffffec>
80005442:	10f6f7d3          	fmul.s	fa5,fa3,fa5
80005446:	18f77753          	fdiv.s	fa4,fa4,fa5
8000544a:	fe442783          	lw	a5,-28(s0)
8000544e:	d017f7d3          	fcvt.s.wu	fa5,a5
80005452:	08f77753          	fsub.s	fa4,fa4,fa5
80005456:	800057b7          	lui	a5,0x80005
8000545a:	6e87a787          	flw	fa5,1768(a5) # 800056e8 <__data_source_start+0xfffffff0>
8000545e:	10f77753          	fmul.s	fa4,fa4,fa5
80005462:	800057b7          	lui	a5,0x80005
80005466:	6ec7a787          	flw	fa5,1772(a5) # 800056ec <__data_source_start+0xfffffff4>
8000546a:	00f777d3          	fadd.s	fa5,fa4,fa5
8000546e:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80005472:	fef42023          	sw	a5,-32(s0)
    UART_BaudDivConfig(UARTx, int_div, frac_div);
80005476:	fe042603          	lw	a2,-32(s0)
8000547a:	fe442583          	lw	a1,-28(s0)
8000547e:	fdc42503          	lw	a0,-36(s0)
80005482:	35b5                	jal	800052ee <UART_BaudDivConfig>
}
80005484:	0001                	nop
80005486:	50b2                	lw	ra,44(sp)
80005488:	5422                	lw	s0,40(sp)
8000548a:	6145                	addi	sp,sp,48
8000548c:	8082                	ret

8000548e <UART_DeInit>:
  * @brief      UART   
  * @param   UARTx     UART,  x=0|1|2|3
  * @retval  void
  */
void UART_DeInit(UART_TypeDef* UARTx)
{
8000548e:	7179                	addi	sp,sp,-48
80005490:	d606                	sw	ra,44(sp)
80005492:	d422                	sw	s0,40(sp)
80005494:	1800                	addi	s0,sp,48
80005496:	fca42e23          	sw	a0,-36(s0)
    UART_Num_TypeDef UARTx_Num;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
8000549a:	fdc42703          	lw	a4,-36(s0)
8000549e:	300067b7          	lui	a5,0x30006
800054a2:	00f71563          	bne	a4,a5,800054ac <UART_DeInit+0x1e>
        UARTx_Num = UART0_Num;
800054a6:	fe042623          	sw	zero,-20(s0)
800054aa:	a805                	j	800054da <UART_DeInit+0x4c>
    } else if (UARTx == UART1) {
800054ac:	fdc42703          	lw	a4,-36(s0)
800054b0:	300077b7          	lui	a5,0x30007
800054b4:	00f71663          	bne	a4,a5,800054c0 <UART_DeInit+0x32>
        UARTx_Num = UART1_Num;
800054b8:	4785                	li	a5,1
800054ba:	fef42623          	sw	a5,-20(s0)
800054be:	a831                	j	800054da <UART_DeInit+0x4c>
    } else if (UARTx == UART2) {
800054c0:	fdc42703          	lw	a4,-36(s0)
800054c4:	300087b7          	lui	a5,0x30008
800054c8:	00f71663          	bne	a4,a5,800054d4 <UART_DeInit+0x46>
        UARTx_Num = UART2_Num;
800054cc:	4789                	li	a5,2
800054ce:	fef42623          	sw	a5,-20(s0)
800054d2:	a021                	j	800054da <UART_DeInit+0x4c>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
800054d4:	478d                	li	a5,3
800054d6:	fef42623          	sw	a5,-20(s0)
    }

    RCU_UARTRstCmd(UARTx_Num, DISABLE);
800054da:	4581                	li	a1,0
800054dc:	fec42503          	lw	a0,-20(s0)
800054e0:	3b35                	jal	8000521c <RCU_UARTRstCmd>
    RCU_UARTRstCmd(UARTx_Num, ENABLE);
800054e2:	4585                	li	a1,1
800054e4:	fec42503          	lw	a0,-20(s0)
800054e8:	3b15                	jal	8000521c <RCU_UARTRstCmd>
}
800054ea:	0001                	nop
800054ec:	50b2                	lw	ra,44(sp)
800054ee:	5422                	lw	s0,40(sp)
800054f0:	6145                	addi	sp,sp,48
800054f2:	8082                	ret

800054f4 <UART_Init>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void UART_Init(UART_TypeDef* UARTx, UART_Init_TypeDef* InitStruct)
{
800054f4:	1101                	addi	sp,sp,-32
800054f6:	ce06                	sw	ra,28(sp)
800054f8:	cc22                	sw	s0,24(sp)
800054fa:	1000                	addi	s0,sp,32
800054fc:	fea42623          	sw	a0,-20(s0)
80005500:	feb42423          	sw	a1,-24(s0)
    UART_AutoBaudConfig(UARTx, InitStruct->BaudRate);
80005504:	fe842783          	lw	a5,-24(s0)
80005508:	47dc                	lw	a5,12(a5)
8000550a:	85be                	mv	a1,a5
8000550c:	fec42503          	lw	a0,-20(s0)
80005510:	3575                	jal	800053bc <UART_AutoBaudConfig>
    UART_DataWidthConfig(UARTx, InitStruct->DataWidth);
80005512:	fe842783          	lw	a5,-24(s0)
80005516:	479c                	lw	a5,8(a5)
80005518:	85be                	mv	a1,a5
8000551a:	fec42503          	lw	a0,-20(s0)
8000551e:	3b2d                	jal	80005258 <UART_DataWidthConfig>
    UART_StopBitConfig(UARTx, InitStruct->StopBit);
80005520:	fe842783          	lw	a5,-24(s0)
80005524:	439c                	lw	a5,0(a5)
80005526:	85be                	mv	a1,a5
80005528:	fec42503          	lw	a0,-20(s0)
8000552c:	338d                	jal	8000528e <UART_StopBitConfig>
    UART_ParityBitConfig(UARTx, InitStruct->ParityBit);
8000552e:	fe842783          	lw	a5,-24(s0)
80005532:	43dc                	lw	a5,4(a5)
80005534:	85be                	mv	a1,a5
80005536:	fec42503          	lw	a0,-20(s0)
8000553a:	3361                	jal	800052c2 <UART_ParityBitConfig>
    UART_FIFOCmd(UARTx, InitStruct->FIFO);
8000553c:	fe842783          	lw	a5,-24(s0)
80005540:	4b9c                	lw	a5,16(a5)
80005542:	85be                	mv	a1,a5
80005544:	fec42503          	lw	a0,-20(s0)
80005548:	3bd1                	jal	8000531c <UART_FIFOCmd>
    UART_TxCmd(UARTx, InitStruct->Tx);
8000554a:	fe842783          	lw	a5,-24(s0)
8000554e:	4f9c                	lw	a5,24(a5)
80005550:	85be                	mv	a1,a5
80005552:	fec42503          	lw	a0,-20(s0)
80005556:	3d05                	jal	80005386 <UART_TxCmd>
    UART_RxCmd(UARTx, InitStruct->Rx);
80005558:	fe842783          	lw	a5,-24(s0)
8000555c:	4bdc                	lw	a5,20(a5)
8000555e:	85be                	mv	a1,a5
80005560:	fec42503          	lw	a0,-20(s0)
80005564:	33f5                	jal	80005350 <UART_RxCmd>
}
80005566:	0001                	nop
80005568:	40f2                	lw	ra,28(sp)
8000556a:	4462                	lw	s0,24(sp)
8000556c:	6105                	addi	sp,sp,32
8000556e:	8082                	ret

80005570 <UART_StructInit>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                        .
  * @retval  void
  */
void UART_StructInit(UART_Init_TypeDef* InitStruct)
{
80005570:	1101                	addi	sp,sp,-32
80005572:	ce22                	sw	s0,28(sp)
80005574:	1000                	addi	s0,sp,32
80005576:	fea42623          	sw	a0,-20(s0)
    InitStruct->BaudRate = 9600;
8000557a:	fec42783          	lw	a5,-20(s0)
8000557e:	6709                	lui	a4,0x2
80005580:	58070713          	addi	a4,a4,1408 # 2580 <STACK_SIZE+0x1d80>
80005584:	c7d8                	sw	a4,12(a5)
    InitStruct->DataWidth = UART_DataWidth_8;
80005586:	fec42783          	lw	a5,-20(s0)
8000558a:	470d                	li	a4,3
8000558c:	c798                	sw	a4,8(a5)
    InitStruct->FIFO = DISABLE;
8000558e:	fec42783          	lw	a5,-20(s0)
80005592:	0007a823          	sw	zero,16(a5) # 30008010 <STACK_SIZE+0x30007810>
    InitStruct->ParityBit = UART_ParityBit_Disable;
80005596:	fec42783          	lw	a5,-20(s0)
8000559a:	0007a223          	sw	zero,4(a5)
    InitStruct->StopBit = UART_StopBit_1;
8000559e:	fec42783          	lw	a5,-20(s0)
800055a2:	0007a023          	sw	zero,0(a5)
    InitStruct->Rx = DISABLE;
800055a6:	fec42783          	lw	a5,-20(s0)
800055aa:	0007aa23          	sw	zero,20(a5)
    InitStruct->Tx = DISABLE;
800055ae:	fec42783          	lw	a5,-20(s0)
800055b2:	0007ac23          	sw	zero,24(a5)
}
800055b6:	0001                	nop
800055b8:	4472                	lw	s0,28(sp)
800055ba:	6105                	addi	sp,sp,32
800055bc:	8082                	ret

800055be <memcpy>:
800055be:	832a                	mv	t1,a0
800055c0:	ca09                	beqz	a2,800055d2 <memcpy+0x14>
800055c2:	00058383          	lb	t2,0(a1)
800055c6:	00730023          	sb	t2,0(t1)
800055ca:	167d                	addi	a2,a2,-1 # 3000ffff <STACK_SIZE+0x3000f7ff>
800055cc:	0305                	addi	t1,t1,1
800055ce:	0585                	addi	a1,a1,1
800055d0:	fa6d                	bnez	a2,800055c2 <memcpy+0x4>
800055d2:	8082                	ret

800055d4 <memset>:
800055d4:	832a                	mv	t1,a0
800055d6:	c611                	beqz	a2,800055e2 <memset+0xe>
800055d8:	00b30023          	sb	a1,0(t1)
800055dc:	167d                	addi	a2,a2,-1
800055de:	0305                	addi	t1,t1,1
800055e0:	fe65                	bnez	a2,800055d8 <memset+0x4>
800055e2:	8082                	ret
