# VSD RISC-V Tapeout Program â€“ Week 1 

# Week 1 Tasks

- [Day 1](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day1) - Introduction to Verilog RTL design and Synthesis
- [Day_2](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day2) - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
- [Day_3](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day3) - Combinational and sequential optmizations
- [Day_4](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day4) - GLS, blocking vs non-blocking and Synthesis- Simulation mismatch
- [Day_5](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/tree/Day5) - Optimization in synthesis
