/*****************************************************************************/
/*
*      xr1678x.c  -- EXAR multiport serial driver for XR16L78x family of UARTS.
*
*      Copyright (C) 2005 Exar Corporation.
*      Copyright (C) 2011 UMEZAWA MUSEN DENKI Co.,Ltd.
*
*      Based on Linux 2.6 Kernel's  drivers/serial/8250.c
*
*      This program is free software; you can redistribute it and/or modify
*      it under the terms of the GNU General Public License as published by
*      the Free Software Foundation; either version 2 of the License, or
*      (at your option) any later version.
*
*      This program is distributed in the hope that it will be useful,
*      but WITHOUT ANY WARRANTY; without even the implied warranty of
*      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
*      GNU General Public License for more details.
*
*      You should have received a copy of the GNU General Public License
*      along with this program; if not, write to the Free Software
*      Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*
*
*	   Multiport Serial Driver for EXAR's XR16L78x Family of UARTs
*	   for			: LINUX 2.6 
*	   date			: Febraury, 2005
*	   version		: 1.0
*
*	Check Release Notes for information on what has changed in the new
*	version.
*/

#include <linux/module.h>
#include <linux/tty.h>
#include <linux/ioport.h>
#include <linux/init.h>
#include <linux/console.h>
#include <linux/sysrq.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/device.h>
#include <linux/sched.h>
#include <linux/string.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <linux/smp_lock.h>

#include <linux/serial_reg.h>
#include <linux/serial.h>
#include <linux/serialP.h>
#include <linux/serial_core.h>
#include <linux/time.h>
#include <linux/nmi.h>
#include <linux/mutex.h>

#include <asm/io.h>
#include <asm/irq.h>
#include <asm/bitops.h>
#include <asm/byteorder.h>
#include <asm/serial.h>
#include <asm/io.h>
#include <asm/uaccess.h>
#include <asm-arm/arch-mxc/armadillo460_extbus.h>
#include "xr1678x.h"

#define _INLINE_ inline

#define SERIALEXAR_SHARE_IRQS 1 
unsigned int share_irqs = SERIALEXAR_SHARE_IRQS;

#define UART_XR788_NR	8 // MAX 8 ports per card for 788:

#define UART_MAX_BOARDS  4 /* MAX 4 boards */

#define XR_788_MAJOR       40
#define XR_788_MINOR       0

#define PASS_LIMIT	256

#define HT_AUTO485_TIMER_1M_SEC 0x3999 - 1 /* 1ms timer */

#define ISAIO8_BASE    0xf2000000
#define ISAIO16_BASE   0xf4000000

#define ht_inb(addr)		__raw_readb(__io(addr+ISAIO8_BASE))
#define ht_outb(buf, addr)	__raw_writeb(buf, __io(addr+ISAIO8_BASE))

#define UART_HT_SPR 0x07
#define UART_HT_FCTR 0x08
#define UART_HT_EFR 0x09
#define UART_HT_TXTRG 0x0A
#define UART_HT_RXTRG 0x0B
#define UART_HT_XOFF1 0x0C
#define UART_HT_XOFF2 0x0D
#define UART_HT_XON1 0x0E
#define UART_HT_XON2 0x0F

#define HT_FCTR_EN_AUTO_RS485 0x20
#define EFR_EFBE 0x10
#define MSR_RS485_DELAY 0xF0


#define UART_HT_DCR_OFFSET 0x80
#define UART_HT_INT1	0x01
#define UART_HT_INT2	0x02
#define UART_HT_INT3	0x03
#define UART_HT_TMRCTL	0x04
#define UART_HT_TMRLSB	0x06
#define UART_HT_TMRMSB	0x07

#define BIT0 0x01
#define BIT1 0x02
#define BIT2 0x04
#define BIT3 0x08
#define BIT4 0x10
#define BIT5 0x20
#define BIT6 0x40
#define BIT7 0x80
#define HT_SPR_SET_TIMER BIT0
#define HT_SPR_ECHO_FLAG BIT1
#define HT_SPR_LOCAL_ECHO BIT2
#define HT_SPR_HALF_DUPLEX BIT3
#define HT_SPR_MULTI_DROP BIT4

/*
 * We default to IRQ0 for the "no irq" hack.   Some
 * machine types want others as well - they're free
 * to redefine this in their header file.
 */
#define is_real_interrupt(irq)	((irq) != 0)


struct uart_xr_port {
	struct uart_port	port;
	struct timer_list	timer;		/* "no irq" timer */
	struct list_head	list;		/* ports on this IRQ */
	unsigned short		capabilities;	/* port capabilities */
	unsigned short		bugs;
	unsigned char		acr;
	unsigned char		ier;
	unsigned char		lcr;
	unsigned char		mcr_mask;	/* mask of user bits */
	unsigned char		mcr_force;	/* mask of forced bits */

	/*
	 * Some bits in registers are cleared on a read, so they must
	 * be saved whenever the register is read but the bits will not
	 * be immediately processed.
	 */
#define LSR_SAVE_FLAGS UART_LSR_BRK_ERROR_BITS
	unsigned char		lsr_saved_flags;
#define MSR_SAVE_FLAGS UART_MSR_ANY_DELTA
	unsigned char		msr_saved_flags;

	/*
	 * We provide a per-port pm hook.
	 */
	void			(*pm)(struct uart_port *port,
				      unsigned int state, unsigned int old);
};

struct irq_info {
	spinlock_t		lock;
	struct list_head	*head;
};

static struct irq_info irq_lists[NR_IRQS];

unsigned int auto_485_timer_flag = 0;
unsigned int auto_485_timer_num = HT_AUTO485_TIMER_1M_SEC;

unsigned int max_ports = UART_XR788_NR * UART_MAX_BOARDS; 


/*
 * Here we define the default xmit fifo size used for each type of UART.
 */
#define PORT_MAX_XR 1 
#define XR788_TYPE 1 // the second entry that is [1] in the array
static const struct serial_uart_config uart_config[PORT_MAX_XR+1] = {
	{ "Unknown",	1,	0 },
	{ "XR78x",		64,	0 },
};

static _INLINE_ unsigned int serial_in(struct uart_xr_port *up, int offset)
{
	offset <<= up->port.regshift;
	switch (up->port.iotype) {
	case SERIAL_IO_HUB6:
		ht_outb(up->port.hub6 - 1 + offset, up->port.iobase);
		return ht_inb(up->port.iobase + 1);

	case SERIAL_IO_MEM:
		return readb(up->port.membase + offset);

	default:
		return ht_inb(up->port.iobase + offset);
	}
}

static _INLINE_ void
serial_out(struct uart_xr_port *up, int offset, int value)
{
	offset <<= up->port.regshift;

	switch (up->port.iotype) {
	case SERIAL_IO_HUB6:
		ht_outb(up->port.hub6 - 1 + offset, up->port.iobase);
		ht_outb(value, up->port.iobase + 1);
		break;

	case SERIAL_IO_MEM:
		writeb(value, up->port.membase + offset);
		break;

	default:
		ht_outb(value, up->port.iobase + offset);
	}
}
static void
serial_out_sync(struct uart_xr_port *up, int offset, int value)
{
	switch (up->port.iotype) {
	case UPIO_MEM:
	case UPIO_MEM32:
#ifdef CONFIG_SERIAL_8250_AU1X00
	case UPIO_AU:
#endif
	case UPIO_DWAPB:
		serial_out(up, offset, value);
		serial_in(up, UART_LCR);	/* safe, no side-effects */
		break;
	default:
		serial_out(up, offset, value);
	}
}


static _INLINE_ unsigned int dcr_in(struct uart_xr_port *up, int offset)
{
	int iobase = (up->port.iobase & 0xf00) + UART_HT_DCR_OFFSET;
	return ht_inb(iobase + offset);
}
static _INLINE_ void
dcr_out(struct uart_xr_port *up, int offset, int value)
{
	int iobase = (up->port.iobase & 0xf00) + UART_HT_DCR_OFFSET;
	ht_outb(value, iobase + offset);
}

/*
 * We used to support using pause I/O for certain machines.  We
 * haven't supported this for a while, but just in case it's badly
 * needed for certain old 386 machines, I've left these #define's
 * in....
 */
#define serial_inp(up, offset)		serial_in(up, offset)
#define serial_outp(up, offset, value)	serial_out(up, offset, value)

static void set_spr_reg(struct uart_xr_port *up, char data)
{
	char spr = serial_inp(up, UART_HT_SPR);
	spr |= data;
	serial_outp(up,UART_HT_SPR,spr);

}

static void reset_spr_reg(struct uart_xr_port *up, char data)
{
	char spr = serial_inp(up, UART_HT_SPR);
	spr &= ~data;
	serial_outp(up,UART_HT_SPR,spr);

}

static char get_spr_reg(struct uart_xr_port *up)
{
	return serial_inp(up, UART_HT_SPR);
}

static int is_auto_rs485(struct uart_xr_port *up)
{
	unsigned char FCTR = serial_inp(up, UART_HT_FCTR);
	if ( FCTR & HT_FCTR_EN_AUTO_RS485)
		return 1;

	return 0;
}

void set_rx_clear_timer(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	if ( is_auto_rs485(up) == 0 )
	{
		return; /* not set timer */
	}
	set_spr_reg(up,HT_SPR_SET_TIMER);
	if ( dcr_in(up, UART_HT_TMRCTL) & 0x20 )
	{
		return;
	}
	dcr_out(up, UART_HT_TMRMSB, ((auto_485_timer_num>>8)&0xff));
	dcr_out(up, UART_HT_TMRLSB, (auto_485_timer_num&0xff));
	dcr_out(up, UART_HT_TMRCTL, 0x03);
}

static void serialxr78x_stop_tx(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;

//	printk("stop_tx\n");
	if (up->ier & UART_IER_THRI) {
		up->ier &= ~UART_IER_THRI;
		serial_out(up, UART_IER, up->ier);
		set_rx_clear_timer(port);		
	}
}

static void serialxr78x_start_tx(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;

//	printk("start_tx\n");
	if (!(up->ier & UART_IER_THRI)) {
		up->ier |= UART_IER_THRI;
		serial_out(up, UART_IER, up->ier);
		if ( is_auto_rs485(up) == 1 && 
		     !(get_spr_reg(up) & HT_SPR_LOCAL_ECHO))
		{
			set_spr_reg(up, HT_SPR_ECHO_FLAG);	
		}
	}
}

static void serialxr78x_stop_rx(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;

//	printk("stop_rx\n");
	up->ier &= ~UART_IER_RLSI;
	up->port.read_status_mask &= ~UART_LSR_DR;
	serial_out(up, UART_IER, up->ier);
}

static void serialxr78x_enable_ms(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;

//	printk("enable_ms\n");
	up->ier |= UART_IER_MSI;
	serial_out(up, UART_IER, up->ier);
}

static void
receive_chars(struct uart_xr_port *up, unsigned int *status)
{
	struct tty_struct *tty = up->port.info->tty;
	unsigned char ch, lsr = *status;
	int max_count = 256;
	char flag;


//	printk("receive_chars\n");
	do {
		if ( is_auto_rs485(up) == 1 && get_spr_reg(up)&HT_SPR_ECHO_FLAG )
		{
			/* auto RS485 TX from RX */
			ch = serial_inp(up, UART_RX);
			goto ignore_char;
		}
		ch = serial_inp(up, UART_RX);
		flag = TTY_NORMAL;
		up->port.icount.rx++;

		if (unlikely(lsr & (UART_LSR_BI | UART_LSR_PE |
				       UART_LSR_FE | UART_LSR_OE))) {
			/*
			 * For statistics only
			 */
			if (lsr & UART_LSR_BI) {
				lsr &= ~(UART_LSR_FE | UART_LSR_PE);
				up->port.icount.brk++;
				/*
				 * We do the SysRQ and SAK checking
				 * here because otherwise the break
				 * may get masked by ignore_status_mask
				 * or read_status_mask.
				 */
				if (uart_handle_break(&up->port))
					goto ignore_char;
			} else if (lsr & UART_LSR_PE)
				up->port.icount.parity++;
			else if (lsr & UART_LSR_FE)
				up->port.icount.frame++;
			if (lsr & UART_LSR_OE)
				up->port.icount.overrun++;

			/*
			 * Mask off conditions which should be ingored.
			 */
			lsr &= up->port.read_status_mask;

			if (lsr & UART_LSR_BI) {
				flag = TTY_BREAK;
			} else if (lsr & UART_LSR_PE)
				flag = TTY_PARITY;
			else if (lsr & UART_LSR_FE)
				flag = TTY_FRAME;
		}
		if (uart_handle_sysrq_char(&up->port, ch))
			goto ignore_char;

		uart_insert_char(&up->port, lsr, UART_LSR_OE, ch, flag);
	ignore_char:
		lsr = serial_inp(up, UART_LSR);
	} while ((lsr & UART_LSR_DR) && (max_count-- > 0));
	tty_flip_buffer_push(tty);
	*status = lsr;
}
static void transmit_chars(struct uart_xr_port *up)
{
	struct circ_buf *xmit = &up->port.info->xmit;
	int count;

//	printk("transmit_chars\n");
	if (up->port.x_char) {
		serial_outp(up, UART_TX, up->port.x_char);
		up->port.icount.tx++;
		up->port.x_char = 0;
		return;
	}
	if (uart_circ_empty(xmit) || uart_tx_stopped(&up->port)) {
		serialxr78x_stop_tx(&up->port);
		return;
	}

	count = up->port.fifosize;
	do {
		serial_out(up, UART_TX, xmit->buf[xmit->tail]);
		xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
		up->port.icount.tx++;
		if (uart_circ_empty(xmit))
			break;
	} while (--count > 0);
	if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
		uart_write_wakeup(&up->port);
	
	if (uart_circ_empty(xmit))
		serialxr78x_stop_tx(&up->port);
}

static _INLINE_ void check_modem_status(struct uart_xr_port *up)
{
	int status;

//	printk("check_modem_status\n");
	status = serial_in(up, UART_MSR);

	if ((status & UART_MSR_ANY_DELTA) == 0)
		return;

	if (status & UART_MSR_TERI)
		up->port.icount.rng++;
	if (status & UART_MSR_DDSR)
		up->port.icount.dsr++;
	if (status & UART_MSR_DDCD)
		uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
	if (status & UART_MSR_DCTS)
		uart_handle_cts_change(&up->port, status & UART_MSR_CTS);

	wake_up_interruptible(&up->port.info->delta_msr_wait);
}

/*
  This handles the interrupt from one port.
 */
static inline void
serialxr78x_handle_port(struct uart_xr_port *up)
{
	unsigned int status;
	unsigned long flags;

	spin_lock_irqsave(&up->port.lock, flags);

//	printk("handle_port status = %x\n",status);
	status = serial_inp(up, UART_LSR);
	if (status & UART_LSR_DR)
		receive_chars(up, &status);
	check_modem_status(up);
	if (status & UART_LSR_THRE)
		transmit_chars(up);
	spin_unlock_irqrestore(&up->port.lock, flags);


}
int is_clear_timer_flag(struct uart_xr_port *up)
{
	int i;
	int base = up->port.iobase & 0xf00;
	int pt = up->port.iobase & 0x0f0;

	for ( i = 0; i <= 0x70; i+=0x10 )
	{
		char spr = ht_inb(base + i + UART_HT_SPR);
		if ( spr & HT_SPR_SET_TIMER )
		{
			if ( i == pt )
			{
				continue;
			}
			return 0;
		}
	}
	return 1;
}

void device_configuration_interrupt(struct uart_xr_port *up)
{
	char int1 = dcr_in(up, UART_HT_INT1);
	char spr = get_spr_reg(up);

	if ( int1 & 0x07 )
	{
		auto_485_timer_flag = 1;	
	}
	if( auto_485_timer_flag && (spr & HT_SPR_SET_TIMER) ) 
	{	

		if(!(serial_inp(up, UART_LSR) & 0x40))
		{
			return;
		}
		if(is_clear_timer_flag(up) == 1)	
		{
			char timer_ctrl = dcr_in(up, UART_HT_TMRCTL);
			dcr_out(up,UART_HT_TMRCTL,(timer_ctrl&~0x2));
		}
		reset_spr_reg(up, (HT_SPR_SET_TIMER|HT_SPR_ECHO_FLAG) );
		serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO|UART_FCR_CLEAR_RCVR); /* RX FIFO reset */
		auto_485_timer_flag = 0;
	}
}
#define UART_ISR 0x02 
/*
 * This is the serial driver's interrupt routine.
 *
 * Arjan thinks the old way was overly complex, so it got simplified.
 * Alan disagrees, saying that need the complexity to handle the weird
 * nature of ISA shared interrupts.  (This is a special exception.)
 *
 * In order to handle ISA shared interrupts properly, we need to check
 * that all ports have been serviced, and therefore the ISA interrupt
 * line has been de-asserted.
 *
 * This means we need to loop through all ports. checking that they
 * don't have an interrupt pending.
 */
static irqreturn_t serialxr78x_interrupt(int irq, void *dev_id)
{
	struct irq_info *i = dev_id;
	struct list_head *l, *end = NULL;
	int pass_counter = 0;

	//DEBUG_INTR("serialxr78x_interrupt(%d)...", irq);
//	printk("serialxr78x_interrupt\n");
	spin_lock(&i->lock);

	l = i->head;
	do {
		struct uart_xr_port *up;
		unsigned int iir;

		up = list_entry(l, struct uart_xr_port, list);
		
		iir = serial_in(up, UART_IIR);
		if (!(iir & UART_IIR_NO_INT)) {
			spin_lock(&up->port.lock);
			serialxr78x_handle_port(up);
			spin_unlock(&up->port.lock);

			end = NULL;
		} else if (up->port.iotype == UPIO_DWAPB &&
			  (iir & UART_IIR_BUSY) == UART_IIR_BUSY) {
			/* The DesignWare APB UART has an Busy Detect (0x07)
			 * interrupt meaning an LCR write attempt occured while the
			 * UART was busy. The interrupt must be cleared by reading
			 * the UART status register (USR) and the LCR re-written. */
			unsigned int status;
			status = *(volatile u32 *)up->port.private_data;
			serial_out(up, UART_LCR, up->lcr);

			end = NULL;
		} else if (end == NULL)
			end = l;

		spin_lock(&up->port.lock);
		device_configuration_interrupt(up);
		spin_unlock(&up->port.lock);
		l = l->next;

		if (l == i->head && pass_counter++ > PASS_LIMIT) {
			/* If we hit this, we're dead. */
			printk(KERN_ERR "serialxr78x: too much work for "
				"irq%d\n", irq);
			break;
		}
	} while (l != end);

	spin_unlock(&i->lock);

	//DEBUG_INTR("end.\n");
	/* FIXME! Was it really ours? */
	return IRQ_HANDLED;
}

/*
 * To support ISA shared interrupts, we need to have one interrupt
 * handler that ensures that the IRQ line has been deasserted
 * before returning.  Failing to do this will result in the IRQ
 * line being stuck active, and, since ISA irqs are edge triggered,
 * no more IRQs will be seen.
 */
static void serial_do_unlink(struct irq_info *i, struct uart_xr_port *up)
{
	spin_lock_irq(&i->lock);

	if (!list_empty(i->head)) {
		if (i->head == &up->list)
			i->head = i->head->next;
		list_del(&up->list);
	} else {
		BUG_ON(i->head != &up->list);
		i->head = NULL;
	}

	spin_unlock_irq(&i->lock);
}

static int serial_link_irq_chain(struct uart_xr_port *up)
{
	struct irq_info *i = irq_lists + up->port.irq;
	int ret, irq_flags = up->port.flags & UPF_SHARE_IRQ ? IRQF_SHARED : 0;

	spin_lock_irq(&i->lock);

	if (i->head) {
		list_add(&up->list, i->head);
		spin_unlock_irq(&i->lock);

		ret = 0;
	} else {
		INIT_LIST_HEAD(&up->list);
		i->head = &up->list;
		spin_unlock_irq(&i->lock);

		ret = request_irq(up->port.irq, serialxr78x_interrupt,
				  irq_flags, "xrserial", i);
		if (ret < 0)
			serial_do_unlink(i, up);
	}

	return ret;
}

static void serial_unlink_irq_chain(struct uart_xr_port *up)
{
	struct irq_info *i = irq_lists + up->port.irq;

	BUG_ON(i->head == NULL);

	if (list_empty(i->head))
		free_irq(up->port.irq, i);

	serial_do_unlink(i, up);
}

/* Base timer interval for polling */
static inline int poll_timeout(int timeout)
{
	return timeout > 6 ? (timeout / 2 - 2) : 1;
}


/*
 * This function is used to handle ports that do not have an
 * interrupt.  This doesn't work very well for 16450's, but gives
 * barely passable results for a 16550A.  (Although at the expense
 * of much CPU overhead).
 */
static void serialxr78x_timeout(unsigned long data)
{
	struct uart_xr_port *up = (struct uart_xr_port *)data;
	unsigned int iir;

//	printk("timeout\n");
	iir = serial_in(up, UART_IIR);
	if (!(iir & UART_IIR_NO_INT)) {
		serialxr78x_handle_port(up);
	}
	mod_timer(&up->timer, jiffies + poll_timeout(up->port.timeout));
}

static unsigned int serialxr78x_tx_empty(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned long flags;
	unsigned int lsr;

//	printk("tx_empty\n");
	spin_lock_irqsave(&up->port.lock, flags);
	lsr = serial_in(up, UART_LSR);
    up->lsr_saved_flags |= lsr & LSR_SAVE_FLAGS;
	spin_unlock_irqrestore(&up->port.lock, flags);

	return lsr & UART_LSR_TEMT ? TIOCSER_TEMT : 0;
}

static unsigned int serialxr78x_get_mctrl(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned int status;
	unsigned int ret;

//	printk("get_mctrl\n");
	status = serial_in(up, UART_MSR);

	ret = 0;
	if (status & UART_MSR_DCD)
		ret |= TIOCM_CAR;
	if (status & UART_MSR_RI)
		ret |= TIOCM_RNG;
	if (status & UART_MSR_DSR)
		ret |= TIOCM_DSR;
	if (status & UART_MSR_CTS)
		ret |= TIOCM_CTS;
	return ret;
}
#define MASK (UART_MCR_OUT1 | UART_MCR_OUT2)
static void serialxr78x_set_mctrl(struct uart_port *port, unsigned int mctrl)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned char mcr = 0;
//	printk("set_mctrl\n");

	if (mctrl & TIOCM_RTS)
		mcr |= UART_MCR_RTS;
	if (mctrl & TIOCM_DTR)
		mcr |= UART_MCR_DTR;
	if (mctrl & TIOCM_OUT1)
		mcr |= UART_MCR_OUT1;
	if (mctrl & TIOCM_OUT2)
		mcr |= UART_MCR_OUT2;
	if (mctrl & TIOCM_LOOP)
		mcr |= UART_MCR_LOOP;

	mcr = (mcr & ~MASK) | up->mcr_force;

	serial_out(up, UART_MCR, mcr);
}

static void serialxr78x_break_ctl(struct uart_port *port, int break_state)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned long flags;

//	printk("break_ctl\n");
	spin_lock_irqsave(&up->port.lock, flags);
	if (break_state == -1)
		up->lcr |= UART_LCR_SBC;
	else
		up->lcr &= ~UART_LCR_SBC;
	serial_out(up, UART_LCR, up->lcr);
	spin_unlock_irqrestore(&up->port.lock, flags);
}

/*
 *	Wait for transmitter & holding register to empty
 */
static inline void wait_for_xmitr(struct uart_xr_port *up, int bits)
{
	unsigned int status, tmout = 10000;

	/* Wait up to 10ms for the character(s) to be sent. */
	do {
		status = serial_in(up, UART_LSR);

		up->lsr_saved_flags |= status & LSR_SAVE_FLAGS;

		if (--tmout == 0)
			break;
		udelay(1);
	} while ((status & bits) != bits);

	/* Wait up to 1s for flow control if necessary */
	if (up->port.flags & UPF_CONS_FLOW) {
		unsigned int tmout;
		for (tmout = 1000000; tmout; tmout--) {
			unsigned int msr = serial_in(up, UART_MSR);
			up->msr_saved_flags |= msr & MSR_SAVE_FLAGS;
			if (msr & UART_MSR_CTS)
				break;
			udelay(1);
			touch_nmi_watchdog();
		}
	}
}


static int serialxr78x_startup(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned long flags;
	unsigned char lsr, iir;
	int retval;

//	printk("statup\n");
	up->capabilities = uart_config[up->port.type].flags;

	/*
	 * Clear the FIFO buffers and disable them.
	 * (they will be reenabled in set_termios())
	 */
	serial_outp(up, UART_FCR, UART_FCR_ENABLE_FIFO |
			UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
	serial_outp(up, UART_FCR, 0);
	
	/*
	 * Clear the interrupt registers.
	 */
	(void) serial_inp(up, UART_LSR);
	(void) serial_inp(up, UART_RX);
	(void) serial_inp(up, UART_IIR);
	(void) serial_inp(up, UART_MSR);

	if (is_real_interrupt(up->port.irq)) {
		unsigned char iir1;
		/*
		 * Test for UARTs that do not reassert THRE when the
		 * transmitter is idle and the interrupt has already
		 * been cleared.  Real 16550s should always reassert
		 * this interrupt whenever the transmitter is idle and
		 * the interrupt is enabled.  Delays are necessary to
		 * allow register changes to become visible.
		 */
		spin_lock_irqsave(&up->port.lock, flags);

		wait_for_xmitr(up, UART_LSR_THRE);
		serial_out_sync(up, UART_IER, UART_IER_THRI);
		udelay(1); /* allow THRE to set */
		iir1 = serial_in(up, UART_IIR);
		serial_out(up, UART_IER, 0);
		serial_out_sync(up, UART_IER, UART_IER_THRI);
		udelay(1); /* allow a working UART time to re-assert THRE */
		iir = serial_in(up, UART_IIR);
		serial_out(up, UART_IER, 0);

		spin_unlock_irqrestore(&up->port.lock, flags);

		/*
		 * If the interrupt is not reasserted, setup a timer to
		 * kick the UART on a regular basis.
		 */
		if (!(iir1 & UART_IIR_NO_INT) && (iir & UART_IIR_NO_INT)) {
			pr_debug("ttyS%d - using backup timer\n", port->line);
		}
	}

	/*
	 * If the "interrupt" for this port doesn't correspond with any
	 * hardware interrupt, we use a timer-based system.  The original
	 * driver used to do this with IRQ0.
	 */
	if (!is_real_interrupt(up->port.irq)) {
		up->timer.data = (unsigned long)up;
		mod_timer(&up->timer, jiffies + poll_timeout(up->port.timeout));
	} else {
		retval = serial_link_irq_chain(up);
		if (retval)
			return retval;
	}

	/*
	 * Now, initialize the UART
	 */
	serial_outp(up, UART_LCR, UART_LCR_WLEN8);

	spin_lock_irqsave(&up->port.lock, flags);
		
	/*
	* Most PC uarts need OUT2 raised to enable interrupts.
	*/
	if (is_real_interrupt(up->port.irq))
		up->port.mctrl |= TIOCM_OUT2;

	serialxr78x_set_mctrl(&up->port, up->port.mctrl);

	/*
	 * Do a quick test to see if we receive an
	 * interrupt when we enable the TX irq.
	 */
	serial_outp(up, UART_IER, UART_IER_THRI);
	lsr = serial_in(up, UART_LSR);
	iir = serial_in(up, UART_IIR);
	serial_outp(up, UART_IER, 0);

	spin_unlock_irqrestore(&up->port.lock, flags);
	/*
	 * Clear the interrupt registers again for luck, and clear the
	 * saved flags to avoid getting false values from polling
	 * routines or the previous session.
	 */
	serial_inp(up, UART_LSR);
	serial_inp(up, UART_RX);
	serial_inp(up, UART_IIR);
	serial_inp(up, UART_MSR);
	up->lsr_saved_flags = 0;
	up->msr_saved_flags = 0;

	/*
	 * Finally, enable interrupts.  Note: Modem status interrupts
	 * are set via set_termios(), which will be occurring imminently
	 * anyway, so we don't enable them here.
	 */
	up->ier = UART_IER_MSI | UART_IER_RLSI | UART_IER_RDI;	
	serial_outp(up, UART_IER, up->ier);


	/* init Scratch pad reg. */
	serial_outp(up, UART_HT_SPR, 0x00);

	return 0;
}

static void serialxr78x_shutdown(struct uart_port *port)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned long flags;
//	printk("shutdown\n");
	/*
	 * Disable interrupts from this port
	 */
	up->ier = 0;
	serial_outp(up, UART_IER, 0);

	spin_lock_irqsave(&up->port.lock, flags);
	
	up->port.mctrl &= ~TIOCM_OUT2;

	serialxr78x_set_mctrl(&up->port, up->port.mctrl);
	spin_unlock_irqrestore(&up->port.lock, flags);

	/*
	 * Disable break condition and FIFOs
	 */
	serial_out(up, UART_LCR, serial_inp(up, UART_LCR) & ~UART_LCR_SBC);
	serial_outp(up, UART_FCR, UART_FCR_ENABLE_FIFO |
				  UART_FCR_CLEAR_RCVR |
				  UART_FCR_CLEAR_XMIT);
	serial_outp(up, UART_FCR, 0);

	/*
	 * Read data port to reset things, and then unlink from
	 * the IRQ chain.
	 */
	(void) serial_in(up, UART_RX);

	del_timer_sync(&up->timer);
	up->timer.function = serialxr78x_timeout;

	if (is_real_interrupt(up->port.irq))
		serial_unlink_irq_chain(up);
}

static unsigned int serialxr78x_get_divisor(struct uart_port *port, unsigned int baud)
{
	unsigned int quot;

	quot = uart_get_divisor(port, baud);

	return quot;
}

static void
serialxr78x_set_termios(struct uart_port *port, struct ktermios *termios,
		       struct ktermios *old)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned char cval;
	unsigned long flags;
	unsigned int baud, quot;

//	printk("set_termios\n");
	switch (termios->c_cflag & CSIZE) {
	case CS5:
		cval = 0x00;
		break;
	case CS6:
		cval = 0x01;
		break;
	case CS7:
		cval = 0x02;
		break;
	default:
	case CS8:
		cval = 0x03;
		break;
	}

	if (termios->c_cflag & CSTOPB)
		cval |= 0x04;
	if (termios->c_cflag & PARENB)
		cval |= UART_LCR_PARITY;
	if (!(termios->c_cflag & PARODD))
		cval |= UART_LCR_EPAR;
#ifdef CMSPAR
	if (termios->c_cflag & CMSPAR)
		cval |= UART_LCR_SPAR;
#endif

	/*
	 * Ask the core to calculate the divisor for us.
	 */
	baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/16); 
	quot = serialxr78x_get_divisor(port, baud);

	/*
	 * Ok, we're now changing the port state.  Do it with
	 * interrupts disabled.
	 */
	spin_lock_irqsave(&up->port.lock, flags);

	/*
	 * Update the per-port timeout.
	 */
	uart_update_timeout(port, termios->c_cflag, baud);

	up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
	if (termios->c_iflag & INPCK)
		up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
	if (termios->c_iflag & (BRKINT | PARMRK))
		up->port.read_status_mask |= UART_LSR_BI;

	/*
	 * Characteres to ignore
	 */
	up->port.ignore_status_mask = 0;
	if (termios->c_iflag & IGNPAR)
		up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
	if (termios->c_iflag & IGNBRK) {
		up->port.ignore_status_mask |= UART_LSR_BI;
		/*
		 * If we're ignoring parity and break indicators,
		 * ignore overruns too (for real raw support).
		 */
		if (termios->c_iflag & IGNPAR)
			up->port.ignore_status_mask |= UART_LSR_OE;
	}

	/*
	 * ignore all characters if CREAD is not set
	 */
	if ((termios->c_cflag & CREAD) == 0)
		up->port.ignore_status_mask |= UART_LSR_DR;

	/*
	 * CTS flow control flag and modem status interrupts
	 */
	up->ier &= ~UART_IER_MSI;
	if (UART_ENABLE_MS(&up->port, termios->c_cflag))
		up->ier |= UART_IER_MSI;

	serial_out(up, UART_IER, up->ier);

	serial_outp(up, UART_LCR, cval | UART_LCR_DLAB);/* set DLAB */
	
	serial_outp(up, UART_DLL, quot & 0xff);		/* LS of divisor */
	serial_outp(up, UART_DLM, quot >> 8);		/* MS of divisor */
	serial_outp(up, UART_LCR, cval);		/* reset DLAB */
	up->lcr = cval;					/* Save LCR */
	
	serial_outp(up, UART_FCR, UART_FCR_ENABLE_FIFO);/* set fcr */
	
	spin_unlock_irqrestore(&up->port.lock, flags);
}

/*
 *      EXAR ioctls
 */
//#define 	FIOQSIZE		0x5460 
#define		EXAR_READ_REG      	(FIOQSIZE + 1)
#define 	EXAR_WRITE_REG     	(FIOQSIZE + 2)

struct xrioctl_rw_reg {
	unsigned char reg;
	unsigned char regvalue;
};

static int ht_set_auto485_dly(struct uart_xr_port *up, unsigned long arg )
{
	char efr;
	char msr = 0x00;

	if ( arg > 0x0f)
		return -EINVAL;
	
	efr = serial_inp(up,UART_HT_EFR);

	efr |= EFR_EFBE;
	serial_outp(up,UART_HT_EFR,efr);
	msr |= (arg << 4);
	msr &= 0xf0;				/* mask */
	serial_outp(up,UART_MSR,msr);
	efr &= ~EFR_EFBE;
	serial_outp(up,UART_HT_EFR,efr);
	return 0;
}

static int ht_set_local_echo(struct uart_xr_port *up, unsigned long arg )
{
	switch( arg )
	{
		case HT_SET_LOCAL_ECHO_ON:
			set_spr_reg(up,HT_SPR_LOCAL_ECHO);
		break;
		case HT_SET_LOCAL_ECHO_OFF:
			reset_spr_reg(up,HT_SPR_LOCAL_ECHO);
		break;
		default:
			return -EINVAL;
		break;
	}

	return 0;
}
#define MCR_DTR BIT0
#define MCR_RTS BIT1
static int ht_set_rs485_mode(struct uart_xr_port *up, unsigned long arg )
{
	int ret = 0;
	char mcr = serial_inp(up,UART_MCR);
	switch( arg )
	{
		case HT_SET_RS485_FULL:
			mcr |= MCR_DTR;
		break;
		case HT_SET_RS485_HALF:
			mcr &= ~MCR_DTR;
		break;
		default:
			return -EINVAL;
		break;
	}
	mcr |= MCR_RTS;
	serial_outp(up,UART_MCR,mcr);

	return ret; 
}
#define HT_EFR_AUTO_RTS 0x40
#define HT_EFR_AUTO_CTS 0x80
#define HT_MCR_EN_DTR_DSR 0x04
#define HT_PROG_RXTRG_TXTRG (BIT6|BIT7)
#define HT_RXTRG 42 /* 64 * 2/3 */ 
#define HT_TXTRG 42 /* 64 * 2/3 */ 
#define HT_HYST 0x03 /* +/-8 */
static int ht_set_auto_hardflow(struct uart_xr_port *up, unsigned long arg )
{
	char efr;
	char mcr;
	char fctr;
	int ret = 0;

	/* FIFO clear */
	serial_outp(up, UART_FCR, UART_FCR_ENABLE_FIFO |
			UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
	
	efr = serial_inp(up,UART_HT_EFR);
	mcr = serial_inp(up,UART_MCR);
	fctr = serial_inp(up,UART_HT_FCTR);
	switch( arg )
	{
		case HT_SET_FLOW_ENABLE:
//			printk("enable auto_hardflow\n");
			fctr |= HT_PROG_RXTRG_TXTRG;
			fctr |= HT_HYST; 
			serial_outp(up,UART_HT_FCTR,fctr); /* default */

			serial_outp(up,UART_HT_RXTRG,HT_RXTRG); /* default */
			serial_outp(up,UART_HT_TXTRG,HT_TXTRG); /* default */
			efr |= 	(HT_EFR_AUTO_RTS | HT_EFR_AUTO_CTS);
			efr |= EFR_EFBE;
			serial_outp(up,UART_HT_EFR,efr);
			mcr &= ~HT_MCR_EN_DTR_DSR;
			mcr |= MCR_DTR | MCR_RTS;
			serial_outp(up,UART_MCR, mcr);
			efr &= ~ EFR_EFBE;
			serial_outp(up,UART_HT_EFR,efr);

		break;
		case HT_SET_FLOW_DISABLE:
//			printk("disable auto_hardflow\n");
			fctr &= ~HT_PROG_RXTRG_TXTRG;
			serial_outp(up,UART_HT_FCTR,fctr); /* default */
			efr &= 	~(HT_EFR_AUTO_RTS | HT_EFR_AUTO_CTS);
			efr |= EFR_EFBE;
			serial_outp(up,UART_HT_EFR,efr);
			mcr &= ~HT_MCR_EN_DTR_DSR; 			
			serial_outp(up,UART_MCR, mcr);
			efr &= ~ EFR_EFBE;
			serial_outp(up,UART_HT_EFR,efr);
		break;
		default:
			ret = -EINVAL;
		break;
	}
	return ret;
}
#define AUTO_TRANSMIT_XON1_XOFF1 BIT3 
#define AUTO_COMP_XON1_XOFF1 BIT1 
#define HT_XON   0x11
#define HT_XOFF  0x13
static int ht_set_auto_softflow(struct uart_xr_port *up, unsigned long arg )
{
	char efr;
	char fctr;
	int ret = 0;
	/* FIFO clear */
	serial_outp(up, UART_FCR, UART_FCR_ENABLE_FIFO |
			UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
	
	efr = serial_inp(up,UART_HT_EFR);
	fctr = serial_inp(up,UART_HT_FCTR);

	switch( arg )
	{
		case HT_SET_FLOW_ENABLE:
//			printk("enable auto_softflow\n");


			fctr |= HT_PROG_RXTRG_TXTRG; /* table D */
			fctr |= HT_HYST; 
			serial_outp(up,UART_HT_FCTR,fctr);

			efr |= (AUTO_TRANSMIT_XON1_XOFF1 | AUTO_COMP_XON1_XOFF1);

			serial_outp(up,UART_HT_EFR,efr);
			serial_outp(up,UART_HT_XON1,HT_XON);
			serial_outp(up,UART_HT_XOFF1,HT_XOFF);

			serial_outp(up,UART_HT_RXTRG,HT_RXTRG); /* default */
			serial_outp(up,UART_HT_TXTRG,HT_TXTRG); /* default */
		break;
	
		case HT_SET_FLOW_DISABLE:
//			printk("disable auto_softflow\n");
			fctr &=  ~HT_PROG_RXTRG_TXTRG;
			serial_outp(up,UART_HT_FCTR,fctr);
			efr &= ~0x0f;
			serial_outp(up,UART_HT_EFR,efr);
		break;
		default:
			ret = -EINVAL;
		break;
	}
	return ret;
}
static int ht_set_rxtrg(struct uart_xr_port *up, unsigned long arg )
{
	char rxtrg = (char)arg&0xff;
	if ( arg > 0x40 )
		return -EINVAL;
	serial_outp(up,UART_HT_RXTRG,rxtrg);
	return 0;

}

static int ht_set_txtrg(struct uart_xr_port *up, unsigned long arg )
{
	char txtrg = (char)arg&0xff;
	
	if ( arg > 0x40 )
		return -EINVAL;

	serial_outp(up,UART_HT_TXTRG,txtrg);
	return 0;

}


static int ht_set_hyst(struct uart_xr_port *up, unsigned long arg)
{
	char fctr = serial_inp(up,UART_HT_FCTR);

	if ( arg > 0x0f)
		return -EINVAL;

	fctr &= ~0x0f; /* clear hyst */
	fctr |= (arg&0x0f);  /* set hyst */
	serial_outp(up, UART_HT_FCTR, fctr);
	return 0;
}

static int ht_set_autoRS485(struct uart_port *port, unsigned long flag )
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	unsigned char FCTR,MSR,EFR;
	int ret = 0;

	FCTR = serial_inp(up,UART_HT_FCTR);
	EFR = serial_inp(up,UART_HT_EFR);
	MSR = serial_inp(up,UART_MSR);

	if ( flag == HT_SET_AUTO_RS485_ENABLE )
	{
		/* enable auto RS485 */
//		printk("enable autoRS485\n");
		
		FCTR |= HT_FCTR_EN_AUTO_RS485;
		serial_outp(up,UART_HT_FCTR,FCTR);
		EFR |= EFR_EFBE;
		serial_outp(up,UART_HT_EFR,EFR);
		MSR |= MSR_RS485_DELAY;
		serial_outp(up,UART_MSR,MSR);
		EFR &= ~EFR_EFBE;
		serial_outp(up,UART_HT_EFR,EFR);
	}
	else if ( flag == HT_SET_AUTO_RS485_DISABLE ) 
	{
		/* disable auto RS485 */
//		printk("disable autRS485\n");
		FCTR &= ~HT_FCTR_EN_AUTO_RS485;
		serial_outp(up,UART_HT_FCTR,FCTR);
		EFR |= EFR_EFBE;
		serial_outp(up,UART_HT_EFR,EFR);
		MSR &= ~MSR_RS485_DELAY;
		serial_outp(up,UART_MSR,MSR);
		EFR &= ~EFR_EFBE;
		serial_outp(up,UART_HT_EFR,EFR);
	}
	else
	{
		ret = -EINVAL;
	}
	return ret;

}
/*
 * This function is used to handle Exar Device specific ioctl calls
 * The user level application should have defined the above ioctl
 * commands with the above values to access these ioctls and the 
 * input parameters for these ioctls should be struct xrioctl_rw_reg
 * The Ioctl functioning is pretty much self explanatory here in the code,
 * and the register values should be between 0 to XR_17X15Y_EXTENDED_RXTRG
 */

static int
serialxr78x_ioctl(struct uart_port *port, unsigned int cmd, unsigned long arg)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
	int ret = -ENOIOCTLCMD;
	struct xrioctl_rw_reg ioctlrwarg;

//	printk("ioctl\n");

	switch (cmd)
	{
		case EXAR_READ_REG:
		if (copy_from_user(&ioctlrwarg, (void *)arg, sizeof(ioctlrwarg)))
			return -EFAULT;
		ioctlrwarg.regvalue = serial_inp(up, ioctlrwarg.reg);
		if (copy_to_user((void *)arg, &ioctlrwarg, sizeof(ioctlrwarg)))
			return -EFAULT;
		ret = 0;
		break;
		
		case EXAR_WRITE_REG:
		if (copy_from_user(&ioctlrwarg, (void *)arg, sizeof(ioctlrwarg)))
			return -EFAULT;
		serial_outp(up, ioctlrwarg.reg, ioctlrwarg.regvalue);
		ret = 0;
		break;

		case HT_SET_AUTO_RS485:
		ret = ht_set_autoRS485(port,arg);
		break;

		case HT_SET_XON_XOFF:
		ret = ht_set_auto_softflow(up,arg);
		break;

		case HT_SET_RTSCTS:
		ret = ht_set_auto_hardflow(up,arg);
		break;

		case HT_SET_RS485_MODE:
		ret = ht_set_rs485_mode(up,arg);
		break;

		case HT_SET_LOCAL_ECHO:
		ret = ht_set_local_echo(up,arg);
		break;

		case HT_SET_HYSTERESIS:
		ret = ht_set_hyst(up,arg);
		break;

		case HT_SET_RXTRG:
		ret = ht_set_rxtrg(up,arg);
		break;
	
		case HT_SET_TXTRG:
		ret = ht_set_txtrg(up,arg);
		break;
	
		case HT_SET_AUTO485_DLY:
		ret = ht_set_auto485_dly(up,arg);

		default:
		break;
	}
	
	return ret;
}

static void
serialxr78x_pm(struct uart_port *port, unsigned int state,
	      unsigned int oldstate)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;
//	printk("pm\n");
	if (state) {
		/* sleep */
		serial_outp(up, UART_IER, UART_IERX_SLEEP);
		if (up->pm)
			up->pm(port, state, oldstate);
	} else {
		/* wake */
		/* Wake up UART */
		serial_outp(up, UART_IER, 0);
		
		if (up->pm)
			up->pm(port, state, oldstate);
	}
}

static void serialxr78x_release_port(struct uart_port *port)
{	
}

static int serialxr78x_request_port(struct uart_port *port)
{
	return 0;
}

static void serialxr78x_config_port(struct uart_port *port, int flags)
{
	struct uart_xr_port *up = (struct uart_xr_port *)port;	
	
//	printk("config_port\n");
	if (flags & UART_CONFIG_TYPE)
	{	
		up->port.type = XR788_TYPE;
		up->port.fifosize = uart_config[up->port.type].dfl_xmit_fifo_size;
		up->capabilities = uart_config[up->port.type].flags;	
	}
}

static const char *
serialxr78x_type(struct uart_port *port)
{
	int type = port->type;

//	printk("type\n");
	if (type >= ARRAY_SIZE(uart_config))
		type = 0;
	return uart_config[type].name;
}

static struct uart_ops serialxr78x_pops = {
	.tx_empty	= serialxr78x_tx_empty,
	.set_mctrl	= serialxr78x_set_mctrl,
	.get_mctrl	= serialxr78x_get_mctrl,
	.stop_tx	= serialxr78x_stop_tx,
	.start_tx	= serialxr78x_start_tx,
	.stop_rx	= serialxr78x_stop_rx,
	.enable_ms	= serialxr78x_enable_ms,
	.break_ctl	= serialxr78x_break_ctl,
	.startup	= serialxr78x_startup,
	.shutdown	= serialxr78x_shutdown,
	.set_termios	= serialxr78x_set_termios,
	.pm		= serialxr78x_pm,
	.type		= serialxr78x_type,
	.release_port	= serialxr78x_release_port,
	.request_port	= serialxr78x_request_port,
	.config_port	= serialxr78x_config_port,
	.ioctl		= serialxr78x_ioctl,
};

static struct uart_xr_port serialxr78x_ports[UART_XR788_NR*UART_MAX_BOARDS];

#define XR78x_BASE_IO 		0x500
#define XR78x_IRQ 		IRQ_ISA5	
#define XR78x_UART_OFFSET 	0x10

static int irq[UART_MAX_BOARDS];
static int linux_irq[UART_MAX_BOARDS];
static int io[UART_MAX_BOARDS];

static int irq_count = 0;
static int linux_irq_count = 0;
static int io_count = 0;

static int major = XR_788_MAJOR;

static void __init serial78x_init_ports(void)
{
	struct uart_xr_port *up;
	static int first = 1;
	int i;
	int j = 0;
	if (!first)
		return;
	first = 0;
	for (i = 0, up = serialxr78x_ports; i < max_ports;
	     i++, up++) {
		up->port.iobase   = io[i/UART_XR788_NR] + (j*XR78x_UART_OFFSET);
		up->port.irq      = irq_canonicalize(linux_irq[i/UART_XR788_NR]);
		up->port.uartclk  = 921600 * 16;
		up->port.flags    = ASYNC_BOOT_AUTOCONF | ASYNC_SKIP_TEST;
		up->port.hub6     = 0;
		up->port.membase  = 0;
		up->port.iotype   = SERIAL_IO_PORT;
		up->port.regshift = 0;
		up->port.ops      = &serialxr78x_pops;
		if (share_irqs)
			up->port.flags |= UPF_SHARE_IRQ;
		++j;
		if ( j >= UART_XR788_NR )
			j = 0;
	}

}

static void __init serialxr78x_register_ports(struct uart_driver *drv)
{
	int i;
	
	serial78x_init_ports();
	for (i = 0; i < max_ports; i++) {
		struct uart_xr_port *up = &serialxr78x_ports[i];

		up->port.line = i;
		up->port.ops = &serialxr78x_pops;
		init_timer(&up->timer);
		up->timer.function = serialxr78x_timeout;

		uart_add_one_port(drv, &up->port);
	}
}

#define SERIALXR_CONSOLE	NULL

static struct uart_driver serialxr78x_reg = {
	.owner			= THIS_MODULE,
	.driver_name		= "xrserial",
	.dev_name		= "ttyXR78x",
	.major			= XR_788_MAJOR,
	.minor			= XR_788_MINOR,
	.nr			= UART_XR788_NR,
	.cons			= SERIALXR_CONSOLE,
};
#if 0
/*
 * register_serial and unregister_serial allows for 16x50 serial ports to be
 * configured at run-time, to support PCMCIA modems.
 */

static int __register_serial(struct serial_struct *req, int line)
{
	struct uart_port port;

	port.iobase   = req->port;
	port.membase  = req->iomem_base;
	port.irq      = req->irq;
	port.uartclk  = req->baud_base * 16;
	port.fifosize = req->xmit_fifo_size;
	port.regshift = req->iomem_reg_shift;
	port.iotype   = req->io_type;
	port.flags    = req->flags | UPF_BOOT_AUTOCONF;
	port.mapbase  = req->iomap_base;
	port.line     = line;
	
	if (share_irqs)
		port.flags |= UPF_SHARE_IRQ;

	/*
	 * to be safer, check and default to the standard clock rate.
	 */
	if (port.uartclk == 0)
		port.uartclk = 921600 * 16; // XR17x15y clock rate

	return uart_register_port(&serialxr78x_reg);
}

/**
 *	register_serial - configure a xr17x15y serial port at runtime
 *	@req: request structure
 *
 *	Configure the serial port specified by the request. If the
 *	port exists and is in use an error is returned. If the port
 *	is not currently in the table it is added.
 *
 *	The port is then probed and if necessary the IRQ is autodetected
 *	If this fails an error is returned.
 *
 *	On success the port is ready to use and the line number is returned.
 */
int register_serial(struct serial_struct *req)
{
	return __register_serial(req, -1);
}

/**
 *	unregister_serial - remove a xr17x15y serial port at runtime
 *	@line: serial line number
 *
 *	Remove one serial port.  This may be called from interrupt
 *	context.
 */
void unregister_serial(int line)
{
	uart_unregister_port(&serialxr78x_reg);
}
#endif
module_param_array(io, int, &io_count, S_IRUGO);
module_param_array(irq, int, &irq_count, S_IRUGO);
module_param(major, int, S_IRUGO);

static int __init serialxr78x_init(void)
{
	int ret, i;

	printk(KERN_INFO "Exar XR16L78x specific serial driver $Revision: 1.0 $ "
		"%d ports, IRQ sharing %sabled\n", (int) UART_XR788_NR,
		share_irqs ? "en" : "dis");
	/* check IRQ */

	if ( irq_count == 0 || io_count == 0 )
		return -1;
	if ( irq_count != io_count )
		return -1;

	if ( irq_count > UART_MAX_BOARDS || io_count > UART_MAX_BOARDS )
		return -1;
	max_ports = UART_XR788_NR * io_count;
	printk("max_ports = %d\n",max_ports);
	serialxr78x_reg.nr = max_ports;
	
	for ( i = 0; i < irq_count; ++i)
	{
		if ( irq[i] >= 3 && irq[i] <= 7 )
			linux_irq[i] = convirq_from_isa(irq[i]);
		else if ( irq[i] == 2 )
			linux_irq[i] = convirq_from_isa(9);	/* IRQ2 = IRQ9 */
		else
			return -1;
		printk("irq[%d] = %d\n",i,linux_irq[i]);
	}
	linux_irq_count = irq_count;
	/* check io */
	for ( i = 0; i < io_count; ++i)
	{
		io[i] = io[i] - io[i]%0x100;
		if ( io[i] > 0xff00 )
			return -1;
		printk("io[%d] = %x\n",i,io[i]);
	}

	/* set major no. */
	serialxr78x_reg.major = major;
	printk("MAJOR No = %d\n",serialxr78x_reg.major);

	for (i = 0; i < NR_IRQS; i++)
		spin_lock_init(&irq_lists[i].lock);

	ret = uart_register_driver(&serialxr78x_reg);
	if (ret >= 0)
		serialxr78x_register_ports(&serialxr78x_reg);

	return ret;
}

static void __exit serialxr78x_exit(void)
{
	int i;
			
	for (i = 0; i < max_ports; i++)
		uart_remove_one_port(&serialxr78x_reg, &serialxr78x_ports[i].port);
	uart_unregister_driver(&serialxr78x_reg);
}

module_init(serialxr78x_init);
module_exit(serialxr78x_exit);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("Exar XR16L78x specific serial driver $Revision: 1.0 $");
