#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jul  1 14:05:19 2021
# Process ID: 18316
# Current directory: D:/Study/Homework/COexp/model_com
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19328 D:\Study\Homework\COexp\model_com\model_com.xpr
# Log file: D:/Study/Homework/COexp/model_com/vivado.log
# Journal file: D:/Study/Homework/COexp/model_com\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Homework/COexp/model_com/model_com.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 861.172 ; gain = 111.297
update_compile_order -fileset sources_1
file mkdir D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v w ]
add_files -fileset sim_1 D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port op [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port func [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:160]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:168]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  1 14:41:15 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 919.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 940.309 ; gain = 20.805
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.945 ; gain = 108.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (32) of module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:117]
INFO: [Synth 8-6157] synthesizing module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:124]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irom' (7#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (7) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:135]
WARNING: [Synth 8-689] width (1) of port connection 'dataRomOut' does not match port width (32) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:137]
INFO: [Synth 8-6157] synthesizing module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ireg' (8#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'inst_i' does not match port width (32) of module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:141]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:49]
WARNING: [Synth 8-3848] Net sa in module/entity controller does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (6) of module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:155]
INFO: [Synth 8-6157] synthesizing module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm' (10#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:160]
INFO: [Synth 8-6157] synthesizing module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mireg' (11#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:164]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:166]
WARNING: [Synth 8-689] width (1) of port connection 'lddr1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [Synth 8-689] width (1) of port connection 'lddr2' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:168]
WARNING: [Synth 8-689] width (1) of port connection 'i_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'imm' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'aluout_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'RegClk_1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'RegWr' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'iromoe' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'ldpc' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-350] instance 'mireg' of module 'mireg' requires 13 connections, but only 12 given [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-3848] Net rw_sel in module/entity top does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[20]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[19]
WARNING: [Synth 8-3331] design controller has unconnected port sa[4]
WARNING: [Synth 8-3331] design controller has unconnected port sa[3]
WARNING: [Synth 8-3331] design controller has unconnected port sa[2]
WARNING: [Synth 8-3331] design controller has unconnected port sa[1]
WARNING: [Synth 8-3331] design controller has unconnected port sa[0]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design controller has unconnected port inst[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[15]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[14]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[13]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[12]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[11]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[10]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[9]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[8]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[7]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.688 ; gain = 164.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.688 ; gain = 164.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.688 ; gain = 164.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 76 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.063 ; gain = 705.004
31 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.063 ; gain = 705.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port op [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port func [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:160]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:168]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
ERROR: [VRFC 10-529] concurrent assignment to a non-net lddr1 is not permitted [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:61]
ERROR: [VRFC 10-529] concurrent assignment to a non-net RegClk_1 is not permitted [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port op [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:148]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port func [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:149]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:160]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:168]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
ERROR: [VRFC 10-529] concurrent assignment to a non-net iromoe is not permitted [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (32) of module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
INFO: [Synth 8-6157] synthesizing module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irom' (7#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (7) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [Synth 8-689] width (1) of port connection 'dataRomOut' does not match port width (32) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
INFO: [Synth 8-6157] synthesizing module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ireg' (8#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'inst_i' does not match port width (32) of module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:49]
WARNING: [Synth 8-3848] Net sa in module/entity controller does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (6) of module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:151]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:158]
INFO: [Synth 8-6157] synthesizing module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm' (10#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
INFO: [Synth 8-6157] synthesizing module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mireg' (11#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'lddr1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'lddr2' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'i_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'imm' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'aluout_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'RegClk_1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-689] width (1) of port connection 'RegWr' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'iromoe' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'ldpc' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [Synth 8-350] instance 'mireg' of module 'mireg' requires 13 connections, but only 12 given [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:166]
WARNING: [Synth 8-3848] Net rw_sel in module/entity top does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[20]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[19]
WARNING: [Synth 8-3331] design controller has unconnected port sa[4]
WARNING: [Synth 8-3331] design controller has unconnected port sa[3]
WARNING: [Synth 8-3331] design controller has unconnected port sa[2]
WARNING: [Synth 8-3331] design controller has unconnected port sa[1]
WARNING: [Synth 8-3331] design controller has unconnected port sa[0]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design controller has unconnected port inst[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[15]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[14]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[13]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[12]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[11]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[10]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[9]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[8]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[7]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.723 ; gain = 18.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.723 ; gain = 18.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.723 ; gain = 18.277
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 76 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.527 ; gain = 33.082
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:151]
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port op [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:151]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port func [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:151]
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port op [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:151]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port func [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.902 ; gain = 0.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (32) of module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
INFO: [Synth 8-6157] synthesizing module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irom' (7#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (7) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [Synth 8-689] width (1) of port connection 'dataRomOut' does not match port width (32) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
INFO: [Synth 8-6157] synthesizing module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ireg' (8#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'inst_i' does not match port width (32) of module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:49]
WARNING: [Synth 8-3848] Net sa in module/entity controller does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:158]
INFO: [Synth 8-6157] synthesizing module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm' (10#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
INFO: [Synth 8-6157] synthesizing module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mireg' (11#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'lddr1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'lddr2' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'i_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'imm' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'aluout_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'RegClk_1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-689] width (1) of port connection 'RegWr' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'iromoe' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'ldpc' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [Synth 8-350] instance 'mireg' of module 'mireg' requires 13 connections, but only 12 given [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:166]
WARNING: [Synth 8-3848] Net rw_sel in module/entity top does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[20]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[19]
WARNING: [Synth 8-3331] design controller has unconnected port sa[4]
WARNING: [Synth 8-3331] design controller has unconnected port sa[3]
WARNING: [Synth 8-3331] design controller has unconnected port sa[2]
WARNING: [Synth 8-3331] design controller has unconnected port sa[1]
WARNING: [Synth 8-3331] design controller has unconnected port sa[0]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design controller has unconnected port inst[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[15]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[14]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[13]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[12]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[11]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[10]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[9]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[8]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[7]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ireg has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.297 ; gain = 13.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.297 ; gain = 13.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.297 ; gain = 13.730
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 87 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.668 ; gain = 44.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataRomOut [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port inst_i [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
ERROR: [VRFC 10-529] concurrent assignment to a non-net address is not permitted [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:64]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1928.586 ; gain = 3.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (32) of module 'select' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
INFO: [Synth 8-6157] synthesizing module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'signex' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irom' (7#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (7) of module 'irom' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-6157] synthesizing module 'ireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ireg' (8#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-3848] Net sa in module/entity controller does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v:23]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:158]
INFO: [Synth 8-6157] synthesizing module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm' (10#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'cm' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
INFO: [Synth 8-6157] synthesizing module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mireg' (11#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'minst' does not match port width (21) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [Synth 8-6104] Input port 'address' has an internal driver [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'lddr1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'lddr2' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'i_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'imm' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'aluout_sel' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'RegClk_1' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [Synth 8-689] width (1) of port connection 'RegWr' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'iromoe' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'ldpc' does not match port width (4) of module 'mireg' [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [Synth 8-350] instance 'mireg' of module 'mireg' requires 13 connections, but only 12 given [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:166]
WARNING: [Synth 8-3848] Net rw_sel in module/entity top does not have driver. [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[20]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[19]
WARNING: [Synth 8-3331] design controller has unconnected port sa[4]
WARNING: [Synth 8-3331] design controller has unconnected port sa[3]
WARNING: [Synth 8-3331] design controller has unconnected port sa[2]
WARNING: [Synth 8-3331] design controller has unconnected port sa[1]
WARNING: [Synth 8-3331] design controller has unconnected port sa[0]
WARNING: [Synth 8-3331] design irom has unconnected port address[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[0]
WARNING: [Synth 8-3331] design irom has unconnected port oe
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.066 ; gain = 22.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.066 ; gain = 22.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1947.066 ; gain = 22.152
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 18 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1970.281 ; gain = 45.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol address, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port addr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.281 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol address, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port addr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol address, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 21 for port minst [D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v:64]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port addr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol address, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port addr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol address, assumed default net type wire [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Homework/COexp/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port address [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port addr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port lddr2 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port i_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port imm [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluout_sel [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegClk_1 [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port RegWr [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port iromoe [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ldpc [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port b [D:/Study/Homework/COexp/model_com/model_com.srcs/sources_1/new/top.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/Homework/COexp/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 16:57:51 2021...
