

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Sun Feb 25 00:53:05 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        grayscaler
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   777610|  10.000 ns|  7.776 ms|    1|  777610|     none|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterInLoop1  |        2|   777601|         3|          1|          1|  1 ~ 777600|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_10, void @empty_4, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addrbound_V_read_2 = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %addrbound_V_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019]   --->   Operation 16 'read' 'addrbound_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%din_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %din" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019]   --->   Operation 17 'read' 'din_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_10, void @empty_4, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.44ns)   --->   "%icmp_ln878 = icmp_eq  i21 %addrbound_V_read_2, i21 0"   --->   Operation 20 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1024 = br i1 %icmp_ln878, void %.lr.ph.i, void %.exit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 21 'br' 'br_ln1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %din_1, i32 3, i32 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1024 = sext i61 %trunc_ln" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 23 'sext' 'sext_ln1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64 %gmem1, i64 %sext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 24 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1024 = zext i21 %addrbound_V_read_2" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 25 'zext' 'zext_ln1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 28 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem1_addr, i32 %zext_ln1024" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln1024 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 33 'br' 'br_ln1024' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.44>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%i_V = phi i21 0, void %.lr.ph.i, i21 %i_V_3, void %.split.i"   --->   Operation 34 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (2.22ns)   --->   "%i_V_3 = add i21 %i_V, i21 1"   --->   Operation 35 'add' 'i_V_3' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln1024 = icmp_eq  i21 %i_V, i21 %addrbound_V_read_2" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 36 'icmp' 'icmp_ln1024' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1024 = br i1 %icmp_ln1024, void %.split.i, void %.exit.loopexit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 37 'br' 'br_ln1024' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 38 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem1_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln1024)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln1022 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1022->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 39 'specpipeline' 'specpipeline_ln1022' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1022 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 777600, i64 388800" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1022->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln1022' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1022 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1022->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 41 'specloopname' 'specloopname_ln1022' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %ldata1, i64 %gmem1_addr_read" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = (!icmp_ln1024)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln1024)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln1161 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 45 'ret' 'ret_ln1161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'din' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019) [9]  (3.63 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [17]  (0 ns)
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (7.3 ns)

 <State 9>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [22]  (0 ns)
	'icmp' operation ('icmp_ln1024', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [24]  (2.44 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [30]  (7.3 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	fifo write on port 'ldata1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [31]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
