<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AddSub_Unit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>AddSub_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5db52c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>AddSub_Unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5db52c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03b001a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>AddSub_Unit_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>438770e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>k</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>fulladder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>AddSub_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_64bea8fd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>fulladder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>AddSub_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AddSub_Unit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03b001a3</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../AddSub_Unit_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AddSub_Unit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AddSub_Unit_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AddSub_Unit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-10-06T02:59:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184f8b59_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1018dc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6377e224_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e3cef0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75688979_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557212cb_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60708945_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df0a21f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceb5e70_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1371b346_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fbbc03_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c47a61a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e59315_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5997a9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54625431_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714c84a1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402393ba_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69666cfb_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da3492d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f30b2fb_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8e31fb_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbb098b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4091b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f868288_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_3/Lab_3_repo/ip_repo/AddSub_Unit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed783a40"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="710c5a51"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3e1374e3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="30b62eff"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
