\hypertarget{structFSMC__Bank1E__TypeDef}{}\doxysection{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{structFSMC__Bank1E__TypeDef}\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}


Flexible Static Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66}{B\+W\+TR}} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank1E. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66}\label{structFSMC__Bank1E__TypeDef_afe650877ca972faff9c61fcb364c7b66}} 
\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+B\+W\+TR\mbox{[}7\mbox{]}}

N\+O\+R/\+P\+S\+R\+AM write timing registers, Address offset\+: 0x104-\/0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
