`timescale 1ps/100fs
module image_mem_tb ();

	reg	[14:0]  address;
	reg	  clock;
	wire	[11:0]  q;
	
	always #10 clock <= ~clock;
	
	initial begin
		clock = 0;
		#10
		address = 1;
		#10 address = 2;
		#10 address = 5;
		#10 address = 110;
	end
	
	endmodule