Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: DBtoDijkstra.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DBtoDijkstra.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DBtoDijkstra"
Output Format                      : NGC
Target Device                      : xq6slx150t-2-fgg676

---- Source Options
Top Module Name                    : DBtoDijkstra
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/DBtoDijkstra.vhd" into library work
Parsing entity <DBtoDijkstra>.
Parsing architecture <Behavioral> of entity <dbtodijkstra>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DBtoDijkstra> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/ISE/CS226_OSPF/OSPF/DBtoDijkstra.vhd" Line 118: Net <COMB.tempStubData[95]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DBtoDijkstra>.
    Related source file is "/home/ise/ISE/CS226_OSPF/OSPF/DBtoDijkstra.vhd".
        DB_ADDR_SIZE = 12
        ADDR_SIZE = 6
        NETWORK_SIZE = 6
        COST_SIZE = 6
        ROUTERID_SIZE = 5
        PORTS = 8
WARNING:Xst:2935 - Signal 'COMB.tempStubData<95:54>', unconnected in block 'DBtoDijkstra', is tied to its initial value (111111111111111111111111111111111111111111).
WARNING:Xst:2935 - Signal 'COMB.tempStubData<47:6>', unconnected in block 'DBtoDijkstra', is tied to its initial value (111111111111111111111111111111111111111111).
    Found 6-bit register for signal <p_sc>.
    Found 2-bit register for signal <p_gc>.
    Found 1-bit register for signal <p_lc>.
    Found 4-bit register for signal <p_adlid>.
    Found 4-bit register for signal <p_adcost>.
    Found 2-bit register for signal <p_countLID>.
    Found 32-bit register for signal <p_router>.
    Found 96-bit register for signal <p_crl>.
    Found 16-bit register for signal <p_links>.
    Found 32-bit register for signal <p_lid>.
    Found 6-bit register for signal <p_cost>.
    Found 4-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_281_OUT> created at line 389.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_659_OUT> created at line 422.
    Found 6-bit adder for signal <p_sc[5]_GND_6_o_add_14_OUT> created at line 215.
    Found 13-bit adder for signal <n2064> created at line 217.
    Found 16-bit adder for signal <n2209> created at line 266.
    Found 16-bit adder for signal <n2069> created at line 266.
    Found 15-bit adder for signal <n2070> created at line 268.
    Found 2-bit adder for signal <p_gc[1]_GND_6_o_add_34_OUT> created at line 295.
    Found 16-bit adder for signal <n2075> created at line 333.
    Found 1-bit adder for signal <p_lc[0]_PWR_6_o_add_43_OUT<0>> created at line 337.
    Found 3-bit adder for signal <n2222[2:0]> created at line 377.
    Found 18-bit adder for signal <n2224> created at line 378.
    Found 17-bit adder for signal <n2227> created at line 384.
    Found 17-bit adder for signal <n2086> created at line 384.
    Found 5-bit adder for signal <n2133> created at line 386.
    Found 16-bit adder for signal <n2233> created at line 422.
    Found 17-bit adder for signal <n2236> created at line 422.
    Found 17-bit adder for signal <n2103> created at line 422.
    Found 8-bit adder for signal <n2166> created at line 426.
    Found 9-bit adder for signal <n2181> created at line 428.
    Found 5-bit adder for signal <n2164> created at line 436.
    Found 2-bit subtractor for signal <GND_6_o_GND_6_o_sub_53_OUT<1:0>> created at line 376.
    Found 6-bit subtractor for signal <GND_6_o_GND_6_o_sub_55_OUT<5:0>> created at line 377.
    Found 12-bit subtractor for signal <BUS_0019_GND_6_o_sub_103_OUT<11:0>> created at line 378.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_156_OUT<7:0>> created at line 387.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_808_OUT<7:0>> created at line 426.
    Found 9-bit adder for signal <n2106> created at line 423.
    Found 6x7-bit multiplier for signal <n2206> created at line 217.
    Found 4x4-bit multiplier for signal <PWR_6_o_p_adlid[3]_MuLt_149_OUT> created at line 384.
    Found 5x3-bit multiplier for signal <BUS_0037_PWR_6_o_MuLt_466_OUT> created at line 387.
    Found 4x3-bit multiplier for signal <p_adlid[3]_PWR_6_o_MuLt_279_OUT> created at line 389.
    Found 7x8-bit multiplier for signal <n2213> created at line 422.
    Found 4x4-bit multiplier for signal <PWR_6_o_p_adcost[3]_MuLt_661_OUT> created at line 422.
    Found 5x3-bit multiplier for signal <BUS_0046_PWR_6_o_MuLt_665_OUT> created at line 423.
    Found 4x3-bit multiplier for signal <p_adcost[3]_PWR_6_o_MuLt_805_OUT> created at line 426.
WARNING:Xst:737 - Found 1-bit latch for signal <n_adlid<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_adlid<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_adlid<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_adlid<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_countLID<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_countLID<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_lid<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<95>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<94>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<93>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<92>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<91>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<90>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<89>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<88>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<87>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<86>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<85>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<84>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<83>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<82>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<81>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<80>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<79>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<78>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<77>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<76>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<75>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<74>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<73>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<72>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<71>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<70>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<69>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<68>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<67>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<66>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<65>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<64>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<63>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_crl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_links<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <db_din[7]_GND_6_o_equal_14_o> created at line 208
    Found 2-bit comparator greater for signal <p_gc[1]_PWR_6_o_LessThan_21_o> created at line 265
    Found 2-bit comparator greater for signal <GND_6_o_p_countLID[1]_LessThan_52_o> created at line 375
    Found 7-bit comparator greater for signal <GND_6_o_p_adlid[3]_LessThan_279_o> created at line 388
    Found 8-bit comparator greater for signal <BUS_0036_GND_6_o_LessThan_465_o> created at line 391
    Found 8-bit comparator greater for signal <GND_6_o_BUS_0057_LessThan_805_o> created at line 425
    Found 9-bit comparator greater for signal <BUS_0067_GND_6_o_LessThan_1006_o> created at line 428
    Found 16-bit comparator equal for signal <p_links[15]_GND_6_o_equal_1203_o> created at line 473
    Summary:
	inferred   8 Multiplier(s).
	inferred  27 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred 150 Latch(s).
	inferred   8 Comparator(s).
	inferred 2116 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DBtoDijkstra> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 4x3-bit multiplier                                    : 2
 4x4-bit multiplier                                    : 2
 5x3-bit multiplier                                    : 2
 7x6-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 27
 1-bit adder                                           : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 4
 17-bit adder                                          : 4
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 6-bit register                                        : 2
 96-bit register                                       : 1
# Latches                                              : 150
 1-bit latch                                           : 150
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 2-bit comparator greater                              : 2
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 2116
 1-bit 2-to-1 multiplexer                              : 2094
 12-bit 2-to-1 multiplexer                             : 12
 128-bit 2-to-1 multiplexer                            : 2
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DBtoDijkstra>.
The following registers are absorbed into counter <p_sc>: 1 register on signal <p_sc>.
The following registers are absorbed into counter <p_gc>: 1 register on signal <p_gc>.
	Multiplier <Mmult_PWR_6_o_p_adlid[3]_MuLt_149_OUT> in block <DBtoDijkstra> and adder/subtractor <Madd_n2227_Madd> in block <DBtoDijkstra> are combined into a MAC<Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT>.
	Multiplier <Mmult_p_adcost[3]_PWR_6_o_MuLt_805_OUT> in block <DBtoDijkstra> and adder/subtractor <Madd_n2166> in block <DBtoDijkstra> are combined into a MAC<Maddsub_p_adcost[3]_PWR_6_o_MuLt_805_OUT>.
	Multiplier <Mmult_PWR_6_o_p_adcost[3]_MuLt_661_OUT> in block <DBtoDijkstra> and adder/subtractor <Madd_n2236_Madd> in block <DBtoDijkstra> are combined into a MAC<Maddsub_PWR_6_o_p_adcost[3]_MuLt_661_OUT>.
	Multiplier <Mmult_n2206> in block <DBtoDijkstra> and adder/subtractor <Madd_n2064_Madd> in block <DBtoDijkstra> are combined into a MAC<Maddsub_n2206>.
	Adder/Subtractor <Madd_n2164> in block <DBtoDijkstra> and  <Mmult_BUS_0046_PWR_6_o_MuLt_665_OUT> in block <DBtoDijkstra> are combined into a MULT with pre-adder <Mmult_BUS_0046_PWR_6_o_MuLt_665_OUT1>.
	Adder/Subtractor <Madd_n2133> in block <DBtoDijkstra> and  <Mmult_BUS_0037_PWR_6_o_MuLt_466_OUT> in block <DBtoDijkstra> are combined into a MULT with pre-adder <Mmult_BUS_0037_PWR_6_o_MuLt_466_OUT1>.
Unit <DBtoDijkstra> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 6
 3x5-to-8-bit Mult with pre-adder                      : 2
 4x3-to-8-bit MAC                                      : 1
 4x4-to-12-bit MAC                                     : 2
 7x6-to-12-bit MAC                                     : 1
# Multipliers                                          : 2
 4x3-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 21
 1-bit adder                                           : 1
 12-bit adder                                          : 8
 12-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 193
 Flip-Flops                                            : 193
# Comparators                                          : 8
 16-bit comparator equal                               : 1
 2-bit comparator greater                              : 2
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 2116
 1-bit 2-to-1 multiplexer                              : 2094
 12-bit 2-to-1 multiplexer                             : 12
 128-bit 2-to-1 multiplexer                            : 2
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_state[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000
 dblen      | 0001
 selr       | 0010
 getid      | 0011
 linkno     | 0100
 adj_lid    | 0101
 adj_cost   | 0110
 write_stub | 0111
 writeinfo  | 1000
------------------------

Optimizing unit <DBtoDijkstra> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DBtoDijkstra, actual ratio is 1.
FlipFlop p_sc_0 has been replicated 2 time(s)
FlipFlop p_sc_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DBtoDijkstra.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1014
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 11
#      LUT2                        : 55
#      LUT3                        : 88
#      LUT4                        : 62
#      LUT5                        : 230
#      LUT6                        : 502
#      MUXCY                       : 27
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 358
#      FD                          : 154
#      FDE                         : 43
#      FDRE                        : 11
#      LD                          : 150
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 158
#      IBUF                        : 9
#      OBUF                        : 149
# DSPs                             : 9
#      DSP48A1                     : 9

Device utilization summary:
---------------------------

Selected Device : xq6slx150tfgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             358  out of  184304     0%  
 Number of Slice LUTs:                  953  out of  92152     1%  
    Number used as Logic:               953  out of  92152     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1072
   Number with an unused Flip Flop:     714  out of   1072    66%  
   Number with an unused LUT:           119  out of   1072    11%  
   Number of fully used LUT-FF pairs:   239  out of   1072    22%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                         159
 Number of bonded IOBs:                 159  out of    396    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      9  out of    180     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)                       | Load  |
-------------------------------------------------------------------------+---------------------------------------------+-------+
clk                                                                      | BUFGP                                       | 213   |
p_state[3]_PWR_147_o_Mux_1505_o(p_state__n3423<1>1:O)                    | NONE(*)(n_links_15)                         | 16    |
p_state[3]_PWR_43_o_Mux_1297_o(Mmux_p_state[3]_PWR_43_o_Mux_1297_o11:O)  | NONE(*)(n_lid_7)                            | 8     |
p_state[3]_PWR_19_o_Mux_1249_o(Mmux_p_state[3]_PWR_19_o_Mux_1249_o11:O)  | NONE(*)(n_lid_31)                           | 8     |
p_state[3]_PWR_27_o_Mux_1265_o(Mmux_p_state[3]_PWR_27_o_Mux_1265_o11:O)  | NONE(*)(n_lid_23)                           | 8     |
p_state[3]_PWR_35_o_Mux_1281_o(Mmux_p_state[3]_PWR_35_o_Mux_1281_o11:O)  | NONE(*)(n_lid_15)                           | 8     |
p_state[3]_PWR_17_o_Mux_1245_o(Mmux_p_state[3]_PWR_17_o_Mux_1245_o11:O)  | NONE(*)(n_countLID_1)                       | 2     |
p_state[3]_PWR_13_o_Mux_1237_o(Mmux_p_state[3]_PWR_13_o_Mux_1237_o11:O)  | NONE(*)(n_adlid_1)                          | 4     |
p_state[3]_PWR_141_o_Mux_1493_o(Mmux_p_state[3]_PWR_141_o_Mux_1493_o15:O)| NONE(*)(n_crl_2)                            | 6     |
p_state[3]_PWR_129_o_Mux_1469_o(Mmux_p_state[3]_PWR_129_o_Mux_1469_o15:O)| NONE(*)(n_crl_16)                           | 6     |
p_state[3]_PWR_111_o_Mux_1433_o(Mmux_p_state[3]_PWR_111_o_Mux_1433_o15:O)| NONE(*)(n_crl_31)                           | 6     |
p_state[3]_PWR_99_o_Mux_1409_o(Mmux_p_state[3]_PWR_99_o_Mux_1409_o15:O)  | NONE(*)(n_crl_47)                           | 6     |
p_state[3]_PWR_105_o_Mux_1421_o(Mmux_p_state[3]_PWR_105_o_Mux_1421_o13:O)| NONE(*)(n_crl_40)                           | 6     |
p_state[3]_PWR_51_o_Mux_1313_o(Mmux_p_state[3]_PWR_51_o_Mux_1313_o14:O)  | NONE(*)(n_crl_91)                           | 6     |
p_state[3]_PWR_123_o_Mux_1457_o(Mmux_p_state[3]_PWR_123_o_Mux_1457_o13:O)| NONE(*)(n_crl_19)                           | 6     |
p_state[3]_PWR_135_o_Mux_1481_o(Mmux_p_state[3]_PWR_135_o_Mux_1481_o14:O)| NONE(*)(n_crl_9)                            | 6     |
p_state[3]_PWR_57_o_Mux_1325_o(Mmux_p_state[3]_PWR_57_o_Mux_1325_o1:O)   | NONE(*)(n_crl_89)                           | 6     |
p_state[3]_PWR_63_o_Mux_1337_o(Mmux_p_state[3]_PWR_63_o_Mux_1337_o1:O)   | NONE(*)(n_crl_78)                           | 6     |
p_state[3]_PWR_117_o_Mux_1445_o(Mmux_p_state[3]_PWR_117_o_Mux_1445_o14:O)| NONE(*)(n_crl_26)                           | 6     |
p_state[3]_PWR_69_o_Mux_1349_o(Mmux_p_state[3]_PWR_69_o_Mux_1349_o13:O)  | NONE(*)(n_crl_75)                           | 6     |
p_state[3]_PWR_93_o_Mux_1397_o(Mmux_p_state[3]_PWR_93_o_Mux_1397_o14:O)  | NONE(*)(n_crl_52)                           | 6     |
p_state[3]_PWR_81_o_Mux_1373_o(Mmux_p_state[3]_PWR_81_o_Mux_1373_o1:O)   | NONE(*)(n_crl_65)                           | 6     |
p_state[3]_PWR_87_o_Mux_1385_o(Mmux_p_state[3]_PWR_87_o_Mux_1385_o1:O)   | NONE(*)(n_crl_56)                           | 6     |
p_state[3]_PWR_75_o_Mux_1361_o(Mmux_p_state[3]_PWR_75_o_Mux_1361_o13:O)  | NONE(*)(n_crl_71)                           | 6     |
N1                                                                       | NONE(Msub_GND_6_o_GND_6_o_sub_808_OUT<7:0>1)| 4     |
-------------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 23 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.832ns (Maximum Frequency: 72.299MHz)
   Minimum input arrival time before clock: 7.844ns
   Maximum output required time after clock: 20.803ns
   Maximum combinational path delay: 12.550ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.832ns (frequency: 72.299MHz)
  Total number of paths / destination ports: 31521952 / 183
-------------------------------------------------------------------------
Delay:               13.832ns (Levels of Logic = 8)
  Source:            p_sc_5 (FF)
  Destination:       Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p_sc_5 to Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.525   1.528  p_sc_5 (p_sc_5)
     LUT6:I1->O            1   0.254   0.000  Mmult_n2213_Madd3_lut<6> (Mmult_n2213_Madd3_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Mmult_n2213_Madd3_cy<6> (Mmult_n2213_Madd3_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_n2213_Madd3_cy<7> (Mmult_n2213_Madd3_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_n2213_Madd3_cy<8> (Mmult_n2213_Madd3_cy<8>)
     XORCY:CI->O           7   0.206   0.909  Mmult_n2213_Madd3_xor<9> (Madd_n2069_Madd_lut<0>9)
     DSP48A1:C9->PCOUT47    1   3.149   0.000  Madd_n2233_Madd1 (Madd_n2233_Madd1_PCOUT_to_Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT (Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT_PCOUT_to_Madd_n2224_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Madd_n2224_Madd1 (Madd_n2224_Madd1_PCOUT_to_Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1_PCIN_47)
     DSP48A1:PCIN47            1.693          Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1
    ----------------------------------------
    Total                     13.832ns (11.394ns logic, 2.437ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_43_o_Mux_1297_o'
  Clock period: 1.701ns (frequency: 587.889MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.701ns (Levels of Logic = 1)
  Source:            n_lid_7 (LATCH)
  Destination:       n_lid_7 (LATCH)
  Source Clock:      p_state[3]_PWR_43_o_Mux_1297_o falling
  Destination Clock: p_state[3]_PWR_43_o_Mux_1297_o falling

  Data Path: n_lid_7 to n_lid_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.834  n_lid_7 (n_lid_7)
     LUT6:I4->O            1   0.250   0.000  Mmux_p_state[3]_p_lid[7]_Mux_1296_o1 (p_state[3]_p_lid[7]_Mux_1296_o)
     LD:D                      0.036          n_lid_7
    ----------------------------------------
    Total                      1.701ns (0.867ns logic, 0.834ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_19_o_Mux_1249_o'
  Clock period: 1.806ns (frequency: 553.710MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.806ns (Levels of Logic = 1)
  Source:            n_lid_31 (LATCH)
  Destination:       n_lid_31 (LATCH)
  Source Clock:      p_state[3]_PWR_19_o_Mux_1249_o falling
  Destination Clock: p_state[3]_PWR_19_o_Mux_1249_o falling

  Data Path: n_lid_31 to n_lid_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.954  n_lid_31 (n_lid_31)
     LUT6:I3->O            1   0.235   0.000  Mmux_p_state[3]_p_lid[31]_Mux_1248_o11 (p_state[3]_p_lid[31]_Mux_1248_o)
     LD:D                      0.036          n_lid_31
    ----------------------------------------
    Total                      1.806ns (0.852ns logic, 0.954ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_27_o_Mux_1265_o'
  Clock period: 1.701ns (frequency: 587.889MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.701ns (Levels of Logic = 1)
  Source:            n_lid_23 (LATCH)
  Destination:       n_lid_23 (LATCH)
  Source Clock:      p_state[3]_PWR_27_o_Mux_1265_o falling
  Destination Clock: p_state[3]_PWR_27_o_Mux_1265_o falling

  Data Path: n_lid_23 to n_lid_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.834  n_lid_23 (n_lid_23)
     LUT6:I4->O            1   0.250   0.000  Mmux_p_state[3]_p_lid[23]_Mux_1264_o11 (p_state[3]_p_lid[23]_Mux_1264_o)
     LD:D                      0.036          n_lid_23
    ----------------------------------------
    Total                      1.701ns (0.867ns logic, 0.834ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_35_o_Mux_1281_o'
  Clock period: 1.701ns (frequency: 587.889MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.701ns (Levels of Logic = 1)
  Source:            n_lid_15 (LATCH)
  Destination:       n_lid_15 (LATCH)
  Source Clock:      p_state[3]_PWR_35_o_Mux_1281_o falling
  Destination Clock: p_state[3]_PWR_35_o_Mux_1281_o falling

  Data Path: n_lid_15 to n_lid_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.834  n_lid_15 (n_lid_15)
     LUT6:I4->O            1   0.250   0.000  Mmux_p_state[3]_p_lid[15]_Mux_1280_o11 (p_state[3]_p_lid[15]_Mux_1280_o)
     LD:D                      0.036          n_lid_15
    ----------------------------------------
    Total                      1.701ns (0.867ns logic, 0.834ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_141_o_Mux_1493_o'
  Clock period: 2.027ns (frequency: 493.340MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               2.027ns (Levels of Logic = 1)
  Source:            n_crl_2 (LATCH)
  Destination:       n_crl_2 (LATCH)
  Source Clock:      p_state[3]_PWR_141_o_Mux_1493_o falling
  Destination Clock: p_state[3]_PWR_141_o_Mux_1493_o falling

  Data Path: n_crl_2 to n_crl_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   1.156  n_crl_2 (n_crl_2)
     LUT6:I1->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[2]_Mux_1498_o4 (p_state[3]_p_crl[2]_Mux_1498_o)
     LD:D                      0.036          n_crl_2
    ----------------------------------------
    Total                      2.027ns (0.871ns logic, 1.156ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_129_o_Mux_1469_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_16 (LATCH)
  Destination:       n_crl_16 (LATCH)
  Source Clock:      p_state[3]_PWR_129_o_Mux_1469_o falling
  Destination Clock: p_state[3]_PWR_129_o_Mux_1469_o falling

  Data Path: n_crl_16 to n_crl_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_16 (n_crl_16)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[16]_Mux_1470_o42 (Mmux_p_state[3]_p_crl[16]_Mux_1470_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[16]_Mux_1470_o43 (p_state[3]_p_crl[16]_Mux_1470_o)
     LD:D                      0.036          n_crl_16
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_111_o_Mux_1433_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_31 (LATCH)
  Destination:       n_crl_31 (LATCH)
  Source Clock:      p_state[3]_PWR_111_o_Mux_1433_o falling
  Destination Clock: p_state[3]_PWR_111_o_Mux_1433_o falling

  Data Path: n_crl_31 to n_crl_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_31 (n_crl_31)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[31]_Mux_1440_o42 (Mmux_p_state[3]_p_crl[31]_Mux_1440_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[31]_Mux_1440_o43 (p_state[3]_p_crl[31]_Mux_1440_o)
     LD:D                      0.036          n_crl_31
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_99_o_Mux_1409_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_47 (LATCH)
  Destination:       n_crl_47 (LATCH)
  Source Clock:      p_state[3]_PWR_99_o_Mux_1409_o falling
  Destination Clock: p_state[3]_PWR_99_o_Mux_1409_o falling

  Data Path: n_crl_47 to n_crl_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_47 (n_crl_47)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[47]_Mux_1408_o42 (Mmux_p_state[3]_p_crl[47]_Mux_1408_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[47]_Mux_1408_o43 (p_state[3]_p_crl[47]_Mux_1408_o)
     LD:D                      0.036          n_crl_47
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_105_o_Mux_1421_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_40 (LATCH)
  Destination:       n_crl_40 (LATCH)
  Source Clock:      p_state[3]_PWR_105_o_Mux_1421_o falling
  Destination Clock: p_state[3]_PWR_105_o_Mux_1421_o falling

  Data Path: n_crl_40 to n_crl_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_40 (n_crl_40)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[40]_Mux_1422_o42 (Mmux_p_state[3]_p_crl[40]_Mux_1422_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[40]_Mux_1422_o43 (p_state[3]_p_crl[40]_Mux_1422_o)
     LD:D                      0.036          n_crl_40
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_51_o_Mux_1313_o'
  Clock period: 2.027ns (frequency: 493.340MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               2.027ns (Levels of Logic = 1)
  Source:            n_crl_91 (LATCH)
  Destination:       n_crl_91 (LATCH)
  Source Clock:      p_state[3]_PWR_51_o_Mux_1313_o falling
  Destination Clock: p_state[3]_PWR_51_o_Mux_1313_o falling

  Data Path: n_crl_91 to n_crl_91
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   1.156  n_crl_91 (n_crl_91)
     LUT6:I1->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[91]_Mux_1320_o4 (p_state[3]_p_crl[91]_Mux_1320_o)
     LD:D                      0.036          n_crl_91
    ----------------------------------------
    Total                      2.027ns (0.871ns logic, 1.156ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_123_o_Mux_1457_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_19 (LATCH)
  Destination:       n_crl_19 (LATCH)
  Source Clock:      p_state[3]_PWR_123_o_Mux_1457_o falling
  Destination Clock: p_state[3]_PWR_123_o_Mux_1457_o falling

  Data Path: n_crl_19 to n_crl_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_19 (n_crl_19)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[19]_Mux_1464_o42 (Mmux_p_state[3]_p_crl[19]_Mux_1464_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[19]_Mux_1464_o43 (p_state[3]_p_crl[19]_Mux_1464_o)
     LD:D                      0.036          n_crl_19
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_135_o_Mux_1481_o'
  Clock period: 3.279ns (frequency: 304.971MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               3.279ns (Levels of Logic = 2)
  Source:            n_crl_9 (LATCH)
  Destination:       n_crl_9 (LATCH)
  Source Clock:      p_state[3]_PWR_135_o_Mux_1481_o falling
  Destination Clock: p_state[3]_PWR_135_o_Mux_1481_o falling

  Data Path: n_crl_9 to n_crl_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   1.196  n_crl_9 (n_crl_9)
     LUT6:I1->O            1   0.254   0.958  Mmux_p_state[3]_p_crl[9]_Mux_1484_o42 (Mmux_p_state[3]_p_crl[9]_Mux_1484_o41)
     LUT5:I1->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[9]_Mux_1484_o43 (p_state[3]_p_crl[9]_Mux_1484_o)
     LD:D                      0.036          n_crl_9
    ----------------------------------------
    Total                      3.279ns (1.125ns logic, 2.154ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_57_o_Mux_1325_o'
  Clock period: 3.342ns (frequency: 299.222MHz)
  Total number of paths / destination ports: 13 / 6
-------------------------------------------------------------------------
Delay:               3.342ns (Levels of Logic = 2)
  Source:            n_crl_89 (LATCH)
  Destination:       n_crl_89 (LATCH)
  Source Clock:      p_state[3]_PWR_57_o_Mux_1325_o falling
  Destination Clock: p_state[3]_PWR_57_o_Mux_1325_o falling

  Data Path: n_crl_89 to n_crl_89
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.581   1.259  n_crl_89 (n_crl_89)
     LUT6:I0->O            1   0.254   0.958  Mmux_p_state[3]_p_crl[89]_Mux_1324_o44 (Mmux_p_state[3]_p_crl[89]_Mux_1324_o46)
     LUT5:I1->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[89]_Mux_1324_o47 (p_state[3]_p_crl[89]_Mux_1324_o)
     LD:D                      0.036          n_crl_89
    ----------------------------------------
    Total                      3.342ns (1.125ns logic, 2.217ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_63_o_Mux_1337_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_78 (LATCH)
  Destination:       n_crl_78 (LATCH)
  Source Clock:      p_state[3]_PWR_63_o_Mux_1337_o falling
  Destination Clock: p_state[3]_PWR_63_o_Mux_1337_o falling

  Data Path: n_crl_78 to n_crl_78
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_78 (n_crl_78)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[78]_Mux_1346_o43 (Mmux_p_state[3]_p_crl[78]_Mux_1346_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[78]_Mux_1346_o44 (p_state[3]_p_crl[78]_Mux_1346_o)
     LD:D                      0.036          n_crl_78
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_117_o_Mux_1445_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_26 (LATCH)
  Destination:       n_crl_26 (LATCH)
  Source Clock:      p_state[3]_PWR_117_o_Mux_1445_o falling
  Destination Clock: p_state[3]_PWR_117_o_Mux_1445_o falling

  Data Path: n_crl_26 to n_crl_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_26 (n_crl_26)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[26]_Mux_1450_o42 (Mmux_p_state[3]_p_crl[26]_Mux_1450_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[26]_Mux_1450_o43 (p_state[3]_p_crl[26]_Mux_1450_o)
     LD:D                      0.036          n_crl_26
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_69_o_Mux_1349_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_75 (LATCH)
  Destination:       n_crl_75 (LATCH)
  Source Clock:      p_state[3]_PWR_69_o_Mux_1349_o falling
  Destination Clock: p_state[3]_PWR_69_o_Mux_1349_o falling

  Data Path: n_crl_75 to n_crl_75
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_75 (n_crl_75)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[75]_Mux_1352_o42 (Mmux_p_state[3]_p_crl[75]_Mux_1352_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[75]_Mux_1352_o43 (p_state[3]_p_crl[75]_Mux_1352_o)
     LD:D                      0.036          n_crl_75
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_93_o_Mux_1397_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_52 (LATCH)
  Destination:       n_crl_52 (LATCH)
  Source Clock:      p_state[3]_PWR_93_o_Mux_1397_o falling
  Destination Clock: p_state[3]_PWR_93_o_Mux_1397_o falling

  Data Path: n_crl_52 to n_crl_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_52 (n_crl_52)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[52]_Mux_1398_o42 (Mmux_p_state[3]_p_crl[52]_Mux_1398_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[52]_Mux_1398_o43 (p_state[3]_p_crl[52]_Mux_1398_o)
     LD:D                      0.036          n_crl_52
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_81_o_Mux_1373_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_65 (LATCH)
  Destination:       n_crl_65 (LATCH)
  Source Clock:      p_state[3]_PWR_81_o_Mux_1373_o falling
  Destination Clock: p_state[3]_PWR_81_o_Mux_1373_o falling

  Data Path: n_crl_65 to n_crl_65
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_65 (n_crl_65)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[65]_Mux_1372_o42 (Mmux_p_state[3]_p_crl[65]_Mux_1372_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[65]_Mux_1372_o43 (p_state[3]_p_crl[65]_Mux_1372_o)
     LD:D                      0.036          n_crl_65
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_87_o_Mux_1385_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_56 (LATCH)
  Destination:       n_crl_56 (LATCH)
  Source Clock:      p_state[3]_PWR_87_o_Mux_1385_o falling
  Destination Clock: p_state[3]_PWR_87_o_Mux_1385_o falling

  Data Path: n_crl_56 to n_crl_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_56 (n_crl_56)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[56]_Mux_1390_o42 (Mmux_p_state[3]_p_crl[56]_Mux_1390_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[56]_Mux_1390_o43 (p_state[3]_p_crl[56]_Mux_1390_o)
     LD:D                      0.036          n_crl_56
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_state[3]_PWR_75_o_Mux_1361_o'
  Clock period: 2.782ns (frequency: 359.454MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.782ns (Levels of Logic = 2)
  Source:            n_crl_71 (LATCH)
  Destination:       n_crl_71 (LATCH)
  Source Clock:      p_state[3]_PWR_75_o_Mux_1361_o falling
  Destination Clock: p_state[3]_PWR_75_o_Mux_1361_o falling

  Data Path: n_crl_71 to n_crl_71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.994  n_crl_71 (n_crl_71)
     LUT6:I3->O            1   0.235   0.682  Mmux_p_state[3]_p_crl[71]_Mux_1360_o42 (Mmux_p_state[3]_p_crl[71]_Mux_1360_o41)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[71]_Mux_1360_o43 (p_state[3]_p_crl[71]_Mux_1360_o)
     LD:D                      0.036          n_crl_71
    ----------------------------------------
    Total                      2.782ns (1.106ns logic, 1.676ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 135 / 50
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 4)
  Source:            db_din<3> (PAD)
  Destination:       p_sc_0 (FF)
  Destination Clock: clk rising

  Data Path: db_din<3> to p_sc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.328   2.159  db_din_3_IBUF (db_din_3_IBUF)
     LUT6:I0->O            2   0.254   1.002  db_din[7]_GND_6_o_equal_14_o82 (db_din[7]_GND_6_o_equal_14_o81)
     LUT4:I0->O           14   0.254   1.127  db_din[7]_GND_6_o_equal_14_o83 (db_din[7]_GND_6_o_equal_14_o)
     LUT5:I4->O           10   0.254   1.007  _n33461 (_n3346)
     FDRE:R                    0.459          p_sc_0
    ----------------------------------------
    Total                      7.844ns (2.549ns logic, 5.295ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_147_o_Mux_1505_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.339ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_links_8 (LATCH)
  Destination Clock: p_state[3]_PWR_147_o_Mux_1505_o falling

  Data Path: db_din<0> to n_links_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.721  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_links[0]_Mux_1534_o11 (p_state[3]_p_links[0]_Mux_1534_o)
     LD:D                      0.036          n_links_0
    ----------------------------------------
    Total                      3.339ns (1.618ns logic, 1.721ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_43_o_Mux_1297_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_lid_0 (LATCH)
  Destination Clock: p_state[3]_PWR_43_o_Mux_1297_o falling

  Data Path: db_din<0> to n_lid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.949  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I3->O            1   0.235   0.000  Mmux_p_state[3]_p_lid[0]_Mux_1310_o1 (p_state[3]_p_lid[0]_Mux_1310_o)
     LD:D                      0.036          n_lid_0
    ----------------------------------------
    Total                      3.548ns (1.599ns logic, 1.949ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_19_o_Mux_1249_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.443ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_lid_24 (LATCH)
  Destination Clock: p_state[3]_PWR_19_o_Mux_1249_o falling

  Data Path: db_din<0> to n_lid_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O            1   0.250   0.000  Mmux_p_state[3]_p_lid[24]_Mux_1262_o11 (p_state[3]_p_lid[24]_Mux_1262_o)
     LD:D                      0.036          n_lid_24
    ----------------------------------------
    Total                      3.443ns (1.614ns logic, 1.829ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_27_o_Mux_1265_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_lid_16 (LATCH)
  Destination Clock: p_state[3]_PWR_27_o_Mux_1265_o falling

  Data Path: db_din<0> to n_lid_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.949  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I3->O            1   0.235   0.000  Mmux_p_state[3]_p_lid[16]_Mux_1278_o11 (p_state[3]_p_lid[16]_Mux_1278_o)
     LD:D                      0.036          n_lid_16
    ----------------------------------------
    Total                      3.548ns (1.599ns logic, 1.949ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_35_o_Mux_1281_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_lid_8 (LATCH)
  Destination Clock: p_state[3]_PWR_35_o_Mux_1281_o falling

  Data Path: db_din<0> to n_lid_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.949  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I3->O            1   0.235   0.000  Mmux_p_state[3]_p_lid[8]_Mux_1294_o11 (p_state[3]_p_lid[8]_Mux_1294_o)
     LD:D                      0.036          n_lid_8
    ----------------------------------------
    Total                      3.548ns (1.599ns logic, 1.949ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_141_o_Mux_1493_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_0 (LATCH)
  Destination Clock: p_state[3]_PWR_141_o_Mux_1493_o falling

  Data Path: db_din<0> to n_crl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.997  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I2->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[0]_Mux_1502_o4 (p_state[3]_p_crl[0]_Mux_1502_o)
     LD:D                      0.036          n_crl_0
    ----------------------------------------
    Total                      3.615ns (1.618ns logic, 1.997ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_129_o_Mux_1469_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_12 (LATCH)
  Destination Clock: p_state[3]_PWR_129_o_Mux_1469_o falling

  Data Path: db_din<0> to n_crl_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[12]_Mux_1478_o42 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[12]_Mux_1478_o43 (p_state[3]_p_crl[12]_Mux_1478_o)
     LD:D                      0.036          n_crl_12
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_111_o_Mux_1433_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_30 (LATCH)
  Destination Clock: p_state[3]_PWR_111_o_Mux_1433_o falling

  Data Path: db_din<0> to n_crl_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[30]_Mux_1442_o43 (Mmux_p_state[3]_p_crl[30]_Mux_1442_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[30]_Mux_1442_o44 (p_state[3]_p_crl[30]_Mux_1442_o)
     LD:D                      0.036          n_crl_30
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_99_o_Mux_1409_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_42 (LATCH)
  Destination Clock: p_state[3]_PWR_99_o_Mux_1409_o falling

  Data Path: db_din<0> to n_crl_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[42]_Mux_1418_o43 (Mmux_p_state[3]_p_crl[42]_Mux_1418_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[42]_Mux_1418_o44 (p_state[3]_p_crl[42]_Mux_1418_o)
     LD:D                      0.036          n_crl_42
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_105_o_Mux_1421_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_36 (LATCH)
  Destination Clock: p_state[3]_PWR_105_o_Mux_1421_o falling

  Data Path: db_din<0> to n_crl_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[36]_Mux_1430_o43 (Mmux_p_state[3]_p_crl[36]_Mux_1430_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[36]_Mux_1430_o44 (p_state[3]_p_crl[36]_Mux_1430_o)
     LD:D                      0.036          n_crl_36
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_51_o_Mux_1313_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 2)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_90 (LATCH)
  Destination Clock: p_state[3]_PWR_51_o_Mux_1313_o falling

  Data Path: db_din<0> to n_crl_90
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.949  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I3->O            1   0.235   0.000  Mmux_p_state[3]_p_crl[90]_Mux_1322_o4 (p_state[3]_p_crl[90]_Mux_1322_o)
     LD:D                      0.036          n_crl_90
    ----------------------------------------
    Total                      3.548ns (1.599ns logic, 1.949ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_123_o_Mux_1457_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_18 (LATCH)
  Destination Clock: p_state[3]_PWR_123_o_Mux_1457_o falling

  Data Path: db_din<0> to n_crl_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[18]_Mux_1466_o42 (Mmux_p_state[3]_p_crl[18]_Mux_1466_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[18]_Mux_1466_o43 (p_state[3]_p_crl[18]_Mux_1466_o)
     LD:D                      0.036          n_crl_18
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_135_o_Mux_1481_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.254ns (Levels of Logic = 3)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_6 (LATCH)
  Destination Clock: p_state[3]_PWR_135_o_Mux_1481_o falling

  Data Path: db_din<0> to n_crl_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.557  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT5:I0->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[6]_Mux_1490_o43 (p_state[3]_p_crl[6]_Mux_1490_o)
     LD:D                      0.036          n_crl_6
    ----------------------------------------
    Total                      5.254ns (1.868ns logic, 3.386ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_57_o_Mux_1325_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_84 (LATCH)
  Destination Clock: p_state[3]_PWR_57_o_Mux_1325_o falling

  Data Path: db_din<0> to n_crl_84
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[84]_Mux_1334_o43 (Mmux_p_state[3]_p_crl[84]_Mux_1334_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[84]_Mux_1334_o44 (p_state[3]_p_crl[84]_Mux_1334_o)
     LD:D                      0.036          n_crl_84
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_63_o_Mux_1337_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_78 (LATCH)
  Destination Clock: p_state[3]_PWR_63_o_Mux_1337_o falling

  Data Path: db_din<0> to n_crl_78
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[78]_Mux_1346_o43 (Mmux_p_state[3]_p_crl[78]_Mux_1346_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[78]_Mux_1346_o44 (p_state[3]_p_crl[78]_Mux_1346_o)
     LD:D                      0.036          n_crl_78
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_117_o_Mux_1445_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_24 (LATCH)
  Destination Clock: p_state[3]_PWR_117_o_Mux_1445_o falling

  Data Path: db_din<0> to n_crl_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[24]_Mux_1454_o43 (Mmux_p_state[3]_p_crl[24]_Mux_1454_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[24]_Mux_1454_o44 (p_state[3]_p_crl[24]_Mux_1454_o)
     LD:D                      0.036          n_crl_24
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_69_o_Mux_1349_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_72 (LATCH)
  Destination Clock: p_state[3]_PWR_69_o_Mux_1349_o falling

  Data Path: db_din<0> to n_crl_72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[72]_Mux_1358_o43 (Mmux_p_state[3]_p_crl[72]_Mux_1358_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[72]_Mux_1358_o44 (p_state[3]_p_crl[72]_Mux_1358_o)
     LD:D                      0.036          n_crl_72
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_93_o_Mux_1397_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_48 (LATCH)
  Destination Clock: p_state[3]_PWR_93_o_Mux_1397_o falling

  Data Path: db_din<0> to n_crl_48
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[48]_Mux_1406_o43 (Mmux_p_state[3]_p_crl[48]_Mux_1406_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[48]_Mux_1406_o44 (p_state[3]_p_crl[48]_Mux_1406_o)
     LD:D                      0.036          n_crl_48
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_81_o_Mux_1373_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_60 (LATCH)
  Destination Clock: p_state[3]_PWR_81_o_Mux_1373_o falling

  Data Path: db_din<0> to n_crl_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[60]_Mux_1382_o43 (Mmux_p_state[3]_p_crl[60]_Mux_1382_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[60]_Mux_1382_o44 (p_state[3]_p_crl[60]_Mux_1382_o)
     LD:D                      0.036          n_crl_60
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_87_o_Mux_1385_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_54 (LATCH)
  Destination Clock: p_state[3]_PWR_87_o_Mux_1385_o falling

  Data Path: db_din<0> to n_crl_54
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[54]_Mux_1394_o43 (Mmux_p_state[3]_p_crl[54]_Mux_1394_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[54]_Mux_1394_o45 (p_state[3]_p_crl[54]_Mux_1394_o)
     LD:D                      0.036          n_crl_54
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[3]_PWR_75_o_Mux_1361_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 4)
  Source:            db_din<0> (PAD)
  Destination:       n_crl_66 (LATCH)
  Destination Clock: p_state[3]_PWR_75_o_Mux_1361_o falling

  Data Path: db_din<0> to n_crl_66
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.829  db_din_0_IBUF (db_din_0_IBUF)
     LUT6:I4->O           14   0.250   1.235  Mmux_p_state[3]_p_crl[12]_Mux_1478_o441 (Mmux_p_state[3]_p_crl[12]_Mux_1478_o44)
     LUT6:I4->O            1   0.250   0.682  Mmux_p_state[3]_p_crl[66]_Mux_1370_o43 (Mmux_p_state[3]_p_crl[66]_Mux_1370_o43)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_state[3]_p_crl[66]_Mux_1370_o45 (p_state[3]_p_crl[66]_Mux_1370_o)
     LD:D                      0.036          n_crl_66
    ----------------------------------------
    Total                      5.864ns (2.118ns logic, 3.746ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 381263735 / 149
-------------------------------------------------------------------------
Offset:              20.803ns (Levels of Logic = 13)
  Source:            p_sc_5 (FF)
  Destination:       db_addr<2> (PAD)
  Source Clock:      clk rising

  Data Path: p_sc_5 to db_addr<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.525   1.528  p_sc_5 (p_sc_5)
     LUT6:I1->O            1   0.254   0.000  Mmult_n2213_Madd3_lut<6> (Mmult_n2213_Madd3_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Mmult_n2213_Madd3_cy<6> (Mmult_n2213_Madd3_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_n2213_Madd3_cy<7> (Mmult_n2213_Madd3_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_n2213_Madd3_cy<8> (Mmult_n2213_Madd3_cy<8>)
     XORCY:CI->O           7   0.206   0.909  Mmult_n2213_Madd3_xor<9> (Madd_n2069_Madd_lut<0>9)
     DSP48A1:C9->PCOUT47    1   3.149   0.000  Madd_n2233_Madd1 (Madd_n2233_Madd1_PCOUT_to_Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT (Maddsub_PWR_6_o_p_adlid[3]_MuLt_149_OUT_PCOUT_to_Madd_n2224_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Madd_n2224_Madd1 (Madd_n2224_Madd1_PCOUT_to_Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1_PCIN_47)
     DSP48A1:PCIN47->P2    1   2.645   0.958  Msub_BUS_0019_GND_6_o_sub_103_OUT<11:0>1 (BUS_0019_GND_6_o_sub_103_OUT<2>)
     LUT6:I2->O            1   0.254   0.000  Mmux_db_addr156_G (N156)
     MUXF7:I1->O           1   0.175   0.790  Mmux_db_addr156 (Mmux_db_addr155)
     LUT4:I2->O            1   0.250   0.681  Mmux_db_addr157 (db_addr_2_OBUF)
     OBUF:I->O                 2.912          db_addr_2_OBUF (db_addr<2>)
    ----------------------------------------
    Total                     20.803ns (15.937ns logic, 4.866ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 105 / 13
-------------------------------------------------------------------------
Delay:               12.550ns (Levels of Logic = 7)
  Source:            db_din<3> (PAD)
  Destination:       db_addr<10> (PAD)

  Data Path: db_din<3> to db_addr<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.328   2.159  db_din_3_IBUF (db_din_3_IBUF)
     LUT6:I0->O            2   0.254   1.002  db_din[7]_GND_6_o_equal_14_o82 (db_din[7]_GND_6_o_equal_14_o81)
     LUT4:I0->O           14   0.254   1.235  db_din[7]_GND_6_o_equal_14_o83 (db_din[7]_GND_6_o_equal_14_o)
     LUT5:I3->O            2   0.250   0.834  Mmux_db_addr30112 (Mmux_db_addr3011)
     LUT6:I4->O            1   0.250   1.137  Mmux_db_addr67 (Mmux_db_addr66)
     LUT6:I0->O            1   0.254   0.681  Mmux_db_addr68 (db_addr_10_OBUF)
     OBUF:I->O                 2.912          db_addr_10_OBUF (db_addr<10>)
    ----------------------------------------
    Total                     12.550ns (5.502ns logic, 7.048ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock N1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.431|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |   13.832|         |         |         |
p_state[3]_PWR_105_o_Mux_1421_o|         |    1.420|         |         |
p_state[3]_PWR_111_o_Mux_1433_o|         |    1.420|         |         |
p_state[3]_PWR_117_o_Mux_1445_o|         |    1.420|         |         |
p_state[3]_PWR_123_o_Mux_1457_o|         |    1.420|         |         |
p_state[3]_PWR_129_o_Mux_1469_o|         |    1.420|         |         |
p_state[3]_PWR_135_o_Mux_1481_o|         |    1.420|         |         |
p_state[3]_PWR_13_o_Mux_1237_o |         |    1.467|         |         |
p_state[3]_PWR_141_o_Mux_1493_o|         |    1.380|         |         |
p_state[3]_PWR_147_o_Mux_1505_o|         |    1.336|         |         |
p_state[3]_PWR_17_o_Mux_1245_o |         |    1.478|         |         |
p_state[3]_PWR_19_o_Mux_1249_o |         |    1.380|         |         |
p_state[3]_PWR_27_o_Mux_1265_o |         |    1.380|         |         |
p_state[3]_PWR_35_o_Mux_1281_o |         |    1.380|         |         |
p_state[3]_PWR_43_o_Mux_1297_o |         |    1.380|         |         |
p_state[3]_PWR_51_o_Mux_1313_o |         |    1.380|         |         |
p_state[3]_PWR_57_o_Mux_1325_o |         |    1.458|         |         |
p_state[3]_PWR_63_o_Mux_1337_o |         |    1.420|         |         |
p_state[3]_PWR_69_o_Mux_1349_o |         |    1.420|         |         |
p_state[3]_PWR_75_o_Mux_1361_o |         |    1.420|         |         |
p_state[3]_PWR_81_o_Mux_1373_o |         |    1.420|         |         |
p_state[3]_PWR_87_o_Mux_1385_o |         |    1.420|         |         |
p_state[3]_PWR_93_o_Mux_1397_o |         |    1.420|         |         |
p_state[3]_PWR_99_o_Mux_1409_o |         |    1.420|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_105_o_Mux_1421_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   19.856|         |
p_state[3]_PWR_105_o_Mux_1421_o|         |         |    2.782|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_111_o_Mux_1433_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   18.836|         |
p_state[3]_PWR_111_o_Mux_1433_o|         |         |    2.782|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_117_o_Mux_1445_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   17.706|         |
p_state[3]_PWR_117_o_Mux_1445_o|         |         |    2.782|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_123_o_Mux_1457_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   17.668|         |
p_state[3]_PWR_123_o_Mux_1457_o|         |         |    2.782|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_129_o_Mux_1469_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   17.514|         |
p_state[3]_PWR_129_o_Mux_1469_o|         |         |    2.782|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_135_o_Mux_1481_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   17.242|         |
p_state[3]_PWR_135_o_Mux_1481_o|         |         |    3.279|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_13_o_Mux_1237_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.937|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_141_o_Mux_1493_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |   15.076|         |
p_state[3]_PWR_141_o_Mux_1493_o|         |         |    2.027|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_147_o_Mux_1505_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.001|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_17_o_Mux_1245_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.665|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_19_o_Mux_1249_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    6.026|         |
p_state[3]_PWR_19_o_Mux_1249_o|         |         |    1.806|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_27_o_Mux_1265_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    6.026|         |
p_state[3]_PWR_27_o_Mux_1265_o|         |         |    1.701|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_35_o_Mux_1281_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    6.026|         |
p_state[3]_PWR_35_o_Mux_1281_o|         |         |    1.701|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_43_o_Mux_1297_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    6.026|         |
p_state[3]_PWR_43_o_Mux_1297_o|         |         |    1.701|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_51_o_Mux_1313_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   15.904|         |
p_state[3]_PWR_51_o_Mux_1313_o|         |         |    2.027|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_57_o_Mux_1325_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   18.798|         |
p_state[3]_PWR_57_o_Mux_1325_o|         |         |    3.342|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_63_o_Mux_1337_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   17.853|         |
p_state[3]_PWR_63_o_Mux_1337_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_69_o_Mux_1349_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   17.676|         |
p_state[3]_PWR_69_o_Mux_1349_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_75_o_Mux_1361_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   19.527|         |
p_state[3]_PWR_75_o_Mux_1361_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_81_o_Mux_1373_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   18.838|         |
p_state[3]_PWR_81_o_Mux_1373_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_87_o_Mux_1385_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   20.313|         |
p_state[3]_PWR_87_o_Mux_1385_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_93_o_Mux_1397_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   19.856|         |
p_state[3]_PWR_93_o_Mux_1397_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_state[3]_PWR_99_o_Mux_1409_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   19.856|         |
p_state[3]_PWR_99_o_Mux_1409_o|         |         |    2.782|         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 38.33 secs
 
--> 


Total memory usage is 415284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :    1 (   0 filtered)

