{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553032345589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553032345590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 00:52:25 2019 " "Processing started: Wed Mar 20 00:52:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553032345590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032345590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off float -c float " "Command: quartus_map --read_settings_files=on --write_settings_files=off float -c float" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032345590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553032345735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553032345736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float-Behavioral " "Found design unit 1: float-Behavioral" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355576 ""} { "Info" "ISGN_ENTITY_NAME" "1 float " "Found entity 1: float" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "float " "Elaborating entity \"float\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553032355627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk float.vhd(13) " "VHDL Signal Declaration warning at float.vhd(13): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553032355628 "|float"}
{ "Warning" "WSGN_SEARCH_FILE" "f_p.vhd 44 22 " "Using design file f_p.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_altbarrel_shift_35e-RTL " "Found design unit 1: f_p_altbarrel_shift_35e-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_altbarrel_shift_98g-RTL " "Found design unit 2: f_p_altbarrel_shift_98g-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 f_p_altpriority_encoder_3e8-RTL " "Found design unit 3: f_p_altpriority_encoder_3e8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 f_p_altpriority_encoder_6e8-RTL " "Found design unit 4: f_p_altpriority_encoder_6e8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 f_p_altpriority_encoder_be8-RTL " "Found design unit 5: f_p_altpriority_encoder_be8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 f_p_altpriority_encoder_3v7-RTL " "Found design unit 6: f_p_altpriority_encoder_3v7-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 f_p_altpriority_encoder_6v7-RTL " "Found design unit 7: f_p_altpriority_encoder_6v7-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 f_p_altpriority_encoder_bv7-RTL " "Found design unit 8: f_p_altpriority_encoder_bv7-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 f_p_altpriority_encoder_uv8-RTL " "Found design unit 9: f_p_altpriority_encoder_uv8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 f_p_altpriority_encoder_ue9-RTL " "Found design unit 10: f_p_altpriority_encoder_ue9-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 f_p_altpriority_encoder_ou8-RTL " "Found design unit 11: f_p_altpriority_encoder_ou8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 f_p_altpriority_encoder_nh8-RTL " "Found design unit 12: f_p_altpriority_encoder_nh8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 f_p_altpriority_encoder_qh8-RTL " "Found design unit 13: f_p_altpriority_encoder_qh8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 f_p_altpriority_encoder_vh8-RTL " "Found design unit 14: f_p_altpriority_encoder_vh8-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 f_p_altpriority_encoder_ii9-RTL " "Found design unit 15: f_p_altpriority_encoder_ii9-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 f_p_altpriority_encoder_n28-RTL " "Found design unit 16: f_p_altpriority_encoder_n28-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 f_p_altpriority_encoder_q28-RTL " "Found design unit 17: f_p_altpriority_encoder_q28-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 f_p_altpriority_encoder_v28-RTL " "Found design unit 18: f_p_altpriority_encoder_v28-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 f_p_altpriority_encoder_i39-RTL " "Found design unit 19: f_p_altpriority_encoder_i39-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 f_p_altpriority_encoder_cna-RTL " "Found design unit 20: f_p_altpriority_encoder_cna-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 f_p_altfp_add_sub_j6j-RTL " "Found design unit 21: f_p_altfp_add_sub_j6j-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 f_p-RTL " "Found design unit 22: f_p-RTL" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_altbarrel_shift_35e " "Found entity 1: f_p_altbarrel_shift_35e" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_altbarrel_shift_98g " "Found entity 2: f_p_altbarrel_shift_98g" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "3 f_p_altpriority_encoder_3e8 " "Found entity 3: f_p_altpriority_encoder_3e8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "4 f_p_altpriority_encoder_6e8 " "Found entity 4: f_p_altpriority_encoder_6e8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "5 f_p_altpriority_encoder_be8 " "Found entity 5: f_p_altpriority_encoder_be8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "6 f_p_altpriority_encoder_3v7 " "Found entity 6: f_p_altpriority_encoder_3v7" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "7 f_p_altpriority_encoder_6v7 " "Found entity 7: f_p_altpriority_encoder_6v7" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "8 f_p_altpriority_encoder_bv7 " "Found entity 8: f_p_altpriority_encoder_bv7" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "9 f_p_altpriority_encoder_uv8 " "Found entity 9: f_p_altpriority_encoder_uv8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "10 f_p_altpriority_encoder_ue9 " "Found entity 10: f_p_altpriority_encoder_ue9" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "11 f_p_altpriority_encoder_ou8 " "Found entity 11: f_p_altpriority_encoder_ou8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "12 f_p_altpriority_encoder_nh8 " "Found entity 12: f_p_altpriority_encoder_nh8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "13 f_p_altpriority_encoder_qh8 " "Found entity 13: f_p_altpriority_encoder_qh8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "14 f_p_altpriority_encoder_vh8 " "Found entity 14: f_p_altpriority_encoder_vh8" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "15 f_p_altpriority_encoder_ii9 " "Found entity 15: f_p_altpriority_encoder_ii9" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "16 f_p_altpriority_encoder_n28 " "Found entity 16: f_p_altpriority_encoder_n28" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "17 f_p_altpriority_encoder_q28 " "Found entity 17: f_p_altpriority_encoder_q28" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "18 f_p_altpriority_encoder_v28 " "Found entity 18: f_p_altpriority_encoder_v28" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "19 f_p_altpriority_encoder_i39 " "Found entity 19: f_p_altpriority_encoder_i39" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "20 f_p_altpriority_encoder_cna " "Found entity 20: f_p_altpriority_encoder_cna" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "21 f_p_altfp_add_sub_j6j " "Found entity 21: f_p_altfp_add_sub_j6j" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""} { "Info" "ISGN_ENTITY_NAME" "22 f_p " "Found entity 22: f_p" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553032355677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p f_p:U " "Elaborating entity \"f_p\" for hierarchy \"f_p:U\"" {  } { { "float.vhd" "U" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altfp_add_sub_j6j f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component " "Elaborating entity \"f_p_altfp_add_sub_j6j\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\"" {  } { { "f_p.vhd" "f_p_altfp_add_sub_j6j_component" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altbarrel_shift_35e f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"f_p_altbarrel_shift_35e\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "f_p.vhd" "lbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 4440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altbarrel_shift_98g f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altbarrel_shift_98g:rbarrel_shift " "Elaborating entity \"f_p_altbarrel_shift_98g\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altbarrel_shift_98g:rbarrel_shift\"" {  } { { "f_p.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_ou8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"f_p_altpriority_encoder_ou8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "f_p.vhd" "leading_zeroes_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_uv8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"f_p_altpriority_encoder_uv8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "f_p.vhd" "altpriority_encoder7" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_be8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"f_p_altpriority_encoder_be8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "f_p.vhd" "altpriority_encoder10" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_6e8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10\|f_p_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"f_p_altpriority_encoder_6e8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10\|f_p_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "f_p.vhd" "altpriority_encoder11" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_3e8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10\|f_p_altpriority_encoder_6e8:altpriority_encoder11\|f_p_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"f_p_altpriority_encoder_3e8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_be8:altpriority_encoder10\|f_p_altpriority_encoder_6e8:altpriority_encoder11\|f_p_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "f_p.vhd" "altpriority_encoder13" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_bv7 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"f_p_altpriority_encoder_bv7\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "f_p.vhd" "altpriority_encoder9" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_6v7 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9\|f_p_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"f_p_altpriority_encoder_6v7\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9\|f_p_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "f_p.vhd" "altpriority_encoder15" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_3v7 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9\|f_p_altpriority_encoder_6v7:altpriority_encoder15\|f_p_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"f_p_altpriority_encoder_3v7\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_uv8:altpriority_encoder7\|f_p_altpriority_encoder_bv7:altpriority_encoder9\|f_p_altpriority_encoder_6v7:altpriority_encoder15\|f_p_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "f_p.vhd" "altpriority_encoder17" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_ue9 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"f_p_altpriority_encoder_ue9\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "f_p.vhd" "altpriority_encoder8" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_cna f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"f_p_altpriority_encoder_cna\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "f_p.vhd" "trailing_zeros_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_ii9 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"f_p_altpriority_encoder_ii9\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "f_p.vhd" "altpriority_encoder21" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_vh8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"f_p_altpriority_encoder_vh8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "f_p.vhd" "altpriority_encoder23" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_qh8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23\|f_p_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"f_p_altpriority_encoder_qh8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23\|f_p_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "f_p.vhd" "altpriority_encoder25" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_nh8 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23\|f_p_altpriority_encoder_qh8:altpriority_encoder25\|f_p_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"f_p_altpriority_encoder_nh8\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_ii9:altpriority_encoder21\|f_p_altpriority_encoder_vh8:altpriority_encoder23\|f_p_altpriority_encoder_qh8:altpriority_encoder25\|f_p_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "f_p.vhd" "altpriority_encoder27" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_i39 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"f_p_altpriority_encoder_i39\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "f_p.vhd" "altpriority_encoder22" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_v28 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"f_p_altpriority_encoder_v28\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "f_p.vhd" "altpriority_encoder30" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_q28 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30\|f_p_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"f_p_altpriority_encoder_q28\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30\|f_p_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "f_p.vhd" "altpriority_encoder32" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_altpriority_encoder_n28 f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30\|f_p_altpriority_encoder_q28:altpriority_encoder32\|f_p_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"f_p_altpriority_encoder_n28\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|f_p_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_altpriority_encoder_i39:altpriority_encoder22\|f_p_altpriority_encoder_v28:altpriority_encoder30\|f_p_altpriority_encoder_q28:altpriority_encoder32\|f_p_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "f_p.vhd" "altpriority_encoder34" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "f_p.vhd" "add_sub1" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5565 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355768 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5565 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqj " "Found entity 1: add_sub_lqj" {  } { { "db/add_sub_lqj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_lqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqj f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated " "Elaborating entity \"add_sub_lqj\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "f_p.vhd" "add_sub2" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5581 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355807 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5581 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "f_p.vhd" "add_sub3" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355809 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "f_p.vhd" "add_sub4" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355846 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "f_p.vhd" "add_sub5" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355882 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "f_p.vhd" "add_sub6" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355920 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "f_p.vhd" "man_2comp_res_lower" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355922 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ql " "Found entity 1: add_sub_4ql" {  } { { "db/add_sub_4ql.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_4ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ql f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated " "Elaborating entity \"add_sub_4ql\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "f_p.vhd" "man_2comp_res_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5674 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355960 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5674 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9bl " "Found entity 1: add_sub_9bl" {  } { { "db/add_sub_9bl.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_9bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032355994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032355994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9bl f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated " "Elaborating entity \"add_sub_9bl\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "f_p.vhd" "man_2comp_res_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032355997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032355997 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032355997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "f_p.vhd" "man_add_sub_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5736 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356001 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5736 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032356001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "f_p.vhd" "man_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5753 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356005 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5753 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032356005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "f_p.vhd" "man_res_rounding_add_sub_lower" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356007 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032356007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032356041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032356041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "f_p.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356044 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032356044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032356078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032356078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "f_p.vhd" "trailing_zeros_limit_comparator" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5804 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553032356087 ""}  } { { "f_p.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/f_p.vhd" 5804 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553032356087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553032356123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032356123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"f_p:U\|f_p_altfp_add_sub_j6j:f_p_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[20\] GND " "Pin \"result\[20\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[21\] GND " "Pin \"result\[21\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[22\] GND " "Pin \"result\[22\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[23\] GND " "Pin \"result\[23\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[24\] GND " "Pin \"result\[24\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[25\] GND " "Pin \"result\[25\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[26\] GND " "Pin \"result\[26\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[27\] GND " "Pin \"result\[27\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[28\] GND " "Pin \"result\[28\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[29\] GND " "Pin \"result\[29\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[30\] GND " "Pin \"result\[30\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553032356869 "|float|result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553032356869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553032356876 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uygulama11 24 " "Ignored 24 assignments for entity \"uygulama11\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uygulama11 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity uygulama11 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity uygulama11 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1553032356888 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553032356888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553032356996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553032356996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|a[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "No output dependent on input pin \"b\[12\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "No output dependent on input pin \"b\[13\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "No output dependent on input pin \"b\[14\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "No output dependent on input pin \"b\[15\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[16\] " "No output dependent on input pin \"b\[16\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[17\] " "No output dependent on input pin \"b\[17\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[18\] " "No output dependent on input pin \"b\[18\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[19\] " "No output dependent on input pin \"b\[19\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[20\] " "No output dependent on input pin \"b\[20\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[21\] " "No output dependent on input pin \"b\[21\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[22\] " "No output dependent on input pin \"b\[22\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[23\] " "No output dependent on input pin \"b\[23\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[24\] " "No output dependent on input pin \"b\[24\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[25\] " "No output dependent on input pin \"b\[25\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[26\] " "No output dependent on input pin \"b\[26\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[27\] " "No output dependent on input pin \"b\[27\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[28\] " "No output dependent on input pin \"b\[28\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[29\] " "No output dependent on input pin \"b\[29\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[30\] " "No output dependent on input pin \"b\[30\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[31\] " "No output dependent on input pin \"b\[31\]\"" {  } { { "float.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/floatingpoint/float.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553032357039 "|float|b[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553032357039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553032357040 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553032357040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553032357040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553032357052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 00:52:37 2019 " "Processing ended: Wed Mar 20 00:52:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553032357052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553032357052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553032357052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553032357052 ""}
