Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 21 18:50:20 2022
| Host         : DESKTOP-CQBFD6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (2)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.172      -65.985                     14                  491        0.108        0.000                      0                  491        4.500        0.000                       0                   321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.172      -65.985                     14                  491        0.108        0.000                      0                  491        4.500        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -5.172ns,  Total Violation      -65.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.172ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 6.110ns (40.353%)  route 9.031ns (59.647%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.639    20.072    dig3[3]_i_11_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    20.196 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.196    dig5[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.032    15.025    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -5.172    

Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.139ns  (logic 6.110ns (40.358%)  route 9.029ns (59.642%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.637    20.070    dig3[3]_i_11_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.124    20.194 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    20.194    p_1_in[3]
    SLICE_X8Y79          FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.081    15.074    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -20.194    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -4.939ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 6.110ns (40.992%)  route 8.795ns (59.008%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.403    19.836    dig3[3]_i_11_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    19.960 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.960    dig4[3]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.022    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 -4.939    

Slack (VIOLATED) :        -4.934ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 6.110ns (41.000%)  route 8.792ns (59.000%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.400    19.833    dig3[3]_i_11_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.957 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    19.957    p_1_in[2]
    SLICE_X9Y80          FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.024    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -19.957    
  -------------------------------------------------------------------
                         slack                                 -4.934    

Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 6.110ns (41.102%)  route 8.755ns (58.898%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.363    19.796    dig3[3]_i_11_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.920 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    19.920    dig4[2]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.032    15.026    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -19.920    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.893ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.860ns  (logic 6.110ns (41.116%)  route 8.750ns (58.884%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.358    19.791    dig3[3]_i_11_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.915 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    19.915    dig4[0]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.023    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.915    
  -------------------------------------------------------------------
                         slack                                 -4.893    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.859ns  (logic 6.110ns (41.119%)  route 8.749ns (58.881%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.357    19.790    dig3[3]_i_11_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    19.914 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    19.914    p_1_in[1]
    SLICE_X9Y79          FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.031    15.024    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -19.914    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.857ns  (logic 6.110ns (41.125%)  route 8.747ns (58.875%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.920    19.310    dig3[3]_i_13_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.124    19.434 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.355    19.788    dig3[3]_i_11_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124    19.912 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.912    dig4[1]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    15.025    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.632ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.599ns  (logic 6.110ns (41.851%)  route 8.489ns (58.149%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.999    18.287    dig3[3]_i_20_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.411 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.470    18.881    dig3[3]_i_12_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.124    19.005 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.525    19.530    dig3[3]_i_10_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    19.654 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    19.654    p_1_in[0]
    SLICE_X9Y78          FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031    15.023    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.654    
  -------------------------------------------------------------------
                         slack                                 -4.632    

Slack (VIOLATED) :        -4.478ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.444ns  (logic 6.110ns (42.300%)  route 8.334ns (57.700%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=14, routed)          1.071     7.340    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.996 r  dig35/P[29]
                         net (fo=9, routed)           1.076    12.072    dig35_n_76
    SLICE_X13Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  dig5[3]_i_16/O
                         net (fo=5, routed)           0.640    12.836    dig5[3]_i_16_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.960 r  dig4[3]_i_10/O
                         net (fo=7, routed)           0.711    13.671    dig4[3]_i_10_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.795 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.891    14.686    dig5[3]_i_13_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.810 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.359    15.170    dig3[3]_i_40_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.294 r  dig5[3]_i_9/O
                         net (fo=11, routed)          1.003    16.297    dig5[3]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.744    17.165    dig3[3]_i_27_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.289 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.977    18.265    dig3[3]_i_20_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.389 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.383    18.772    dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.896 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.479    19.375    dig4[3]_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    19.499 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    19.499    dig5[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.022    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                 -4.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Vry1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (49.029%)  route 0.235ns (50.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  Vry1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.128     1.565 f  Vry1_reg[3]/Q
                         net (fo=3, routed)           0.235     1.800    Vry1[3]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.098     1.898 r  down_i_1/O
                         net (fo=1, routed)           0.000     1.898    down_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.819     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  down_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.092     1.790    down_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Vry1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.227ns (45.036%)  route 0.277ns (54.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  Vry1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  Vry1_reg[2]/Q
                         net (fo=3, routed)           0.277     1.842    Vry1[2]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.099     1.941 r  up_i_1/O
                         net (fo=1, routed)           0.000     1.941    up_i_1_n_0
    SLICE_X35Y68         FDRE                                         r  up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.819     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  up_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.092     1.790    up_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Vrx2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Vrx2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  Vrx2_reg[2]/Q
                         net (fo=3, routed)           0.081     1.660    Vrx2[2]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.705 r  right2_i_1/O
                         net (fo=1, routed)           0.000     1.705    right2_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  right2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.821     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  right2_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.092     1.543    right2_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vry2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.285%)  route 0.308ns (57.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  sw_reg[1]/Q
                         net (fo=23, routed)          0.308     1.872    sw_reg_n_0_[1]
    SLICE_X36Y68         LUT4 (Prop_lut4_I1_O)        0.098     1.970 r  Vry2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.970    Vry2[3]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  Vry2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.820     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  Vry2_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.107     1.806    Vry2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.226ns (42.686%)  route 0.303ns (57.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  sw_reg[1]/Q
                         net (fo=23, routed)          0.303     1.867    sw_reg_n_0_[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.098     1.965 r  left2_i_1/O
                         net (fo=1, routed)           0.000     1.965    left2_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  left2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.821     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  left2_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.091     1.791    left2_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/pg/rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.557     1.440    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  game/pg/rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  game/pg/rgb_reg[10]/Q
                         net (fo=2, routed)           0.110     1.691    game/rgb_next[10]
    SLICE_X30Y63         FDRE                                         r  game/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.824     1.952    game/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  game/rgb_reg_reg[10]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.059     1.514    game/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/pg/rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.558     1.441    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  game/pg/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  game/pg/rgb_reg[11]/Q
                         net (fo=2, routed)           0.110     1.692    game/rgb_next[11]
    SLICE_X30Y62         FDRE                                         r  game/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.825     1.953    game/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y62         FDRE                                         r  game/rgb_reg_reg[11]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.059     1.515    game/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vrx2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.285%)  route 0.308ns (57.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  sw_reg[1]/Q
                         net (fo=23, routed)          0.308     1.872    sw_reg_n_0_[1]
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.098     1.970 r  Vrx2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.970    Vrx2[3]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  Vrx2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.820     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  Vrx2_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.092     1.791    Vrx2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/pg/sq1_y_next_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     1.446    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y59         FDSE                                         r  game/pg/sq1_y_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  game/pg/sq1_y_next_reg[0]/Q
                         net (fo=3, routed)           0.124     1.711    game/pg/sq1_y_next_reg_n_0_[0]
    SLICE_X15Y60         FDCE                                         r  game/pg/sq1_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.831     1.959    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y60         FDCE                                         r  game/pg/sq1_y_reg_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X15Y60         FDCE (Hold_fdce_C_D)         0.070     1.531    game/pg/sq1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game/pg/sq1_x_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/sq1_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.442    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y60         FDSE                                         r  game/pg/sq1_x_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  game/pg/sq1_x_next_reg[3]/Q
                         net (fo=3, routed)           0.126     1.710    game/pg/sq1_x_next_reg_n_0_[3]
    SLICE_X32Y60         FDCE                                         r  game/pg/sq1_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.827     1.955    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y60         FDCE                                         r  game/pg/sq1_x_reg_reg[3]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X32Y60         FDCE (Hold_fdce_C_D)         0.070     1.528    game/pg/sq1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y69   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y75   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y75   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y65   segment1/XLXI_47/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   Address_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y68   segment1/XLXI_47/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y68   segment1/XLXI_47/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y68   segment1/XLXI_47/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y68   segment1/XLXI_47/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   LED_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y68   Vrx1_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y68   Vrx1_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   segment1/XLXI_47/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   segment1/XLXI_47/count_reg[18]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   Address_in_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y65   segment1/XLXI_47/count_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y67   segment1/XLXI_47/count_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y67   segment1/XLXI_47/count_reg[10]/C



