## 簡介
這邊將舉出許多的範例以及檔案，會提供理論說明以及分析方式，如已經在前面有理論的，會提供連結前往。最後會附上測試檔案供大家可以進行測試，以及模擬測試結果。

## 加三碼
真值表

| I2 I1 I0 | O2 O1 O1 |
|:--------:|:--------:|
|  0 0 0   |  0 1 1   |
|  0 0 1   |  1 0 0   |
|  0 1 0   |  1 0 1   |
|  0 1 1   |  1 1 0   |
|  1 0 0   |  1 1 1   |
|  1 0 1   |  0 0 0   |
|  1 1 0   |  0 0 1   |
|  1 1 1   |  0 1 0   |

分析與設計

### 方法1 assign連續指定

<details>
<summary>Verilog程式碼</summary>

```verilog

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog

```
</details>

模擬結果：

### 方法2 行為層if

<details>
<summary>Verilog程式碼</summary>

```verilog

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog

```
</details>

模擬結果：

### 方法3 行為層case

<details>
<summary>Verilog程式碼</summary>

```verilog

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog

```
</details>

模擬結果：

## 格雷碼轉換器
真值表

| I3  | I2  | I1  | I0  |     | O3  | O2  | O1  | O1  |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|
|  0  |  0  |  0  |  0  |     |  0  |  0  |  0  |  0  |
|  0  |  0  |  0  |  1  |     |  0  |  0  |  0  |  1  |
|  0  |  0  |  1  |  0  |     |  0  |  0  |  1  |  1  |
|  0  |  0  |  1  |  1  |     |  0  |  0  |  1  |  0  |
|  0  |  1  |  0  |  0  |     |  0  |  1  |  1  |  0  |
|  0  |  1  |  0  |  1  |     |  0  |  1  |  1  |  1  |
|  0  |  1  |  1  |  0  |     |  0  |  1  |  0  |  1  |
|  0  |  1  |  1  |  1  |     |  0  |  1  |  0  |  0  |
|  1  |  0  |  0  |  0  |     |  1  |  1  |  0  |  0  |
|  1  |  0  |  0  |  1  |     |  1  |  1  |  0  |  1  |
|  1  |  0  |  1  |  0  |     |  1  |  1  |  1  |  1  |
|  1  |  0  |  1  |  1  |     |  1  |  1  |  1  |  0  |
|  1  |  1  |  0  |  0  |     |  1  |  0  |  1  |  0  |
|  1  |  1  |  0  |  1  |     |  1  |  0  |  1  |  1  |
|  1  |  1  |  1  |  0  |     |  1  |  0  |  0  |  1  |
|  1  |  1  |  1  |  1  |     |  1  |  0  |  0  |  0  |

分析與設計

### 方法1 行為層if
<details>
<summary>Verilog程式碼</summary>

```verilog
module gray_if (i, o);
  input [3:0] i;
  output [3:0] o;
  reg [3:0] o;


  always @ ( i ) begin
    if ( i == 0) begin
      o = 0;
    end else if (i == 1) begin
      o = 4'b0001;
    end else if (i == 2) begin
      o = 4'b0011;
    end else if (i == 3) begin
      o = 4'b0010;
    end else if (i == 4) begin
      o = 4'b0110;
    end else if (i == 5) begin
      o = 4'b0111;
    end else if (i == 6) begin
      o = 4'b0101;
    end else if (i == 7) begin
      o = 4'b0100;
    end else if (i == 8) begin
      o = 4'b1100;
    end else if (i == 9) begin
      o = 4'b1101;
    end else if (i == 10) begin
      o = 4'b1111;
    end else if (i == 11) begin
      o = 4'b1110;
    end else if (i == 12) begin
      o = 4'b1010;
    end else if (i == 13) begin
      o = 4'b1011;
    end else if (i == 14) begin
      o = 4'b1001;
    end else if (i == 15) begin
      o = 4'b1000;
    end
  end
endmodule // gray_if
```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module gray_if_test ();
  reg [3:0] i;
  wire [3:0] o;
  integer conut;

  gray_if UUT (.i(i), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        #10;
      end
    $finish;
  end

endmodule // gray_if_test
```
</details>

模擬結果：



### 方法2 行為層case
<details>
<summary>Verilog程式碼</summary>

```verilog
module gray_case (i, o);
  input [3:0] i;
  output [3:0] o;
  reg [3:0] o;

  always @ ( i ) begin
    case (i)
      4'h0: o = 4'h0;
      4'h1: o = 4'h1;
      4'h2: o = 4'h3;
      4'h3: o = 4'h2;
      4'h4: o = 4'h6;
      4'h5: o = 4'h7;
      4'h6: o = 4'h5;
      4'h7: o = 4'h4;
      4'h8: o = 4'hc;
      4'h9: o = 4'hd;
      4'ha: o = 4'hf;
      4'hb: o = 4'he;
      4'hc: o = 4'ha;
      4'hd: o = 4'hb;
      4'he: o = 4'h9;
      default: o = 4'b1000;
    endcase
  end

endmodule // gray_case
```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module gray_case_test ();
  reg [3:0] i;
  wire [3:0] o;
  integer conut;

  gray_case UUT (.i(i), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        #10;
      end
    $finish;
  end

endmodule // gray_case_test
```
</details>

模擬結果



## 四人投票機
| I3  | I2  | I1  | I0  |     | O3(反對) | O2(平手) | O1(贊成) |
|:---:|:---:|:---:|:---:|:---:|:--------:|:--------:|:--------:|
|  0  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  0  |  0  |  0  |  1  |     |    1     |    0     |    0     |
|  0  |  0  |  1  |  0  |     |    1     |    0     |    0     |
|  0  |  0  |  1  |  1  |     |    0     |    1     |    0     |
|  0  |  1  |  0  |  0  |     |    1     |    0     |    0     |
|  0  |  1  |  0  |  1  |     |    0     |    1     |    0     |
|  0  |  1  |  1  |  0  |     |    0     |    1     |    0     |
|  0  |  1  |  1  |  1  |     |    0     |    0     |    1     |
|  1  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  1  |  0  |  0  |  1  |     |    0     |    1     |    0     |
|  1  |  0  |  1  |  0  |     |    0     |    1     |    0     |
|  1  |  0  |  1  |  1  |     |    0     |    0     |    1     |
|  1  |  1  |  0  |  0  |     |    0     |    1     |    0     |
|  1  |  1  |  0  |  1  |     |    0     |    0     |    1     |
|  1  |  1  |  1  |  0  |     |    0     |    0     |    1     |
|  1  |  1  |  1  |  1  |     |    0     |    0     |    1     |

分析與設計方式。

### 方法1 行為層if

<details>
<summary>Verilog程式碼</summary>

```verilog
module voter_if (i, o);
input [3:0] i;
output [3:1] o;
reg [3:1] o;

always @ ( i ) begin
  if (i == 0 || i == 1 || i == 2 || i == 4 || i == 8) begin
    o[3] = 1;
  end else begin
    o[3] = 0;
  end

  if (i == 3 || i == 5 || i == 6 || i == 9 || i == 10 || i == 12) begin
    o[2] = 1;
  end else begin
    o[2] = 0;
  end

  if (i == 7 || i == 11 || i == 13 || i == 14 || i == 15) begin
    o[1] = 1;
  end else begin
    o[1] = 0;
  end

end
endmodule // voter_if

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module voter_if_test ();
  reg [3:0] i;
  wire [2:0] o;
  integer conut;

  voter_if UUT (.i(i), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        #10;
      end
    $finish;
  end

endmodule // voter_if_test

```
</details>

模擬結果：

![2021-07-25 21-25-34 的螢幕擷圖](https://i.imgur.com/7BmahQf.png)

### 方法2 行為層case
<details>
<summary>Verilog程式碼</summary>

```verilog
module voter_case (i, o);
input [3:0] i;
output [3:1] o;
reg [3:1] o;

always @ ( i ) begin
  case(i)
    4'b0000: o = 3'b100;
    4'b0001: o = 3'b100;
    4'b0010: o = 3'b100;
    4'b0011: o = 3'b010;
    4'b0100: o = 3'b100;
    4'b0101: o = 3'b010;
    4'b0110: o = 3'b010;
    4'b0111: o = 3'b001;
    4'b1000: o = 3'b100;
    4'b1001: o = 3'b010;
    4'b1010: o = 3'b010;
    4'b1011: o = 3'b001;
    4'b1100: o = 3'b010;
    4'b1101: o = 3'b001;
    4'b1110: o = 3'b001;
    4'b1111: o = 3'b001;
  endcase
end
endmodule // voter_case

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module voter_case_test ();
  reg [3:0] i;
  wire [2:0] o;
  integer conut;

  voter_case UUT (.i(i), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        #10;
      end
    $finish;
  end

endmodule // voter_case_test

```
</details>

模擬結果：

![2021-07-25 21-22-07 的螢幕擷圖](https://i.imgur.com/bCUJirj.png)

## 主席參與投票機

|  M  | I3  | I2  | I1  | I0  |     | O3(反對) | O2(平手) | O1(贊成) |
|:---:|:---:|:---:|:---:|:---:|:---:|:--------:|:--------:|:--------:|
|  0  |  0  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  0  |  0  |  0  |  0  |  1  |     |    1     |    0     |    0     |
|  0  |  0  |  0  |  1  |  0  |     |    1     |    0     |    0     |
|  0  |  0  |  0  |  1  |  1  |     |    0     |    0     |    0     |
|  0  |  0  |  1  |  0  |  0  |     |    1     |    0     |    0     |
|  0  |  0  |  1  |  0  |  1  |     |    0     |    0     |    0     |
|  0  |  0  |  1  |  1  |  0  |     |    0     |    0     |    0     |
|  0  |  0  |  1  |  1  |  1  |     |    0     |    0     |    1     |
|  0  |  1  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  0  |  1  |  0  |  0  |  1  |     |    0     |    0     |    0     |
|  0  |  1  |  0  |  1  |  0  |     |    0     |    0     |    0     |
|  0  |  1  |  0  |  1  |  1  |     |    0     |    0     |    1     |
|  0  |  1  |  1  |  0  |  0  |     |    0     |    0     |    0     |
|  0  |  1  |  1  |  0  |  1  |     |    0     |    0     |    1     |
|  0  |  1  |  1  |  1  |  0  |     |    0     |    0     |    1     |
|  0  |  1  |  1  |  1  |  1  |     |    0     |    0     |    1     |
|  1  |  0  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  1  |  0  |  0  |  0  |  1  |     |    1     |    0     |    0     |
|  1  |  0  |  0  |  1  |  0  |     |    1     |    0     |    0     |
|  1  |  0  |  0  |  1  |  1  |     |    0     |    1     |    0     |
|  1  |  0  |  1  |  0  |  0  |     |    1     |    0     |    0     |
|  1  |  0  |  1  |  0  |  1  |     |    0     |    1     |    0     |
|  1  |  0  |  1  |  1  |  0  |     |    0     |    1     |    0     |
|  1  |  0  |  1  |  1  |  1  |     |    0     |    0     |    1     |
|  1  |  1  |  0  |  0  |  0  |     |    1     |    0     |    0     |
|  1  |  1  |  0  |  0  |  1  |     |    0     |    1     |    0     |
|  1  |  1  |  0  |  1  |  0  |     |    0     |    1     |    0     |
|  1  |  1  |  0  |  1  |  1  |     |    0     |    0     |    1     |
|  1  |  1  |  1  |  0  |  0  |     |    0     |    1     |    0     |
|  1  |  1  |  1  |  0  |  1  |     |    0     |    0     |    1     |
|  1  |  1  |  1  |  1  |  0  |     |    0     |    0     |    1     |
|  1  |  1  |  1  |  1  |  1  |     |    0     |    0     |    1     |

分析與設計

<details>
<summary>Verilog程式碼</summary>

```verilog
module voter_if_master (i, m, o);
input [3:0] i;
input m;
output [3:1] o;
reg [3:1] o;

always @ (  i or m ) begin
  if (i == 0 || i == 1 || i == 2 || i == 4 || i == 8) begin
    o = 3'b100;
  end

  if ((i == 3 || i == 5 || i == 6 || i == 9 || i == 10 || i == 12) && m == 1) begin
    o = 3'b001;
  end else begin
    o = 3'b100;
  end

  if (i == 7 || i == 11 || i == 13 || i == 14 || i == 15) begin
    o = 3'b001;
  end

end
endmodule // voter_if_master

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module voter_if_master_test ();
  reg [3:0] i;
  reg m = 0;
  wire [2:0] o;
  integer conut;

  voter_if_master UUT (.i(i), .m(m), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        m = 0;
        #10;
        m = 1;
        #10;
      end
    $finish;
  end

endmodule // voter_if_master_test
```
</details>

模擬結果：

![2021-07-29 09-07-00 的螢幕擷圖](https://i.imgur.com/qKMZDOO.png)

## 主席否決權投票機
真值表

分析與設計

<details>
<summary>Verilog程式碼</summary>

```verilog
module voter_if_master_intercessio (i, m, o);
input [3:0] i;
input m;
output [3:1] o;
reg [3:1] o;

always @ ( i or m ) begin
  if (i == 0 || i == 1 || i == 2 || i == 4 || i == 8) begin
    o[3] = 1;
  end else begin
    o[3] = 0;
  end

  if (i == 3 || i == 5 || i == 6 || i == 9 || i == 10 || i == 12) begin
    o[2] = 1;
  end else begin
    o[2] = 0;
  end

  if (i == 7 || i == 11 || i == 13 || i == 14 || i == 15) begin
    o[1] = 1;
  end else begin
    o[1] = 0;
  end

  if (m == 1) begin
    o[3] = 0;
    o[2] = 0;
    o[1] = 1;
  end
end
endmodule // voter_if_master

```

</details>
<details>
<summary>Verilog測試檔案</summary>

```verilog
module voter_if_master_intercessio_test ();
  reg [3:0] i;
  reg m = 0;
  wire [2:0] o;
  integer conut;

  voter_if_master_intercessio UUT (.i(i), .m(m), .o(o));

  initial begin
    for (conut = 0; conut < 16; conut = conut + 1)
      begin
        i = conut[3:0];
        m = 0;
        #10;
        m = 1;
        #10;
      end
    $finish;
  end

endmodule // voter_if_master_intercessio_test

```
</details>

模擬結果：

![2021-07-27 08-04-13 的螢幕擷圖](https://i.imgur.com/irO47jE.png)

## 七段顯示器指定其一腳位亮起
