{"Source Block": ["verilog-ethernet/rtl/axis_gmii_tx.v@350:397@HdlStmProcess", "            gmii_txd_next[7:4] = 4'd0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        frame_ptr_reg <= 16'd0;\n\n        s_axis_tready_reg <= 1'b0;\n\n        gmii_tx_en_reg <= 1'b0;\n        gmii_tx_er_reg <= 1'b0;\n\n        start_packet_reg <= 1'b0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        s_axis_tready_reg <= s_axis_tready_next;\n\n        gmii_tx_en_reg <= gmii_tx_en_next;\n        gmii_tx_er_reg <= gmii_tx_er_next;\n\n        start_packet_reg <= start_packet_next;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next;\n        end\n    end\n\n    mii_odd_reg <= mii_odd_next;\n    mii_msn_reg <= mii_msn_next;\n\n    s_tdata_reg <= s_tdata_next;\n\n    gmii_txd_reg <= gmii_txd_next;\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[366, "        error_underflow_reg <= 1'b0;\n"], [379, "        error_underflow_reg <= error_underflow_next;\n"]]}}