
TrabajoSCF_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016830  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d04  080169c0  080169c0  000269c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080186c4  080186c4  000302e4  2**0
                  CONTENTS
  4 .ARM          00000008  080186c4  080186c4  000286c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080186cc  080186cc  000302e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080186cc  080186cc  000286cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080186d0  080186d0  000286d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  080186d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003910  200002e4  080189b8  000302e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003bf4  080189b8  00033bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030314  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031be7  00000000  00000000  00030357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000696a  00000000  00000000  00061f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000029f8  00000000  00000000  000688a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002086  00000000  00000000  0006b2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000944b  00000000  00000000  0006d326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00031d77  00000000  00000000  00076771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e439  00000000  00000000  000a84e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000c8cc  00000000  00000000  001b6924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001c31f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e4 	.word	0x200002e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080169a8 	.word	0x080169a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e8 	.word	0x200002e8
 80001cc:	080169a8 	.word	0x080169a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ff8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ffc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	2b00      	cmp	r3, #0
 8001006:	d013      	beq.n	8001030 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001008:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800100c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001010:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00b      	beq.n	8001030 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001018:	e000      	b.n	800101c <ITM_SendChar+0x2c>
    {
      __NOP();
 800101a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800101c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d0f9      	beq.n	800101a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001026:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001030:	687b      	ldr	r3, [r7, #4]
}
 8001032:	4618      	mov	r0, r3
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <_write>:
extern UART_HandleTypeDef hDiscoUart;
#endif /* TERMINAL_USE */

static  uint8_t  IP_Addr[4];

int _write(int file, char *ptr, int len){
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	e009      	b.n	8001064 <_write+0x26>
	{
	ITM_SendChar(*ptr++);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ffc9 	bl	8000ff0 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	697a      	ldr	r2, [r7, #20]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	dbf1      	blt.n	8001050 <_write+0x12>
	}
	return len;
 800106c:	687b      	ldr	r3, [r7, #4]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800107c:	f001 fffd 	bl	800307a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001080:	f000 f89c 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001084:	f000 fac2 	bl	800160c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8001088:	f000 f8fc 	bl	8001284 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800108c:	f000 f932 	bl	80012f4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8001090:	f000 f96e 	bl	8001370 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8001094:	f000 f9ee 	bl	8001474 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001098:	f000 fa2a 	bl	80014f0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800109c:	f000 fa58 	bl	8001550 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80010a0:	f000 fa86 	bl	80015b0 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80010a4:	f000 f98a 	bl	80013bc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  #if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 80010a8:	4b33      	ldr	r3, [pc, #204]	; (8001178 <main+0x100>)
 80010aa:	4a34      	ldr	r2, [pc, #208]	; (800117c <main+0x104>)
 80010ac:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 80010ae:	4b32      	ldr	r3, [pc, #200]	; (8001178 <main+0x100>)
 80010b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010b4:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b30      	ldr	r3, [pc, #192]	; (8001178 <main+0x100>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <main+0x100>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b2d      	ldr	r3, [pc, #180]	; (8001178 <main+0x100>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b2b      	ldr	r3, [pc, #172]	; (8001178 <main+0x100>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b2a      	ldr	r3, [pc, #168]	; (8001178 <main+0x100>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b28      	ldr	r3, [pc, #160]	; (8001178 <main+0x100>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b27      	ldr	r3, [pc, #156]	; (8001178 <main+0x100>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e0:	4b25      	ldr	r3, [pc, #148]	; (8001178 <main+0x100>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24


  BSP_COM_Init(COM1, &hDiscoUart);
 80010e6:	4924      	ldr	r1, [pc, #144]	; (8001178 <main+0x100>)
 80010e8:	2000      	movs	r0, #0
 80010ea:	f008 f84b 	bl	8009184 <BSP_COM_Init>

  #endif /* TERMINAL_USE */
  BSP_TSENSOR_Init(); // Inicializamos temperatura
 80010ee:	f008 faa3 	bl	8009638 <BSP_TSENSOR_Init>
  BSP_HSENSOR_Init(); // Inicializamos humedad
 80010f2:	f008 fa73 	bl	80095dc <BSP_HSENSOR_Init>
  printf("****** Sistemas Ciberfisicos ****** \n\r");
 80010f6:	4822      	ldr	r0, [pc, #136]	; (8001180 <main+0x108>)
 80010f8:	f011 feb0 	bl	8012e5c <iprintf>

  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000); 			/* Transmisin de mensajes por UART */
 80010fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001100:	2231      	movs	r2, #49	; 0x31
 8001102:	4920      	ldr	r1, [pc, #128]	; (8001184 <main+0x10c>)
 8001104:	4820      	ldr	r0, [pc, #128]	; (8001188 <main+0x110>)
 8001106:	f007 f80e 	bl	8008126 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg2,sizeof(msg2),1000);
 800110a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110e:	2231      	movs	r2, #49	; 0x31
 8001110:	491e      	ldr	r1, [pc, #120]	; (800118c <main+0x114>)
 8001112:	481d      	ldr	r0, [pc, #116]	; (8001188 <main+0x110>)
 8001114:	f007 f807 	bl	8008126 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg3),1000);
 8001118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111c:	2233      	movs	r2, #51	; 0x33
 800111e:	491c      	ldr	r1, [pc, #112]	; (8001190 <main+0x118>)
 8001120:	4819      	ldr	r0, [pc, #100]	; (8001188 <main+0x110>)
 8001122:	f007 f800 	bl	8008126 <HAL_UART_Transmit>


  iniAcc = BSP_ACCELERO_Init();									/* Inicializacin del acelermetro */
 8001126:	f008 f9e9 	bl	80094fc <BSP_ACCELERO_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <main+0x11c>)
 8001130:	701a      	strb	r2, [r3, #0]
  LSM6DSL_AccInt_Drdy();											/* Configuracin del acelermetro*/
 8001132:	f000 fc25 	bl	8001980 <LSM6DSL_AccInt_Drdy>
  BSP_ACCELERO_LowPower(0);										/* Deshabilitado del modo de bajo consumo*/
 8001136:	2000      	movs	r0, #0
 8001138:	f008 fa1e 	bl	8009578 <BSP_ACCELERO_LowPower>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800113c:	f00d ff16 	bl	800ef6c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001140:	4a15      	ldr	r2, [pc, #84]	; (8001198 <main+0x120>)
 8001142:	2100      	movs	r1, #0
 8001144:	4815      	ldr	r0, [pc, #84]	; (800119c <main+0x124>)
 8001146:	f00d ff5b 	bl	800f000 <osThreadNew>
 800114a:	4603      	mov	r3, r0
 800114c:	4a14      	ldr	r2, [pc, #80]	; (80011a0 <main+0x128>)
 800114e:	6013      	str	r3, [r2, #0]

  /* creation of wifiStart */
  wifiStartHandle = osThreadNew(wifiStartTask, NULL, &wifiStart_attributes);
 8001150:	4a14      	ldr	r2, [pc, #80]	; (80011a4 <main+0x12c>)
 8001152:	2100      	movs	r1, #0
 8001154:	4814      	ldr	r0, [pc, #80]	; (80011a8 <main+0x130>)
 8001156:	f00d ff53 	bl	800f000 <osThreadNew>
 800115a:	4603      	mov	r3, r0
 800115c:	4a13      	ldr	r2, [pc, #76]	; (80011ac <main+0x134>)
 800115e:	6013      	str	r3, [r2, #0]

  /* creation of acel_task */
  acel_taskHandle = osThreadNew(acel_task_function, NULL, &acel_task_attributes);
 8001160:	4a13      	ldr	r2, [pc, #76]	; (80011b0 <main+0x138>)
 8001162:	2100      	movs	r1, #0
 8001164:	4813      	ldr	r0, [pc, #76]	; (80011b4 <main+0x13c>)
 8001166:	f00d ff4b 	bl	800f000 <osThreadNew>
 800116a:	4603      	mov	r3, r0
 800116c:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <main+0x140>)
 800116e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001170:	f00d ff20 	bl	800efb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001174:	e7fe      	b.n	8001174 <main+0xfc>
 8001176:	bf00      	nop
 8001178:	20000fc4 	.word	0x20000fc4
 800117c:	40013800 	.word	0x40013800
 8001180:	080169e4 	.word	0x080169e4
 8001184:	20000000 	.word	0x20000000
 8001188:	20000458 	.word	0x20000458
 800118c:	20000034 	.word	0x20000034
 8001190:	20000068 	.word	0x20000068
 8001194:	20000acc 	.word	0x20000acc
 8001198:	08017ec4 	.word	0x08017ec4
 800119c:	08001bb5 	.word	0x08001bb5
 80011a0:	20000a74 	.word	0x20000a74
 80011a4:	08017ee8 	.word	0x08017ee8
 80011a8:	08001d15 	.word	0x08001d15
 80011ac:	20000a78 	.word	0x20000a78
 80011b0:	08017f0c 	.word	0x08017f0c
 80011b4:	08001d2d 	.word	0x08001d2d
 80011b8:	20000a7c 	.word	0x20000a7c

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b096      	sub	sp, #88	; 0x58
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	2244      	movs	r2, #68	; 0x44
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f012 f80a 	bl	80131e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	463b      	mov	r3, r7
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011e2:	f003 fd09 	bl	8004bf8 <HAL_PWREx_ControlVoltageScaling>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011ec:	f001 f8dc 	bl	80023a8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011f0:	f003 fce4 	bl	8004bbc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80011f4:	4b22      	ldr	r3, [pc, #136]	; (8001280 <SystemClock_Config+0xc4>)
 80011f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011fa:	4a21      	ldr	r2, [pc, #132]	; (8001280 <SystemClock_Config+0xc4>)
 80011fc:	f023 0318 	bic.w	r3, r3, #24
 8001200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001204:	231c      	movs	r3, #28
 8001206:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800120c:	2301      	movs	r3, #1
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001210:	2301      	movs	r3, #1
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001218:	2360      	movs	r3, #96	; 0x60
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121c:	2302      	movs	r3, #2
 800121e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001220:	2301      	movs	r3, #1
 8001222:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001228:	2328      	movs	r3, #40	; 0x28
 800122a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800122c:	2307      	movs	r3, #7
 800122e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001234:	2302      	movs	r3, #2
 8001236:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4618      	mov	r0, r3
 800123e:	f003 fdfd 	bl	8004e3c <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001248:	f001 f8ae 	bl	80023a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124c:	230f      	movs	r3, #15
 800124e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001250:	2303      	movs	r3, #3
 8001252:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001260:	463b      	mov	r3, r7
 8001262:	2104      	movs	r1, #4
 8001264:	4618      	mov	r0, r3
 8001266:	f004 f9c5 	bl	80055f4 <HAL_RCC_ClockConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001270:	f001 f89a 	bl	80023a8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001274:	f004 fecc 	bl	8006010 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001278:	bf00      	nop
 800127a:	3758      	adds	r7, #88	; 0x58
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40021000 	.word	0x40021000

08001284 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <MX_DFSDM1_Init+0x68>)
 800128a:	4a19      	ldr	r2, [pc, #100]	; (80012f0 <MX_DFSDM1_Init+0x6c>)
 800128c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800128e:	4b17      	ldr	r3, [pc, #92]	; (80012ec <MX_DFSDM1_Init+0x68>)
 8001290:	2201      	movs	r2, #1
 8001292:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <MX_DFSDM1_Init+0x68>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <MX_DFSDM1_Init+0x68>)
 800129c:	2202      	movs	r2, #2
 800129e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012b2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80012b4:	4b0d      	ldr	r3, [pc, #52]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80012ba:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012bc:	2204      	movs	r2, #4
 80012be:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80012cc:	4b07      	ldr	r3, [pc, #28]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80012d8:	4804      	ldr	r0, [pc, #16]	; (80012ec <MX_DFSDM1_Init+0x68>)
 80012da:	f002 f8ab 	bl	8003434 <HAL_DFSDM_ChannelInit>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80012e4:	f001 f860 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000300 	.word	0x20000300
 80012f0:	40016020 	.word	0x40016020

080012f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <MX_I2C2_Init+0x74>)
 80012fa:	4a1c      	ldr	r2, [pc, #112]	; (800136c <MX_I2C2_Init+0x78>)
 80012fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <MX_I2C2_Init+0x74>)
 8001300:	f640 6214 	movw	r2, #3604	; 0xe14
 8001304:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <MX_I2C2_Init+0x74>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b16      	ldr	r3, [pc, #88]	; (8001368 <MX_I2C2_Init+0x74>)
 800130e:	2201      	movs	r2, #1
 8001310:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <MX_I2C2_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001318:	4b13      	ldr	r3, [pc, #76]	; (8001368 <MX_I2C2_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <MX_I2C2_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001324:	4b10      	ldr	r3, [pc, #64]	; (8001368 <MX_I2C2_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <MX_I2C2_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001330:	480d      	ldr	r0, [pc, #52]	; (8001368 <MX_I2C2_Init+0x74>)
 8001332:	f002 fcb3 	bl	8003c9c <HAL_I2C_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800133c:	f001 f834 	bl	80023a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001340:	2100      	movs	r1, #0
 8001342:	4809      	ldr	r0, [pc, #36]	; (8001368 <MX_I2C2_Init+0x74>)
 8001344:	f003 fa5a 	bl	80047fc <HAL_I2CEx_ConfigAnalogFilter>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800134e:	f001 f82b 	bl	80023a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001352:	2100      	movs	r1, #0
 8001354:	4804      	ldr	r0, [pc, #16]	; (8001368 <MX_I2C2_Init+0x74>)
 8001356:	f003 fa9c 	bl	8004892 <HAL_I2CEx_ConfigDigitalFilter>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001360:	f001 f822 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000338 	.word	0x20000338
 800136c:	40005800 	.word	0x40005800

08001370 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 8001376:	4a10      	ldr	r2, [pc, #64]	; (80013b8 <MX_QUADSPI_Init+0x48>)
 8001378:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 800137c:	2202      	movs	r2, #2
 800137e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 8001382:	2204      	movs	r2, #4
 8001384:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 8001388:	2210      	movs	r2, #16
 800138a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 800138e:	2217      	movs	r2, #23
 8001390:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_QUADSPI_Init+0x44>)
 80013a0:	f003 fc90 	bl	8004cc4 <HAL_QSPI_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80013aa:	f000 fffd 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	2000038c 	.word	0x2000038c
 80013b8:	a0001000 	.word	0xa0001000

080013bc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80013d0:	2300      	movs	r3, #0
 80013d2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013d4:	4b25      	ldr	r3, [pc, #148]	; (800146c <MX_RTC_Init+0xb0>)
 80013d6:	4a26      	ldr	r2, [pc, #152]	; (8001470 <MX_RTC_Init+0xb4>)
 80013d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013da:	4b24      	ldr	r3, [pc, #144]	; (800146c <MX_RTC_Init+0xb0>)
 80013dc:	2200      	movs	r2, #0
 80013de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013e0:	4b22      	ldr	r3, [pc, #136]	; (800146c <MX_RTC_Init+0xb0>)
 80013e2:	227f      	movs	r2, #127	; 0x7f
 80013e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013e6:	4b21      	ldr	r3, [pc, #132]	; (800146c <MX_RTC_Init+0xb0>)
 80013e8:	22ff      	movs	r2, #255	; 0xff
 80013ea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <MX_RTC_Init+0xb0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80013f2:	4b1e      	ldr	r3, [pc, #120]	; (800146c <MX_RTC_Init+0xb0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013f8:	4b1c      	ldr	r3, [pc, #112]	; (800146c <MX_RTC_Init+0xb0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <MX_RTC_Init+0xb0>)
 8001400:	2200      	movs	r2, #0
 8001402:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001404:	4819      	ldr	r0, [pc, #100]	; (800146c <MX_RTC_Init+0xb0>)
 8001406:	f004 ffe5 	bl	80063d4 <HAL_RTC_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001410:	f000 ffca 	bl	80023a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8001414:	2312      	movs	r3, #18
 8001416:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x49;
 8001418:	2349      	movs	r3, #73	; 0x49
 800141a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x50;
 800141c:	2350      	movs	r3, #80	; 0x50
 800141e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2201      	movs	r2, #1
 800142c:	4619      	mov	r1, r3
 800142e:	480f      	ldr	r0, [pc, #60]	; (800146c <MX_RTC_Init+0xb0>)
 8001430:	f005 f858 	bl	80064e4 <HAL_RTC_SetTime>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800143a:	f000 ffb5 	bl	80023a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 800143e:	2303      	movs	r3, #3
 8001440:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001442:	2301      	movs	r3, #1
 8001444:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x3;
 8001446:	2303      	movs	r3, #3
 8001448:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 800144a:	2324      	movs	r3, #36	; 0x24
 800144c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800144e:	463b      	mov	r3, r7
 8001450:	2201      	movs	r2, #1
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <MX_RTC_Init+0xb0>)
 8001456:	f005 f93e 	bl	80066d6 <HAL_RTC_SetDate>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001460:	f000 ffa2 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	200003d0 	.word	0x200003d0
 8001470:	40002800 	.word	0x40002800

08001474 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001478:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <MX_SPI3_Init+0x74>)
 800147a:	4a1c      	ldr	r2, [pc, #112]	; (80014ec <MX_SPI3_Init+0x78>)
 800147c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800147e:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <MX_SPI3_Init+0x74>)
 8001480:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001484:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <MX_SPI3_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800148c:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <MX_SPI3_Init+0x74>)
 800148e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001492:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001494:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <MX_SPI3_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800149a:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <MX_SPI3_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014a6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014bc:	2200      	movs	r2, #0
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014c2:	2207      	movs	r2, #7
 80014c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014ce:	2208      	movs	r2, #8
 80014d0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	; (80014e8 <MX_SPI3_Init+0x74>)
 80014d4:	f005 faa4 	bl	8006a20 <HAL_SPI_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80014de:	f000 ff63 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200003f4 	.word	0x200003f4
 80014ec:	40003c00 	.word	0x40003c00

080014f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <MX_USART1_UART_Init+0x58>)
 80014f6:	4a15      	ldr	r2, [pc, #84]	; (800154c <MX_USART1_UART_Init+0x5c>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014fa:	4b13      	ldr	r3, [pc, #76]	; (8001548 <MX_USART1_UART_Init+0x58>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <MX_USART1_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_USART1_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_USART1_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_USART1_UART_Init+0x58>)
 8001534:	f006 fda9 	bl	800808a <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800153e:	f000 ff33 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000458 	.word	0x20000458
 800154c:	40013800 	.word	0x40013800

08001550 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001554:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001556:	4a15      	ldr	r2, [pc, #84]	; (80015ac <MX_USART3_UART_Init+0x5c>)
 8001558:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 800155c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001560:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001562:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001568:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001574:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001576:	220c      	movs	r2, #12
 8001578:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001586:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_USART3_UART_Init+0x58>)
 8001594:	f006 fd79 	bl	800808a <HAL_UART_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800159e:	f000 ff03 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200004e0 	.word	0x200004e0
 80015ac:	40004800 	.word	0x40004800

080015b0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015b4:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015b6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80015ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015be:	2206      	movs	r2, #6
 80015c0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015c4:	2202      	movs	r2, #2
 80015c6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f4:	f003 f999 	bl	800492a <HAL_PCD_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80015fe:	f000 fed3 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000568 	.word	0x20000568

0800160c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	; 0x28
 8001610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001622:	4bbd      	ldr	r3, [pc, #756]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001626:	4abc      	ldr	r2, [pc, #752]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001628:	f043 0310 	orr.w	r3, r3, #16
 800162c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800162e:	4bba      	ldr	r3, [pc, #744]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	4bb7      	ldr	r3, [pc, #732]	; (8001918 <MX_GPIO_Init+0x30c>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163e:	4ab6      	ldr	r2, [pc, #728]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001646:	4bb4      	ldr	r3, [pc, #720]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164a:	f003 0304 	and.w	r3, r3, #4
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	4bb1      	ldr	r3, [pc, #708]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001656:	4ab0      	ldr	r2, [pc, #704]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800165e:	4bae      	ldr	r3, [pc, #696]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	4bab      	ldr	r3, [pc, #684]	; (8001918 <MX_GPIO_Init+0x30c>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	4aaa      	ldr	r2, [pc, #680]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001670:	f043 0302 	orr.w	r3, r3, #2
 8001674:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001676:	4ba8      	ldr	r3, [pc, #672]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001682:	4ba5      	ldr	r3, [pc, #660]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	4aa4      	ldr	r2, [pc, #656]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001688:	f043 0308 	orr.w	r3, r3, #8
 800168c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800168e:	4ba2      	ldr	r3, [pc, #648]	; (8001918 <MX_GPIO_Init+0x30c>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	f003 0308 	and.w	r3, r3, #8
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 718a 	mov.w	r1, #276	; 0x114
 80016a0:	489e      	ldr	r0, [pc, #632]	; (800191c <MX_GPIO_Init+0x310>)
 80016a2:	f002 facb 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	f248 1104 	movw	r1, #33028	; 0x8104
 80016ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b0:	f002 fac4 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80016b4:	2200      	movs	r2, #0
 80016b6:	f24f 0114 	movw	r1, #61460	; 0xf014
 80016ba:	4899      	ldr	r0, [pc, #612]	; (8001920 <MX_GPIO_Init+0x314>)
 80016bc:	f002 fabe 	bl	8003c3c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f241 0181 	movw	r1, #4225	; 0x1081
 80016c6:	4897      	ldr	r0, [pc, #604]	; (8001924 <MX_GPIO_Init+0x318>)
 80016c8:	f002 fab8 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d2:	4894      	ldr	r0, [pc, #592]	; (8001924 <MX_GPIO_Init+0x318>)
 80016d4:	f002 fab2 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80016de:	4892      	ldr	r0, [pc, #584]	; (8001928 <MX_GPIO_Init+0x31c>)
 80016e0:	f002 faac 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016e4:	2201      	movs	r2, #1
 80016e6:	2120      	movs	r1, #32
 80016e8:	488d      	ldr	r0, [pc, #564]	; (8001920 <MX_GPIO_Init+0x314>)
 80016ea:	f002 faa7 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	2101      	movs	r1, #1
 80016f2:	488a      	ldr	r0, [pc, #552]	; (800191c <MX_GPIO_Init+0x310>)
 80016f4:	f002 faa2 	bl	8003c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80016f8:	f240 1315 	movw	r3, #277	; 0x115
 80016fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4882      	ldr	r0, [pc, #520]	; (800191c <MX_GPIO_Init+0x310>)
 8001712:	f001 ffdd 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001716:	236a      	movs	r3, #106	; 0x6a
 8001718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800171e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4619      	mov	r1, r3
 800172a:	487c      	ldr	r0, [pc, #496]	; (800191c <MX_GPIO_Init+0x310>)
 800172c:	f001 ffd0 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001730:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001736:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800173a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	4619      	mov	r1, r3
 8001746:	4878      	ldr	r0, [pc, #480]	; (8001928 <MX_GPIO_Init+0x31c>)
 8001748:	f001 ffc2 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800174c:	233f      	movs	r3, #63	; 0x3f
 800174e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001750:	230b      	movs	r3, #11
 8001752:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	4619      	mov	r1, r3
 800175e:	4872      	ldr	r0, [pc, #456]	; (8001928 <MX_GPIO_Init+0x31c>)
 8001760:	f001 ffb6 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001764:	2303      	movs	r3, #3
 8001766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001768:	2302      	movs	r3, #2
 800176a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001770:	2303      	movs	r3, #3
 8001772:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001774:	2308      	movs	r3, #8
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001782:	f001 ffa5 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001786:	f248 1304 	movw	r3, #33028	; 0x8104
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a2:	f001 ff95 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80017a6:	2308      	movs	r3, #8
 80017a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b2:	2300      	movs	r3, #0
 80017b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017b6:	2301      	movs	r3, #1
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c4:	f001 ff84 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80017c8:	2310      	movs	r3, #16
 80017ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017cc:	230b      	movs	r3, #11
 80017ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	4619      	mov	r1, r3
 80017da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017de:	f001 ff77 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80017e2:	23e0      	movs	r3, #224	; 0xe0
 80017e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	2302      	movs	r3, #2
 80017e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017f2:	2305      	movs	r3, #5
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001800:	f001 ff66 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001804:	2301      	movs	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001808:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800180c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001812:	f107 0314 	add.w	r3, r7, #20
 8001816:	4619      	mov	r1, r3
 8001818:	4841      	ldr	r0, [pc, #260]	; (8001920 <MX_GPIO_Init+0x314>)
 800181a:	f001 ff59 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800181e:	2302      	movs	r3, #2
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001822:	230b      	movs	r3, #11
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	483b      	ldr	r0, [pc, #236]	; (8001920 <MX_GPIO_Init+0x314>)
 8001832:	f001 ff4d 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001836:	f24f 0334 	movw	r3, #61492	; 0xf034
 800183a:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	4834      	ldr	r0, [pc, #208]	; (8001920 <MX_GPIO_Init+0x314>)
 8001850:	f001 ff3e 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001854:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001858:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800185a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800185e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	4619      	mov	r1, r3
 800186a:	482e      	ldr	r0, [pc, #184]	; (8001924 <MX_GPIO_Init+0x318>)
 800186c:	f001 ff30 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001870:	f243 0381 	movw	r3, #12417	; 0x3081
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001876:	2301      	movs	r3, #1
 8001878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2300      	movs	r3, #0
 8001880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	4826      	ldr	r0, [pc, #152]	; (8001924 <MX_GPIO_Init+0x318>)
 800188a:	f001 ff21 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800188e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001894:	2301      	movs	r3, #1
 8001896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	4820      	ldr	r0, [pc, #128]	; (8001928 <MX_GPIO_Init+0x31c>)
 80018a8:	f001 ff12 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80018ac:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	4819      	ldr	r0, [pc, #100]	; (8001928 <MX_GPIO_Init+0x31c>)
 80018c4:	f001 ff04 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80018c8:	2302      	movs	r3, #2
 80018ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018d8:	2305      	movs	r3, #5
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4810      	ldr	r0, [pc, #64]	; (8001924 <MX_GPIO_Init+0x318>)
 80018e4:	f001 fef4 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80018e8:	2378      	movs	r3, #120	; 0x78
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018f8:	2307      	movs	r3, #7
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4808      	ldr	r0, [pc, #32]	; (8001924 <MX_GPIO_Init+0x318>)
 8001904:	f001 fee4 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001908:	f44f 7340 	mov.w	r3, #768	; 0x300
 800190c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800190e:	2312      	movs	r3, #18
 8001910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	e00a      	b.n	800192c <MX_GPIO_Init+0x320>
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000
 800191c:	48001000 	.word	0x48001000
 8001920:	48000400 	.word	0x48000400
 8001924:	48000c00 	.word	0x48000c00
 8001928:	48000800 	.word	0x48000800
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001932:	2304      	movs	r3, #4
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	480f      	ldr	r0, [pc, #60]	; (800197c <MX_GPIO_Init+0x370>)
 800193e:	f001 fec7 	bl	80036d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2105      	movs	r1, #5
 8001946:	2007      	movs	r0, #7
 8001948:	f001 fd2f 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800194c:	2007      	movs	r0, #7
 800194e:	f001 fd48 	bl	80033e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2105      	movs	r1, #5
 8001956:	2017      	movs	r0, #23
 8001958:	f001 fd27 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800195c:	2017      	movs	r0, #23
 800195e:	f001 fd40 	bl	80033e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001962:	2200      	movs	r2, #0
 8001964:	2105      	movs	r1, #5
 8001966:	2028      	movs	r0, #40	; 0x28
 8001968:	f001 fd1f 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800196c:	2028      	movs	r0, #40	; 0x28
 800196e:	f001 fd38 	bl	80033e2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001972:	bf00      	nop
 8001974:	3728      	adds	r7, #40	; 0x28
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	48000400 	.word	0x48000400

08001980 <LSM6DSL_AccInt_Drdy>:

/* USER CODE BEGIN 4 */
void LSM6DSL_AccInt_Drdy()						/* Inicializacin del acelermetro */
	{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0

		uint8_t ctrl = 0x00;
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
		uint8_t tmp;
		/* Read DRDY_PULSE_CFG_G value  (LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);*/
		drdyPulsedCfg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G);     /*Buscar en archivo lsm6dsl.h*/
 800198a:	210b      	movs	r1, #11
 800198c:	20d4      	movs	r0, #212	; 0xd4
 800198e:	f007 fd79 	bl	8009484 <SENSOR_IO_Read>
 8001992:	4603      	mov	r3, r0
 8001994:	461a      	mov	r2, r3
 8001996:	4b20      	ldr	r3, [pc, #128]	; (8001a18 <LSM6DSL_AccInt_Drdy+0x98>)
 8001998:	701a      	strb	r2, [r3, #0]

		/* Set Drdy interruption to INT1  */
		drdyPulsedCfg |= 0b10000000;
 800199a:	4b1f      	ldr	r3, [pc, #124]	; (8001a18 <LSM6DSL_AccInt_Drdy+0x98>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <LSM6DSL_AccInt_Drdy+0x98>)
 80019a6:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G, drdyPulsedCfg);
 80019a8:	4b1b      	ldr	r3, [pc, #108]	; (8001a18 <LSM6DSL_AccInt_Drdy+0x98>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	210b      	movs	r1, #11
 80019b0:	20d4      	movs	r0, #212	; 0xd4
 80019b2:	f007 fd4d 	bl	8009450 <SENSOR_IO_Write>

		/* Read INT1_CTRL value */
		ctrlDrdy = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 80019b6:	210d      	movs	r1, #13
 80019b8:	20d4      	movs	r0, #212	; 0xd4
 80019ba:	f007 fd63 	bl	8009484 <SENSOR_IO_Read>
 80019be:	4603      	mov	r3, r0
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b16      	ldr	r3, [pc, #88]	; (8001a1c <LSM6DSL_AccInt_Drdy+0x9c>)
 80019c4:	701a      	strb	r2, [r3, #0]

		/* Set Drdy interruption to INT1  */
	    ctrlDrdy |= 0b00000011;
 80019c6:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <LSM6DSL_AccInt_Drdy+0x9c>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	f043 0303 	orr.w	r3, r3, #3
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <LSM6DSL_AccInt_Drdy+0x9c>)
 80019d2:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, ctrlDrdy);
 80019d4:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <LSM6DSL_AccInt_Drdy+0x9c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	210d      	movs	r1, #13
 80019dc:	20d4      	movs	r0, #212	; 0xd4
 80019de:	f007 fd37 	bl	8009450 <SENSOR_IO_Write>

		/* Read MASTER_CONFIG value */
		ctrlMaster = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG);
 80019e2:	211a      	movs	r1, #26
 80019e4:	20d4      	movs	r0, #212	; 0xd4
 80019e6:	f007 fd4d 	bl	8009484 <SENSOR_IO_Read>
 80019ea:	4603      	mov	r3, r0
 80019ec:	461a      	mov	r2, r3
 80019ee:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <LSM6DSL_AccInt_Drdy+0xa0>)
 80019f0:	701a      	strb	r2, [r3, #0]

		ctrlMaster |= 0b00000011;
 80019f2:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <LSM6DSL_AccInt_Drdy+0xa0>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	f043 0303 	orr.w	r3, r3, #3
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <LSM6DSL_AccInt_Drdy+0xa0>)
 80019fe:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG, ctrlMaster);
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <LSM6DSL_AccInt_Drdy+0xa0>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	211a      	movs	r1, #26
 8001a08:	20d4      	movs	r0, #212	; 0xd4
 8001a0a:	f007 fd21 	bl	8009450 <SENSOR_IO_Write>
	}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000b4c 	.word	0x20000b4c
 8001a1c:	20000b4d 	.word	0x20000b4d
 8001a20:	20000b4e 	.word	0x20000b4e

08001a24 <wifi_start>:

static int wifi_start(void)
{
 8001a24:	b5b0      	push	{r4, r5, r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af04      	add	r7, sp, #16
  printf("Wifi Start Function. \n\r");
 8001a2a:	4819      	ldr	r0, [pc, #100]	; (8001a90 <wifi_start+0x6c>)
 8001a2c:	f011 fa16 	bl	8012e5c <iprintf>
  uint8_t  MAC_Addr[6];

 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8001a30:	f009 fbe4 	bl	800b1fc <WIFI_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d123      	bne.n	8001a82 <wifi_start+0x5e>
  {
    printf("ES-WIFI Initialized.\n\r");
 8001a3a:	4816      	ldr	r0, [pc, #88]	; (8001a94 <wifi_start+0x70>)
 8001a3c:	f011 fa0e 	bl	8012e5c <iprintf>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	4618      	mov	r0, r3
 8001a44:	f009 fc28 	bl	800b298 <WIFI_GetMAC_Address>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d113      	bne.n	8001a76 <wifi_start+0x52>
    {
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
               MAC_Addr[0],
 8001a4e:	783b      	ldrb	r3, [r7, #0]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001a50:	4618      	mov	r0, r3
               MAC_Addr[1],
 8001a52:	787b      	ldrb	r3, [r7, #1]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001a54:	461c      	mov	r4, r3
               MAC_Addr[2],
 8001a56:	78bb      	ldrb	r3, [r7, #2]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001a58:	461d      	mov	r5, r3
               MAC_Addr[3],
 8001a5a:	78fb      	ldrb	r3, [r7, #3]
               MAC_Addr[4],
 8001a5c:	793a      	ldrb	r2, [r7, #4]
               MAC_Addr[5]);
 8001a5e:	7979      	ldrb	r1, [r7, #5]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001a60:	9102      	str	r1, [sp, #8]
 8001a62:	9201      	str	r2, [sp, #4]
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	462b      	mov	r3, r5
 8001a68:	4622      	mov	r2, r4
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	480a      	ldr	r0, [pc, #40]	; (8001a98 <wifi_start+0x74>)
 8001a6e:	f011 f9f5 	bl	8012e5c <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	e007      	b.n	8001a86 <wifi_start+0x62>
      printf("> ERROR : CANNOT get MAC address.\n\r");
 8001a76:	4809      	ldr	r0, [pc, #36]	; (8001a9c <wifi_start+0x78>)
 8001a78:	f011 f9f0 	bl	8012e5c <iprintf>
      return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	e001      	b.n	8001a86 <wifi_start+0x62>
    return -1;
 8001a82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	08016a0c 	.word	0x08016a0c
 8001a94:	08016a24 	.word	0x08016a24
 8001a98:	08016a3c 	.word	0x08016a3c
 8001a9c:	08016a7c 	.word	0x08016a7c

08001aa0 <wifi_connect>:

int wifi_connect(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af02      	add	r7, sp, #8
    uint8_t MAX_tries = 3;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	717b      	strb	r3, [r7, #5]
    uint8_t return_value=-1;
 8001aaa:	23ff      	movs	r3, #255	; 0xff
 8001aac:	71fb      	strb	r3, [r7, #7]
    uint8_t try=1;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	71bb      	strb	r3, [r7, #6]
	while (try<=MAX_tries || return_value!=0){
 8001ab2:	e044      	b.n	8001b3e <wifi_connect+0x9e>
	  printf("Wifi connect function.. try %d/%d\n\r", try,MAX_tries);
 8001ab4:	79bb      	ldrb	r3, [r7, #6]
 8001ab6:	797a      	ldrb	r2, [r7, #5]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4827      	ldr	r0, [pc, #156]	; (8001b58 <wifi_connect+0xb8>)
 8001abc:	f011 f9ce 	bl	8012e5c <iprintf>
	  wifi_start();
 8001ac0:	f7ff ffb0 	bl	8001a24 <wifi_start>
	  printf("Connecting to %s , %s.\n\r",SSID,PASSWORD);
 8001ac4:	4a25      	ldr	r2, [pc, #148]	; (8001b5c <wifi_connect+0xbc>)
 8001ac6:	4926      	ldr	r1, [pc, #152]	; (8001b60 <wifi_connect+0xc0>)
 8001ac8:	4826      	ldr	r0, [pc, #152]	; (8001b64 <wifi_connect+0xc4>)
 8001aca:	f011 f9c7 	bl	8012e5c <iprintf>
	  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8001ace:	2203      	movs	r2, #3
 8001ad0:	4922      	ldr	r1, [pc, #136]	; (8001b5c <wifi_connect+0xbc>)
 8001ad2:	4823      	ldr	r0, [pc, #140]	; (8001b60 <wifi_connect+0xc0>)
 8001ad4:	f009 fbbe 	bl	800b254 <WIFI_Connect>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d127      	bne.n	8001b2e <wifi_connect+0x8e>
	  {
		if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8001ade:	4822      	ldr	r0, [pc, #136]	; (8001b68 <wifi_connect+0xc8>)
 8001ae0:	f009 fbf0 	bl	800b2c4 <WIFI_GetIP_Address>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d11b      	bne.n	8001b22 <wifi_connect+0x82>
		{
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
				   IP_Addr[0],
 8001aea:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <wifi_connect+0xc8>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001aee:	4619      	mov	r1, r3
				   IP_Addr[1],
 8001af0:	4b1d      	ldr	r3, [pc, #116]	; (8001b68 <wifi_connect+0xc8>)
 8001af2:	785b      	ldrb	r3, [r3, #1]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001af4:	461a      	mov	r2, r3
				   IP_Addr[2],
 8001af6:	4b1c      	ldr	r3, [pc, #112]	; (8001b68 <wifi_connect+0xc8>)
 8001af8:	789b      	ldrb	r3, [r3, #2]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001afa:	4618      	mov	r0, r3
				   IP_Addr[3]);
 8001afc:	4b1a      	ldr	r3, [pc, #104]	; (8001b68 <wifi_connect+0xc8>)
 8001afe:	78db      	ldrb	r3, [r3, #3]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	4603      	mov	r3, r0
 8001b04:	4819      	ldr	r0, [pc, #100]	; (8001b6c <wifi_connect+0xcc>)
 8001b06:	f011 f9a9 	bl	8012e5c <iprintf>
		  return_value=0; // CORRECTO
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	71fb      	strb	r3, [r7, #7]
		  try=MAX_tries+1;
 8001b0e:	797b      	ldrb	r3, [r7, #5]
 8001b10:	3301      	adds	r3, #1
 8001b12:	71bb      	strb	r3, [r7, #6]
		  //osThreadFlagsSet(wifiStartHandle, 0x0001U);

		  // Activa la tarea de aceleracion
		  osThreadFlagsSet(acel_taskHandle, 0x000002U);
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <wifi_connect+0xd0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2102      	movs	r1, #2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f00d fb02 	bl	800f124 <osThreadFlagsSet>
 8001b20:	e00a      	b.n	8001b38 <wifi_connect+0x98>
		}
		else
		{
		  printf("ERROR : es-wifi module CANNOT get IP address\n\r");
 8001b22:	4814      	ldr	r0, [pc, #80]	; (8001b74 <wifi_connect+0xd4>)
 8001b24:	f011 f99a 	bl	8012e5c <iprintf>
		  return_value= -1;
 8001b28:	23ff      	movs	r3, #255	; 0xff
 8001b2a:	71fb      	strb	r3, [r7, #7]
 8001b2c:	e004      	b.n	8001b38 <wifi_connect+0x98>
		}
	  }
	  else
	  {
		  printf("ERROR : es-wifi module NOT connected\n\r");
 8001b2e:	4812      	ldr	r0, [pc, #72]	; (8001b78 <wifi_connect+0xd8>)
 8001b30:	f011 f994 	bl	8012e5c <iprintf>
		  return_value= -1;
 8001b34:	23ff      	movs	r3, #255	; 0xff
 8001b36:	71fb      	strb	r3, [r7, #7]
	  }
	  try=try+1;
 8001b38:	79bb      	ldrb	r3, [r7, #6]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	71bb      	strb	r3, [r7, #6]
	while (try<=MAX_tries || return_value!=0){
 8001b3e:	79ba      	ldrb	r2, [r7, #6]
 8001b40:	797b      	ldrb	r3, [r7, #5]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d9b6      	bls.n	8001ab4 <wifi_connect+0x14>
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1b3      	bne.n	8001ab4 <wifi_connect+0x14>
	}
  return return_value;
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	08016aa0 	.word	0x08016aa0
 8001b5c:	08016ac4 	.word	0x08016ac4
 8001b60:	08016ad0 	.word	0x08016ad0
 8001b64:	08016ae4 	.word	0x08016ae4
 8001b68:	20000a80 	.word	0x20000a80
 8001b6c:	08016b00 	.word	0x08016b00
 8001b70:	20000a7c 	.word	0x20000a7c
 8001b74:	08016b3c 	.word	0x08016b3c
 8001b78:	08016b6c 	.word	0x08016b6c

08001b7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001b86:	88fb      	ldrh	r3, [r7, #6]
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_EXTI_Callback+0x18>
 8001b8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b90:	d003      	beq.n	8001b9a <HAL_GPIO_EXTI_Callback+0x1e>
    case (GPIO_PIN_11):
      osThreadFlagsSet(acel_taskHandle, 0x000001U);
      break;
    default:
    {
      break;
 8001b92:	e009      	b.n	8001ba8 <HAL_GPIO_EXTI_Callback+0x2c>
      SPI_WIFI_ISR();
 8001b94:	f009 fb22 	bl	800b1dc <SPI_WIFI_ISR>
      break;
 8001b98:	e006      	b.n	8001ba8 <HAL_GPIO_EXTI_Callback+0x2c>
      osThreadFlagsSet(acel_taskHandle, 0x000001U);
 8001b9a:	4b05      	ldr	r3, [pc, #20]	; (8001bb0 <HAL_GPIO_EXTI_Callback+0x34>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f00d fabf 	bl	800f124 <osThreadFlagsSet>
      break;
 8001ba6:	bf00      	nop
    }
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000a7c 	.word	0x20000a7c

08001bb4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	f00d fb80 	bl	800f2c2 <osDelay>
 8001bc2:	e7fb      	b.n	8001bbc <StartDefaultTask+0x8>

08001bc4 <MQTTTask>:
* @retval None
*/


void MQTTTask(void)
{
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	b0b5      	sub	sp, #212	; 0xd4
 8001bc8:	af06      	add	r7, sp, #24
const uint32_t ulMaxPublishCount = 5UL;
 8001bca:	2305      	movs	r3, #5
 8001bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
NetworkContext_t xNetworkContext = { 0 };
 8001bd0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
float ftemp;
float fhum;
char payLoad[64];
 /* Attempt to connect to the MQTT broker. The socket is returned in
 * the network context structure. */
 xNetworkStatus = prvConnectToServer( &xNetworkContext );
 8001bda:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fbe8 	bl	80023b4 <prvConnectToServer>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 configASSERT( xNetworkStatus == PLAINTEXT_TRANSPORT_SUCCESS );
 8001bea:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d00b      	beq.n	8001c0a <MQTTTask+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf6:	f383 8811 	msr	BASEPRI, r3
 8001bfa:	f3bf 8f6f 	isb	sy
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001c06:	bf00      	nop
 8001c08:	e7fe      	b.n	8001c08 <MQTTTask+0x44>
 //LOG(("Trying to create an MQTT connection\n"));
 prvCreateMQTTConnectionWithBroker( &xMQTTContext, &xNetworkContext );
 8001c0a:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8001c0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c12:	4611      	mov	r1, r2
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fc17 	bl	8002448 <prvCreateMQTTConnectionWithBroker>

 // subscribirse a un topic
 LOG(("Trying to subscribe to topic\n"));
 8001c1a:	4830      	ldr	r0, [pc, #192]	; (8001cdc <MQTTTask+0x118>)
 8001c1c:	f011 f984 	bl	8012f28 <puts>
 prvMQTTSubscribeToTopic(&xMQTTContext,pcEstadoTopic);
 8001c20:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c24:	492e      	ldr	r1, [pc, #184]	; (8001ce0 <MQTTTask+0x11c>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 fcc2 	bl	80025b0 <prvMQTTSubscribeToTopic>
 for( ; ; )
 {
   /* Publicar cada 5 segundos */
   osDelay(5000);
 8001c2c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001c30:	f00d fb47 	bl	800f2c2 <osDelay>
   ftemp=BSP_TSENSOR_ReadTemp();
 8001c34:	f007 fd1c 	bl	8009670 <BSP_TSENSOR_ReadTemp>
 8001c38:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
   fhum=BSP_HSENSOR_ReadHumidity();
 8001c3c:	f007 fcee 	bl	800961c <BSP_HSENSOR_ReadHumidity>
 8001c40:	ed87 0a2a 	vstr	s0, [r7, #168]	; 0xa8

   // Media de las aceleraciones

   if (acel_flag==1){
 8001c44:	4b27      	ldr	r3, [pc, #156]	; (8001ce4 <MQTTTask+0x120>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d124      	bne.n	8001c96 <MQTTTask+0xd2>
	   sprintf(payLoad,"{\"temperatura\":%02.2f, \"humedad\":%02.2f, \"acel_x\":%d, \"acel_y\":%d, \"acel_z\":%d}",ftemp, fhum, acel_x,acel_y,acel_z);
 8001c4c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001c50:	f7fe fc7a 	bl	8000548 <__aeabi_f2d>
 8001c54:	4604      	mov	r4, r0
 8001c56:	460d      	mov	r5, r1
 8001c58:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8001c5c:	f7fe fc74 	bl	8000548 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4920      	ldr	r1, [pc, #128]	; (8001ce8 <MQTTTask+0x124>)
 8001c66:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001c6a:	460e      	mov	r6, r1
 8001c6c:	491f      	ldr	r1, [pc, #124]	; (8001cec <MQTTTask+0x128>)
 8001c6e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001c72:	6079      	str	r1, [r7, #4]
 8001c74:	491e      	ldr	r1, [pc, #120]	; (8001cf0 <MQTTTask+0x12c>)
 8001c76:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001c7a:	f107 000c 	add.w	r0, r7, #12
 8001c7e:	9104      	str	r1, [sp, #16]
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	9103      	str	r1, [sp, #12]
 8001c84:	9602      	str	r6, [sp, #8]
 8001c86:	e9cd 2300 	strd	r2, r3, [sp]
 8001c8a:	4622      	mov	r2, r4
 8001c8c:	462b      	mov	r3, r5
 8001c8e:	4919      	ldr	r1, [pc, #100]	; (8001cf4 <MQTTTask+0x130>)
 8001c90:	f011 f986 	bl	8012fa0 <siprintf>
 8001c94:	e014      	b.n	8001cc0 <MQTTTask+0xfc>
   }
   else{
	   sprintf(payLoad,"{\"temperatura\":%02.2f, \"humedad\":%02.2f}",ftemp, fhum);
 8001c96:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001c9a:	f7fe fc55 	bl	8000548 <__aeabi_f2d>
 8001c9e:	4604      	mov	r4, r0
 8001ca0:	460d      	mov	r5, r1
 8001ca2:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8001ca6:	f7fe fc4f 	bl	8000548 <__aeabi_f2d>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	f107 000c 	add.w	r0, r7, #12
 8001cb2:	e9cd 2300 	strd	r2, r3, [sp]
 8001cb6:	4622      	mov	r2, r4
 8001cb8:	462b      	mov	r3, r5
 8001cba:	490f      	ldr	r1, [pc, #60]	; (8001cf8 <MQTTTask+0x134>)
 8001cbc:	f011 f970 	bl	8012fa0 <siprintf>
   }

   prvMQTTPublishToTopic(&xMQTTContext,pcBaseTopic,payLoad);
 8001cc0:	f107 020c 	add.w	r2, r7, #12
 8001cc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cc8:	490c      	ldr	r1, [pc, #48]	; (8001cfc <MQTTTask+0x138>)
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 fc36 	bl	800253c <prvMQTTPublishToTopic>

   MQTT_ProcessLoop(&xMQTTContext);
 8001cd0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f00b f8f3 	bl	800cec0 <MQTT_ProcessLoop>
   osDelay(5000);
 8001cda:	e7a7      	b.n	8001c2c <MQTTTask+0x68>
 8001cdc:	08016b94 	.word	0x08016b94
 8001ce0:	08016bb4 	.word	0x08016bb4
 8001ce4:	20000b08 	.word	0x20000b08
 8001ce8:	20000b02 	.word	0x20000b02
 8001cec:	20000b04 	.word	0x20000b04
 8001cf0:	20000b06 	.word	0x20000b06
 8001cf4:	08016bd8 	.word	0x08016bd8
 8001cf8:	08016c28 	.word	0x08016c28
 8001cfc:	08016c54 	.word	0x08016c54

08001d00 <SPI3_IRQHandler>:
  * @brief  SPI3 line detection callback.
  * @param  None
  * @retval None
  */
void SPI3_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <SPI3_IRQHandler+0x10>)
 8001d06:	f005 fc97 	bl	8007638 <HAL_SPI_IRQHandler>
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	2000105c 	.word	0x2000105c

08001d14 <wifiStartTask>:

/* USER CODE END Header_wifiStartTask */
void wifiStartTask(void *argument)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wifiStartTask */
  /* Infinite loop */
	wifi_connect();
 8001d1c:	f7ff fec0 	bl	8001aa0 <wifi_connect>
  for(;;)
  {
	MQTTTask();
 8001d20:	f7ff ff50 	bl	8001bc4 <MQTTTask>
    osDelay(1);
 8001d24:	2001      	movs	r0, #1
 8001d26:	f00d facc 	bl	800f2c2 <osDelay>
	MQTTTask();
 8001d2a:	e7f9      	b.n	8001d20 <wifiStartTask+0xc>

08001d2c <acel_task_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_acel_task_function */
void acel_task_function(void *argument)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08c      	sub	sp, #48	; 0x30
 8001d30:	af04      	add	r7, sp, #16
 8001d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN acel_task_function */
    uint32_t ret_flag = 0U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
  ret_flag = osThreadFlagsWait(0x00000002U, osFlagsWaitAny,osWaitForever);
 8001d38:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2002      	movs	r0, #2
 8001d40:	f00d fa3e 	bl	800f1c0 <osThreadFlagsWait>
 8001d44:	6138      	str	r0, [r7, #16]
  printf("Llamada desde la tarea de wifi.\n\r");
 8001d46:	489e      	ldr	r0, [pc, #632]	; (8001fc0 <acel_task_function+0x294>)
 8001d48:	f011 f888 	bl	8012e5c <iprintf>
  uint8_t contador = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	73fb      	strb	r3, [r7, #15]
  int16_t temp_acel_x = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	83fb      	strh	r3, [r7, #30]
  int16_t temp_acel_y = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	83bb      	strh	r3, [r7, #28]
  int16_t temp_acel_z = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	837b      	strh	r3, [r7, #26]
  // Infinite loop //
  for(;;)
  {
      ret_flag = osThreadFlagsWait(0x00000001U, osFlagsWaitAny,osWaitForever);
 8001d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d60:	2100      	movs	r1, #0
 8001d62:	2001      	movs	r0, #1
 8001d64:	f00d fa2c 	bl	800f1c0 <osThreadFlagsWait>
 8001d68:	6138      	str	r0, [r7, #16]
      if (ret_flag == 1U){
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	f040 830c 	bne.w	800238a <acel_task_function+0x65e>
        BSP_ACCELERO_AccGetXYZ(pDataAcc);                            // Toma de Aceleracin /
 8001d72:	4894      	ldr	r0, [pc, #592]	; (8001fc4 <acel_task_function+0x298>)
 8001d74:	f007 fc1a 	bl	80095ac <BSP_ACCELERO_AccGetXYZ>
        HAL_RTC_GetTime(&hrtc, &varTime, RTC_FORMAT_BIN);            // Toma de timestamp /
 8001d78:	2200      	movs	r2, #0
 8001d7a:	4993      	ldr	r1, [pc, #588]	; (8001fc8 <acel_task_function+0x29c>)
 8001d7c:	4893      	ldr	r0, [pc, #588]	; (8001fcc <acel_task_function+0x2a0>)
 8001d7e:	f004 fc4e 	bl	800661e <HAL_RTC_GetTime>
        subsec = (varTime.SecondFraction-varTime.SubSeconds)*1000/varTime.SecondFraction;      /* ms del timestamp */
 8001d82:	4b91      	ldr	r3, [pc, #580]	; (8001fc8 <acel_task_function+0x29c>)
 8001d84:	689a      	ldr	r2, [r3, #8]
 8001d86:	4b90      	ldr	r3, [pc, #576]	; (8001fc8 <acel_task_function+0x29c>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d90:	fb03 f202 	mul.w	r2, r3, r2
 8001d94:	4b8c      	ldr	r3, [pc, #560]	; (8001fc8 <acel_task_function+0x29c>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9c:	b29a      	uxth	r2, r3
 8001d9e:	4b8c      	ldr	r3, [pc, #560]	; (8001fd0 <acel_task_function+0x2a4>)
 8001da0:	801a      	strh	r2, [r3, #0]
        HAL_RTC_GetDate(&hrtc, &varDate, RTC_FORMAT_BCD);            // Toma de fecha /
 8001da2:	2201      	movs	r2, #1
 8001da4:	498b      	ldr	r1, [pc, #556]	; (8001fd4 <acel_task_function+0x2a8>)
 8001da6:	4889      	ldr	r0, [pc, #548]	; (8001fcc <acel_task_function+0x2a0>)
 8001da8:	f004 fd1c 	bl	80067e4 <HAL_RTC_GetDate>

        snprintf(str_x,14,"Eje_X = %d, ",pDataAcc[0]);                /* Formateo del mensaje de aceleracin del eje X */
 8001dac:	4b85      	ldr	r3, [pc, #532]	; (8001fc4 <acel_task_function+0x298>)
 8001dae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db2:	4a89      	ldr	r2, [pc, #548]	; (8001fd8 <acel_task_function+0x2ac>)
 8001db4:	210e      	movs	r1, #14
 8001db6:	4889      	ldr	r0, [pc, #548]	; (8001fdc <acel_task_function+0x2b0>)
 8001db8:	f011 f8be 	bl	8012f38 <sniprintf>
        snprintf(str_y,14,"Eje_Y = %d, ",pDataAcc[1]);
 8001dbc:	4b81      	ldr	r3, [pc, #516]	; (8001fc4 <acel_task_function+0x298>)
 8001dbe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001dc2:	4a87      	ldr	r2, [pc, #540]	; (8001fe0 <acel_task_function+0x2b4>)
 8001dc4:	210e      	movs	r1, #14
 8001dc6:	4887      	ldr	r0, [pc, #540]	; (8001fe4 <acel_task_function+0x2b8>)
 8001dc8:	f011 f8b6 	bl	8012f38 <sniprintf>
        snprintf(str_z,18,"Eje_Z = %d, \r\n",pDataAcc[2]);
 8001dcc:	4b7d      	ldr	r3, [pc, #500]	; (8001fc4 <acel_task_function+0x298>)
 8001dce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dd2:	4a85      	ldr	r2, [pc, #532]	; (8001fe8 <acel_task_function+0x2bc>)
 8001dd4:	2112      	movs	r1, #18
 8001dd6:	4885      	ldr	r0, [pc, #532]	; (8001fec <acel_task_function+0x2c0>)
 8001dd8:	f011 f8ae 	bl	8012f38 <sniprintf>

        if (subsec <10){
 8001ddc:	4b7c      	ldr	r3, [pc, #496]	; (8001fd0 <acel_task_function+0x2a4>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	2b09      	cmp	r3, #9
 8001de2:	d814      	bhi.n	8001e0e <acel_task_function+0xe2>
            snprintf(timestamp,27,"\r\nTimestamp = %d:%d:%d.00%d - ",varTime.Hours, varTime.Minutes, varTime.Seconds,subsec);
 8001de4:	4b78      	ldr	r3, [pc, #480]	; (8001fc8 <acel_task_function+0x29c>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	4b77      	ldr	r3, [pc, #476]	; (8001fc8 <acel_task_function+0x29c>)
 8001dec:	785b      	ldrb	r3, [r3, #1]
 8001dee:	461a      	mov	r2, r3
 8001df0:	4b75      	ldr	r3, [pc, #468]	; (8001fc8 <acel_task_function+0x29c>)
 8001df2:	789b      	ldrb	r3, [r3, #2]
 8001df4:	4619      	mov	r1, r3
 8001df6:	4b76      	ldr	r3, [pc, #472]	; (8001fd0 <acel_task_function+0x2a4>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	9302      	str	r3, [sp, #8]
 8001dfc:	9101      	str	r1, [sp, #4]
 8001dfe:	9200      	str	r2, [sp, #0]
 8001e00:	4603      	mov	r3, r0
 8001e02:	4a7b      	ldr	r2, [pc, #492]	; (8001ff0 <acel_task_function+0x2c4>)
 8001e04:	211b      	movs	r1, #27
 8001e06:	487b      	ldr	r0, [pc, #492]	; (8001ff4 <acel_task_function+0x2c8>)
 8001e08:	f011 f896 	bl	8012f38 <sniprintf>
 8001e0c:	e030      	b.n	8001e70 <acel_task_function+0x144>

        }
        else if (10<=subsec && subsec <100) {
 8001e0e:	4b70      	ldr	r3, [pc, #448]	; (8001fd0 <acel_task_function+0x2a4>)
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	2b09      	cmp	r3, #9
 8001e14:	d918      	bls.n	8001e48 <acel_task_function+0x11c>
 8001e16:	4b6e      	ldr	r3, [pc, #440]	; (8001fd0 <acel_task_function+0x2a4>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	2b63      	cmp	r3, #99	; 0x63
 8001e1c:	d814      	bhi.n	8001e48 <acel_task_function+0x11c>
            snprintf(timestamp,28,"\r\nTimestamp = %d:%d:%d.0%d - ",varTime.Hours, varTime.Minutes, varTime.Seconds,subsec);
 8001e1e:	4b6a      	ldr	r3, [pc, #424]	; (8001fc8 <acel_task_function+0x29c>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	4b68      	ldr	r3, [pc, #416]	; (8001fc8 <acel_task_function+0x29c>)
 8001e26:	785b      	ldrb	r3, [r3, #1]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b67      	ldr	r3, [pc, #412]	; (8001fc8 <acel_task_function+0x29c>)
 8001e2c:	789b      	ldrb	r3, [r3, #2]
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4b67      	ldr	r3, [pc, #412]	; (8001fd0 <acel_task_function+0x2a4>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	9302      	str	r3, [sp, #8]
 8001e36:	9101      	str	r1, [sp, #4]
 8001e38:	9200      	str	r2, [sp, #0]
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4a6e      	ldr	r2, [pc, #440]	; (8001ff8 <acel_task_function+0x2cc>)
 8001e3e:	211c      	movs	r1, #28
 8001e40:	486c      	ldr	r0, [pc, #432]	; (8001ff4 <acel_task_function+0x2c8>)
 8001e42:	f011 f879 	bl	8012f38 <sniprintf>
 8001e46:	e013      	b.n	8001e70 <acel_task_function+0x144>

        }
        else{
            snprintf(timestamp,28,"\r\nTimestamp = %d:%d:%d.%d - ",varTime.Hours, varTime.Minutes, varTime.Seconds,subsec);
 8001e48:	4b5f      	ldr	r3, [pc, #380]	; (8001fc8 <acel_task_function+0x29c>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	4b5e      	ldr	r3, [pc, #376]	; (8001fc8 <acel_task_function+0x29c>)
 8001e50:	785b      	ldrb	r3, [r3, #1]
 8001e52:	461a      	mov	r2, r3
 8001e54:	4b5c      	ldr	r3, [pc, #368]	; (8001fc8 <acel_task_function+0x29c>)
 8001e56:	789b      	ldrb	r3, [r3, #2]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4b5d      	ldr	r3, [pc, #372]	; (8001fd0 <acel_task_function+0x2a4>)
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	9101      	str	r1, [sp, #4]
 8001e62:	9200      	str	r2, [sp, #0]
 8001e64:	4603      	mov	r3, r0
 8001e66:	4a65      	ldr	r2, [pc, #404]	; (8001ffc <acel_task_function+0x2d0>)
 8001e68:	211c      	movs	r1, #28
 8001e6a:	4862      	ldr	r0, [pc, #392]	; (8001ff4 <acel_task_function+0x2c8>)
 8001e6c:	f011 f864 	bl	8012f38 <sniprintf>
        }


    	HAL_UART_Transmit(&huart1,(uint8_t *)timestamp,26,1000);		/* Transmisin de la informacin por UART */
 8001e70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e74:	221a      	movs	r2, #26
 8001e76:	495f      	ldr	r1, [pc, #380]	; (8001ff4 <acel_task_function+0x2c8>)
 8001e78:	4861      	ldr	r0, [pc, #388]	; (8002000 <acel_task_function+0x2d4>)
 8001e7a:	f006 f954 	bl	8008126 <HAL_UART_Transmit>


        lista_acelx[contador] = pDataAcc[0];
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	4a50      	ldr	r2, [pc, #320]	; (8001fc4 <acel_task_function+0x298>)
 8001e82:	f9b2 1000 	ldrsh.w	r1, [r2]
 8001e86:	4a5f      	ldr	r2, [pc, #380]	; (8002004 <acel_task_function+0x2d8>)
 8001e88:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        lista_acely[contador] = pDataAcc[1];
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	4a4d      	ldr	r2, [pc, #308]	; (8001fc4 <acel_task_function+0x298>)
 8001e90:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8001e94:	4a5c      	ldr	r2, [pc, #368]	; (8002008 <acel_task_function+0x2dc>)
 8001e96:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        lista_acelz[contador] = pDataAcc[2];
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	4a49      	ldr	r2, [pc, #292]	; (8001fc4 <acel_task_function+0x298>)
 8001e9e:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 8001ea2:	4a5a      	ldr	r2, [pc, #360]	; (800200c <acel_task_function+0x2e0>)
 8001ea4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        if (contador >= 10){
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	2b09      	cmp	r3, #9
 8001eac:	d950      	bls.n	8001f50 <acel_task_function+0x224>
        	acel_x=0;
 8001eae:	4b58      	ldr	r3, [pc, #352]	; (8002010 <acel_task_function+0x2e4>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	801a      	strh	r2, [r3, #0]
        	acel_y=0;
 8001eb4:	4b57      	ldr	r3, [pc, #348]	; (8002014 <acel_task_function+0x2e8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	801a      	strh	r2, [r3, #0]
        	acel_z=0;
 8001eba:	4b57      	ldr	r3, [pc, #348]	; (8002018 <acel_task_function+0x2ec>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	801a      	strh	r2, [r3, #0]
        	for (int i = 0; i < 10; i++){
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e01d      	b.n	8001f02 <acel_task_function+0x1d6>
        		temp_acel_x += lista_acelx[i];
 8001ec6:	4a4f      	ldr	r2, [pc, #316]	; (8002004 <acel_task_function+0x2d8>)
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	8bfb      	ldrh	r3, [r7, #30]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	83fb      	strh	r3, [r7, #30]
        		temp_acel_y += lista_acely[i];
 8001ed8:	4a4b      	ldr	r2, [pc, #300]	; (8002008 <acel_task_function+0x2dc>)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	8bbb      	ldrh	r3, [r7, #28]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	83bb      	strh	r3, [r7, #28]
        		temp_acel_z += lista_acelz[i];
 8001eea:	4a48      	ldr	r2, [pc, #288]	; (800200c <acel_task_function+0x2e0>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	8b7b      	ldrh	r3, [r7, #26]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	837b      	strh	r3, [r7, #26]
        	for (int i = 0; i < 10; i++){
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	3301      	adds	r3, #1
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2b09      	cmp	r3, #9
 8001f06:	ddde      	ble.n	8001ec6 <acel_task_function+0x19a>
        	}

        	acel_x = temp_acel_x/10;
 8001f08:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001f0c:	4a43      	ldr	r2, [pc, #268]	; (800201c <acel_task_function+0x2f0>)
 8001f0e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f12:	1092      	asrs	r2, r2, #2
 8001f14:	17db      	asrs	r3, r3, #31
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	b21a      	sxth	r2, r3
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <acel_task_function+0x2e4>)
 8001f1c:	801a      	strh	r2, [r3, #0]
        	acel_y = temp_acel_y/10;
 8001f1e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f22:	4a3e      	ldr	r2, [pc, #248]	; (800201c <acel_task_function+0x2f0>)
 8001f24:	fb82 1203 	smull	r1, r2, r2, r3
 8001f28:	1092      	asrs	r2, r2, #2
 8001f2a:	17db      	asrs	r3, r3, #31
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	b21a      	sxth	r2, r3
 8001f30:	4b38      	ldr	r3, [pc, #224]	; (8002014 <acel_task_function+0x2e8>)
 8001f32:	801a      	strh	r2, [r3, #0]
        	acel_z = temp_acel_z/10;
 8001f34:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f38:	4a38      	ldr	r2, [pc, #224]	; (800201c <acel_task_function+0x2f0>)
 8001f3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001f3e:	1092      	asrs	r2, r2, #2
 8001f40:	17db      	asrs	r3, r3, #31
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	b21a      	sxth	r2, r3
 8001f46:	4b34      	ldr	r3, [pc, #208]	; (8002018 <acel_task_function+0x2ec>)
 8001f48:	801a      	strh	r2, [r3, #0]

        	acel_flag=1;
 8001f4a:	4b35      	ldr	r3, [pc, #212]	; (8002020 <acel_task_function+0x2f4>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	701a      	strb	r2, [r3, #0]
        }


    	if (pDataAcc[0]>=0 && pDataAcc[0]<10){							/* Eje X */
 8001f50:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <acel_task_function+0x298>)
 8001f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db0c      	blt.n	8001f74 <acel_task_function+0x248>
 8001f5a:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <acel_task_function+0x298>)
 8001f5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f60:	2b09      	cmp	r3, #9
 8001f62:	dc07      	bgt.n	8001f74 <acel_task_function+0x248>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,10,1000);
 8001f64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f68:	220a      	movs	r2, #10
 8001f6a:	491c      	ldr	r1, [pc, #112]	; (8001fdc <acel_task_function+0x2b0>)
 8001f6c:	4824      	ldr	r0, [pc, #144]	; (8002000 <acel_task_function+0x2d4>)
 8001f6e:	f006 f8da 	bl	8008126 <HAL_UART_Transmit>
 8001f72:	e0ba      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]>=10 && pDataAcc[0]<100){
 8001f74:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <acel_task_function+0x298>)
 8001f76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f7a:	2b09      	cmp	r3, #9
 8001f7c:	dd0c      	ble.n	8001f98 <acel_task_function+0x26c>
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <acel_task_function+0x298>)
 8001f80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f84:	2b63      	cmp	r3, #99	; 0x63
 8001f86:	dc07      	bgt.n	8001f98 <acel_task_function+0x26c>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,11,1000);
 8001f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f8c:	220b      	movs	r2, #11
 8001f8e:	4913      	ldr	r1, [pc, #76]	; (8001fdc <acel_task_function+0x2b0>)
 8001f90:	481b      	ldr	r0, [pc, #108]	; (8002000 <acel_task_function+0x2d4>)
 8001f92:	f006 f8c8 	bl	8008126 <HAL_UART_Transmit>
 8001f96:	e0a8      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]>=100 && pDataAcc[0]<1000){
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <acel_task_function+0x298>)
 8001f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9e:	2b63      	cmp	r3, #99	; 0x63
 8001fa0:	dd40      	ble.n	8002024 <acel_task_function+0x2f8>
 8001fa2:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <acel_task_function+0x298>)
 8001fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fac:	da3a      	bge.n	8002024 <acel_task_function+0x2f8>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,12,1000);
 8001fae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	4909      	ldr	r1, [pc, #36]	; (8001fdc <acel_task_function+0x2b0>)
 8001fb6:	4812      	ldr	r0, [pc, #72]	; (8002000 <acel_task_function+0x2d4>)
 8001fb8:	f006 f8b5 	bl	8008126 <HAL_UART_Transmit>
 8001fbc:	e095      	b.n	80020ea <acel_task_function+0x3be>
 8001fbe:	bf00      	nop
 8001fc0:	08016c70 	.word	0x08016c70
 8001fc4:	20000a88 	.word	0x20000a88
 8001fc8:	20000b34 	.word	0x20000b34
 8001fcc:	200003d0 	.word	0x200003d0
 8001fd0:	20000b30 	.word	0x20000b30
 8001fd4:	20000b48 	.word	0x20000b48
 8001fd8:	08016c94 	.word	0x08016c94
 8001fdc:	20000ad0 	.word	0x20000ad0
 8001fe0:	08016ca4 	.word	0x08016ca4
 8001fe4:	20000ae0 	.word	0x20000ae0
 8001fe8:	08016cb4 	.word	0x08016cb4
 8001fec:	20000af0 	.word	0x20000af0
 8001ff0:	08016cc4 	.word	0x08016cc4
 8001ff4:	20000b0c 	.word	0x20000b0c
 8001ff8:	08016ce4 	.word	0x08016ce4
 8001ffc:	08016d04 	.word	0x08016d04
 8002000:	20000458 	.word	0x20000458
 8002004:	20000a90 	.word	0x20000a90
 8002008:	20000aa4 	.word	0x20000aa4
 800200c:	20000ab8 	.word	0x20000ab8
 8002010:	20000b02 	.word	0x20000b02
 8002014:	20000b04 	.word	0x20000b04
 8002018:	20000b06 	.word	0x20000b06
 800201c:	66666667 	.word	0x66666667
 8002020:	20000b08 	.word	0x20000b08
    	}
    	else if (pDataAcc[0]>=1000 && pDataAcc[0]<10000){
 8002024:	4ba4      	ldr	r3, [pc, #656]	; (80022b8 <acel_task_function+0x58c>)
 8002026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800202a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800202e:	db0e      	blt.n	800204e <acel_task_function+0x322>
 8002030:	4ba1      	ldr	r3, [pc, #644]	; (80022b8 <acel_task_function+0x58c>)
 8002032:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002036:	f242 720f 	movw	r2, #9999	; 0x270f
 800203a:	4293      	cmp	r3, r2
 800203c:	dc07      	bgt.n	800204e <acel_task_function+0x322>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,13,1000);
 800203e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002042:	220d      	movs	r2, #13
 8002044:	499d      	ldr	r1, [pc, #628]	; (80022bc <acel_task_function+0x590>)
 8002046:	489e      	ldr	r0, [pc, #632]	; (80022c0 <acel_task_function+0x594>)
 8002048:	f006 f86d 	bl	8008126 <HAL_UART_Transmit>
 800204c:	e04d      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]<0 && pDataAcc[0]>-10){
 800204e:	4b9a      	ldr	r3, [pc, #616]	; (80022b8 <acel_task_function+0x58c>)
 8002050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002054:	2b00      	cmp	r3, #0
 8002056:	da0d      	bge.n	8002074 <acel_task_function+0x348>
 8002058:	4b97      	ldr	r3, [pc, #604]	; (80022b8 <acel_task_function+0x58c>)
 800205a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800205e:	f113 0f09 	cmn.w	r3, #9
 8002062:	db07      	blt.n	8002074 <acel_task_function+0x348>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,11,1000);
 8002064:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002068:	220b      	movs	r2, #11
 800206a:	4994      	ldr	r1, [pc, #592]	; (80022bc <acel_task_function+0x590>)
 800206c:	4894      	ldr	r0, [pc, #592]	; (80022c0 <acel_task_function+0x594>)
 800206e:	f006 f85a 	bl	8008126 <HAL_UART_Transmit>
 8002072:	e03a      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]<=-10 && pDataAcc[0]>-100){
 8002074:	4b90      	ldr	r3, [pc, #576]	; (80022b8 <acel_task_function+0x58c>)
 8002076:	f9b3 3000 	ldrsh.w	r3, [r3]
 800207a:	f113 0f09 	cmn.w	r3, #9
 800207e:	da0d      	bge.n	800209c <acel_task_function+0x370>
 8002080:	4b8d      	ldr	r3, [pc, #564]	; (80022b8 <acel_task_function+0x58c>)
 8002082:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002086:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800208a:	db07      	blt.n	800209c <acel_task_function+0x370>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,12,1000);
 800208c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002090:	220c      	movs	r2, #12
 8002092:	498a      	ldr	r1, [pc, #552]	; (80022bc <acel_task_function+0x590>)
 8002094:	488a      	ldr	r0, [pc, #552]	; (80022c0 <acel_task_function+0x594>)
 8002096:	f006 f846 	bl	8008126 <HAL_UART_Transmit>
 800209a:	e026      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]<=-100 && pDataAcc[0]>-1000){
 800209c:	4b86      	ldr	r3, [pc, #536]	; (80022b8 <acel_task_function+0x58c>)
 800209e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a2:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80020a6:	da0d      	bge.n	80020c4 <acel_task_function+0x398>
 80020a8:	4b83      	ldr	r3, [pc, #524]	; (80022b8 <acel_task_function+0x58c>)
 80020aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ae:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80020b2:	dd07      	ble.n	80020c4 <acel_task_function+0x398>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,13,1000);
 80020b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b8:	220d      	movs	r2, #13
 80020ba:	4980      	ldr	r1, [pc, #512]	; (80022bc <acel_task_function+0x590>)
 80020bc:	4880      	ldr	r0, [pc, #512]	; (80022c0 <acel_task_function+0x594>)
 80020be:	f006 f832 	bl	8008126 <HAL_UART_Transmit>
 80020c2:	e012      	b.n	80020ea <acel_task_function+0x3be>
    	}
    	else if (pDataAcc[0]<=-1000 && pDataAcc[0]>-10000){
 80020c4:	4b7c      	ldr	r3, [pc, #496]	; (80022b8 <acel_task_function+0x58c>)
 80020c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ca:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80020ce:	dc0c      	bgt.n	80020ea <acel_task_function+0x3be>
 80020d0:	4b79      	ldr	r3, [pc, #484]	; (80022b8 <acel_task_function+0x58c>)
 80020d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d6:	4a7b      	ldr	r2, [pc, #492]	; (80022c4 <acel_task_function+0x598>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	db06      	blt.n	80020ea <acel_task_function+0x3be>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_x,14,1000);
 80020dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e0:	220e      	movs	r2, #14
 80020e2:	4976      	ldr	r1, [pc, #472]	; (80022bc <acel_task_function+0x590>)
 80020e4:	4876      	ldr	r0, [pc, #472]	; (80022c0 <acel_task_function+0x594>)
 80020e6:	f006 f81e 	bl	8008126 <HAL_UART_Transmit>
    	}


    	if (pDataAcc[1]>=0 && pDataAcc[1]<10){						/* Eje Y */
 80020ea:	4b73      	ldr	r3, [pc, #460]	; (80022b8 <acel_task_function+0x58c>)
 80020ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0c      	blt.n	800210e <acel_task_function+0x3e2>
 80020f4:	4b70      	ldr	r3, [pc, #448]	; (80022b8 <acel_task_function+0x58c>)
 80020f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020fa:	2b09      	cmp	r3, #9
 80020fc:	dc07      	bgt.n	800210e <acel_task_function+0x3e2>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,10,1000);
 80020fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002102:	220a      	movs	r2, #10
 8002104:	4970      	ldr	r1, [pc, #448]	; (80022c8 <acel_task_function+0x59c>)
 8002106:	486e      	ldr	r0, [pc, #440]	; (80022c0 <acel_task_function+0x594>)
 8002108:	f006 f80d 	bl	8008126 <HAL_UART_Transmit>
 800210c:	e087      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]>=10 && pDataAcc[1]<100){
 800210e:	4b6a      	ldr	r3, [pc, #424]	; (80022b8 <acel_task_function+0x58c>)
 8002110:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002114:	2b09      	cmp	r3, #9
 8002116:	dd0c      	ble.n	8002132 <acel_task_function+0x406>
 8002118:	4b67      	ldr	r3, [pc, #412]	; (80022b8 <acel_task_function+0x58c>)
 800211a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800211e:	2b63      	cmp	r3, #99	; 0x63
 8002120:	dc07      	bgt.n	8002132 <acel_task_function+0x406>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,11,1000);
 8002122:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002126:	220b      	movs	r2, #11
 8002128:	4967      	ldr	r1, [pc, #412]	; (80022c8 <acel_task_function+0x59c>)
 800212a:	4865      	ldr	r0, [pc, #404]	; (80022c0 <acel_task_function+0x594>)
 800212c:	f005 fffb 	bl	8008126 <HAL_UART_Transmit>
 8002130:	e075      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]>=100 && pDataAcc[1]<1000){
 8002132:	4b61      	ldr	r3, [pc, #388]	; (80022b8 <acel_task_function+0x58c>)
 8002134:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002138:	2b63      	cmp	r3, #99	; 0x63
 800213a:	dd0d      	ble.n	8002158 <acel_task_function+0x42c>
 800213c:	4b5e      	ldr	r3, [pc, #376]	; (80022b8 <acel_task_function+0x58c>)
 800213e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002142:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002146:	da07      	bge.n	8002158 <acel_task_function+0x42c>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,12,1000);
 8002148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214c:	220c      	movs	r2, #12
 800214e:	495e      	ldr	r1, [pc, #376]	; (80022c8 <acel_task_function+0x59c>)
 8002150:	485b      	ldr	r0, [pc, #364]	; (80022c0 <acel_task_function+0x594>)
 8002152:	f005 ffe8 	bl	8008126 <HAL_UART_Transmit>
 8002156:	e062      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]>=1000 && pDataAcc[1]<10000){
 8002158:	4b57      	ldr	r3, [pc, #348]	; (80022b8 <acel_task_function+0x58c>)
 800215a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800215e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002162:	db0e      	blt.n	8002182 <acel_task_function+0x456>
 8002164:	4b54      	ldr	r3, [pc, #336]	; (80022b8 <acel_task_function+0x58c>)
 8002166:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800216a:	f242 720f 	movw	r2, #9999	; 0x270f
 800216e:	4293      	cmp	r3, r2
 8002170:	dc07      	bgt.n	8002182 <acel_task_function+0x456>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,13,1000);
 8002172:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002176:	220d      	movs	r2, #13
 8002178:	4953      	ldr	r1, [pc, #332]	; (80022c8 <acel_task_function+0x59c>)
 800217a:	4851      	ldr	r0, [pc, #324]	; (80022c0 <acel_task_function+0x594>)
 800217c:	f005 ffd3 	bl	8008126 <HAL_UART_Transmit>
 8002180:	e04d      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]<0 && pDataAcc[1]>-10){
 8002182:	4b4d      	ldr	r3, [pc, #308]	; (80022b8 <acel_task_function+0x58c>)
 8002184:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002188:	2b00      	cmp	r3, #0
 800218a:	da0d      	bge.n	80021a8 <acel_task_function+0x47c>
 800218c:	4b4a      	ldr	r3, [pc, #296]	; (80022b8 <acel_task_function+0x58c>)
 800218e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002192:	f113 0f09 	cmn.w	r3, #9
 8002196:	db07      	blt.n	80021a8 <acel_task_function+0x47c>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,11,1000);
 8002198:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800219c:	220b      	movs	r2, #11
 800219e:	494a      	ldr	r1, [pc, #296]	; (80022c8 <acel_task_function+0x59c>)
 80021a0:	4847      	ldr	r0, [pc, #284]	; (80022c0 <acel_task_function+0x594>)
 80021a2:	f005 ffc0 	bl	8008126 <HAL_UART_Transmit>
 80021a6:	e03a      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]<=-10 && pDataAcc[1]>-100){
 80021a8:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <acel_task_function+0x58c>)
 80021aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021ae:	f113 0f09 	cmn.w	r3, #9
 80021b2:	da0d      	bge.n	80021d0 <acel_task_function+0x4a4>
 80021b4:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <acel_task_function+0x58c>)
 80021b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021ba:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80021be:	db07      	blt.n	80021d0 <acel_task_function+0x4a4>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,12,1000);
 80021c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c4:	220c      	movs	r2, #12
 80021c6:	4940      	ldr	r1, [pc, #256]	; (80022c8 <acel_task_function+0x59c>)
 80021c8:	483d      	ldr	r0, [pc, #244]	; (80022c0 <acel_task_function+0x594>)
 80021ca:	f005 ffac 	bl	8008126 <HAL_UART_Transmit>
 80021ce:	e026      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]<=-100 && pDataAcc[1]>-1000){
 80021d0:	4b39      	ldr	r3, [pc, #228]	; (80022b8 <acel_task_function+0x58c>)
 80021d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021d6:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80021da:	da0d      	bge.n	80021f8 <acel_task_function+0x4cc>
 80021dc:	4b36      	ldr	r3, [pc, #216]	; (80022b8 <acel_task_function+0x58c>)
 80021de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021e2:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80021e6:	dd07      	ble.n	80021f8 <acel_task_function+0x4cc>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,13,1000);
 80021e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ec:	220d      	movs	r2, #13
 80021ee:	4936      	ldr	r1, [pc, #216]	; (80022c8 <acel_task_function+0x59c>)
 80021f0:	4833      	ldr	r0, [pc, #204]	; (80022c0 <acel_task_function+0x594>)
 80021f2:	f005 ff98 	bl	8008126 <HAL_UART_Transmit>
 80021f6:	e012      	b.n	800221e <acel_task_function+0x4f2>
    	}
    	else if (pDataAcc[1]<=-1000 && pDataAcc[1]>-10000){
 80021f8:	4b2f      	ldr	r3, [pc, #188]	; (80022b8 <acel_task_function+0x58c>)
 80021fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021fe:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002202:	dc0c      	bgt.n	800221e <acel_task_function+0x4f2>
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <acel_task_function+0x58c>)
 8002206:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800220a:	4a2e      	ldr	r2, [pc, #184]	; (80022c4 <acel_task_function+0x598>)
 800220c:	4293      	cmp	r3, r2
 800220e:	db06      	blt.n	800221e <acel_task_function+0x4f2>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_y,14,1000);
 8002210:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002214:	220e      	movs	r2, #14
 8002216:	492c      	ldr	r1, [pc, #176]	; (80022c8 <acel_task_function+0x59c>)
 8002218:	4829      	ldr	r0, [pc, #164]	; (80022c0 <acel_task_function+0x594>)
 800221a:	f005 ff84 	bl	8008126 <HAL_UART_Transmit>
    	}

    	if (pDataAcc[2]>=0 && pDataAcc[2]<10){						/* Eje Z */
 800221e:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <acel_task_function+0x58c>)
 8002220:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db0c      	blt.n	8002242 <acel_task_function+0x516>
 8002228:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <acel_task_function+0x58c>)
 800222a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800222e:	2b09      	cmp	r3, #9
 8002230:	dc07      	bgt.n	8002242 <acel_task_function+0x516>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,10,1000);
 8002232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002236:	220a      	movs	r2, #10
 8002238:	4924      	ldr	r1, [pc, #144]	; (80022cc <acel_task_function+0x5a0>)
 800223a:	4821      	ldr	r0, [pc, #132]	; (80022c0 <acel_task_function+0x594>)
 800223c:	f005 ff73 	bl	8008126 <HAL_UART_Transmit>
 8002240:	e096      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]>=10 && pDataAcc[2]<100){
 8002242:	4b1d      	ldr	r3, [pc, #116]	; (80022b8 <acel_task_function+0x58c>)
 8002244:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002248:	2b09      	cmp	r3, #9
 800224a:	dd0c      	ble.n	8002266 <acel_task_function+0x53a>
 800224c:	4b1a      	ldr	r3, [pc, #104]	; (80022b8 <acel_task_function+0x58c>)
 800224e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002252:	2b63      	cmp	r3, #99	; 0x63
 8002254:	dc07      	bgt.n	8002266 <acel_task_function+0x53a>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,11,1000);
 8002256:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225a:	220b      	movs	r2, #11
 800225c:	491b      	ldr	r1, [pc, #108]	; (80022cc <acel_task_function+0x5a0>)
 800225e:	4818      	ldr	r0, [pc, #96]	; (80022c0 <acel_task_function+0x594>)
 8002260:	f005 ff61 	bl	8008126 <HAL_UART_Transmit>
 8002264:	e084      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]>=100 && pDataAcc[2]<1000){
 8002266:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <acel_task_function+0x58c>)
 8002268:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800226c:	2b63      	cmp	r3, #99	; 0x63
 800226e:	dd0d      	ble.n	800228c <acel_task_function+0x560>
 8002270:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <acel_task_function+0x58c>)
 8002272:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002276:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800227a:	da07      	bge.n	800228c <acel_task_function+0x560>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,12,1000);
 800227c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002280:	220c      	movs	r2, #12
 8002282:	4912      	ldr	r1, [pc, #72]	; (80022cc <acel_task_function+0x5a0>)
 8002284:	480e      	ldr	r0, [pc, #56]	; (80022c0 <acel_task_function+0x594>)
 8002286:	f005 ff4e 	bl	8008126 <HAL_UART_Transmit>
 800228a:	e071      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]>=1000 && pDataAcc[2]<10000){
 800228c:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <acel_task_function+0x58c>)
 800228e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002296:	db1b      	blt.n	80022d0 <acel_task_function+0x5a4>
 8002298:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <acel_task_function+0x58c>)
 800229a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800229e:	f242 720f 	movw	r2, #9999	; 0x270f
 80022a2:	4293      	cmp	r3, r2
 80022a4:	dc14      	bgt.n	80022d0 <acel_task_function+0x5a4>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,13,1000);
 80022a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022aa:	220d      	movs	r2, #13
 80022ac:	4907      	ldr	r1, [pc, #28]	; (80022cc <acel_task_function+0x5a0>)
 80022ae:	4804      	ldr	r0, [pc, #16]	; (80022c0 <acel_task_function+0x594>)
 80022b0:	f005 ff39 	bl	8008126 <HAL_UART_Transmit>
 80022b4:	e05c      	b.n	8002370 <acel_task_function+0x644>
 80022b6:	bf00      	nop
 80022b8:	20000a88 	.word	0x20000a88
 80022bc:	20000ad0 	.word	0x20000ad0
 80022c0:	20000458 	.word	0x20000458
 80022c4:	ffffd8f1 	.word	0xffffd8f1
 80022c8:	20000ae0 	.word	0x20000ae0
 80022cc:	20000af0 	.word	0x20000af0
    	}
    	else if (pDataAcc[2]<0 && pDataAcc[2]>-10){
 80022d0:	4b30      	ldr	r3, [pc, #192]	; (8002394 <acel_task_function+0x668>)
 80022d2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	da0d      	bge.n	80022f6 <acel_task_function+0x5ca>
 80022da:	4b2e      	ldr	r3, [pc, #184]	; (8002394 <acel_task_function+0x668>)
 80022dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022e0:	f113 0f09 	cmn.w	r3, #9
 80022e4:	db07      	blt.n	80022f6 <acel_task_function+0x5ca>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,11,1000);
 80022e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ea:	220b      	movs	r2, #11
 80022ec:	492a      	ldr	r1, [pc, #168]	; (8002398 <acel_task_function+0x66c>)
 80022ee:	482b      	ldr	r0, [pc, #172]	; (800239c <acel_task_function+0x670>)
 80022f0:	f005 ff19 	bl	8008126 <HAL_UART_Transmit>
 80022f4:	e03c      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]<=-10 && pDataAcc[2]>-100){
 80022f6:	4b27      	ldr	r3, [pc, #156]	; (8002394 <acel_task_function+0x668>)
 80022f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022fc:	f113 0f09 	cmn.w	r3, #9
 8002300:	da0d      	bge.n	800231e <acel_task_function+0x5f2>
 8002302:	4b24      	ldr	r3, [pc, #144]	; (8002394 <acel_task_function+0x668>)
 8002304:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002308:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800230c:	db07      	blt.n	800231e <acel_task_function+0x5f2>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,12,1000);
 800230e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002312:	220c      	movs	r2, #12
 8002314:	4920      	ldr	r1, [pc, #128]	; (8002398 <acel_task_function+0x66c>)
 8002316:	4821      	ldr	r0, [pc, #132]	; (800239c <acel_task_function+0x670>)
 8002318:	f005 ff05 	bl	8008126 <HAL_UART_Transmit>
 800231c:	e028      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]<=-100 && pDataAcc[2]>-1000){
 800231e:	4b1d      	ldr	r3, [pc, #116]	; (8002394 <acel_task_function+0x668>)
 8002320:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002324:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8002328:	da0d      	bge.n	8002346 <acel_task_function+0x61a>
 800232a:	4b1a      	ldr	r3, [pc, #104]	; (8002394 <acel_task_function+0x668>)
 800232c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002330:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002334:	dd07      	ble.n	8002346 <acel_task_function+0x61a>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,13,1000);
 8002336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800233a:	220d      	movs	r2, #13
 800233c:	4916      	ldr	r1, [pc, #88]	; (8002398 <acel_task_function+0x66c>)
 800233e:	4817      	ldr	r0, [pc, #92]	; (800239c <acel_task_function+0x670>)
 8002340:	f005 fef1 	bl	8008126 <HAL_UART_Transmit>
 8002344:	e014      	b.n	8002370 <acel_task_function+0x644>
    	}
    	else if (pDataAcc[2]<=-1000 && pDataAcc[2]>-10000){
 8002346:	4b13      	ldr	r3, [pc, #76]	; (8002394 <acel_task_function+0x668>)
 8002348:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800234c:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002350:	dc0d      	bgt.n	800236e <acel_task_function+0x642>
 8002352:	4b10      	ldr	r3, [pc, #64]	; (8002394 <acel_task_function+0x668>)
 8002354:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002358:	4a11      	ldr	r2, [pc, #68]	; (80023a0 <acel_task_function+0x674>)
 800235a:	4293      	cmp	r3, r2
 800235c:	db07      	blt.n	800236e <acel_task_function+0x642>
    		HAL_UART_Transmit(&huart1,(uint8_t *)str_z,14,1000);
 800235e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002362:	220e      	movs	r2, #14
 8002364:	490c      	ldr	r1, [pc, #48]	; (8002398 <acel_task_function+0x66c>)
 8002366:	480d      	ldr	r0, [pc, #52]	; (800239c <acel_task_function+0x670>)
 8002368:	f005 fedd 	bl	8008126 <HAL_UART_Transmit>
 800236c:	e000      	b.n	8002370 <acel_task_function+0x644>
    	}

    	else
    		__NOP();
 800236e:	bf00      	nop


    	if (modo_op == 1){
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <acel_task_function+0x678>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d104      	bne.n	8002382 <acel_task_function+0x656>
        	osDelay(pdMS_TO_TICKS(6000));
 8002378:	f241 7070 	movw	r0, #6000	; 0x1770
 800237c:	f00c ffa1 	bl	800f2c2 <osDelay>
 8002380:	e003      	b.n	800238a <acel_task_function+0x65e>
    	}
    	else
    	{
    		osDelay(pdMS_TO_TICKS(2000));
 8002382:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002386:	f00c ff9c 	bl	800f2c2 <osDelay>
    	}

    	}

    osDelay(1);
 800238a:	2001      	movs	r0, #1
 800238c:	f00c ff99 	bl	800f2c2 <osDelay>
      ret_flag = osThreadFlagsWait(0x00000001U, osFlagsWaitAny,osWaitForever);
 8002390:	e4e4      	b.n	8001d5c <acel_task_function+0x30>
 8002392:	bf00      	nop
 8002394:	20000a88 	.word	0x20000a88
 8002398:	20000af0 	.word	0x20000af0
 800239c:	20000458 	.word	0x20000458
 80023a0:	ffffd8f1 	.word	0xffffd8f1
 80023a4:	20000a84 	.word	0x20000a84

080023a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023ac:	b672      	cpsid	i
}
 80023ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <Error_Handler+0x8>
	...

080023b4 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af02      	add	r7, sp, #8
 80023ba:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 80023bc:	4b1d      	ldr	r3, [pc, #116]	; (8002434 <prvConnectToServer+0x80>)
 80023be:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 80023c0:	f240 725b 	movw	r2, #1883	; 0x75b
 80023c4:	491c      	ldr	r1, [pc, #112]	; (8002438 <prvConnectToServer+0x84>)
 80023c6:	481d      	ldr	r0, [pc, #116]	; (800243c <prvConnectToServer+0x88>)
 80023c8:	f010 fd48 	bl	8012e5c <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 80023cc:	f107 0308 	add.w	r3, r7, #8
 80023d0:	2200      	movs	r2, #0
 80023d2:	9201      	str	r2, [sp, #4]
 80023d4:	f240 725b 	movw	r2, #1883	; 0x75b
 80023d8:	9200      	str	r2, [sp, #0]
 80023da:	4a19      	ldr	r2, [pc, #100]	; (8002440 <prvConnectToServer+0x8c>)
 80023dc:	2100      	movs	r1, #0
 80023de:	2000      	movs	r0, #0
 80023e0:	f008 ff8c 	bl	800b2fc <WIFI_OpenClientConnection>
 80023e4:	4603      	mov	r3, r0
 80023e6:	73bb      	strb	r3, [r7, #14]
		if(ret!=WIFI_STATUS_OK) {
 80023e8:	7bbb      	ldrb	r3, [r7, #14]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d009      	beq.n	8002402 <prvConnectToServer+0x4e>
			LOG(("Error in opening MQTT connection: %d\n",ret));
 80023ee:	7bbb      	ldrb	r3, [r7, #14]
 80023f0:	4619      	mov	r1, r3
 80023f2:	4814      	ldr	r0, [pc, #80]	; (8002444 <prvConnectToServer+0x90>)
 80023f4:	f010 fd32 	bl	8012e5c <iprintf>
			osDelay(pdMS_TO_TICKS(10000));
 80023f8:	f242 7010 	movw	r0, #10000	; 0x2710
 80023fc:	f00c ff61 	bl	800f2c2 <osDelay>
 8002400:	e00f      	b.n	8002422 <prvConnectToServer+0x6e>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3302      	adds	r3, #2
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f240 725b 	movw	r2, #1883	; 0x75b
 800241c:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 800241e:	2301      	movs	r3, #1
 8002420:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d1cb      	bne.n	80023c0 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 8002428:	2301      	movs	r3, #1
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	2ea035a9 	.word	0x2ea035a9
 8002438:	08016d4c 	.word	0x08016d4c
 800243c:	08016d68 	.word	0x08016d68
 8002440:	08016d8c 	.word	0x08016d8c
 8002444:	08016d94 	.word	0x08016d94

08002448 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b094      	sub	sp, #80	; 0x50
 800244c:	af02      	add	r7, sp, #8
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	7818      	ldrb	r0, [r3, #0]
 8002456:	f107 030c 	add.w	r3, r7, #12
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	2101      	movs	r1, #1
 800245e:	f00c fd2b 	bl	800eeb8 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8002462:	f107 010c 	add.w	r1, r7, #12
 8002466:	4b2e      	ldr	r3, [pc, #184]	; (8002520 <prvCreateMQTTConnectionWithBroker+0xd8>)
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <prvCreateMQTTConnectionWithBroker+0xdc>)
 800246c:	4a2e      	ldr	r2, [pc, #184]	; (8002528 <prvCreateMQTTConnectionWithBroker+0xe0>)
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f00a fb44 	bl	800cafc <MQTT_Init>
 8002474:	4603      	mov	r3, r0
 8002476:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 800247a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <prvCreateMQTTConnectionWithBroker+0x50>
	__asm volatile
 8002482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002486:	f383 8811 	msr	BASEPRI, r3
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	f3bf 8f4f 	dsb	sy
 8002492:	643b      	str	r3, [r7, #64]	; 0x40
}
 8002494:	bf00      	nop
 8002496:	e7fe      	b.n	8002496 <prvCreateMQTTConnectionWithBroker+0x4e>
    LOG(("MQTT initialized\n"));
 8002498:	4824      	ldr	r0, [pc, #144]	; (800252c <prvCreateMQTTConnectionWithBroker+0xe4>)
 800249a:	f010 fd45 	bl	8012f28 <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 800249e:	f107 0320 	add.w	r3, r7, #32
 80024a2:	221c      	movs	r2, #28
 80024a4:	2100      	movs	r1, #0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f010 fe9c 	bl	80131e4 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 80024ac:	2301      	movs	r3, #1
 80024ae:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 80024b2:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <prvCreateMQTTConnectionWithBroker+0xe8>)
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 80024b6:	2317      	movs	r3, #23
 80024b8:	853b      	strh	r3, [r7, #40]	; 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 80024ba:	4b1e      	ldr	r3, [pc, #120]	; (8002534 <prvCreateMQTTConnectionWithBroker+0xec>)
 80024bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 80024be:	2323      	movs	r3, #35	; 0x23
 80024c0:	863b      	strh	r3, [r7, #48]	; 0x30
    xConnectInfo.pPassword=mqttPass;
 80024c2:	2300      	movs	r3, #0
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 80024c6:	2000      	movs	r0, #0
 80024c8:	f7fd fed2 	bl	8000270 <strlen>
 80024cc:	4603      	mov	r3, r0
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	873b      	strh	r3, [r7, #56]	; 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 80024d2:	233c      	movs	r3, #60	; 0x3c
 80024d4:	847b      	strh	r3, [r7, #34]	; 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 80024d6:	f107 0120 	add.w	r1, r7, #32
 80024da:	f107 031f 	add.w	r3, r7, #31
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e4:	2200      	movs	r2, #0
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f00a fb5d 	bl	800cba6 <MQTT_Connect>
 80024ec:	4603      	mov	r3, r0
 80024ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 80024f2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00a      	beq.n	8002510 <prvCreateMQTTConnectionWithBroker+0xc8>
	__asm volatile
 80024fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024fe:	f383 8811 	msr	BASEPRI, r3
 8002502:	f3bf 8f6f 	isb	sy
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	63fb      	str	r3, [r7, #60]	; 0x3c
}
 800250c:	bf00      	nop
 800250e:	e7fe      	b.n	800250e <prvCreateMQTTConnectionWithBroker+0xc6>
    LOG(("MQTT connected to broker\n"));
 8002510:	4809      	ldr	r0, [pc, #36]	; (8002538 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8002512:	f010 fd09 	bl	8012f28 <puts>

}
 8002516:	bf00      	nop
 8002518:	3748      	adds	r7, #72	; 0x48
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	2000009c 	.word	0x2000009c
 8002524:	0800277d 	.word	0x0800277d
 8002528:	0800274d 	.word	0x0800274d
 800252c:	08016dbc 	.word	0x08016dbc
 8002530:	08016dd0 	.word	0x08016dd0
 8002534:	08016de8 	.word	0x08016de8
 8002538:	08016e0c 	.word	0x08016e0c

0800253c <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08a      	sub	sp, #40	; 0x28
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	2214      	movs	r2, #20
 800254e:	2100      	movs	r1, #0
 8002550:	4618      	mov	r0, r3
 8002552:	f010 fe47 	bl	80131e4 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 8002556:	2300      	movs	r3, #0
 8002558:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 800255a:	2300      	movs	r3, #0
 800255c:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 8002562:	68b8      	ldr	r0, [r7, #8]
 8002564:	f7fd fe84 	bl	8000270 <strlen>
 8002568:	4603      	mov	r3, r0
 800256a:	b29b      	uxth	r3, r3
 800256c:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7fd fe7c 	bl	8000270 <strlen>
 8002578:	4603      	mov	r3, r0
 800257a:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	2200      	movs	r2, #0
 8002582:	4619      	mov	r1, r3
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f00a fbb9 	bl	800ccfc <MQTT_Publish>
 800258a:	4603      	mov	r3, r0
 800258c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8002590:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002594:	2b00      	cmp	r3, #0
 8002596:	d104      	bne.n	80025a2 <prvMQTTPublishToTopic+0x66>
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	68b9      	ldr	r1, [r7, #8]
 800259c:	4803      	ldr	r0, [pc, #12]	; (80025ac <prvMQTTPublishToTopic+0x70>)
 800259e:	f010 fc5d 	bl	8012e5c <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 80025a2:	bf00      	nop
 80025a4:	3728      	adds	r7, #40	; 0x28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	08016e28 	.word	0x08016e28

080025b0 <prvMQTTSubscribeToTopic>:

void prvMQTTSubscribeToTopic( MQTTContext_t * pxMQTTContext, char * topic )
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult = MQTTSuccess;
 80025ba:	2300      	movs	r3, #0
 80025bc:	75fb      	strb	r3, [r7, #23]
    MQTTSubscribeInfo_t xMQTTSubscription[ TOPIC_COUNT ];
    bool xFailedSubscribeToTopic = false;
 80025be:	2300      	movs	r3, #0
 80025c0:	75bb      	strb	r3, [r7, #22]

    /* Some fields not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTSubscription, 0x00, sizeof( xMQTTSubscription ) );
 80025c2:	f107 0308 	add.w	r3, r7, #8
 80025c6:	220c      	movs	r2, #12
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f010 fe0a 	bl	80131e4 <memset>

    /* Each packet requires a unique ID. */
    usSubscribePacketIdentifier = MQTT_GetPacketId( pxMQTTContext );
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f00a fc95 	bl	800cf00 <MQTT_GetPacketId>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461a      	mov	r2, r3
 80025da:	4b1e      	ldr	r3, [pc, #120]	; (8002654 <prvMQTTSubscribeToTopic+0xa4>)
 80025dc:	801a      	strh	r2, [r3, #0]

    /* Subscribe to the pcExampleTopic topic filter. This example subscribes
     * to only one topic and uses QoS0. */
    xMQTTSubscription[ 0 ].qos = MQTTQoS0;
 80025de:	2300      	movs	r3, #0
 80025e0:	723b      	strb	r3, [r7, #8]
    xMQTTSubscription[ 0 ].pTopicFilter = topic;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	60fb      	str	r3, [r7, #12]
    xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
 80025e6:	6838      	ldr	r0, [r7, #0]
 80025e8:	f7fd fe42 	bl	8000270 <strlen>
 80025ec:	4603      	mov	r3, r0
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	823b      	strh	r3, [r7, #16]
    do
    {
        /* The client is already connected to the broker. Subscribe to the topic
         * as specified in pcExampleTopic by sending a subscribe packet then
         * waiting for a subscribe acknowledgment (SUBACK). */
        xResult = MQTT_Subscribe( pxMQTTContext,
 80025f2:	4b18      	ldr	r3, [pc, #96]	; (8002654 <prvMQTTSubscribeToTopic+0xa4>)
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	f107 0108 	add.w	r1, r7, #8
 80025fa:	2201      	movs	r2, #1
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f00a fb4a 	bl	800cc96 <MQTT_Subscribe>
 8002602:	4603      	mov	r3, r0
 8002604:	75fb      	strb	r3, [r7, #23]
                                  xMQTTSubscription,
                                  1, /* Only subscribing to one topic. */
                                  usSubscribePacketIdentifier );
        if(xResult==MQTTSuccess) LOG(("Subscription to %s, result: %d, success\n",topic,xResult));
 8002606:	7dfb      	ldrb	r3, [r7, #23]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d106      	bne.n	800261a <prvMQTTSubscribeToTopic+0x6a>
 800260c:	7dfb      	ldrb	r3, [r7, #23]
 800260e:	461a      	mov	r2, r3
 8002610:	6839      	ldr	r1, [r7, #0]
 8002612:	4811      	ldr	r0, [pc, #68]	; (8002658 <prvMQTTSubscribeToTopic+0xa8>)
 8002614:	f010 fc22 	bl	8012e5c <iprintf>
 8002618:	e005      	b.n	8002626 <prvMQTTSubscribeToTopic+0x76>
        else LOG(("Subscription to %s, result: %d, failed\n",topic,xResult));
 800261a:	7dfb      	ldrb	r3, [r7, #23]
 800261c:	461a      	mov	r2, r3
 800261e:	6839      	ldr	r1, [r7, #0]
 8002620:	480e      	ldr	r0, [pc, #56]	; (800265c <prvMQTTSubscribeToTopic+0xac>)
 8002622:	f010 fc1b 	bl	8012e5c <iprintf>
         * packet.  This demo uses the generic packet processing function
         * everywhere to highlight this fact. Note there is a separate demo that
         * shows how to use coreMQTT in a thread safe way  in which case the
         * MQTT protocol runs in the background and this call is not required. */
        /* For version 1.1.0: xResult = MQTT_ProcessLoop( pxMQTTContext, 1000 ); */
        xResult = MQTT_ProcessLoop( pxMQTTContext );
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f00a fc4a 	bl	800cec0 <MQTT_ProcessLoop>
 800262c:	4603      	mov	r3, r0
 800262e:	75fb      	strb	r3, [r7, #23]
        //configASSERT( xResult == MQTTSuccess );

        /* Reset flag before checking suback responses. */
        xFailedSubscribeToTopic = false;
 8002630:	2300      	movs	r3, #0
 8002632:	75bb      	strb	r3, [r7, #22]
         * #xTopicFilterContext is updated in the event callback (shown in a
         * code block below) to reflect the status of the SUBACK sent by the
         * broker. It represents either the QoS level granted by the server upon
         * subscription, or acknowledgment of server rejection of the
         * subscription request. */
        if( xTopicFilterContext[0].xSubAckStatus == MQTTSubAckFailure )
 8002634:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <prvMQTTSubscribeToTopic+0xb0>)
 8002636:	791b      	ldrb	r3, [r3, #4]
 8002638:	2b80      	cmp	r3, #128	; 0x80
 800263a:	d102      	bne.n	8002642 <prvMQTTSubscribeToTopic+0x92>
        {
            xFailedSubscribeToTopic = true;
 800263c:	2301      	movs	r3, #1
 800263e:	75bb      	strb	r3, [r7, #22]
            break;
 8002640:	e003      	b.n	800264a <prvMQTTSubscribeToTopic+0x9a>
        }

    } while( xFailedSubscribeToTopic == true  );
 8002642:	7dbb      	ldrb	r3, [r7, #22]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1d4      	bne.n	80025f2 <prvMQTTSubscribeToTopic+0x42>
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000f38 	.word	0x20000f38
 8002658:	08016e44 	.word	0x08016e44
 800265c:	08016e70 	.word	0x08016e70
 8002660:	200000a4 	.word	0x200000a4

08002664 <prvMQTTProcessIncomingPublish>:

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b0c2      	sub	sp, #264	; 0x108
 8002668:	af00      	add	r7, sp, #0
 800266a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800266e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002672:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8002674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002678:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68d9      	ldr	r1, [r3, #12]
 8002680:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002684:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	2b7f      	cmp	r3, #127	; 0x7f
 800268e:	bf28      	it	cs
 8002690:	237f      	movcs	r3, #127	; 0x7f
 8002692:	461a      	mov	r2, r3
 8002694:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002698:	4618      	mov	r0, r3
 800269a:	f010 feba 	bl	8013412 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 800269e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80026ae:	4293      	cmp	r3, r2
 80026b0:	bf28      	it	cs
 80026b2:	4613      	movcs	r3, r2
 80026b4:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80026b8:	443b      	add	r3, r7
 80026ba:	2200      	movs	r2, #0
 80026bc:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 80026c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6859      	ldr	r1, [r3, #4]
 80026cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	891b      	ldrh	r3, [r3, #8]
 80026d8:	2b7f      	cmp	r3, #127	; 0x7f
 80026da:	bf28      	it	cs
 80026dc:	237f      	movcs	r3, #127	; 0x7f
 80026de:	b29b      	uxth	r3, r3
 80026e0:	461a      	mov	r2, r3
 80026e2:	f107 0308 	add.w	r3, r7, #8
 80026e6:	4618      	mov	r0, r3
 80026e8:	f010 fe93 	bl	8013412 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 80026ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80026f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	891b      	ldrh	r3, [r3, #8]
 80026f8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80026fc:	4293      	cmp	r3, r2
 80026fe:	bf28      	it	cs
 8002700:	4613      	movcs	r3, r2
 8002702:	b29b      	uxth	r3, r3
 8002704:	461a      	mov	r2, r3
 8002706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800270a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800270e:	2100      	movs	r1, #0
 8002710:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 8002712:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002716:	f107 0308 	add.w	r3, r7, #8
 800271a:	4619      	mov	r1, r3
 800271c:	480a      	ldr	r0, [pc, #40]	; (8002748 <prvMQTTProcessIncomingPublish+0xe4>)
 800271e:	f010 fb9d 	bl	8012e5c <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 8002722:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002726:	2b31      	cmp	r3, #49	; 0x31
 8002728:	d102      	bne.n	8002730 <prvMQTTProcessIncomingPublish+0xcc>
 800272a:	2000      	movs	r0, #0
 800272c:	f006 fcfe 	bl	800912c <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 8002730:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002734:	2b30      	cmp	r3, #48	; 0x30
 8002736:	d102      	bne.n	800273e <prvMQTTProcessIncomingPublish+0xda>
 8002738:	2000      	movs	r0, #0
 800273a:	f006 fd0d 	bl	8009158 <BSP_LED_Off>

}
 800273e:	bf00      	nop
 8002740:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	08016e98 	.word	0x08016e98

0800274c <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8002756:	2300      	movs	r3, #0
 8002758:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 800275a:	f00d fe89 	bl	8010470 <xTaskGetTickCount>
 800275e:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <prvGetTimeMs+0x2c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 800276e:	683b      	ldr	r3, [r7, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000f3c 	.word	0x20000f3c

0800277c <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002790:	2b30      	cmp	r3, #48	; 0x30
 8002792:	d104      	bne.n	800279e <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la funcin prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff63 	bl	8002664 <prvMQTTProcessIncomingPublish>
    {
       // tambin se podra hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ae:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_MspInit+0x4c>)
 80027b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b2:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <HAL_MspInit+0x4c>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6613      	str	r3, [r2, #96]	; 0x60
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <HAL_MspInit+0x4c>)
 80027bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <HAL_MspInit+0x4c>)
 80027c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ca:	4a0a      	ldr	r2, [pc, #40]	; (80027f4 <HAL_MspInit+0x4c>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	6593      	str	r3, [r2, #88]	; 0x58
 80027d2:	4b08      	ldr	r3, [pc, #32]	; (80027f4 <HAL_MspInit+0x4c>)
 80027d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	210f      	movs	r1, #15
 80027e2:	f06f 0001 	mvn.w	r0, #1
 80027e6:	f000 fde0 	bl	80033aa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000

080027f8 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b0ac      	sub	sp, #176	; 0xb0
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002800:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	2288      	movs	r2, #136	; 0x88
 8002816:	2100      	movs	r1, #0
 8002818:	4618      	mov	r0, r3
 800281a:	f010 fce3 	bl	80131e4 <memset>
  if(DFSDM1_Init == 0)
 800281e:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d142      	bne.n	80028ac <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002826:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800282a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800282c:	2300      	movs	r3, #0
 800282e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002832:	f107 0314 	add.w	r3, r7, #20
 8002836:	4618      	mov	r0, r3
 8002838:	f003 f900 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002842:	f7ff fdb1 	bl	80023a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002846:	4b1c      	ldr	r3, [pc, #112]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	4a1b      	ldr	r2, [pc, #108]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800284c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002850:	6613      	str	r3, [r2, #96]	; 0x60
 8002852:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002856:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800285e:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002862:	4a15      	ldr	r2, [pc, #84]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002864:	f043 0310 	orr.w	r3, r3, #16
 8002868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800286a:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800286c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8002876:	f44f 7320 	mov.w	r3, #640	; 0x280
 800287a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287e:	2302      	movs	r3, #2
 8002880:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288a:	2300      	movs	r3, #0
 800288c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002890:	2306      	movs	r3, #6
 8002892:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002896:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800289a:	4619      	mov	r1, r3
 800289c:	4807      	ldr	r0, [pc, #28]	; (80028bc <HAL_DFSDM_ChannelMspInit+0xc4>)
 800289e:	f000 ff17 	bl	80036d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80028a2:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	3301      	adds	r3, #1
 80028a8:	4a02      	ldr	r2, [pc, #8]	; (80028b4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80028aa:	6013      	str	r3, [r2, #0]
  }

}
 80028ac:	bf00      	nop
 80028ae:	37b0      	adds	r7, #176	; 0xb0
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000f40 	.word	0x20000f40
 80028b8:	40021000 	.word	0x40021000
 80028bc:	48001000 	.word	0x48001000

080028c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b0ac      	sub	sp, #176	; 0xb0
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028d8:	f107 0314 	add.w	r3, r7, #20
 80028dc:	2288      	movs	r2, #136	; 0x88
 80028de:	2100      	movs	r1, #0
 80028e0:	4618      	mov	r0, r3
 80028e2:	f010 fc7f 	bl	80131e4 <memset>
  if(hi2c->Instance==I2C2)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a21      	ldr	r2, [pc, #132]	; (8002970 <HAL_I2C_MspInit+0xb0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d13b      	bne.n	8002968 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80028f4:	2300      	movs	r3, #0
 80028f6:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	4618      	mov	r0, r3
 80028fe:	f003 f89d 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002908:	f7ff fd4e 	bl	80023a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800290c:	4b19      	ldr	r3, [pc, #100]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 800290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002910:	4a18      	ldr	r2, [pc, #96]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 8002912:	f043 0302 	orr.w	r3, r3, #2
 8002916:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002918:	4b16      	ldr	r3, [pc, #88]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 800291a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002924:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002928:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800292c:	2312      	movs	r3, #18
 800292e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002932:	2301      	movs	r3, #1
 8002934:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002938:	2303      	movs	r3, #3
 800293a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800293e:	2304      	movs	r3, #4
 8002940:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002944:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002948:	4619      	mov	r1, r3
 800294a:	480b      	ldr	r0, [pc, #44]	; (8002978 <HAL_I2C_MspInit+0xb8>)
 800294c:	f000 fec0 	bl	80036d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 8002952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002954:	4a07      	ldr	r2, [pc, #28]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 8002956:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800295a:	6593      	str	r3, [r2, #88]	; 0x58
 800295c:	4b05      	ldr	r3, [pc, #20]	; (8002974 <HAL_I2C_MspInit+0xb4>)
 800295e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002960:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002968:	bf00      	nop
 800296a:	37b0      	adds	r7, #176	; 0xb0
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40005800 	.word	0x40005800
 8002974:	40021000 	.word	0x40021000
 8002978:	48000400 	.word	0x48000400

0800297c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <HAL_I2C_MspDeInit+0x3c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d10f      	bne.n	80029ae <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <HAL_I2C_MspDeInit+0x40>)
 8002990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <HAL_I2C_MspDeInit+0x40>)
 8002994:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002998:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 800299a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800299e:	4808      	ldr	r0, [pc, #32]	; (80029c0 <HAL_I2C_MspDeInit+0x44>)
 80029a0:	f001 f840 	bl	8003a24 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80029a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029a8:	4805      	ldr	r0, [pc, #20]	; (80029c0 <HAL_I2C_MspDeInit+0x44>)
 80029aa:	f001 f83b 	bl	8003a24 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40005800 	.word	0x40005800
 80029bc:	40021000 	.word	0x40021000
 80029c0:	48000400 	.word	0x48000400

080029c4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	; 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a17      	ldr	r2, [pc, #92]	; (8002a40 <HAL_QSPI_MspInit+0x7c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d128      	bne.n	8002a38 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80029e6:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 80029e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ea:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 80029ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f0:	6513      	str	r3, [r2, #80]	; 0x50
 80029f2:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 80029f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80029fe:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 8002a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a02:	4a10      	ldr	r2, [pc, #64]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 8002a04:	f043 0310 	orr.w	r3, r3, #16
 8002a08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a0a:	4b0e      	ldr	r3, [pc, #56]	; (8002a44 <HAL_QSPI_MspInit+0x80>)
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0e:	f003 0310 	and.w	r3, r3, #16
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8002a16:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8002a1a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002a28:	230a      	movs	r3, #10
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a2c:	f107 0314 	add.w	r3, r7, #20
 8002a30:	4619      	mov	r1, r3
 8002a32:	4805      	ldr	r0, [pc, #20]	; (8002a48 <HAL_QSPI_MspInit+0x84>)
 8002a34:	f000 fe4c 	bl	80036d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002a38:	bf00      	nop
 8002a3a:	3728      	adds	r7, #40	; 0x28
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	a0001000 	.word	0xa0001000
 8002a44:	40021000 	.word	0x40021000
 8002a48:	48001000 	.word	0x48001000

08002a4c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b0a4      	sub	sp, #144	; 0x90
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a54:	f107 0308 	add.w	r3, r7, #8
 8002a58:	2288      	movs	r2, #136	; 0x88
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f010 fbc1 	bl	80131e4 <memset>
  if(hrtc->Instance==RTC)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a10      	ldr	r2, [pc, #64]	; (8002aa8 <HAL_RTC_MspInit+0x5c>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d118      	bne.n	8002a9e <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a70:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002a72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a7a:	f107 0308 	add.w	r3, r7, #8
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f002 ffdc 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002a8a:	f7ff fc8d 	bl	80023a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a8e:	4b07      	ldr	r3, [pc, #28]	; (8002aac <HAL_RTC_MspInit+0x60>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a94:	4a05      	ldr	r2, [pc, #20]	; (8002aac <HAL_RTC_MspInit+0x60>)
 8002a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002a9e:	bf00      	nop
 8002aa0:	3790      	adds	r7, #144	; 0x90
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40002800 	.word	0x40002800
 8002aac:	40021000 	.word	0x40021000

08002ab0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08a      	sub	sp, #40	; 0x28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 0314 	add.w	r3, r7, #20
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a1b      	ldr	r2, [pc, #108]	; (8002b3c <HAL_SPI_MspInit+0x8c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d130      	bne.n	8002b34 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad6:	4a1a      	ldr	r2, [pc, #104]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002ad8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002adc:	6593      	str	r3, [r2, #88]	; 0x58
 8002ade:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	4a14      	ldr	r2, [pc, #80]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002af0:	f043 0304 	orr.w	r3, r3, #4
 8002af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002af6:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <HAL_SPI_MspInit+0x90>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002b02:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002b06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b10:	2303      	movs	r3, #3
 8002b12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b14:	2306      	movs	r3, #6
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4809      	ldr	r0, [pc, #36]	; (8002b44 <HAL_SPI_MspInit+0x94>)
 8002b20:	f000 fdd6 	bl	80036d0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002b24:	2200      	movs	r2, #0
 8002b26:	2105      	movs	r1, #5
 8002b28:	2033      	movs	r0, #51	; 0x33
 8002b2a:	f000 fc3e 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002b2e:	2033      	movs	r0, #51	; 0x33
 8002b30:	f000 fc57 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b34:	bf00      	nop
 8002b36:	3728      	adds	r7, #40	; 0x28
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40003c00 	.word	0x40003c00
 8002b40:	40021000 	.word	0x40021000
 8002b44:	48000800 	.word	0x48000800

08002b48 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	; (8002b80 <HAL_SPI_MspDeInit+0x38>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d10d      	bne.n	8002b76 <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <HAL_SPI_MspDeInit+0x3c>)
 8002b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b5e:	4a09      	ldr	r2, [pc, #36]	; (8002b84 <HAL_SPI_MspDeInit+0x3c>)
 8002b60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002b64:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8002b66:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002b6a:	4807      	ldr	r0, [pc, #28]	; (8002b88 <HAL_SPI_MspDeInit+0x40>)
 8002b6c:	f000 ff5a 	bl	8003a24 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8002b70:	2033      	movs	r0, #51	; 0x33
 8002b72:	f000 fc44 	bl	80033fe <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40003c00 	.word	0x40003c00
 8002b84:	40021000 	.word	0x40021000
 8002b88:	48000800 	.word	0x48000800

08002b8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b0ae      	sub	sp, #184	; 0xb8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b94:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
 8002ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ba4:	f107 031c 	add.w	r3, r7, #28
 8002ba8:	2288      	movs	r2, #136	; 0x88
 8002baa:	2100      	movs	r1, #0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f010 fb19 	bl	80131e4 <memset>
  if(huart->Instance==USART1)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a42      	ldr	r2, [pc, #264]	; (8002cc0 <HAL_UART_MspInit+0x134>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d13b      	bne.n	8002c34 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc4:	f107 031c 	add.w	r3, r7, #28
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f002 ff37 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002bd4:	f7ff fbe8 	bl	80023a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bd8:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bdc:	4a39      	ldr	r2, [pc, #228]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002be2:	6613      	str	r3, [r2, #96]	; 0x60
 8002be4:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002be6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bec:	61bb      	str	r3, [r7, #24]
 8002bee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf0:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf4:	4a33      	ldr	r2, [pc, #204]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002bf6:	f043 0302 	orr.w	r3, r3, #2
 8002bfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bfc:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	617b      	str	r3, [r7, #20]
 8002c06:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002c08:	23c0      	movs	r3, #192	; 0xc0
 8002c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c20:	2307      	movs	r3, #7
 8002c22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c26:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4826      	ldr	r0, [pc, #152]	; (8002cc8 <HAL_UART_MspInit+0x13c>)
 8002c2e:	f000 fd4f 	bl	80036d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002c32:	e040      	b.n	8002cb6 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a24      	ldr	r2, [pc, #144]	; (8002ccc <HAL_UART_MspInit+0x140>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d13b      	bne.n	8002cb6 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c3e:	2304      	movs	r3, #4
 8002c40:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c42:	2300      	movs	r3, #0
 8002c44:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c46:	f107 031c 	add.w	r3, r7, #28
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f002 fef6 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8002c56:	f7ff fba7 	bl	80023a8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c64:	6593      	str	r3, [r2, #88]	; 0x58
 8002c66:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c72:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	4a13      	ldr	r2, [pc, #76]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c78:	f043 0308 	orr.w	r3, r3, #8
 8002c7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c7e:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <HAL_UART_MspInit+0x138>)
 8002c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002c8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c92:	2302      	movs	r3, #2
 8002c94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ca4:	2307      	movs	r3, #7
 8002ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002caa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4807      	ldr	r0, [pc, #28]	; (8002cd0 <HAL_UART_MspInit+0x144>)
 8002cb2:	f000 fd0d 	bl	80036d0 <HAL_GPIO_Init>
}
 8002cb6:	bf00      	nop
 8002cb8:	37b8      	adds	r7, #184	; 0xb8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40013800 	.word	0x40013800
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	48000400 	.word	0x48000400
 8002ccc:	40004800 	.word	0x40004800
 8002cd0:	48000c00 	.word	0x48000c00

08002cd4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b0ac      	sub	sp, #176	; 0xb0
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cdc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	2288      	movs	r2, #136	; 0x88
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f010 fa75 	bl	80131e4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d02:	d17c      	bne.n	8002dfe <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002d04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d08:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002d0a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002d12:	2301      	movs	r3, #1
 8002d14:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002d16:	2301      	movs	r3, #1
 8002d18:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002d1a:	2318      	movs	r3, #24
 8002d1c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002d1e:	2307      	movs	r3, #7
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002d22:	2302      	movs	r3, #2
 8002d24:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002d26:	2302      	movs	r3, #2
 8002d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002d2a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002d2e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d30:	f107 0314 	add.w	r3, r7, #20
 8002d34:	4618      	mov	r0, r3
 8002d36:	f002 fe81 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002d40:	f7ff fb32 	bl	80023a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d44:	4b30      	ldr	r3, [pc, #192]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d48:	4a2f      	ldr	r2, [pc, #188]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002d5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d60:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d64:	2300      	movs	r3, #0
 8002d66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002d70:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002d74:	4619      	mov	r1, r3
 8002d76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d7a:	f000 fca9 	bl	80036d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002d7e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002d82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d86:	2302      	movs	r3, #2
 8002d88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d92:	2303      	movs	r3, #3
 8002d94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002d98:	230a      	movs	r3, #10
 8002d9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002da2:	4619      	mov	r1, r3
 8002da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002da8:	f000 fc92 	bl	80036d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002dac:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db0:	4a15      	ldr	r2, [pc, #84]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002db2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002db6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002db8:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dc4:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d114      	bne.n	8002dfa <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd0:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd4:	4a0c      	ldr	r2, [pc, #48]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dda:	6593      	str	r3, [r2, #88]	; 0x58
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002de8:	f001 ff5c 	bl	8004ca4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dec:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df0:	4a05      	ldr	r2, [pc, #20]	; (8002e08 <HAL_PCD_MspInit+0x134>)
 8002df2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002df6:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002df8:	e001      	b.n	8002dfe <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002dfa:	f001 ff53 	bl	8004ca4 <HAL_PWREx_EnableVddUSB>
}
 8002dfe:	bf00      	nop
 8002e00:	37b0      	adds	r7, #176	; 0xb0
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000

08002e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e10:	e7fe      	b.n	8002e10 <NMI_Handler+0x4>

08002e12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e16:	e7fe      	b.n	8002e16 <HardFault_Handler+0x4>

08002e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e1c:	e7fe      	b.n	8002e1c <MemManage_Handler+0x4>

08002e1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e22:	e7fe      	b.n	8002e22 <BusFault_Handler+0x4>

08002e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e28:	e7fe      	b.n	8002e28 <UsageFault_Handler+0x4>

08002e2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e3c:	f000 f972 	bl	8003124 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002e40:	f00d fe4c 	bl	8010adc <xTaskGetSchedulerState>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d001      	beq.n	8002e4e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002e4a:	f00e fe25 	bl	8011a98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8002e56:	2002      	movs	r0, #2
 8002e58:	f000 ff08 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002e5c:	bf00      	nop
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002e64:	2020      	movs	r0, #32
 8002e66:	f000 ff01 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002e6a:	2040      	movs	r0, #64	; 0x40
 8002e6c:	f000 fefe 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002e70:	2080      	movs	r0, #128	; 0x80
 8002e72:	f000 fefb 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002e76:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002e7a:	f000 fef7 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002e86:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e8a:	f000 feef 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002e8e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002e92:	f000 feeb 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002e96:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e9a:	f000 fee7 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002e9e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ea2:	f000 fee3 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002ea6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002eaa:	f000 fedf 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	af00      	add	r7, sp, #0
  return 1;
 8002eb6:	2301      	movs	r3, #1
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <_kill>:

int _kill(int pid, int sig)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
 8002eca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ecc:	f010 fa74 	bl	80133b8 <__errno>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2216      	movs	r2, #22
 8002ed4:	601a      	str	r2, [r3, #0]
  return -1;
 8002ed6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <_exit>:

void _exit (int status)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002eea:	f04f 31ff 	mov.w	r1, #4294967295
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff ffe7 	bl	8002ec2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ef4:	e7fe      	b.n	8002ef4 <_exit+0x12>

08002ef6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b086      	sub	sp, #24
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	e00a      	b.n	8002f1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f08:	f3af 8000 	nop.w
 8002f0c:	4601      	mov	r1, r0
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	60ba      	str	r2, [r7, #8]
 8002f14:	b2ca      	uxtb	r2, r1
 8002f16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	dbf0      	blt.n	8002f08 <_read+0x12>
  }

  return len;
 8002f26:	687b      	ldr	r3, [r7, #4]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f58:	605a      	str	r2, [r3, #4]
  return 0;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <_isatty>:

int _isatty(int file)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f70:	2301      	movs	r3, #1
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b085      	sub	sp, #20
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fa0:	4a14      	ldr	r2, [pc, #80]	; (8002ff4 <_sbrk+0x5c>)
 8002fa2:	4b15      	ldr	r3, [pc, #84]	; (8002ff8 <_sbrk+0x60>)
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fac:	4b13      	ldr	r3, [pc, #76]	; (8002ffc <_sbrk+0x64>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d102      	bne.n	8002fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fb4:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <_sbrk+0x64>)
 8002fb6:	4a12      	ldr	r2, [pc, #72]	; (8003000 <_sbrk+0x68>)
 8002fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fba:	4b10      	ldr	r3, [pc, #64]	; (8002ffc <_sbrk+0x64>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d207      	bcs.n	8002fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fc8:	f010 f9f6 	bl	80133b8 <__errno>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	220c      	movs	r2, #12
 8002fd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd6:	e009      	b.n	8002fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fd8:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <_sbrk+0x64>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fde:	4b07      	ldr	r3, [pc, #28]	; (8002ffc <_sbrk+0x64>)
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	4a05      	ldr	r2, [pc, #20]	; (8002ffc <_sbrk+0x64>)
 8002fe8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fea:	68fb      	ldr	r3, [r7, #12]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	20018000 	.word	0x20018000
 8002ff8:	00000400 	.word	0x00000400
 8002ffc:	20000f44 	.word	0x20000f44
 8003000:	20003bf8 	.word	0x20003bf8

08003004 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003008:	4b06      	ldr	r3, [pc, #24]	; (8003024 <SystemInit+0x20>)
 800300a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300e:	4a05      	ldr	r2, [pc, #20]	; (8003024 <SystemInit+0x20>)
 8003010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003060 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800302c:	f7ff ffea 	bl	8003004 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003030:	480c      	ldr	r0, [pc, #48]	; (8003064 <LoopForever+0x6>)
  ldr r1, =_edata
 8003032:	490d      	ldr	r1, [pc, #52]	; (8003068 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003034:	4a0d      	ldr	r2, [pc, #52]	; (800306c <LoopForever+0xe>)
  movs r3, #0
 8003036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003038:	e002      	b.n	8003040 <LoopCopyDataInit>

0800303a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800303a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800303c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800303e:	3304      	adds	r3, #4

08003040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003044:	d3f9      	bcc.n	800303a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003046:	4a0a      	ldr	r2, [pc, #40]	; (8003070 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003048:	4c0a      	ldr	r4, [pc, #40]	; (8003074 <LoopForever+0x16>)
  movs r3, #0
 800304a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800304c:	e001      	b.n	8003052 <LoopFillZerobss>

0800304e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800304e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003050:	3204      	adds	r2, #4

08003052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003054:	d3fb      	bcc.n	800304e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003056:	f010 f9b5 	bl	80133c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800305a:	f7fe f80d 	bl	8001078 <main>

0800305e <LoopForever>:

LoopForever:
    b LoopForever
 800305e:	e7fe      	b.n	800305e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003060:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003068:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 800306c:	080186d4 	.word	0x080186d4
  ldr r2, =_sbss
 8003070:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 8003074:	20003bf4 	.word	0x20003bf4

08003078 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003078:	e7fe      	b.n	8003078 <ADC1_2_IRQHandler>

0800307a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003084:	2003      	movs	r0, #3
 8003086:	f000 f985 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800308a:	200f      	movs	r0, #15
 800308c:	f000 f80e 	bl	80030ac <HAL_InitTick>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	71fb      	strb	r3, [r7, #7]
 800309a:	e001      	b.n	80030a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800309c:	f7ff fb84 	bl	80027a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030a0:	79fb      	ldrb	r3, [r7, #7]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80030b8:	4b17      	ldr	r3, [pc, #92]	; (8003118 <HAL_InitTick+0x6c>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d023      	beq.n	8003108 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80030c0:	4b16      	ldr	r3, [pc, #88]	; (800311c <HAL_InitTick+0x70>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b14      	ldr	r3, [pc, #80]	; (8003118 <HAL_InitTick+0x6c>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	4619      	mov	r1, r3
 80030ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80030d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 f99f 	bl	800341a <HAL_SYSTICK_Config>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10f      	bne.n	8003102 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b0f      	cmp	r3, #15
 80030e6:	d809      	bhi.n	80030fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030e8:	2200      	movs	r2, #0
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295
 80030f0:	f000 f95b 	bl	80033aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030f4:	4a0a      	ldr	r2, [pc, #40]	; (8003120 <HAL_InitTick+0x74>)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e007      	b.n	800310c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
 8003100:	e004      	b.n	800310c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e001      	b.n	800310c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	200000b4 	.word	0x200000b4
 800311c:	200000ac 	.word	0x200000ac
 8003120:	200000b0 	.word	0x200000b0

08003124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003128:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_IncTick+0x20>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	461a      	mov	r2, r3
 800312e:	4b06      	ldr	r3, [pc, #24]	; (8003148 <HAL_IncTick+0x24>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4413      	add	r3, r2
 8003134:	4a04      	ldr	r2, [pc, #16]	; (8003148 <HAL_IncTick+0x24>)
 8003136:	6013      	str	r3, [r2, #0]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	200000b4 	.word	0x200000b4
 8003148:	20000f48 	.word	0x20000f48

0800314c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <HAL_GetTick+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000f48 	.word	0x20000f48

08003164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff ffee 	bl	800314c <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317c:	d005      	beq.n	800318a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <HAL_Delay+0x44>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800318a:	bf00      	nop
 800318c:	f7ff ffde 	bl	800314c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	d8f7      	bhi.n	800318c <HAL_Delay+0x28>
  {
  }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	200000b4 	.word	0x200000b4

080031ac <__NVIC_SetPriorityGrouping>:
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031c8:	4013      	ands	r3, r2
 80031ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_GetPriorityGrouping>:
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f8:	4b04      	ldr	r3, [pc, #16]	; (800320c <__NVIC_GetPriorityGrouping+0x18>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 0307 	and.w	r3, r3, #7
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_EnableIRQ>:
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	db0b      	blt.n	800323a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	4907      	ldr	r1, [pc, #28]	; (8003248 <__NVIC_EnableIRQ+0x38>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	2001      	movs	r0, #1
 8003232:	fa00 f202 	lsl.w	r2, r0, r2
 8003236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100

0800324c <__NVIC_DisableIRQ>:
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325a:	2b00      	cmp	r3, #0
 800325c:	db12      	blt.n	8003284 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800325e:	79fb      	ldrb	r3, [r7, #7]
 8003260:	f003 021f 	and.w	r2, r3, #31
 8003264:	490a      	ldr	r1, [pc, #40]	; (8003290 <__NVIC_DisableIRQ+0x44>)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	095b      	lsrs	r3, r3, #5
 800326c:	2001      	movs	r0, #1
 800326e:	fa00 f202 	lsl.w	r2, r0, r2
 8003272:	3320      	adds	r3, #32
 8003274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003278:	f3bf 8f4f 	dsb	sy
}
 800327c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800327e:	f3bf 8f6f 	isb	sy
}
 8003282:	bf00      	nop
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	e000e100 	.word	0xe000e100

08003294 <__NVIC_SetPriority>:
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	6039      	str	r1, [r7, #0]
 800329e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	db0a      	blt.n	80032be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	490c      	ldr	r1, [pc, #48]	; (80032e0 <__NVIC_SetPriority+0x4c>)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	0112      	lsls	r2, r2, #4
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	440b      	add	r3, r1
 80032b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80032bc:	e00a      	b.n	80032d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4908      	ldr	r1, [pc, #32]	; (80032e4 <__NVIC_SetPriority+0x50>)
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	3b04      	subs	r3, #4
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	440b      	add	r3, r1
 80032d2:	761a      	strb	r2, [r3, #24]
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000e100 	.word	0xe000e100
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <NVIC_EncodePriority>:
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f1c3 0307 	rsb	r3, r3, #7
 8003302:	2b04      	cmp	r3, #4
 8003304:	bf28      	it	cs
 8003306:	2304      	movcs	r3, #4
 8003308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	3304      	adds	r3, #4
 800330e:	2b06      	cmp	r3, #6
 8003310:	d902      	bls.n	8003318 <NVIC_EncodePriority+0x30>
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3b03      	subs	r3, #3
 8003316:	e000      	b.n	800331a <NVIC_EncodePriority+0x32>
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800331c:	f04f 32ff 	mov.w	r2, #4294967295
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43da      	mvns	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	401a      	ands	r2, r3
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003330:	f04f 31ff 	mov.w	r1, #4294967295
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	fa01 f303 	lsl.w	r3, r1, r3
 800333a:	43d9      	mvns	r1, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	4313      	orrs	r3, r2
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	; 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <SysTick_Config>:
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003360:	d301      	bcc.n	8003366 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003362:	2301      	movs	r3, #1
 8003364:	e00f      	b.n	8003386 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <SysTick_Config+0x40>)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800336e:	210f      	movs	r1, #15
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f7ff ff8e 	bl	8003294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <SysTick_Config+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <SysTick_Config+0x40>)
 8003380:	2207      	movs	r2, #7
 8003382:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	e000e010 	.word	0xe000e010

08003394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff05 	bl	80031ac <__NVIC_SetPriorityGrouping>
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b086      	sub	sp, #24
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033bc:	f7ff ff1a 	bl	80031f4 <__NVIC_GetPriorityGrouping>
 80033c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	6978      	ldr	r0, [r7, #20]
 80033c8:	f7ff ff8e 	bl	80032e8 <NVIC_EncodePriority>
 80033cc:	4602      	mov	r2, r0
 80033ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff5d 	bl	8003294 <__NVIC_SetPriority>
}
 80033da:	bf00      	nop
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	4603      	mov	r3, r0
 80033ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff0d 	bl	8003210 <__NVIC_EnableIRQ>
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	4603      	mov	r3, r0
 8003406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff ff1d 	bl	800324c <__NVIC_DisableIRQ>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff ff94 	bl	8003350 <SysTick_Config>
 8003428:	4603      	mov	r3, r0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e0ac      	b.n	80035a0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f000 f8b2 	bl	80035b4 <DFSDM_GetChannelFromInstance>
 8003450:	4603      	mov	r3, r0
 8003452:	4a55      	ldr	r2, [pc, #340]	; (80035a8 <HAL_DFSDM_ChannelInit+0x174>)
 8003454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e09f      	b.n	80035a0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff f9c9 	bl	80027f8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003466:	4b51      	ldr	r3, [pc, #324]	; (80035ac <HAL_DFSDM_ChannelInit+0x178>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	3301      	adds	r3, #1
 800346c:	4a4f      	ldr	r2, [pc, #316]	; (80035ac <HAL_DFSDM_ChannelInit+0x178>)
 800346e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003470:	4b4e      	ldr	r3, [pc, #312]	; (80035ac <HAL_DFSDM_ChannelInit+0x178>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d125      	bne.n	80034c4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003478:	4b4d      	ldr	r3, [pc, #308]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a4c      	ldr	r2, [pc, #304]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 800347e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003482:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003484:	4b4a      	ldr	r3, [pc, #296]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	4948      	ldr	r1, [pc, #288]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 800348e:	4313      	orrs	r3, r2
 8003490:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003492:	4b47      	ldr	r3, [pc, #284]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a46      	ldr	r2, [pc, #280]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 8003498:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800349c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	791b      	ldrb	r3, [r3, #4]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d108      	bne.n	80034b8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80034a6:	4b42      	ldr	r3, [pc, #264]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	041b      	lsls	r3, r3, #16
 80034b2:	493f      	ldr	r1, [pc, #252]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80034b8:	4b3d      	ldr	r3, [pc, #244]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a3c      	ldr	r2, [pc, #240]	; (80035b0 <HAL_DFSDM_ChannelInit+0x17c>)
 80034be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80034c2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80034d2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6819      	ldr	r1, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80034e2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80034e8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020f 	bic.w	r2, r2, #15
 8003500:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6819      	ldr	r1, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003528:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	6899      	ldr	r1, [r3, #8]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003538:	3b01      	subs	r3, #1
 800353a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f002 0207 	and.w	r2, r2, #7
 8003554:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6859      	ldr	r1, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003566:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003568:	431a      	orrs	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003580:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f000 f810 	bl	80035b4 <DFSDM_GetChannelFromInstance>
 8003594:	4602      	mov	r2, r0
 8003596:	4904      	ldr	r1, [pc, #16]	; (80035a8 <HAL_DFSDM_ChannelInit+0x174>)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000f50 	.word	0x20000f50
 80035ac:	20000f4c 	.word	0x20000f4c
 80035b0:	40016000 	.word	0x40016000

080035b4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a1c      	ldr	r2, [pc, #112]	; (8003630 <DFSDM_GetChannelFromInstance+0x7c>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d102      	bne.n	80035ca <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80035c4:	2300      	movs	r3, #0
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	e02b      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a19      	ldr	r2, [pc, #100]	; (8003634 <DFSDM_GetChannelFromInstance+0x80>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d102      	bne.n	80035d8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80035d2:	2301      	movs	r3, #1
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	e024      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a17      	ldr	r2, [pc, #92]	; (8003638 <DFSDM_GetChannelFromInstance+0x84>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d102      	bne.n	80035e6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80035e0:	2302      	movs	r3, #2
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	e01d      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a14      	ldr	r2, [pc, #80]	; (800363c <DFSDM_GetChannelFromInstance+0x88>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d102      	bne.n	80035f4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80035ee:	2304      	movs	r3, #4
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	e016      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a12      	ldr	r2, [pc, #72]	; (8003640 <DFSDM_GetChannelFromInstance+0x8c>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d102      	bne.n	8003602 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80035fc:	2305      	movs	r3, #5
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	e00f      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a0f      	ldr	r2, [pc, #60]	; (8003644 <DFSDM_GetChannelFromInstance+0x90>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d102      	bne.n	8003610 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800360a:	2306      	movs	r3, #6
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	e008      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a0d      	ldr	r2, [pc, #52]	; (8003648 <DFSDM_GetChannelFromInstance+0x94>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d102      	bne.n	800361e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003618:	2307      	movs	r3, #7
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	e001      	b.n	8003622 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800361e:	2303      	movs	r3, #3
 8003620:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003622:	68fb      	ldr	r3, [r7, #12]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	40016000 	.word	0x40016000
 8003634:	40016020 	.word	0x40016020
 8003638:	40016040 	.word	0x40016040
 800363c:	40016080 	.word	0x40016080
 8003640:	400160a0 	.word	0x400160a0
 8003644:	400160c0 	.word	0x400160c0
 8003648:	400160e0 	.word	0x400160e0

0800364c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d005      	beq.n	8003670 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2204      	movs	r2, #4
 8003668:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	73fb      	strb	r3, [r7, #15]
 800366e:	e029      	b.n	80036c4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 020e 	bic.w	r2, r2, #14
 800367e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0201 	bic.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003694:	f003 021c 	and.w	r2, r3, #28
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	2101      	movs	r1, #1
 800369e:	fa01 f202 	lsl.w	r2, r1, r2
 80036a2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d003      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4798      	blx	r3
    }
  }
  return status;
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036de:	e17f      	b.n	80039e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2101      	movs	r1, #1
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	4013      	ands	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8171 	beq.w	80039da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 0303 	and.w	r3, r3, #3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d005      	beq.n	8003710 <HAL_GPIO_Init+0x40>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f003 0303 	and.w	r3, r3, #3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d130      	bne.n	8003772 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	2203      	movs	r2, #3
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	43db      	mvns	r3, r3
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	4013      	ands	r3, r2
 8003726:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4313      	orrs	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003746:	2201      	movs	r2, #1
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4013      	ands	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	091b      	lsrs	r3, r3, #4
 800375c:	f003 0201 	and.w	r2, r3, #1
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4313      	orrs	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b03      	cmp	r3, #3
 800377c:	d118      	bne.n	80037b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003782:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003784:	2201      	movs	r2, #1
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	43db      	mvns	r3, r3
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4013      	ands	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	08db      	lsrs	r3, r3, #3
 800379a:	f003 0201 	and.w	r2, r3, #1
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f003 0303 	and.w	r3, r3, #3
 80037b8:	2b03      	cmp	r3, #3
 80037ba:	d017      	beq.n	80037ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	2203      	movs	r2, #3
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	43db      	mvns	r3, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d123      	bne.n	8003840 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	08da      	lsrs	r2, r3, #3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3208      	adds	r2, #8
 8003800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003804:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	220f      	movs	r2, #15
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	43db      	mvns	r3, r3
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4013      	ands	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	08da      	lsrs	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3208      	adds	r2, #8
 800383a:	6939      	ldr	r1, [r7, #16]
 800383c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 0203 	and.w	r2, r3, #3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 80ac 	beq.w	80039da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003882:	4b5f      	ldr	r3, [pc, #380]	; (8003a00 <HAL_GPIO_Init+0x330>)
 8003884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003886:	4a5e      	ldr	r2, [pc, #376]	; (8003a00 <HAL_GPIO_Init+0x330>)
 8003888:	f043 0301 	orr.w	r3, r3, #1
 800388c:	6613      	str	r3, [r2, #96]	; 0x60
 800388e:	4b5c      	ldr	r3, [pc, #368]	; (8003a00 <HAL_GPIO_Init+0x330>)
 8003890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800389a:	4a5a      	ldr	r2, [pc, #360]	; (8003a04 <HAL_GPIO_Init+0x334>)
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	3302      	adds	r3, #2
 80038a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	220f      	movs	r2, #15
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43db      	mvns	r3, r3
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038c4:	d025      	beq.n	8003912 <HAL_GPIO_Init+0x242>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4f      	ldr	r2, [pc, #316]	; (8003a08 <HAL_GPIO_Init+0x338>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d01f      	beq.n	800390e <HAL_GPIO_Init+0x23e>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a4e      	ldr	r2, [pc, #312]	; (8003a0c <HAL_GPIO_Init+0x33c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d019      	beq.n	800390a <HAL_GPIO_Init+0x23a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a4d      	ldr	r2, [pc, #308]	; (8003a10 <HAL_GPIO_Init+0x340>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d013      	beq.n	8003906 <HAL_GPIO_Init+0x236>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a4c      	ldr	r2, [pc, #304]	; (8003a14 <HAL_GPIO_Init+0x344>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d00d      	beq.n	8003902 <HAL_GPIO_Init+0x232>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a4b      	ldr	r2, [pc, #300]	; (8003a18 <HAL_GPIO_Init+0x348>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d007      	beq.n	80038fe <HAL_GPIO_Init+0x22e>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a4a      	ldr	r2, [pc, #296]	; (8003a1c <HAL_GPIO_Init+0x34c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d101      	bne.n	80038fa <HAL_GPIO_Init+0x22a>
 80038f6:	2306      	movs	r3, #6
 80038f8:	e00c      	b.n	8003914 <HAL_GPIO_Init+0x244>
 80038fa:	2307      	movs	r3, #7
 80038fc:	e00a      	b.n	8003914 <HAL_GPIO_Init+0x244>
 80038fe:	2305      	movs	r3, #5
 8003900:	e008      	b.n	8003914 <HAL_GPIO_Init+0x244>
 8003902:	2304      	movs	r3, #4
 8003904:	e006      	b.n	8003914 <HAL_GPIO_Init+0x244>
 8003906:	2303      	movs	r3, #3
 8003908:	e004      	b.n	8003914 <HAL_GPIO_Init+0x244>
 800390a:	2302      	movs	r3, #2
 800390c:	e002      	b.n	8003914 <HAL_GPIO_Init+0x244>
 800390e:	2301      	movs	r3, #1
 8003910:	e000      	b.n	8003914 <HAL_GPIO_Init+0x244>
 8003912:	2300      	movs	r3, #0
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	f002 0203 	and.w	r2, r2, #3
 800391a:	0092      	lsls	r2, r2, #2
 800391c:	4093      	lsls	r3, r2
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	4313      	orrs	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003924:	4937      	ldr	r1, [pc, #220]	; (8003a04 <HAL_GPIO_Init+0x334>)
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	089b      	lsrs	r3, r3, #2
 800392a:	3302      	adds	r3, #2
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003932:	4b3b      	ldr	r3, [pc, #236]	; (8003a20 <HAL_GPIO_Init+0x350>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003956:	4a32      	ldr	r2, [pc, #200]	; (8003a20 <HAL_GPIO_Init+0x350>)
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800395c:	4b30      	ldr	r3, [pc, #192]	; (8003a20 <HAL_GPIO_Init+0x350>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	43db      	mvns	r3, r3
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003980:	4a27      	ldr	r2, [pc, #156]	; (8003a20 <HAL_GPIO_Init+0x350>)
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003986:	4b26      	ldr	r3, [pc, #152]	; (8003a20 <HAL_GPIO_Init+0x350>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	43db      	mvns	r3, r3
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	4013      	ands	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039aa:	4a1d      	ldr	r2, [pc, #116]	; (8003a20 <HAL_GPIO_Init+0x350>)
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039b0:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <HAL_GPIO_Init+0x350>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	43db      	mvns	r3, r3
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039d4:	4a12      	ldr	r2, [pc, #72]	; (8003a20 <HAL_GPIO_Init+0x350>)
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3301      	adds	r3, #1
 80039de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	fa22 f303 	lsr.w	r3, r2, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f47f ae78 	bne.w	80036e0 <HAL_GPIO_Init+0x10>
  }
}
 80039f0:	bf00      	nop
 80039f2:	bf00      	nop
 80039f4:	371c      	adds	r7, #28
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40010000 	.word	0x40010000
 8003a08:	48000400 	.word	0x48000400
 8003a0c:	48000800 	.word	0x48000800
 8003a10:	48000c00 	.word	0x48000c00
 8003a14:	48001000 	.word	0x48001000
 8003a18:	48001400 	.word	0x48001400
 8003a1c:	48001800 	.word	0x48001800
 8003a20:	40010400 	.word	0x40010400

08003a24 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003a32:	e0cd      	b.n	8003bd0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003a34:	2201      	movs	r2, #1
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 80c0 	beq.w	8003bca <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003a4a:	4a68      	ldr	r2, [pc, #416]	; (8003bec <HAL_GPIO_DeInit+0x1c8>)
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	089b      	lsrs	r3, r3, #2
 8003a50:	3302      	adds	r3, #2
 8003a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a56:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	220f      	movs	r2, #15
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a72:	d025      	beq.n	8003ac0 <HAL_GPIO_DeInit+0x9c>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a5e      	ldr	r2, [pc, #376]	; (8003bf0 <HAL_GPIO_DeInit+0x1cc>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d01f      	beq.n	8003abc <HAL_GPIO_DeInit+0x98>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a5d      	ldr	r2, [pc, #372]	; (8003bf4 <HAL_GPIO_DeInit+0x1d0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d019      	beq.n	8003ab8 <HAL_GPIO_DeInit+0x94>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a5c      	ldr	r2, [pc, #368]	; (8003bf8 <HAL_GPIO_DeInit+0x1d4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d013      	beq.n	8003ab4 <HAL_GPIO_DeInit+0x90>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a5b      	ldr	r2, [pc, #364]	; (8003bfc <HAL_GPIO_DeInit+0x1d8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d00d      	beq.n	8003ab0 <HAL_GPIO_DeInit+0x8c>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a5a      	ldr	r2, [pc, #360]	; (8003c00 <HAL_GPIO_DeInit+0x1dc>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d007      	beq.n	8003aac <HAL_GPIO_DeInit+0x88>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a59      	ldr	r2, [pc, #356]	; (8003c04 <HAL_GPIO_DeInit+0x1e0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <HAL_GPIO_DeInit+0x84>
 8003aa4:	2306      	movs	r3, #6
 8003aa6:	e00c      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003aa8:	2307      	movs	r3, #7
 8003aaa:	e00a      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003aac:	2305      	movs	r3, #5
 8003aae:	e008      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	e006      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e004      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e002      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003abc:	2301      	movs	r3, #1
 8003abe:	e000      	b.n	8003ac2 <HAL_GPIO_DeInit+0x9e>
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	f002 0203 	and.w	r2, r2, #3
 8003ac8:	0092      	lsls	r2, r2, #2
 8003aca:	4093      	lsls	r3, r2
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d132      	bne.n	8003b38 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003ad2:	4b4d      	ldr	r3, [pc, #308]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	494b      	ldr	r1, [pc, #300]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003adc:	4013      	ands	r3, r2
 8003ade:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003ae0:	4b49      	ldr	r3, [pc, #292]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	43db      	mvns	r3, r3
 8003ae8:	4947      	ldr	r1, [pc, #284]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003aee:	4b46      	ldr	r3, [pc, #280]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	43db      	mvns	r3, r3
 8003af6:	4944      	ldr	r1, [pc, #272]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003afc:	4b42      	ldr	r3, [pc, #264]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	43db      	mvns	r3, r3
 8003b04:	4940      	ldr	r1, [pc, #256]	; (8003c08 <HAL_GPIO_DeInit+0x1e4>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	220f      	movs	r2, #15
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003b1a:	4a34      	ldr	r2, [pc, #208]	; (8003bec <HAL_GPIO_DeInit+0x1c8>)
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	089b      	lsrs	r3, r3, #2
 8003b20:	3302      	adds	r3, #2
 8003b22:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	43da      	mvns	r2, r3
 8003b2a:	4830      	ldr	r0, [pc, #192]	; (8003bec <HAL_GPIO_DeInit+0x1c8>)
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	089b      	lsrs	r3, r3, #2
 8003b30:	400a      	ands	r2, r1
 8003b32:	3302      	adds	r3, #2
 8003b34:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	2103      	movs	r1, #3
 8003b42:	fa01 f303 	lsl.w	r3, r1, r3
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	08da      	lsrs	r2, r3, #3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3208      	adds	r2, #8
 8003b54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	220f      	movs	r2, #15
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	08d2      	lsrs	r2, r2, #3
 8003b6c:	4019      	ands	r1, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	3208      	adds	r2, #8
 8003b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	2103      	movs	r1, #3
 8003b80:	fa01 f303 	lsl.w	r3, r1, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	401a      	ands	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	2101      	movs	r1, #1
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	401a      	ands	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68da      	ldr	r2, [r3, #12]
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	2103      	movs	r1, #3
 8003baa:	fa01 f303 	lsl.w	r3, r1, r3
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	401a      	ands	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bba:	2101      	movs	r1, #1
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	401a      	ands	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f47f af2b 	bne.w	8003a34 <HAL_GPIO_DeInit+0x10>
  }
}
 8003bde:	bf00      	nop
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	40010000 	.word	0x40010000
 8003bf0:	48000400 	.word	0x48000400
 8003bf4:	48000800 	.word	0x48000800
 8003bf8:	48000c00 	.word	0x48000c00
 8003bfc:	48001000 	.word	0x48001000
 8003c00:	48001400 	.word	0x48001400
 8003c04:	48001800 	.word	0x48001800
 8003c08:	40010400 	.word	0x40010400

08003c0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	887b      	ldrh	r3, [r7, #2]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c24:	2301      	movs	r3, #1
 8003c26:	73fb      	strb	r3, [r7, #15]
 8003c28:	e001      	b.n	8003c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c4c:	787b      	ldrb	r3, [r7, #1]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c58:	e002      	b.n	8003c60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c5a:	887a      	ldrh	r2, [r7, #2]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c76:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d006      	beq.n	8003c90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c82:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fd ff76 	bl	8001b7c <HAL_GPIO_EXTI_Callback>
  }
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40010400 	.word	0x40010400

08003c9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e08d      	b.n	8003dca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7fe fdfc 	bl	80028c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2224      	movs	r2, #36	; 0x24
 8003ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0201 	bic.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cfc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d107      	bne.n	8003d16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d12:	609a      	str	r2, [r3, #8]
 8003d14:	e006      	b.n	8003d24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689a      	ldr	r2, [r3, #8]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003d22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d108      	bne.n	8003d3e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d3a:	605a      	str	r2, [r3, #4]
 8003d3c:	e007      	b.n	8003d4e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	6812      	ldr	r2, [r2, #0]
 8003d58:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691a      	ldr	r2, [r3, #16]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	69d9      	ldr	r1, [r3, #28]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1a      	ldr	r2, [r3, #32]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0201 	orr.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b082      	sub	sp, #8
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e021      	b.n	8003e28 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2224      	movs	r2, #36	; 0x24
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f7fe fdbd 	bl	800297c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b088      	sub	sp, #32
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	4608      	mov	r0, r1
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	4603      	mov	r3, r0
 8003e40:	817b      	strh	r3, [r7, #10]
 8003e42:	460b      	mov	r3, r1
 8003e44:	813b      	strh	r3, [r7, #8]
 8003e46:	4613      	mov	r3, r2
 8003e48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	f040 80f9 	bne.w	800404a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <HAL_I2C_Mem_Write+0x34>
 8003e5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e6a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0ed      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_I2C_Mem_Write+0x4e>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e0e6      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e86:	f7ff f961 	bl	800314c <HAL_GetTick>
 8003e8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	2319      	movs	r3, #25
 8003e92:	2201      	movs	r2, #1
 8003e94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 fac3 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0d1      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2221      	movs	r2, #33	; 0x21
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2240      	movs	r2, #64	; 0x40
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6a3a      	ldr	r2, [r7, #32]
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ec8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ed0:	88f8      	ldrh	r0, [r7, #6]
 8003ed2:	893a      	ldrh	r2, [r7, #8]
 8003ed4:	8979      	ldrh	r1, [r7, #10]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	4603      	mov	r3, r0
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f9d3 	bl	800428c <I2C_RequestMemoryWrite>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0a9      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2bff      	cmp	r3, #255	; 0xff
 8003f00:	d90e      	bls.n	8003f20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	22ff      	movs	r2, #255	; 0xff
 8003f06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	8979      	ldrh	r1, [r7, #10]
 8003f10:	2300      	movs	r3, #0
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 fc3d 	bl	8004798 <I2C_TransferConfig>
 8003f1e:	e00f      	b.n	8003f40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	8979      	ldrh	r1, [r7, #10]
 8003f32:	2300      	movs	r3, #0
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fc2c 	bl	8004798 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 fabc 	bl	80044c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e07b      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	781a      	ldrb	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f64:	1c5a      	adds	r2, r3, #1
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d034      	beq.n	8003ff8 <HAL_I2C_Mem_Write+0x1c8>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d130      	bne.n	8003ff8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	2180      	movs	r1, #128	; 0x80
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 fa3f 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e04d      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2bff      	cmp	r3, #255	; 0xff
 8003fb8:	d90e      	bls.n	8003fd8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	22ff      	movs	r2, #255	; 0xff
 8003fbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	8979      	ldrh	r1, [r7, #10]
 8003fc8:	2300      	movs	r3, #0
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 fbe1 	bl	8004798 <I2C_TransferConfig>
 8003fd6:	e00f      	b.n	8003ff8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	8979      	ldrh	r1, [r7, #10]
 8003fea:	2300      	movs	r3, #0
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f000 fbd0 	bl	8004798 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d19e      	bne.n	8003f40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 faa2 	bl	8004550 <I2C_WaitOnSTOPFlagUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e01a      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2220      	movs	r2, #32
 800401c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <HAL_I2C_Mem_Write+0x224>)
 800402a:	400b      	ands	r3, r1
 800402c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2220      	movs	r2, #32
 8004032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	e000      	b.n	800404c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800404a:	2302      	movs	r3, #2
  }
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	fe00e800 	.word	0xfe00e800

08004058 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af02      	add	r7, sp, #8
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	4608      	mov	r0, r1
 8004062:	4611      	mov	r1, r2
 8004064:	461a      	mov	r2, r3
 8004066:	4603      	mov	r3, r0
 8004068:	817b      	strh	r3, [r7, #10]
 800406a:	460b      	mov	r3, r1
 800406c:	813b      	strh	r3, [r7, #8]
 800406e:	4613      	mov	r3, r2
 8004070:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b20      	cmp	r3, #32
 800407c:	f040 80fd 	bne.w	800427a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_I2C_Mem_Read+0x34>
 8004086:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004088:	2b00      	cmp	r3, #0
 800408a:	d105      	bne.n	8004098 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004092:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0f1      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_I2C_Mem_Read+0x4e>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e0ea      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040ae:	f7ff f84d 	bl	800314c <HAL_GetTick>
 80040b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	2319      	movs	r3, #25
 80040ba:	2201      	movs	r2, #1
 80040bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f9af 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0d5      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2222      	movs	r2, #34	; 0x22
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2240      	movs	r2, #64	; 0x40
 80040dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a3a      	ldr	r2, [r7, #32]
 80040ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80040f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040f8:	88f8      	ldrh	r0, [r7, #6]
 80040fa:	893a      	ldrh	r2, [r7, #8]
 80040fc:	8979      	ldrh	r1, [r7, #10]
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	9301      	str	r3, [sp, #4]
 8004102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	4603      	mov	r3, r0
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f000 f913 	bl	8004334 <I2C_RequestMemoryRead>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d005      	beq.n	8004120 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e0ad      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004124:	b29b      	uxth	r3, r3
 8004126:	2bff      	cmp	r3, #255	; 0xff
 8004128:	d90e      	bls.n	8004148 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	22ff      	movs	r2, #255	; 0xff
 800412e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004134:	b2da      	uxtb	r2, r3
 8004136:	8979      	ldrh	r1, [r7, #10]
 8004138:	4b52      	ldr	r3, [pc, #328]	; (8004284 <HAL_I2C_Mem_Read+0x22c>)
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 fb29 	bl	8004798 <I2C_TransferConfig>
 8004146:	e00f      	b.n	8004168 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004156:	b2da      	uxtb	r2, r3
 8004158:	8979      	ldrh	r1, [r7, #10]
 800415a:	4b4a      	ldr	r3, [pc, #296]	; (8004284 <HAL_I2C_Mem_Read+0x22c>)
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fb18 	bl	8004798 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416e:	2200      	movs	r2, #0
 8004170:	2104      	movs	r1, #4
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f000 f956 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e07c      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	1c5a      	adds	r2, r3, #1
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d034      	beq.n	8004228 <HAL_I2C_Mem_Read+0x1d0>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d130      	bne.n	8004228 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041cc:	2200      	movs	r2, #0
 80041ce:	2180      	movs	r1, #128	; 0x80
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f927 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e04d      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2bff      	cmp	r3, #255	; 0xff
 80041e8:	d90e      	bls.n	8004208 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	22ff      	movs	r2, #255	; 0xff
 80041ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	8979      	ldrh	r1, [r7, #10]
 80041f8:	2300      	movs	r3, #0
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 fac9 	bl	8004798 <I2C_TransferConfig>
 8004206:	e00f      	b.n	8004228 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420c:	b29a      	uxth	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004216:	b2da      	uxtb	r2, r3
 8004218:	8979      	ldrh	r1, [r7, #10]
 800421a:	2300      	movs	r3, #0
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 fab8 	bl	8004798 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d19a      	bne.n	8004168 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 f98a 	bl	8004550 <I2C_WaitOnSTOPFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e01a      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2220      	movs	r2, #32
 800424c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6859      	ldr	r1, [r3, #4]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <HAL_I2C_Mem_Read+0x230>)
 800425a:	400b      	ands	r3, r1
 800425c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	e000      	b.n	800427c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
  }
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	80002400 	.word	0x80002400
 8004288:	fe00e800 	.word	0xfe00e800

0800428c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af02      	add	r7, sp, #8
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	4608      	mov	r0, r1
 8004296:	4611      	mov	r1, r2
 8004298:	461a      	mov	r2, r3
 800429a:	4603      	mov	r3, r0
 800429c:	817b      	strh	r3, [r7, #10]
 800429e:	460b      	mov	r3, r1
 80042a0:	813b      	strh	r3, [r7, #8]
 80042a2:	4613      	mov	r3, r2
 80042a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80042a6:	88fb      	ldrh	r3, [r7, #6]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	8979      	ldrh	r1, [r7, #10]
 80042ac:	4b20      	ldr	r3, [pc, #128]	; (8004330 <I2C_RequestMemoryWrite+0xa4>)
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fa6f 	bl	8004798 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	69b9      	ldr	r1, [r7, #24]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f8ff 	bl	80044c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e02c      	b.n	8004328 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042ce:	88fb      	ldrh	r3, [r7, #6]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d105      	bne.n	80042e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042d4:	893b      	ldrh	r3, [r7, #8]
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	629a      	str	r2, [r3, #40]	; 0x28
 80042de:	e015      	b.n	800430c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80042e0:	893b      	ldrh	r3, [r7, #8]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	69b9      	ldr	r1, [r7, #24]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f8e5 	bl	80044c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e012      	b.n	8004328 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004302:	893b      	ldrh	r3, [r7, #8]
 8004304:	b2da      	uxtb	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	2200      	movs	r2, #0
 8004314:	2180      	movs	r1, #128	; 0x80
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f884 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	80002000 	.word	0x80002000

08004334 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af02      	add	r7, sp, #8
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	4608      	mov	r0, r1
 800433e:	4611      	mov	r1, r2
 8004340:	461a      	mov	r2, r3
 8004342:	4603      	mov	r3, r0
 8004344:	817b      	strh	r3, [r7, #10]
 8004346:	460b      	mov	r3, r1
 8004348:	813b      	strh	r3, [r7, #8]
 800434a:	4613      	mov	r3, r2
 800434c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800434e:	88fb      	ldrh	r3, [r7, #6]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	8979      	ldrh	r1, [r7, #10]
 8004354:	4b20      	ldr	r3, [pc, #128]	; (80043d8 <I2C_RequestMemoryRead+0xa4>)
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	2300      	movs	r3, #0
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 fa1c 	bl	8004798 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	69b9      	ldr	r1, [r7, #24]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f8ac 	bl	80044c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e02c      	b.n	80043ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004374:	88fb      	ldrh	r3, [r7, #6]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d105      	bne.n	8004386 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800437a:	893b      	ldrh	r3, [r7, #8]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	629a      	str	r2, [r3, #40]	; 0x28
 8004384:	e015      	b.n	80043b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004386:	893b      	ldrh	r3, [r7, #8]
 8004388:	0a1b      	lsrs	r3, r3, #8
 800438a:	b29b      	uxth	r3, r3
 800438c:	b2da      	uxtb	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	69b9      	ldr	r1, [r7, #24]
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f892 	bl	80044c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e012      	b.n	80043ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043a8:	893b      	ldrh	r3, [r7, #8]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	2200      	movs	r2, #0
 80043ba:	2140      	movs	r1, #64	; 0x40
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 f831 	bl	8004424 <I2C_WaitOnFlagUntilTimeout>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e000      	b.n	80043ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	80002000 	.word	0x80002000

080043dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d103      	bne.n	80043fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2200      	movs	r2, #0
 80043f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b01      	cmp	r3, #1
 8004406:	d007      	beq.n	8004418 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699a      	ldr	r2, [r3, #24]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0201 	orr.w	r2, r2, #1
 8004416:	619a      	str	r2, [r3, #24]
  }
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	603b      	str	r3, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004434:	e031      	b.n	800449a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800443c:	d02d      	beq.n	800449a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443e:	f7fe fe85 	bl	800314c <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d302      	bcc.n	8004454 <I2C_WaitOnFlagUntilTimeout+0x30>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d122      	bne.n	800449a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	4013      	ands	r3, r2
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	429a      	cmp	r2, r3
 8004462:	bf0c      	ite	eq
 8004464:	2301      	moveq	r3, #1
 8004466:	2300      	movne	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	461a      	mov	r2, r3
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	429a      	cmp	r2, r3
 8004470:	d113      	bne.n	800449a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004476:	f043 0220 	orr.w	r2, r3, #32
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2220      	movs	r2, #32
 8004482:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e00f      	b.n	80044ba <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	699a      	ldr	r2, [r3, #24]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	4013      	ands	r3, r2
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	bf0c      	ite	eq
 80044aa:	2301      	moveq	r3, #1
 80044ac:	2300      	movne	r3, #0
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	461a      	mov	r2, r3
 80044b2:	79fb      	ldrb	r3, [r7, #7]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d0be      	beq.n	8004436 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b084      	sub	sp, #16
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	60f8      	str	r0, [r7, #12]
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044ce:	e033      	b.n	8004538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	68b9      	ldr	r1, [r7, #8]
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f000 f87f 	bl	80045d8 <I2C_IsErrorOccurred>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e031      	b.n	8004548 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ea:	d025      	beq.n	8004538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ec:	f7fe fe2e 	bl	800314c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d302      	bcc.n	8004502 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d11a      	bne.n	8004538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b02      	cmp	r3, #2
 800450e:	d013      	beq.n	8004538 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004514:	f043 0220 	orr.w	r2, r3, #32
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e007      	b.n	8004548 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b02      	cmp	r3, #2
 8004544:	d1c4      	bne.n	80044d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800455c:	e02f      	b.n	80045be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	68b9      	ldr	r1, [r7, #8]
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 f838 	bl	80045d8 <I2C_IsErrorOccurred>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e02d      	b.n	80045ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004572:	f7fe fdeb 	bl	800314c <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	429a      	cmp	r2, r3
 8004580:	d302      	bcc.n	8004588 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d11a      	bne.n	80045be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f003 0320 	and.w	r3, r3, #32
 8004592:	2b20      	cmp	r3, #32
 8004594:	d013      	beq.n	80045be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	f043 0220 	orr.w	r2, r3, #32
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e007      	b.n	80045ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f003 0320 	and.w	r3, r3, #32
 80045c8:	2b20      	cmp	r3, #32
 80045ca:	d1c8      	bne.n	800455e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b08a      	sub	sp, #40	; 0x28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045e4:	2300      	movs	r3, #0
 80045e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045f2:	2300      	movs	r3, #0
 80045f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	f003 0310 	and.w	r3, r3, #16
 8004600:	2b00      	cmp	r3, #0
 8004602:	d068      	beq.n	80046d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2210      	movs	r2, #16
 800460a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800460c:	e049      	b.n	80046a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d045      	beq.n	80046a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004616:	f7fe fd99 	bl	800314c <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	429a      	cmp	r2, r3
 8004624:	d302      	bcc.n	800462c <I2C_IsErrorOccurred+0x54>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d13a      	bne.n	80046a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004636:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800463e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800464a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800464e:	d121      	bne.n	8004694 <I2C_IsErrorOccurred+0xbc>
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004656:	d01d      	beq.n	8004694 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004658:	7cfb      	ldrb	r3, [r7, #19]
 800465a:	2b20      	cmp	r3, #32
 800465c:	d01a      	beq.n	8004694 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800466c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800466e:	f7fe fd6d 	bl	800314c <HAL_GetTick>
 8004672:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004674:	e00e      	b.n	8004694 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004676:	f7fe fd69 	bl	800314c <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b19      	cmp	r3, #25
 8004682:	d907      	bls.n	8004694 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	f043 0320 	orr.w	r3, r3, #32
 800468a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004692:	e006      	b.n	80046a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	f003 0320 	and.w	r3, r3, #32
 800469e:	2b20      	cmp	r3, #32
 80046a0:	d1e9      	bne.n	8004676 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	f003 0320 	and.w	r3, r3, #32
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d003      	beq.n	80046b8 <I2C_IsErrorOccurred+0xe0>
 80046b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0aa      	beq.n	800460e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d103      	bne.n	80046c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2220      	movs	r2, #32
 80046c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046c8:	6a3b      	ldr	r3, [r7, #32]
 80046ca:	f043 0304 	orr.w	r3, r3, #4
 80046ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00b      	beq.n	8004700 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00b      	beq.n	8004722 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	f043 0308 	orr.w	r3, r3, #8
 8004710:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800471a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00b      	beq.n	8004744 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	f043 0302 	orr.w	r3, r3, #2
 8004732:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f44f 7200 	mov.w	r2, #512	; 0x200
 800473c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004744:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004748:	2b00      	cmp	r3, #0
 800474a:	d01c      	beq.n	8004786 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7ff fe45 	bl	80043dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6859      	ldr	r1, [r3, #4]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	4b0d      	ldr	r3, [pc, #52]	; (8004794 <I2C_IsErrorOccurred+0x1bc>)
 800475e:	400b      	ands	r3, r1
 8004760:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004766:	6a3b      	ldr	r3, [r7, #32]
 8004768:	431a      	orrs	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004786:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800478a:	4618      	mov	r0, r3
 800478c:	3728      	adds	r7, #40	; 0x28
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	fe00e800 	.word	0xfe00e800

08004798 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004798:	b480      	push	{r7}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	607b      	str	r3, [r7, #4]
 80047a2:	460b      	mov	r3, r1
 80047a4:	817b      	strh	r3, [r7, #10]
 80047a6:	4613      	mov	r3, r2
 80047a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047aa:	897b      	ldrh	r3, [r7, #10]
 80047ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047b0:	7a7b      	ldrb	r3, [r7, #9]
 80047b2:	041b      	lsls	r3, r3, #16
 80047b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047be:	6a3b      	ldr	r3, [r7, #32]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	0d5b      	lsrs	r3, r3, #21
 80047d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80047d6:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <I2C_TransferConfig+0x60>)
 80047d8:	430b      	orrs	r3, r1
 80047da:	43db      	mvns	r3, r3
 80047dc:	ea02 0103 	and.w	r1, r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	03ff63ff 	.word	0x03ff63ff

080047fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b20      	cmp	r3, #32
 8004810:	d138      	bne.n	8004884 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800481c:	2302      	movs	r3, #2
 800481e:	e032      	b.n	8004886 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2224      	movs	r2, #36	; 0x24
 800482c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0201 	bic.w	r2, r2, #1
 800483e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800484e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6819      	ldr	r1, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0201 	orr.w	r2, r2, #1
 800486e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2220      	movs	r2, #32
 8004874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	e000      	b.n	8004886 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004884:	2302      	movs	r3, #2
  }
}
 8004886:	4618      	mov	r0, r3
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004892:	b480      	push	{r7}
 8004894:	b085      	sub	sp, #20
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d139      	bne.n	800491c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d101      	bne.n	80048b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048b2:	2302      	movs	r3, #2
 80048b4:	e033      	b.n	800491e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2224      	movs	r2, #36	; 0x24
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0201 	bic.w	r2, r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80048e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2220      	movs	r2, #32
 800490c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004918:	2300      	movs	r3, #0
 800491a:	e000      	b.n	800491e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800491c:	2302      	movs	r3, #2
  }
}
 800491e:	4618      	mov	r0, r3
 8004920:	3714      	adds	r7, #20
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800492a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800492c:	b08f      	sub	sp, #60	; 0x3c
 800492e:	af0a      	add	r7, sp, #40	; 0x28
 8004930:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e116      	b.n	8004b6a <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d106      	bne.n	800495c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fe f9bc 	bl	8002cd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2203      	movs	r2, #3
 8004960:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496c:	2b00      	cmp	r3, #0
 800496e:	d102      	bne.n	8004976 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4618      	mov	r0, r3
 800497c:	f004 f957 	bl	8008c2e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	603b      	str	r3, [r7, #0]
 8004986:	687e      	ldr	r6, [r7, #4]
 8004988:	466d      	mov	r5, sp
 800498a:	f106 0410 	add.w	r4, r6, #16
 800498e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004990:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004992:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004994:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004996:	e894 0003 	ldmia.w	r4, {r0, r1}
 800499a:	e885 0003 	stmia.w	r5, {r0, r1}
 800499e:	1d33      	adds	r3, r6, #4
 80049a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049a2:	6838      	ldr	r0, [r7, #0]
 80049a4:	f004 f917 	bl	8008bd6 <USB_CoreInit>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2202      	movs	r2, #2
 80049b2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e0d7      	b.n	8004b6a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2100      	movs	r1, #0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f004 f945 	bl	8008c50 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049c6:	2300      	movs	r3, #0
 80049c8:	73fb      	strb	r3, [r7, #15]
 80049ca:	e04a      	b.n	8004a62 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80049cc:	7bfa      	ldrb	r2, [r7, #15]
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	4613      	mov	r3, r2
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	4413      	add	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	333d      	adds	r3, #61	; 0x3d
 80049dc:	2201      	movs	r2, #1
 80049de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80049e0:	7bfa      	ldrb	r2, [r7, #15]
 80049e2:	6879      	ldr	r1, [r7, #4]
 80049e4:	4613      	mov	r3, r2
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	333c      	adds	r3, #60	; 0x3c
 80049f0:	7bfa      	ldrb	r2, [r7, #15]
 80049f2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80049f4:	7bfa      	ldrb	r2, [r7, #15]
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
 80049f8:	b298      	uxth	r0, r3
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	3356      	adds	r3, #86	; 0x56
 8004a08:	4602      	mov	r2, r0
 8004a0a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a0c:	7bfa      	ldrb	r2, [r7, #15]
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	4613      	mov	r3, r2
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	440b      	add	r3, r1
 8004a1a:	3340      	adds	r3, #64	; 0x40
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a20:	7bfa      	ldrb	r2, [r7, #15]
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	4613      	mov	r3, r2
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	3344      	adds	r3, #68	; 0x44
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004a34:	7bfa      	ldrb	r2, [r7, #15]
 8004a36:	6879      	ldr	r1, [r7, #4]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	3348      	adds	r3, #72	; 0x48
 8004a44:	2200      	movs	r2, #0
 8004a46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004a48:	7bfa      	ldrb	r2, [r7, #15]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334c      	adds	r3, #76	; 0x4c
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	73fb      	strb	r3, [r7, #15]
 8004a62:	7bfa      	ldrb	r2, [r7, #15]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d3af      	bcc.n	80049cc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	73fb      	strb	r3, [r7, #15]
 8004a70:	e044      	b.n	8004afc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004a72:	7bfa      	ldrb	r2, [r7, #15]
 8004a74:	6879      	ldr	r1, [r7, #4]
 8004a76:	4613      	mov	r3, r2
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	440b      	add	r3, r1
 8004a80:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004a84:	2200      	movs	r2, #0
 8004a86:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a88:	7bfa      	ldrb	r2, [r7, #15]
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	4413      	add	r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004a9a:	7bfa      	ldrb	r2, [r7, #15]
 8004a9c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a9e:	7bfa      	ldrb	r2, [r7, #15]
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	440b      	add	r3, r1
 8004aac:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ab4:	7bfa      	ldrb	r2, [r7, #15]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	4413      	add	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004aca:	7bfa      	ldrb	r2, [r7, #15]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	4413      	add	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ae0:	7bfa      	ldrb	r2, [r7, #15]
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004af2:	2200      	movs	r2, #0
 8004af4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004af6:	7bfb      	ldrb	r3, [r7, #15]
 8004af8:	3301      	adds	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
 8004afc:	7bfa      	ldrb	r2, [r7, #15]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d3b5      	bcc.n	8004a72 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	687e      	ldr	r6, [r7, #4]
 8004b0e:	466d      	mov	r5, sp
 8004b10:	f106 0410 	add.w	r4, r6, #16
 8004b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b20:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b24:	1d33      	adds	r3, r6, #4
 8004b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b28:	6838      	ldr	r0, [r7, #0]
 8004b2a:	f004 f8dd 	bl	8008ce8 <USB_DevInit>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e014      	b.n	8004b6a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d102      	bne.n	8004b5e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 f80a 	bl	8004b72 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f004 fa7f 	bl	8009066 <USB_DevDisconnect>

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b72 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b085      	sub	sp, #20
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ba4:	f043 0303 	orr.w	r3, r3, #3
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3714      	adds	r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
	...

08004bbc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bc0:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a04      	ldr	r2, [pc, #16]	; (8004bd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bca:	6013      	str	r3, [r2, #0]
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40007000 	.word	0x40007000

08004bdc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004be0:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	40007000 	.word	0x40007000

08004bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c06:	d130      	bne.n	8004c6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c08:	4b23      	ldr	r3, [pc, #140]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c14:	d038      	beq.n	8004c88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c16:	4b20      	ldr	r3, [pc, #128]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c1e:	4a1e      	ldr	r2, [pc, #120]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c26:	4b1d      	ldr	r3, [pc, #116]	; (8004c9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2232      	movs	r2, #50	; 0x32
 8004c2c:	fb02 f303 	mul.w	r3, r2, r3
 8004c30:	4a1b      	ldr	r2, [pc, #108]	; (8004ca0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004c32:	fba2 2303 	umull	r2, r3, r2, r3
 8004c36:	0c9b      	lsrs	r3, r3, #18
 8004c38:	3301      	adds	r3, #1
 8004c3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c3c:	e002      	b.n	8004c44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c44:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c50:	d102      	bne.n	8004c58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1f2      	bne.n	8004c3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c58:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c64:	d110      	bne.n	8004c88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e00f      	b.n	8004c8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c76:	d007      	beq.n	8004c88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c78:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c80:	4a05      	ldr	r2, [pc, #20]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40007000 	.word	0x40007000
 8004c9c:	200000ac 	.word	0x200000ac
 8004ca0:	431bde83 	.word	0x431bde83

08004ca4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004ca8:	4b05      	ldr	r3, [pc, #20]	; (8004cc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	4a04      	ldr	r2, [pc, #16]	; (8004cc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004cae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cb2:	6053      	str	r3, [r2, #4]
}
 8004cb4:	bf00      	nop
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40007000 	.word	0x40007000

08004cc4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004ccc:	f7fe fa3e 	bl	800314c <HAL_GetTick>
 8004cd0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e063      	b.n	8004da4 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10b      	bne.n	8004d00 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7fd fe67 	bl	80029c4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004cf6:	f241 3188 	movw	r1, #5000	; 0x1388
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f858 	bl	8004db0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	021a      	lsls	r2, r3, #8
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	2120      	movs	r1, #32
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f850 	bl	8004dcc <QSPI_WaitFlagStateUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004d30:	7afb      	ldrb	r3, [r7, #11]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d131      	bne.n	8004d9a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004d40:	f023 0310 	bic.w	r3, r3, #16
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6852      	ldr	r2, [r2, #4]
 8004d48:	0611      	lsls	r1, r2, #24
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	68d2      	ldr	r2, [r2, #12]
 8004d4e:	4311      	orrs	r1, r2
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6812      	ldr	r2, [r2, #0]
 8004d54:	430b      	orrs	r3, r1
 8004d56:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	4b13      	ldr	r3, [pc, #76]	; (8004dac <HAL_QSPI_Init+0xe8>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6912      	ldr	r2, [r2, #16]
 8004d66:	0411      	lsls	r1, r2, #16
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6952      	ldr	r2, [r2, #20]
 8004d6c:	4311      	orrs	r1, r2
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6992      	ldr	r2, [r2, #24]
 8004d72:	4311      	orrs	r1, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6812      	ldr	r2, [r2, #0]
 8004d78:	430b      	orrs	r3, r1
 8004d7a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0201 	orr.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004da2:	7afb      	ldrb	r3, [r7, #11]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	ffe0f8fe 	.word	0xffe0f8fe

08004db0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	603b      	str	r3, [r7, #0]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004ddc:	e01a      	b.n	8004e14 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de4:	d016      	beq.n	8004e14 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004de6:	f7fe f9b1 	bl	800314c <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d302      	bcc.n	8004dfc <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10b      	bne.n	8004e14 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2204      	movs	r2, #4
 8004e00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e08:	f043 0201 	orr.w	r2, r3, #1
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e00e      	b.n	8004e32 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	bf14      	ite	ne
 8004e22:	2301      	movne	r3, #1
 8004e24:	2300      	moveq	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d1d6      	bne.n	8004dde <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e3ca      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e4e:	4b97      	ldr	r3, [pc, #604]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 030c 	and.w	r3, r3, #12
 8004e56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e58:	4b94      	ldr	r3, [pc, #592]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0310 	and.w	r3, r3, #16
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f000 80e4 	beq.w	8005038 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d007      	beq.n	8004e86 <HAL_RCC_OscConfig+0x4a>
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	2b0c      	cmp	r3, #12
 8004e7a:	f040 808b 	bne.w	8004f94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	f040 8087 	bne.w	8004f94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e86:	4b89      	ldr	r3, [pc, #548]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_RCC_OscConfig+0x62>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e3a2      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1a      	ldr	r2, [r3, #32]
 8004ea2:	4b82      	ldr	r3, [pc, #520]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d004      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x7c>
 8004eae:	4b7f      	ldr	r3, [pc, #508]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004eb6:	e005      	b.n	8004ec4 <HAL_RCC_OscConfig+0x88>
 8004eb8:	4b7c      	ldr	r3, [pc, #496]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ebe:	091b      	lsrs	r3, r3, #4
 8004ec0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d223      	bcs.n	8004f10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 fd55 	bl	800597c <RCC_SetFlashLatencyFromMSIRange>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e383      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004edc:	4b73      	ldr	r3, [pc, #460]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a72      	ldr	r2, [pc, #456]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004ee2:	f043 0308 	orr.w	r3, r3, #8
 8004ee6:	6013      	str	r3, [r2, #0]
 8004ee8:	4b70      	ldr	r3, [pc, #448]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	496d      	ldr	r1, [pc, #436]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004efa:	4b6c      	ldr	r3, [pc, #432]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	021b      	lsls	r3, r3, #8
 8004f08:	4968      	ldr	r1, [pc, #416]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	604b      	str	r3, [r1, #4]
 8004f0e:	e025      	b.n	8004f5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f10:	4b66      	ldr	r3, [pc, #408]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a65      	ldr	r2, [pc, #404]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f16:	f043 0308 	orr.w	r3, r3, #8
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	4b63      	ldr	r3, [pc, #396]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	4960      	ldr	r1, [pc, #384]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f2e:	4b5f      	ldr	r3, [pc, #380]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	021b      	lsls	r3, r3, #8
 8004f3c:	495b      	ldr	r1, [pc, #364]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d109      	bne.n	8004f5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f000 fd15 	bl	800597c <RCC_SetFlashLatencyFromMSIRange>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e343      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f5c:	f000 fc4a 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b52      	ldr	r3, [pc, #328]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	091b      	lsrs	r3, r3, #4
 8004f68:	f003 030f 	and.w	r3, r3, #15
 8004f6c:	4950      	ldr	r1, [pc, #320]	; (80050b0 <HAL_RCC_OscConfig+0x274>)
 8004f6e:	5ccb      	ldrb	r3, [r1, r3]
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	fa22 f303 	lsr.w	r3, r2, r3
 8004f78:	4a4e      	ldr	r2, [pc, #312]	; (80050b4 <HAL_RCC_OscConfig+0x278>)
 8004f7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004f7c:	4b4e      	ldr	r3, [pc, #312]	; (80050b8 <HAL_RCC_OscConfig+0x27c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7fe f893 	bl	80030ac <HAL_InitTick>
 8004f86:	4603      	mov	r3, r0
 8004f88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d052      	beq.n	8005036 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	e327      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d032      	beq.n	8005002 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f9c:	4b43      	ldr	r3, [pc, #268]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a42      	ldr	r2, [pc, #264]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fa8:	f7fe f8d0 	bl	800314c <HAL_GetTick>
 8004fac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fb0:	f7fe f8cc 	bl	800314c <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e310      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fc2:	4b3a      	ldr	r3, [pc, #232]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d0f0      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fce:	4b37      	ldr	r3, [pc, #220]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a36      	ldr	r2, [pc, #216]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fd4:	f043 0308 	orr.w	r3, r3, #8
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	4b34      	ldr	r3, [pc, #208]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	4931      	ldr	r1, [pc, #196]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fec:	4b2f      	ldr	r3, [pc, #188]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	492c      	ldr	r1, [pc, #176]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	604b      	str	r3, [r1, #4]
 8005000:	e01a      	b.n	8005038 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005002:	4b2a      	ldr	r3, [pc, #168]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a29      	ldr	r2, [pc, #164]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800500e:	f7fe f89d 	bl	800314c <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005014:	e008      	b.n	8005028 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005016:	f7fe f899 	bl	800314c <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e2dd      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005028:	4b20      	ldr	r3, [pc, #128]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1f0      	bne.n	8005016 <HAL_RCC_OscConfig+0x1da>
 8005034:	e000      	b.n	8005038 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005036:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d074      	beq.n	800512e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	2b08      	cmp	r3, #8
 8005048:	d005      	beq.n	8005056 <HAL_RCC_OscConfig+0x21a>
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	2b0c      	cmp	r3, #12
 800504e:	d10e      	bne.n	800506e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2b03      	cmp	r3, #3
 8005054:	d10b      	bne.n	800506e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005056:	4b15      	ldr	r3, [pc, #84]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d064      	beq.n	800512c <HAL_RCC_OscConfig+0x2f0>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d160      	bne.n	800512c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e2ba      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005076:	d106      	bne.n	8005086 <HAL_RCC_OscConfig+0x24a>
 8005078:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a0b      	ldr	r2, [pc, #44]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 800507e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005082:	6013      	str	r3, [r2, #0]
 8005084:	e026      	b.n	80050d4 <HAL_RCC_OscConfig+0x298>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800508e:	d115      	bne.n	80050bc <HAL_RCC_OscConfig+0x280>
 8005090:	4b06      	ldr	r3, [pc, #24]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a05      	ldr	r2, [pc, #20]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 8005096:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800509a:	6013      	str	r3, [r2, #0]
 800509c:	4b03      	ldr	r3, [pc, #12]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a02      	ldr	r2, [pc, #8]	; (80050ac <HAL_RCC_OscConfig+0x270>)
 80050a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	e014      	b.n	80050d4 <HAL_RCC_OscConfig+0x298>
 80050aa:	bf00      	nop
 80050ac:	40021000 	.word	0x40021000
 80050b0:	08017f30 	.word	0x08017f30
 80050b4:	200000ac 	.word	0x200000ac
 80050b8:	200000b0 	.word	0x200000b0
 80050bc:	4ba0      	ldr	r3, [pc, #640]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a9f      	ldr	r2, [pc, #636]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80050c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050c6:	6013      	str	r3, [r2, #0]
 80050c8:	4b9d      	ldr	r3, [pc, #628]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a9c      	ldr	r2, [pc, #624]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80050ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d013      	beq.n	8005104 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050dc:	f7fe f836 	bl	800314c <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050e4:	f7fe f832 	bl	800314c <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b64      	cmp	r3, #100	; 0x64
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e276      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050f6:	4b92      	ldr	r3, [pc, #584]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d0f0      	beq.n	80050e4 <HAL_RCC_OscConfig+0x2a8>
 8005102:	e014      	b.n	800512e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005104:	f7fe f822 	bl	800314c <HAL_GetTick>
 8005108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800510c:	f7fe f81e 	bl	800314c <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b64      	cmp	r3, #100	; 0x64
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e262      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800511e:	4b88      	ldr	r3, [pc, #544]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1f0      	bne.n	800510c <HAL_RCC_OscConfig+0x2d0>
 800512a:	e000      	b.n	800512e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800512c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d060      	beq.n	80051fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b04      	cmp	r3, #4
 800513e:	d005      	beq.n	800514c <HAL_RCC_OscConfig+0x310>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d119      	bne.n	800517a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b02      	cmp	r3, #2
 800514a:	d116      	bne.n	800517a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800514c:	4b7c      	ldr	r3, [pc, #496]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005154:	2b00      	cmp	r3, #0
 8005156:	d005      	beq.n	8005164 <HAL_RCC_OscConfig+0x328>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e23f      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005164:	4b76      	ldr	r3, [pc, #472]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	061b      	lsls	r3, r3, #24
 8005172:	4973      	ldr	r1, [pc, #460]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005174:	4313      	orrs	r3, r2
 8005176:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005178:	e040      	b.n	80051fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d023      	beq.n	80051ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005182:	4b6f      	ldr	r3, [pc, #444]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a6e      	ldr	r2, [pc, #440]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800518c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800518e:	f7fd ffdd 	bl	800314c <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005196:	f7fd ffd9 	bl	800314c <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e21d      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051a8:	4b65      	ldr	r3, [pc, #404]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b4:	4b62      	ldr	r3, [pc, #392]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	061b      	lsls	r3, r3, #24
 80051c2:	495f      	ldr	r1, [pc, #380]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	604b      	str	r3, [r1, #4]
 80051c8:	e018      	b.n	80051fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ca:	4b5d      	ldr	r3, [pc, #372]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a5c      	ldr	r2, [pc, #368]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d6:	f7fd ffb9 	bl	800314c <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051de:	f7fd ffb5 	bl	800314c <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e1f9      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051f0:	4b53      	ldr	r3, [pc, #332]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f0      	bne.n	80051de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b00      	cmp	r3, #0
 8005206:	d03c      	beq.n	8005282 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01c      	beq.n	800524a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005210:	4b4b      	ldr	r3, [pc, #300]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005212:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005216:	4a4a      	ldr	r2, [pc, #296]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005218:	f043 0301 	orr.w	r3, r3, #1
 800521c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005220:	f7fd ff94 	bl	800314c <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005226:	e008      	b.n	800523a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005228:	f7fd ff90 	bl	800314c <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d901      	bls.n	800523a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e1d4      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800523a:	4b41      	ldr	r3, [pc, #260]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800523c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d0ef      	beq.n	8005228 <HAL_RCC_OscConfig+0x3ec>
 8005248:	e01b      	b.n	8005282 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800524a:	4b3d      	ldr	r3, [pc, #244]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800524c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005250:	4a3b      	ldr	r2, [pc, #236]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005252:	f023 0301 	bic.w	r3, r3, #1
 8005256:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800525a:	f7fd ff77 	bl	800314c <HAL_GetTick>
 800525e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005260:	e008      	b.n	8005274 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005262:	f7fd ff73 	bl	800314c <HAL_GetTick>
 8005266:	4602      	mov	r2, r0
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	2b02      	cmp	r3, #2
 800526e:	d901      	bls.n	8005274 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e1b7      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005274:	4b32      	ldr	r3, [pc, #200]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1ef      	bne.n	8005262 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 80a6 	beq.w	80053dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005290:	2300      	movs	r3, #0
 8005292:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005294:	4b2a      	ldr	r3, [pc, #168]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10d      	bne.n	80052bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a0:	4b27      	ldr	r3, [pc, #156]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80052a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052a4:	4a26      	ldr	r2, [pc, #152]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80052a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052aa:	6593      	str	r3, [r2, #88]	; 0x58
 80052ac:	4b24      	ldr	r3, [pc, #144]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 80052ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052b4:	60bb      	str	r3, [r7, #8]
 80052b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b8:	2301      	movs	r3, #1
 80052ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052bc:	4b21      	ldr	r3, [pc, #132]	; (8005344 <HAL_RCC_OscConfig+0x508>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d118      	bne.n	80052fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052c8:	4b1e      	ldr	r3, [pc, #120]	; (8005344 <HAL_RCC_OscConfig+0x508>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <HAL_RCC_OscConfig+0x508>)
 80052ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052d4:	f7fd ff3a 	bl	800314c <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052dc:	f7fd ff36 	bl	800314c <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e17a      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ee:	4b15      	ldr	r3, [pc, #84]	; (8005344 <HAL_RCC_OscConfig+0x508>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d108      	bne.n	8005314 <HAL_RCC_OscConfig+0x4d8>
 8005302:	4b0f      	ldr	r3, [pc, #60]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005308:	4a0d      	ldr	r2, [pc, #52]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005312:	e029      	b.n	8005368 <HAL_RCC_OscConfig+0x52c>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b05      	cmp	r3, #5
 800531a:	d115      	bne.n	8005348 <HAL_RCC_OscConfig+0x50c>
 800531c:	4b08      	ldr	r3, [pc, #32]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005322:	4a07      	ldr	r2, [pc, #28]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005324:	f043 0304 	orr.w	r3, r3, #4
 8005328:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800532c:	4b04      	ldr	r3, [pc, #16]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 800532e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005332:	4a03      	ldr	r2, [pc, #12]	; (8005340 <HAL_RCC_OscConfig+0x504>)
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800533c:	e014      	b.n	8005368 <HAL_RCC_OscConfig+0x52c>
 800533e:	bf00      	nop
 8005340:	40021000 	.word	0x40021000
 8005344:	40007000 	.word	0x40007000
 8005348:	4b9c      	ldr	r3, [pc, #624]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800534a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800534e:	4a9b      	ldr	r2, [pc, #620]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005350:	f023 0301 	bic.w	r3, r3, #1
 8005354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005358:	4b98      	ldr	r3, [pc, #608]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800535a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535e:	4a97      	ldr	r2, [pc, #604]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005360:	f023 0304 	bic.w	r3, r3, #4
 8005364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d016      	beq.n	800539e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005370:	f7fd feec 	bl	800314c <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005376:	e00a      	b.n	800538e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005378:	f7fd fee8 	bl	800314c <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	f241 3288 	movw	r2, #5000	; 0x1388
 8005386:	4293      	cmp	r3, r2
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e12a      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800538e:	4b8b      	ldr	r3, [pc, #556]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0ed      	beq.n	8005378 <HAL_RCC_OscConfig+0x53c>
 800539c:	e015      	b.n	80053ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539e:	f7fd fed5 	bl	800314c <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053a4:	e00a      	b.n	80053bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a6:	f7fd fed1 	bl	800314c <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e113      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053bc:	4b7f      	ldr	r3, [pc, #508]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80053be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1ed      	bne.n	80053a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053ca:	7ffb      	ldrb	r3, [r7, #31]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d105      	bne.n	80053dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053d0:	4b7a      	ldr	r3, [pc, #488]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80053d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053d4:	4a79      	ldr	r2, [pc, #484]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80053d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 80fe 	beq.w	80055e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	f040 80d0 	bne.w	8005590 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80053f0:	4b72      	ldr	r3, [pc, #456]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f003 0203 	and.w	r2, r3, #3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005400:	429a      	cmp	r2, r3
 8005402:	d130      	bne.n	8005466 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540e:	3b01      	subs	r3, #1
 8005410:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005412:	429a      	cmp	r2, r3
 8005414:	d127      	bne.n	8005466 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005420:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005422:	429a      	cmp	r2, r3
 8005424:	d11f      	bne.n	8005466 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005430:	2a07      	cmp	r2, #7
 8005432:	bf14      	ite	ne
 8005434:	2201      	movne	r2, #1
 8005436:	2200      	moveq	r2, #0
 8005438:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800543a:	4293      	cmp	r3, r2
 800543c:	d113      	bne.n	8005466 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	3b01      	subs	r3, #1
 800544c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800544e:	429a      	cmp	r2, r3
 8005450:	d109      	bne.n	8005466 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	085b      	lsrs	r3, r3, #1
 800545e:	3b01      	subs	r3, #1
 8005460:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005462:	429a      	cmp	r2, r3
 8005464:	d06e      	beq.n	8005544 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	2b0c      	cmp	r3, #12
 800546a:	d069      	beq.n	8005540 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800546c:	4b53      	ldr	r3, [pc, #332]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d105      	bne.n	8005484 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005478:	4b50      	ldr	r3, [pc, #320]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e0ad      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005488:	4b4c      	ldr	r3, [pc, #304]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a4b      	ldr	r2, [pc, #300]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800548e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005492:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005494:	f7fd fe5a 	bl	800314c <HAL_GetTick>
 8005498:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800549c:	f7fd fe56 	bl	800314c <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e09a      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ae:	4b43      	ldr	r3, [pc, #268]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1f0      	bne.n	800549c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054ba:	4b40      	ldr	r3, [pc, #256]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	4b40      	ldr	r3, [pc, #256]	; (80055c0 <HAL_RCC_OscConfig+0x784>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054ca:	3a01      	subs	r2, #1
 80054cc:	0112      	lsls	r2, r2, #4
 80054ce:	4311      	orrs	r1, r2
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054d4:	0212      	lsls	r2, r2, #8
 80054d6:	4311      	orrs	r1, r2
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054dc:	0852      	lsrs	r2, r2, #1
 80054de:	3a01      	subs	r2, #1
 80054e0:	0552      	lsls	r2, r2, #21
 80054e2:	4311      	orrs	r1, r2
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054e8:	0852      	lsrs	r2, r2, #1
 80054ea:	3a01      	subs	r2, #1
 80054ec:	0652      	lsls	r2, r2, #25
 80054ee:	4311      	orrs	r1, r2
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054f4:	0912      	lsrs	r2, r2, #4
 80054f6:	0452      	lsls	r2, r2, #17
 80054f8:	430a      	orrs	r2, r1
 80054fa:	4930      	ldr	r1, [pc, #192]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005500:	4b2e      	ldr	r3, [pc, #184]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a2d      	ldr	r2, [pc, #180]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005506:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800550a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800550c:	4b2b      	ldr	r3, [pc, #172]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	4a2a      	ldr	r2, [pc, #168]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005512:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005516:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005518:	f7fd fe18 	bl	800314c <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005520:	f7fd fe14 	bl	800314c <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e058      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005532:	4b22      	ldr	r3, [pc, #136]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0f0      	beq.n	8005520 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800553e:	e050      	b.n	80055e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e04f      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005544:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d148      	bne.n	80055e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005550:	4b1a      	ldr	r3, [pc, #104]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a19      	ldr	r2, [pc, #100]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005556:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800555a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800555c:	4b17      	ldr	r3, [pc, #92]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	4a16      	ldr	r2, [pc, #88]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005562:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005566:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005568:	f7fd fdf0 	bl	800314c <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005570:	f7fd fdec 	bl	800314c <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e030      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005582:	4b0e      	ldr	r3, [pc, #56]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0x734>
 800558e:	e028      	b.n	80055e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	2b0c      	cmp	r3, #12
 8005594:	d023      	beq.n	80055de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005596:	4b09      	ldr	r3, [pc, #36]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a08      	ldr	r2, [pc, #32]	; (80055bc <HAL_RCC_OscConfig+0x780>)
 800559c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a2:	f7fd fdd3 	bl	800314c <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055a8:	e00c      	b.n	80055c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055aa:	f7fd fdcf 	bl	800314c <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d905      	bls.n	80055c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e013      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
 80055bc:	40021000 	.word	0x40021000
 80055c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055c4:	4b09      	ldr	r3, [pc, #36]	; (80055ec <HAL_RCC_OscConfig+0x7b0>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1ec      	bne.n	80055aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80055d0:	4b06      	ldr	r3, [pc, #24]	; (80055ec <HAL_RCC_OscConfig+0x7b0>)
 80055d2:	68da      	ldr	r2, [r3, #12]
 80055d4:	4905      	ldr	r1, [pc, #20]	; (80055ec <HAL_RCC_OscConfig+0x7b0>)
 80055d6:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <HAL_RCC_OscConfig+0x7b4>)
 80055d8:	4013      	ands	r3, r2
 80055da:	60cb      	str	r3, [r1, #12]
 80055dc:	e001      	b.n	80055e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e000      	b.n	80055e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3720      	adds	r7, #32
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	40021000 	.word	0x40021000
 80055f0:	feeefffc 	.word	0xfeeefffc

080055f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e0e7      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005608:	4b75      	ldr	r3, [pc, #468]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d910      	bls.n	8005638 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005616:	4b72      	ldr	r3, [pc, #456]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f023 0207 	bic.w	r2, r3, #7
 800561e:	4970      	ldr	r1, [pc, #448]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	4313      	orrs	r3, r2
 8005624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005626:	4b6e      	ldr	r3, [pc, #440]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	429a      	cmp	r2, r3
 8005632:	d001      	beq.n	8005638 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e0cf      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0302 	and.w	r3, r3, #2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d010      	beq.n	8005666 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	4b66      	ldr	r3, [pc, #408]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005650:	429a      	cmp	r2, r3
 8005652:	d908      	bls.n	8005666 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005654:	4b63      	ldr	r3, [pc, #396]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	4960      	ldr	r1, [pc, #384]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005662:	4313      	orrs	r3, r2
 8005664:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	d04c      	beq.n	800570c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	2b03      	cmp	r3, #3
 8005678:	d107      	bne.n	800568a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800567a:	4b5a      	ldr	r3, [pc, #360]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d121      	bne.n	80056ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e0a6      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d107      	bne.n	80056a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005692:	4b54      	ldr	r3, [pc, #336]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d115      	bne.n	80056ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e09a      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d107      	bne.n	80056ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056aa:	4b4e      	ldr	r3, [pc, #312]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d109      	bne.n	80056ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e08e      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056ba:	4b4a      	ldr	r3, [pc, #296]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e086      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056ca:	4b46      	ldr	r3, [pc, #280]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f023 0203 	bic.w	r2, r3, #3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	4943      	ldr	r1, [pc, #268]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056dc:	f7fd fd36 	bl	800314c <HAL_GetTick>
 80056e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e2:	e00a      	b.n	80056fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e4:	f7fd fd32 	bl	800314c <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e06e      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fa:	4b3a      	ldr	r3, [pc, #232]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 020c 	and.w	r2, r3, #12
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	429a      	cmp	r2, r3
 800570a:	d1eb      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d010      	beq.n	800573a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689a      	ldr	r2, [r3, #8]
 800571c:	4b31      	ldr	r3, [pc, #196]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005724:	429a      	cmp	r2, r3
 8005726:	d208      	bcs.n	800573a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005728:	4b2e      	ldr	r3, [pc, #184]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	492b      	ldr	r1, [pc, #172]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005736:	4313      	orrs	r3, r2
 8005738:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800573a:	4b29      	ldr	r3, [pc, #164]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	429a      	cmp	r2, r3
 8005746:	d210      	bcs.n	800576a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005748:	4b25      	ldr	r3, [pc, #148]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f023 0207 	bic.w	r2, r3, #7
 8005750:	4923      	ldr	r1, [pc, #140]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	4313      	orrs	r3, r2
 8005756:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005758:	4b21      	ldr	r3, [pc, #132]	; (80057e0 <HAL_RCC_ClockConfig+0x1ec>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0307 	and.w	r3, r3, #7
 8005760:	683a      	ldr	r2, [r7, #0]
 8005762:	429a      	cmp	r2, r3
 8005764:	d001      	beq.n	800576a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e036      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b00      	cmp	r3, #0
 8005774:	d008      	beq.n	8005788 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005776:	4b1b      	ldr	r3, [pc, #108]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	4918      	ldr	r1, [pc, #96]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005784:	4313      	orrs	r3, r2
 8005786:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0308 	and.w	r3, r3, #8
 8005790:	2b00      	cmp	r3, #0
 8005792:	d009      	beq.n	80057a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005794:	4b13      	ldr	r3, [pc, #76]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	4910      	ldr	r1, [pc, #64]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057a8:	f000 f824 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 80057ac:	4602      	mov	r2, r0
 80057ae:	4b0d      	ldr	r3, [pc, #52]	; (80057e4 <HAL_RCC_ClockConfig+0x1f0>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	091b      	lsrs	r3, r3, #4
 80057b4:	f003 030f 	and.w	r3, r3, #15
 80057b8:	490b      	ldr	r1, [pc, #44]	; (80057e8 <HAL_RCC_ClockConfig+0x1f4>)
 80057ba:	5ccb      	ldrb	r3, [r1, r3]
 80057bc:	f003 031f 	and.w	r3, r3, #31
 80057c0:	fa22 f303 	lsr.w	r3, r2, r3
 80057c4:	4a09      	ldr	r2, [pc, #36]	; (80057ec <HAL_RCC_ClockConfig+0x1f8>)
 80057c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80057c8:	4b09      	ldr	r3, [pc, #36]	; (80057f0 <HAL_RCC_ClockConfig+0x1fc>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7fd fc6d 	bl	80030ac <HAL_InitTick>
 80057d2:	4603      	mov	r3, r0
 80057d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80057d6:	7afb      	ldrb	r3, [r7, #11]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	40022000 	.word	0x40022000
 80057e4:	40021000 	.word	0x40021000
 80057e8:	08017f30 	.word	0x08017f30
 80057ec:	200000ac 	.word	0x200000ac
 80057f0:	200000b0 	.word	0x200000b0

080057f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b089      	sub	sp, #36	; 0x24
 80057f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	61fb      	str	r3, [r7, #28]
 80057fe:	2300      	movs	r3, #0
 8005800:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005802:	4b3e      	ldr	r3, [pc, #248]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 030c 	and.w	r3, r3, #12
 800580a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800580c:	4b3b      	ldr	r3, [pc, #236]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f003 0303 	and.w	r3, r3, #3
 8005814:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <HAL_RCC_GetSysClockFreq+0x34>
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b0c      	cmp	r3, #12
 8005820:	d121      	bne.n	8005866 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d11e      	bne.n	8005866 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005828:	4b34      	ldr	r3, [pc, #208]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0308 	and.w	r3, r3, #8
 8005830:	2b00      	cmp	r3, #0
 8005832:	d107      	bne.n	8005844 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005834:	4b31      	ldr	r3, [pc, #196]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800583a:	0a1b      	lsrs	r3, r3, #8
 800583c:	f003 030f 	and.w	r3, r3, #15
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	e005      	b.n	8005850 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005844:	4b2d      	ldr	r3, [pc, #180]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005850:	4a2b      	ldr	r2, [pc, #172]	; (8005900 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005858:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10d      	bne.n	800587c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005864:	e00a      	b.n	800587c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	2b04      	cmp	r3, #4
 800586a:	d102      	bne.n	8005872 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800586c:	4b25      	ldr	r3, [pc, #148]	; (8005904 <HAL_RCC_GetSysClockFreq+0x110>)
 800586e:	61bb      	str	r3, [r7, #24]
 8005870:	e004      	b.n	800587c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	2b08      	cmp	r3, #8
 8005876:	d101      	bne.n	800587c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005878:	4b23      	ldr	r3, [pc, #140]	; (8005908 <HAL_RCC_GetSysClockFreq+0x114>)
 800587a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	2b0c      	cmp	r3, #12
 8005880:	d134      	bne.n	80058ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005882:	4b1e      	ldr	r3, [pc, #120]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b02      	cmp	r3, #2
 8005890:	d003      	beq.n	800589a <HAL_RCC_GetSysClockFreq+0xa6>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	2b03      	cmp	r3, #3
 8005896:	d003      	beq.n	80058a0 <HAL_RCC_GetSysClockFreq+0xac>
 8005898:	e005      	b.n	80058a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800589a:	4b1a      	ldr	r3, [pc, #104]	; (8005904 <HAL_RCC_GetSysClockFreq+0x110>)
 800589c:	617b      	str	r3, [r7, #20]
      break;
 800589e:	e005      	b.n	80058ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80058a0:	4b19      	ldr	r3, [pc, #100]	; (8005908 <HAL_RCC_GetSysClockFreq+0x114>)
 80058a2:	617b      	str	r3, [r7, #20]
      break;
 80058a4:	e002      	b.n	80058ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	617b      	str	r3, [r7, #20]
      break;
 80058aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058ac:	4b13      	ldr	r3, [pc, #76]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	091b      	lsrs	r3, r3, #4
 80058b2:	f003 0307 	and.w	r3, r3, #7
 80058b6:	3301      	adds	r3, #1
 80058b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80058ba:	4b10      	ldr	r3, [pc, #64]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	0a1b      	lsrs	r3, r3, #8
 80058c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	fb03 f202 	mul.w	r2, r3, r2
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058d2:	4b0a      	ldr	r3, [pc, #40]	; (80058fc <HAL_RCC_GetSysClockFreq+0x108>)
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	0e5b      	lsrs	r3, r3, #25
 80058d8:	f003 0303 	and.w	r3, r3, #3
 80058dc:	3301      	adds	r3, #1
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80058ec:	69bb      	ldr	r3, [r7, #24]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3724      	adds	r7, #36	; 0x24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	40021000 	.word	0x40021000
 8005900:	08017f48 	.word	0x08017f48
 8005904:	00f42400 	.word	0x00f42400
 8005908:	007a1200 	.word	0x007a1200

0800590c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005910:	4b03      	ldr	r3, [pc, #12]	; (8005920 <HAL_RCC_GetHCLKFreq+0x14>)
 8005912:	681b      	ldr	r3, [r3, #0]
}
 8005914:	4618      	mov	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	200000ac 	.word	0x200000ac

08005924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005928:	f7ff fff0 	bl	800590c <HAL_RCC_GetHCLKFreq>
 800592c:	4602      	mov	r2, r0
 800592e:	4b06      	ldr	r3, [pc, #24]	; (8005948 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	0a1b      	lsrs	r3, r3, #8
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	4904      	ldr	r1, [pc, #16]	; (800594c <HAL_RCC_GetPCLK1Freq+0x28>)
 800593a:	5ccb      	ldrb	r3, [r1, r3]
 800593c:	f003 031f 	and.w	r3, r3, #31
 8005940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005944:	4618      	mov	r0, r3
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40021000 	.word	0x40021000
 800594c:	08017f40 	.word	0x08017f40

08005950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005954:	f7ff ffda 	bl	800590c <HAL_RCC_GetHCLKFreq>
 8005958:	4602      	mov	r2, r0
 800595a:	4b06      	ldr	r3, [pc, #24]	; (8005974 <HAL_RCC_GetPCLK2Freq+0x24>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	0adb      	lsrs	r3, r3, #11
 8005960:	f003 0307 	and.w	r3, r3, #7
 8005964:	4904      	ldr	r1, [pc, #16]	; (8005978 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005966:	5ccb      	ldrb	r3, [r1, r3]
 8005968:	f003 031f 	and.w	r3, r3, #31
 800596c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005970:	4618      	mov	r0, r3
 8005972:	bd80      	pop	{r7, pc}
 8005974:	40021000 	.word	0x40021000
 8005978:	08017f40 	.word	0x08017f40

0800597c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005984:	2300      	movs	r3, #0
 8005986:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005988:	4b2a      	ldr	r3, [pc, #168]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800598a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d003      	beq.n	800599c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005994:	f7ff f922 	bl	8004bdc <HAL_PWREx_GetVoltageRange>
 8005998:	6178      	str	r0, [r7, #20]
 800599a:	e014      	b.n	80059c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800599c:	4b25      	ldr	r3, [pc, #148]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800599e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059a0:	4a24      	ldr	r2, [pc, #144]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059a6:	6593      	str	r3, [r2, #88]	; 0x58
 80059a8:	4b22      	ldr	r3, [pc, #136]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b0:	60fb      	str	r3, [r7, #12]
 80059b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80059b4:	f7ff f912 	bl	8004bdc <HAL_PWREx_GetVoltageRange>
 80059b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80059ba:	4b1e      	ldr	r3, [pc, #120]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059be:	4a1d      	ldr	r2, [pc, #116]	; (8005a34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059c4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059cc:	d10b      	bne.n	80059e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b80      	cmp	r3, #128	; 0x80
 80059d2:	d919      	bls.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2ba0      	cmp	r3, #160	; 0xa0
 80059d8:	d902      	bls.n	80059e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80059da:	2302      	movs	r3, #2
 80059dc:	613b      	str	r3, [r7, #16]
 80059de:	e013      	b.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80059e0:	2301      	movs	r3, #1
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	e010      	b.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b80      	cmp	r3, #128	; 0x80
 80059ea:	d902      	bls.n	80059f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80059ec:	2303      	movs	r3, #3
 80059ee:	613b      	str	r3, [r7, #16]
 80059f0:	e00a      	b.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b80      	cmp	r3, #128	; 0x80
 80059f6:	d102      	bne.n	80059fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80059f8:	2302      	movs	r3, #2
 80059fa:	613b      	str	r3, [r7, #16]
 80059fc:	e004      	b.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b70      	cmp	r3, #112	; 0x70
 8005a02:	d101      	bne.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a04:	2301      	movs	r3, #1
 8005a06:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a08:	4b0b      	ldr	r3, [pc, #44]	; (8005a38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f023 0207 	bic.w	r2, r3, #7
 8005a10:	4909      	ldr	r1, [pc, #36]	; (8005a38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005a18:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0307 	and.w	r3, r3, #7
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d001      	beq.n	8005a2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e000      	b.n	8005a2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3718      	adds	r7, #24
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	40021000 	.word	0x40021000
 8005a38:	40022000 	.word	0x40022000

08005a3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a44:	2300      	movs	r3, #0
 8005a46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a48:	2300      	movs	r3, #0
 8005a4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d041      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a5c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005a60:	d02a      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005a62:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005a66:	d824      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005a68:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005a6c:	d008      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005a6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005a72:	d81e      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00a      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005a78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a7c:	d010      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005a7e:	e018      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005a80:	4b86      	ldr	r3, [pc, #536]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	4a85      	ldr	r2, [pc, #532]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a8a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005a8c:	e015      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	3304      	adds	r3, #4
 8005a92:	2100      	movs	r1, #0
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 facb 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005a9e:	e00c      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	3320      	adds	r3, #32
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fbb6 	bl	8006218 <RCCEx_PLLSAI2_Config>
 8005aac:	4603      	mov	r3, r0
 8005aae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ab0:	e003      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	74fb      	strb	r3, [r7, #19]
      break;
 8005ab6:	e000      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005ab8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005aba:	7cfb      	ldrb	r3, [r7, #19]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10b      	bne.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ac0:	4b76      	ldr	r3, [pc, #472]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ace:	4973      	ldr	r1, [pc, #460]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ad6:	e001      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad8:	7cfb      	ldrb	r3, [r7, #19]
 8005ada:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d041      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005aec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005af0:	d02a      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005af2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005af6:	d824      	bhi.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005af8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005afc:	d008      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005afe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b02:	d81e      	bhi.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b0c:	d010      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005b0e:	e018      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b10:	4b62      	ldr	r3, [pc, #392]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	4a61      	ldr	r2, [pc, #388]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b1a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b1c:	e015      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3304      	adds	r3, #4
 8005b22:	2100      	movs	r1, #0
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 fa83 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b2e:	e00c      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	3320      	adds	r3, #32
 8005b34:	2100      	movs	r1, #0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 fb6e 	bl	8006218 <RCCEx_PLLSAI2_Config>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b40:	e003      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	74fb      	strb	r3, [r7, #19]
      break;
 8005b46:	e000      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005b48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b4a:	7cfb      	ldrb	r3, [r7, #19]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10b      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005b50:	4b52      	ldr	r3, [pc, #328]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b56:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b5e:	494f      	ldr	r1, [pc, #316]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005b66:	e001      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b68:	7cfb      	ldrb	r3, [r7, #19]
 8005b6a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 80a0 	beq.w	8005cba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b7e:	4b47      	ldr	r3, [pc, #284]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005b8e:	2300      	movs	r3, #0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00d      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b94:	4b41      	ldr	r3, [pc, #260]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b98:	4a40      	ldr	r2, [pc, #256]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b9e:	6593      	str	r3, [r2, #88]	; 0x58
 8005ba0:	4b3e      	ldr	r3, [pc, #248]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ba4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ba8:	60bb      	str	r3, [r7, #8]
 8005baa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bac:	2301      	movs	r3, #1
 8005bae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bb0:	4b3b      	ldr	r3, [pc, #236]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a3a      	ldr	r2, [pc, #232]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bbc:	f7fd fac6 	bl	800314c <HAL_GetTick>
 8005bc0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005bc2:	e009      	b.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bc4:	f7fd fac2 	bl	800314c <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d902      	bls.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	74fb      	strb	r3, [r7, #19]
        break;
 8005bd6:	e005      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005bd8:	4b31      	ldr	r3, [pc, #196]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d0ef      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005be4:	7cfb      	ldrb	r3, [r7, #19]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d15c      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005bea:	4b2c      	ldr	r3, [pc, #176]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bf4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01f      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d019      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c08:	4b24      	ldr	r3, [pc, #144]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c14:	4b21      	ldr	r3, [pc, #132]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c1a:	4a20      	ldr	r2, [pc, #128]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c24:	4b1d      	ldr	r3, [pc, #116]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c2a:	4a1c      	ldr	r2, [pc, #112]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c34:	4a19      	ldr	r2, [pc, #100]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d016      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c46:	f7fd fa81 	bl	800314c <HAL_GetTick>
 8005c4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c4c:	e00b      	b.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c4e:	f7fd fa7d 	bl	800314c <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d902      	bls.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	74fb      	strb	r3, [r7, #19]
            break;
 8005c64:	e006      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c66:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0ec      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005c74:	7cfb      	ldrb	r3, [r7, #19]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10c      	bne.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c7a:	4b08      	ldr	r3, [pc, #32]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c8a:	4904      	ldr	r1, [pc, #16]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005c92:	e009      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c94:	7cfb      	ldrb	r3, [r7, #19]
 8005c96:	74bb      	strb	r3, [r7, #18]
 8005c98:	e006      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005c9a:	bf00      	nop
 8005c9c:	40021000 	.word	0x40021000
 8005ca0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca4:	7cfb      	ldrb	r3, [r7, #19]
 8005ca6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ca8:	7c7b      	ldrb	r3, [r7, #17]
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d105      	bne.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cae:	4b9e      	ldr	r3, [pc, #632]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cb2:	4a9d      	ldr	r2, [pc, #628]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cb8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cc6:	4b98      	ldr	r3, [pc, #608]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ccc:	f023 0203 	bic.w	r2, r3, #3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd4:	4994      	ldr	r1, [pc, #592]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ce8:	4b8f      	ldr	r3, [pc, #572]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cee:	f023 020c 	bic.w	r2, r3, #12
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf6:	498c      	ldr	r1, [pc, #560]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00a      	beq.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d0a:	4b87      	ldr	r3, [pc, #540]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d18:	4983      	ldr	r1, [pc, #524]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0308 	and.w	r3, r3, #8
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00a      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d2c:	4b7e      	ldr	r3, [pc, #504]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d32:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3a:	497b      	ldr	r1, [pc, #492]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d4e:	4b76      	ldr	r3, [pc, #472]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d5c:	4972      	ldr	r1, [pc, #456]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0320 	and.w	r3, r3, #32
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00a      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d70:	4b6d      	ldr	r3, [pc, #436]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d76:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7e:	496a      	ldr	r1, [pc, #424]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d92:	4b65      	ldr	r3, [pc, #404]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da0:	4961      	ldr	r1, [pc, #388]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005db4:	4b5c      	ldr	r3, [pc, #368]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc2:	4959      	ldr	r1, [pc, #356]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005dd6:	4b54      	ldr	r3, [pc, #336]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ddc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de4:	4950      	ldr	r1, [pc, #320]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00a      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005df8:	4b4b      	ldr	r3, [pc, #300]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dfe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e06:	4948      	ldr	r1, [pc, #288]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e1a:	4b43      	ldr	r3, [pc, #268]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e28:	493f      	ldr	r1, [pc, #252]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d028      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e3c:	4b3a      	ldr	r3, [pc, #232]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e4a:	4937      	ldr	r1, [pc, #220]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e5a:	d106      	bne.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e5c:	4b32      	ldr	r3, [pc, #200]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	4a31      	ldr	r2, [pc, #196]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e66:	60d3      	str	r3, [r2, #12]
 8005e68:	e011      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e6e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005e72:	d10c      	bne.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3304      	adds	r3, #4
 8005e78:	2101      	movs	r1, #1
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 f8d8 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005e80:	4603      	mov	r3, r0
 8005e82:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005e84:	7cfb      	ldrb	r3, [r7, #19]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005e8a:	7cfb      	ldrb	r3, [r7, #19]
 8005e8c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d028      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005e9a:	4b23      	ldr	r3, [pc, #140]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea8:	491f      	ldr	r1, [pc, #124]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005eb8:	d106      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eba:	4b1b      	ldr	r3, [pc, #108]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	4a1a      	ldr	r2, [pc, #104]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ec4:	60d3      	str	r3, [r2, #12]
 8005ec6:	e011      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ecc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ed0:	d10c      	bne.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 f8a9 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ee2:	7cfb      	ldrb	r3, [r7, #19]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005ee8:	7cfb      	ldrb	r3, [r7, #19]
 8005eea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d02b      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005efe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f06:	4908      	ldr	r1, [pc, #32]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f16:	d109      	bne.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f18:	4b03      	ldr	r3, [pc, #12]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	4a02      	ldr	r2, [pc, #8]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f22:	60d3      	str	r3, [r2, #12]
 8005f24:	e014      	b.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005f26:	bf00      	nop
 8005f28:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f34:	d10c      	bne.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 f877 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005f42:	4603      	mov	r3, r0
 8005f44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f46:	7cfb      	ldrb	r3, [r7, #19]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005f4c:	7cfb      	ldrb	r3, [r7, #19]
 8005f4e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d02f      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f5c:	4b2b      	ldr	r3, [pc, #172]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f6a:	4928      	ldr	r1, [pc, #160]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f7a:	d10d      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	2102      	movs	r1, #2
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 f854 	bl	8006030 <RCCEx_PLLSAI1_Config>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f8c:	7cfb      	ldrb	r3, [r7, #19]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d014      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005f92:	7cfb      	ldrb	r3, [r7, #19]
 8005f94:	74bb      	strb	r3, [r7, #18]
 8005f96:	e011      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fa0:	d10c      	bne.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	3320      	adds	r3, #32
 8005fa6:	2102      	movs	r1, #2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f000 f935 	bl	8006218 <RCCEx_PLLSAI2_Config>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fb2:	7cfb      	ldrb	r3, [r7, #19]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005fb8:	7cfb      	ldrb	r3, [r7, #19]
 8005fba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005fc8:	4b10      	ldr	r3, [pc, #64]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fce:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fd6:	490d      	ldr	r1, [pc, #52]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00b      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005fea:	4b08      	ldr	r3, [pc, #32]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ffa:	4904      	ldr	r1, [pc, #16]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006002:	7cbb      	ldrb	r3, [r7, #18]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40021000 	.word	0x40021000

08006010 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006010:	b480      	push	{r7}
 8006012:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006014:	4b05      	ldr	r3, [pc, #20]	; (800602c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a04      	ldr	r2, [pc, #16]	; (800602c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800601a:	f043 0304 	orr.w	r3, r3, #4
 800601e:	6013      	str	r3, [r2, #0]
}
 8006020:	bf00      	nop
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	40021000 	.word	0x40021000

08006030 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800603a:	2300      	movs	r3, #0
 800603c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800603e:	4b75      	ldr	r3, [pc, #468]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d018      	beq.n	800607c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800604a:	4b72      	ldr	r3, [pc, #456]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	f003 0203 	and.w	r2, r3, #3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d10d      	bne.n	8006076 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
       ||
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006062:	4b6c      	ldr	r3, [pc, #432]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	091b      	lsrs	r3, r3, #4
 8006068:	f003 0307 	and.w	r3, r3, #7
 800606c:	1c5a      	adds	r2, r3, #1
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
       ||
 8006072:	429a      	cmp	r2, r3
 8006074:	d047      	beq.n	8006106 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	73fb      	strb	r3, [r7, #15]
 800607a:	e044      	b.n	8006106 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b03      	cmp	r3, #3
 8006082:	d018      	beq.n	80060b6 <RCCEx_PLLSAI1_Config+0x86>
 8006084:	2b03      	cmp	r3, #3
 8006086:	d825      	bhi.n	80060d4 <RCCEx_PLLSAI1_Config+0xa4>
 8006088:	2b01      	cmp	r3, #1
 800608a:	d002      	beq.n	8006092 <RCCEx_PLLSAI1_Config+0x62>
 800608c:	2b02      	cmp	r3, #2
 800608e:	d009      	beq.n	80060a4 <RCCEx_PLLSAI1_Config+0x74>
 8006090:	e020      	b.n	80060d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006092:	4b60      	ldr	r3, [pc, #384]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d11d      	bne.n	80060da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060a2:	e01a      	b.n	80060da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060a4:	4b5b      	ldr	r3, [pc, #364]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d116      	bne.n	80060de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060b4:	e013      	b.n	80060de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80060b6:	4b57      	ldr	r3, [pc, #348]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10f      	bne.n	80060e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80060c2:	4b54      	ldr	r3, [pc, #336]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d109      	bne.n	80060e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80060d2:	e006      	b.n	80060e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	73fb      	strb	r3, [r7, #15]
      break;
 80060d8:	e004      	b.n	80060e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060da:	bf00      	nop
 80060dc:	e002      	b.n	80060e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060de:	bf00      	nop
 80060e0:	e000      	b.n	80060e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80060e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10d      	bne.n	8006106 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80060ea:	4b4a      	ldr	r3, [pc, #296]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6819      	ldr	r1, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	011b      	lsls	r3, r3, #4
 80060fe:	430b      	orrs	r3, r1
 8006100:	4944      	ldr	r1, [pc, #272]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006102:	4313      	orrs	r3, r2
 8006104:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006106:	7bfb      	ldrb	r3, [r7, #15]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d17d      	bne.n	8006208 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800610c:	4b41      	ldr	r3, [pc, #260]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a40      	ldr	r2, [pc, #256]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006112:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006116:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006118:	f7fd f818 	bl	800314c <HAL_GetTick>
 800611c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800611e:	e009      	b.n	8006134 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006120:	f7fd f814 	bl	800314c <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d902      	bls.n	8006134 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	73fb      	strb	r3, [r7, #15]
        break;
 8006132:	e005      	b.n	8006140 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006134:	4b37      	ldr	r3, [pc, #220]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1ef      	bne.n	8006120 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d160      	bne.n	8006208 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d111      	bne.n	8006170 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800614c:	4b31      	ldr	r3, [pc, #196]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6892      	ldr	r2, [r2, #8]
 800615c:	0211      	lsls	r1, r2, #8
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	68d2      	ldr	r2, [r2, #12]
 8006162:	0912      	lsrs	r2, r2, #4
 8006164:	0452      	lsls	r2, r2, #17
 8006166:	430a      	orrs	r2, r1
 8006168:	492a      	ldr	r1, [pc, #168]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800616a:	4313      	orrs	r3, r2
 800616c:	610b      	str	r3, [r1, #16]
 800616e:	e027      	b.n	80061c0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d112      	bne.n	800619c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006176:	4b27      	ldr	r3, [pc, #156]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800617e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6892      	ldr	r2, [r2, #8]
 8006186:	0211      	lsls	r1, r2, #8
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6912      	ldr	r2, [r2, #16]
 800618c:	0852      	lsrs	r2, r2, #1
 800618e:	3a01      	subs	r2, #1
 8006190:	0552      	lsls	r2, r2, #21
 8006192:	430a      	orrs	r2, r1
 8006194:	491f      	ldr	r1, [pc, #124]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006196:	4313      	orrs	r3, r2
 8006198:	610b      	str	r3, [r1, #16]
 800619a:	e011      	b.n	80061c0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800619c:	4b1d      	ldr	r3, [pc, #116]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6892      	ldr	r2, [r2, #8]
 80061ac:	0211      	lsls	r1, r2, #8
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	6952      	ldr	r2, [r2, #20]
 80061b2:	0852      	lsrs	r2, r2, #1
 80061b4:	3a01      	subs	r2, #1
 80061b6:	0652      	lsls	r2, r2, #25
 80061b8:	430a      	orrs	r2, r1
 80061ba:	4916      	ldr	r1, [pc, #88]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80061c0:	4b14      	ldr	r3, [pc, #80]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a13      	ldr	r2, [pc, #76]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80061ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061cc:	f7fc ffbe 	bl	800314c <HAL_GetTick>
 80061d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80061d2:	e009      	b.n	80061e8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80061d4:	f7fc ffba 	bl	800314c <HAL_GetTick>
 80061d8:	4602      	mov	r2, r0
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d902      	bls.n	80061e8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	73fb      	strb	r3, [r7, #15]
          break;
 80061e6:	e005      	b.n	80061f4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80061e8:	4b0a      	ldr	r3, [pc, #40]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0ef      	beq.n	80061d4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d106      	bne.n	8006208 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80061fa:	4b06      	ldr	r3, [pc, #24]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061fc:	691a      	ldr	r2, [r3, #16]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	4904      	ldr	r1, [pc, #16]	; (8006214 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006204:	4313      	orrs	r3, r2
 8006206:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006208:	7bfb      	ldrb	r3, [r7, #15]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	40021000 	.word	0x40021000

08006218 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006222:	2300      	movs	r3, #0
 8006224:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006226:	4b6a      	ldr	r3, [pc, #424]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d018      	beq.n	8006264 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006232:	4b67      	ldr	r3, [pc, #412]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	f003 0203 	and.w	r2, r3, #3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	429a      	cmp	r2, r3
 8006240:	d10d      	bne.n	800625e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
       ||
 8006246:	2b00      	cmp	r3, #0
 8006248:	d009      	beq.n	800625e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800624a:	4b61      	ldr	r3, [pc, #388]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	091b      	lsrs	r3, r3, #4
 8006250:	f003 0307 	and.w	r3, r3, #7
 8006254:	1c5a      	adds	r2, r3, #1
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
       ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d047      	beq.n	80062ee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	73fb      	strb	r3, [r7, #15]
 8006262:	e044      	b.n	80062ee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b03      	cmp	r3, #3
 800626a:	d018      	beq.n	800629e <RCCEx_PLLSAI2_Config+0x86>
 800626c:	2b03      	cmp	r3, #3
 800626e:	d825      	bhi.n	80062bc <RCCEx_PLLSAI2_Config+0xa4>
 8006270:	2b01      	cmp	r3, #1
 8006272:	d002      	beq.n	800627a <RCCEx_PLLSAI2_Config+0x62>
 8006274:	2b02      	cmp	r3, #2
 8006276:	d009      	beq.n	800628c <RCCEx_PLLSAI2_Config+0x74>
 8006278:	e020      	b.n	80062bc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800627a:	4b55      	ldr	r3, [pc, #340]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0302 	and.w	r3, r3, #2
 8006282:	2b00      	cmp	r3, #0
 8006284:	d11d      	bne.n	80062c2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800628a:	e01a      	b.n	80062c2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800628c:	4b50      	ldr	r3, [pc, #320]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006294:	2b00      	cmp	r3, #0
 8006296:	d116      	bne.n	80062c6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800629c:	e013      	b.n	80062c6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800629e:	4b4c      	ldr	r3, [pc, #304]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10f      	bne.n	80062ca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80062aa:	4b49      	ldr	r3, [pc, #292]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d109      	bne.n	80062ca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80062ba:	e006      	b.n	80062ca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	73fb      	strb	r3, [r7, #15]
      break;
 80062c0:	e004      	b.n	80062cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80062c2:	bf00      	nop
 80062c4:	e002      	b.n	80062cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80062c6:	bf00      	nop
 80062c8:	e000      	b.n	80062cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80062ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10d      	bne.n	80062ee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80062d2:	4b3f      	ldr	r3, [pc, #252]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6819      	ldr	r1, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	011b      	lsls	r3, r3, #4
 80062e6:	430b      	orrs	r3, r1
 80062e8:	4939      	ldr	r1, [pc, #228]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80062ee:	7bfb      	ldrb	r3, [r7, #15]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d167      	bne.n	80063c4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80062f4:	4b36      	ldr	r3, [pc, #216]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a35      	ldr	r2, [pc, #212]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80062fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006300:	f7fc ff24 	bl	800314c <HAL_GetTick>
 8006304:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006306:	e009      	b.n	800631c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006308:	f7fc ff20 	bl	800314c <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b02      	cmp	r3, #2
 8006314:	d902      	bls.n	800631c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	73fb      	strb	r3, [r7, #15]
        break;
 800631a:	e005      	b.n	8006328 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800631c:	4b2c      	ldr	r3, [pc, #176]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1ef      	bne.n	8006308 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006328:	7bfb      	ldrb	r3, [r7, #15]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d14a      	bne.n	80063c4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d111      	bne.n	8006358 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006334:	4b26      	ldr	r3, [pc, #152]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800633c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6892      	ldr	r2, [r2, #8]
 8006344:	0211      	lsls	r1, r2, #8
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	68d2      	ldr	r2, [r2, #12]
 800634a:	0912      	lsrs	r2, r2, #4
 800634c:	0452      	lsls	r2, r2, #17
 800634e:	430a      	orrs	r2, r1
 8006350:	491f      	ldr	r1, [pc, #124]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006352:	4313      	orrs	r3, r2
 8006354:	614b      	str	r3, [r1, #20]
 8006356:	e011      	b.n	800637c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006358:	4b1d      	ldr	r3, [pc, #116]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800635a:	695b      	ldr	r3, [r3, #20]
 800635c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006360:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6892      	ldr	r2, [r2, #8]
 8006368:	0211      	lsls	r1, r2, #8
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	6912      	ldr	r2, [r2, #16]
 800636e:	0852      	lsrs	r2, r2, #1
 8006370:	3a01      	subs	r2, #1
 8006372:	0652      	lsls	r2, r2, #25
 8006374:	430a      	orrs	r2, r1
 8006376:	4916      	ldr	r1, [pc, #88]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006378:	4313      	orrs	r3, r2
 800637a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800637c:	4b14      	ldr	r3, [pc, #80]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a13      	ldr	r2, [pc, #76]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006386:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006388:	f7fc fee0 	bl	800314c <HAL_GetTick>
 800638c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800638e:	e009      	b.n	80063a4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006390:	f7fc fedc 	bl	800314c <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	2b02      	cmp	r3, #2
 800639c:	d902      	bls.n	80063a4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	73fb      	strb	r3, [r7, #15]
          break;
 80063a2:	e005      	b.n	80063b0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80063a4:	4b0a      	ldr	r3, [pc, #40]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d0ef      	beq.n	8006390 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80063b0:	7bfb      	ldrb	r3, [r7, #15]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80063b6:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063b8:	695a      	ldr	r2, [r3, #20]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	4904      	ldr	r1, [pc, #16]	; (80063d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	40021000 	.word	0x40021000

080063d4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d079      	beq.n	80064da <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fc fb26 	bl	8002a4c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b10      	cmp	r3, #16
 8006414:	d058      	beq.n	80064c8 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	22ca      	movs	r2, #202	; 0xca
 800641c:	625a      	str	r2, [r3, #36]	; 0x24
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2253      	movs	r2, #83	; 0x53
 8006424:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 fa4e 	bl	80068c8 <RTC_EnterInitMode>
 800642c:	4603      	mov	r3, r0
 800642e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006430:	7bfb      	ldrb	r3, [r7, #15]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d127      	bne.n	8006486 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6812      	ldr	r2, [r2, #0]
 8006440:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006444:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006448:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	6899      	ldr	r1, [r3, #8]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	431a      	orrs	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	430a      	orrs	r2, r1
 8006466:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	68d2      	ldr	r2, [r2, #12]
 8006470:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6919      	ldr	r1, [r3, #16]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	041a      	lsls	r2, r3, #16
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	430a      	orrs	r2, r1
 8006484:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 fa52 	bl	8006930 <RTC_ExitInitMode>
 800648c:	4603      	mov	r3, r0
 800648e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006490:	7bfb      	ldrb	r3, [r7, #15]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d113      	bne.n	80064be <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f022 0203 	bic.w	r2, r2, #3
 80064a4:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	69da      	ldr	r2, [r3, #28]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	695b      	ldr	r3, [r3, #20]
 80064b4:	431a      	orrs	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	22ff      	movs	r2, #255	; 0xff
 80064c4:	625a      	str	r2, [r3, #36]	; 0x24
 80064c6:	e001      	b.n	80064cc <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80064c8:	2300      	movs	r3, #0
 80064ca:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d103      	bne.n	80064da <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 80064da:	7bfb      	ldrb	r3, [r7, #15]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80064e4:	b590      	push	{r4, r7, lr}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d101      	bne.n	80064fe <HAL_RTC_SetTime+0x1a>
 80064fa:	2302      	movs	r3, #2
 80064fc:	e08b      	b.n	8006616 <HAL_RTC_SetTime+0x132>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2202      	movs	r2, #2
 800650a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	22ca      	movs	r2, #202	; 0xca
 8006514:	625a      	str	r2, [r3, #36]	; 0x24
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2253      	movs	r2, #83	; 0x53
 800651c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 f9d2 	bl	80068c8 <RTC_EnterInitMode>
 8006524:	4603      	mov	r3, r0
 8006526:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006528:	7cfb      	ldrb	r3, [r7, #19]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d163      	bne.n	80065f6 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d126      	bne.n	8006582 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800653e:	2b00      	cmp	r3, #0
 8006540:	d102      	bne.n	8006548 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	2200      	movs	r2, #0
 8006546:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	4618      	mov	r0, r3
 800654e:	f000 fa2d 	bl	80069ac <RTC_ByteToBcd2>
 8006552:	4603      	mov	r3, r0
 8006554:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	785b      	ldrb	r3, [r3, #1]
 800655a:	4618      	mov	r0, r3
 800655c:	f000 fa26 	bl	80069ac <RTC_ByteToBcd2>
 8006560:	4603      	mov	r3, r0
 8006562:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006564:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	789b      	ldrb	r3, [r3, #2]
 800656a:	4618      	mov	r0, r3
 800656c:	f000 fa1e 	bl	80069ac <RTC_ByteToBcd2>
 8006570:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006572:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	78db      	ldrb	r3, [r3, #3]
 800657a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800657c:	4313      	orrs	r3, r2
 800657e:	617b      	str	r3, [r7, #20]
 8006580:	e018      	b.n	80065b4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658c:	2b00      	cmp	r3, #0
 800658e:	d102      	bne.n	8006596 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	2200      	movs	r2, #0
 8006594:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	785b      	ldrb	r3, [r3, #1]
 80065a0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80065a2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80065a8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	78db      	ldrb	r3, [r3, #3]
 80065ae:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80065b0:	4313      	orrs	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80065be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80065c2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6899      	ldr	r1, [r3, #8]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	431a      	orrs	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 f99f 	bl	8006930 <RTC_ExitInitMode>
 80065f2:	4603      	mov	r3, r0
 80065f4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	22ff      	movs	r2, #255	; 0xff
 80065fc:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80065fe:	7cfb      	ldrb	r3, [r7, #19]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d103      	bne.n	800660c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006614:	7cfb      	ldrb	r3, [r7, #19]
}
 8006616:	4618      	mov	r0, r3
 8006618:	371c      	adds	r7, #28
 800661a:	46bd      	mov	sp, r7
 800661c:	bd90      	pop	{r4, r7, pc}

0800661e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b086      	sub	sp, #24
 8006622:	af00      	add	r7, sp, #0
 8006624:	60f8      	str	r0, [r7, #12]
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800664c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006650:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	0c1b      	lsrs	r3, r3, #16
 8006656:	b2db      	uxtb	r3, r3
 8006658:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800665c:	b2da      	uxtb	r2, r3
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	0a1b      	lsrs	r3, r3, #8
 8006666:	b2db      	uxtb	r3, r3
 8006668:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800666c:	b2da      	uxtb	r2, r3
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	b2db      	uxtb	r3, r3
 8006676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800667a:	b2da      	uxtb	r2, r3
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	0d9b      	lsrs	r3, r3, #22
 8006684:	b2db      	uxtb	r3, r3
 8006686:	f003 0301 	and.w	r3, r3, #1
 800668a:	b2da      	uxtb	r2, r3
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d11a      	bne.n	80066cc <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	4618      	mov	r0, r3
 800669c:	f000 f9a6 	bl	80069ec <RTC_Bcd2ToByte>
 80066a0:	4603      	mov	r3, r0
 80066a2:	461a      	mov	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	785b      	ldrb	r3, [r3, #1]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 f99d 	bl	80069ec <RTC_Bcd2ToByte>
 80066b2:	4603      	mov	r3, r0
 80066b4:	461a      	mov	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	789b      	ldrb	r3, [r3, #2]
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 f994 	bl	80069ec <RTC_Bcd2ToByte>
 80066c4:	4603      	mov	r3, r0
 80066c6:	461a      	mov	r2, r3
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80066d6:	b590      	push	{r4, r7, lr}
 80066d8:	b087      	sub	sp, #28
 80066da:	af00      	add	r7, sp, #0
 80066dc:	60f8      	str	r0, [r7, #12]
 80066de:	60b9      	str	r1, [r7, #8]
 80066e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <HAL_RTC_SetDate+0x1a>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e075      	b.n	80067dc <HAL_RTC_SetDate+0x106>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10e      	bne.n	8006724 <HAL_RTC_SetDate+0x4e>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	785b      	ldrb	r3, [r3, #1]
 800670a:	f003 0310 	and.w	r3, r3, #16
 800670e:	2b00      	cmp	r3, #0
 8006710:	d008      	beq.n	8006724 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	785b      	ldrb	r3, [r3, #1]
 8006716:	f023 0310 	bic.w	r3, r3, #16
 800671a:	b2db      	uxtb	r3, r3
 800671c:	330a      	adds	r3, #10
 800671e:	b2da      	uxtb	r2, r3
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d11c      	bne.n	8006764 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	78db      	ldrb	r3, [r3, #3]
 800672e:	4618      	mov	r0, r3
 8006730:	f000 f93c 	bl	80069ac <RTC_ByteToBcd2>
 8006734:	4603      	mov	r3, r0
 8006736:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	785b      	ldrb	r3, [r3, #1]
 800673c:	4618      	mov	r0, r3
 800673e:	f000 f935 	bl	80069ac <RTC_ByteToBcd2>
 8006742:	4603      	mov	r3, r0
 8006744:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006746:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	789b      	ldrb	r3, [r3, #2]
 800674c:	4618      	mov	r0, r3
 800674e:	f000 f92d 	bl	80069ac <RTC_ByteToBcd2>
 8006752:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006754:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800675e:	4313      	orrs	r3, r2
 8006760:	617b      	str	r3, [r7, #20]
 8006762:	e00e      	b.n	8006782 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	78db      	ldrb	r3, [r3, #3]
 8006768:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	785b      	ldrb	r3, [r3, #1]
 800676e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006770:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006776:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800677e:	4313      	orrs	r3, r2
 8006780:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	22ca      	movs	r2, #202	; 0xca
 8006788:	625a      	str	r2, [r3, #36]	; 0x24
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2253      	movs	r2, #83	; 0x53
 8006790:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f000 f898 	bl	80068c8 <RTC_EnterInitMode>
 8006798:	4603      	mov	r3, r0
 800679a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800679c:	7cfb      	ldrb	r3, [r7, #19]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10c      	bne.n	80067bc <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80067ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80067b0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 f8bc 	bl	8006930 <RTC_ExitInitMode>
 80067b8:	4603      	mov	r3, r0
 80067ba:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	22ff      	movs	r2, #255	; 0xff
 80067c2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80067c4:	7cfb      	ldrb	r3, [r7, #19]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d103      	bne.n	80067d2 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2201      	movs	r2, #1
 80067ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80067da:	7cfb      	ldrb	r3, [r7, #19]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	371c      	adds	r7, #28
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd90      	pop	{r4, r7, pc}

080067e4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80067fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80067fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	0c1b      	lsrs	r3, r3, #16
 8006804:	b2da      	uxtb	r2, r3
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	0a1b      	lsrs	r3, r3, #8
 800680e:	b2db      	uxtb	r3, r3
 8006810:	f003 031f 	and.w	r3, r3, #31
 8006814:	b2da      	uxtb	r2, r3
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	b2db      	uxtb	r3, r3
 800681e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006822:	b2da      	uxtb	r2, r3
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	0b5b      	lsrs	r3, r3, #13
 800682c:	b2db      	uxtb	r3, r3
 800682e:	f003 0307 	and.w	r3, r3, #7
 8006832:	b2da      	uxtb	r2, r3
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d11a      	bne.n	8006874 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	78db      	ldrb	r3, [r3, #3]
 8006842:	4618      	mov	r0, r3
 8006844:	f000 f8d2 	bl	80069ec <RTC_Bcd2ToByte>
 8006848:	4603      	mov	r3, r0
 800684a:	461a      	mov	r2, r3
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	785b      	ldrb	r3, [r3, #1]
 8006854:	4618      	mov	r0, r3
 8006856:	f000 f8c9 	bl	80069ec <RTC_Bcd2ToByte>
 800685a:	4603      	mov	r3, r0
 800685c:	461a      	mov	r2, r3
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	789b      	ldrb	r3, [r3, #2]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 f8c0 	bl	80069ec <RTC_Bcd2ToByte>
 800686c:	4603      	mov	r3, r0
 800686e:	461a      	mov	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a0d      	ldr	r2, [pc, #52]	; (80068c4 <HAL_RTC_WaitForSynchro+0x44>)
 800688e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006890:	f7fc fc5c 	bl	800314c <HAL_GetTick>
 8006894:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006896:	e009      	b.n	80068ac <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006898:	f7fc fc58 	bl	800314c <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068a6:	d901      	bls.n	80068ac <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e007      	b.n	80068bc <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0ee      	beq.n	8006898 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	0003ff5f 	.word	0x0003ff5f

080068c8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068d0:	2300      	movs	r3, #0
 80068d2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d120      	bne.n	8006924 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ea:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80068ec:	f7fc fc2e 	bl	800314c <HAL_GetTick>
 80068f0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80068f2:	e00d      	b.n	8006910 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80068f4:	f7fc fc2a 	bl	800314c <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006902:	d905      	bls.n	8006910 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2203      	movs	r2, #3
 800690c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800691a:	2b00      	cmp	r3, #0
 800691c:	d102      	bne.n	8006924 <RTC_EnterInitMode+0x5c>
 800691e:	7bfb      	ldrb	r3, [r7, #15]
 8006920:	2b03      	cmp	r3, #3
 8006922:	d1e7      	bne.n	80068f4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006924:	7bfb      	ldrb	r3, [r7, #15]
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006938:	2300      	movs	r3, #0
 800693a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800693c:	4b1a      	ldr	r3, [pc, #104]	; (80069a8 <RTC_ExitInitMode+0x78>)
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	4a19      	ldr	r2, [pc, #100]	; (80069a8 <RTC_ExitInitMode+0x78>)
 8006942:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006946:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006948:	4b17      	ldr	r3, [pc, #92]	; (80069a8 <RTC_ExitInitMode+0x78>)
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10c      	bne.n	800696e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7ff ff93 	bl	8006880 <HAL_RTC_WaitForSynchro>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d01e      	beq.n	800699e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2203      	movs	r2, #3
 8006964:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	73fb      	strb	r3, [r7, #15]
 800696c:	e017      	b.n	800699e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800696e:	4b0e      	ldr	r3, [pc, #56]	; (80069a8 <RTC_ExitInitMode+0x78>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	4a0d      	ldr	r2, [pc, #52]	; (80069a8 <RTC_ExitInitMode+0x78>)
 8006974:	f023 0320 	bic.w	r3, r3, #32
 8006978:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7ff ff80 	bl	8006880 <HAL_RTC_WaitForSynchro>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d005      	beq.n	8006992 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2203      	movs	r2, #3
 800698a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006992:	4b05      	ldr	r3, [pc, #20]	; (80069a8 <RTC_ExitInitMode+0x78>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	4a04      	ldr	r2, [pc, #16]	; (80069a8 <RTC_ExitInitMode+0x78>)
 8006998:	f043 0320 	orr.w	r3, r3, #32
 800699c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800699e:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3710      	adds	r7, #16
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	40002800 	.word	0x40002800

080069ac <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80069ba:	79fb      	ldrb	r3, [r7, #7]
 80069bc:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80069be:	e005      	b.n	80069cc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	3301      	adds	r3, #1
 80069c4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80069c6:	7afb      	ldrb	r3, [r7, #11]
 80069c8:	3b0a      	subs	r3, #10
 80069ca:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80069cc:	7afb      	ldrb	r3, [r7, #11]
 80069ce:	2b09      	cmp	r3, #9
 80069d0:	d8f6      	bhi.n	80069c0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	011b      	lsls	r3, r3, #4
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	7afb      	ldrb	r3, [r7, #11]
 80069dc:	4313      	orrs	r3, r2
 80069de:	b2db      	uxtb	r3, r3
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	4603      	mov	r3, r0
 80069f4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	091b      	lsrs	r3, r3, #4
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	0092      	lsls	r2, r2, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	005b      	lsls	r3, r3, #1
 8006a04:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8006a06:	79fb      	ldrb	r3, [r7, #7]
 8006a08:	f003 030f 	and.w	r3, r3, #15
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	7bfb      	ldrb	r3, [r7, #15]
 8006a10:	4413      	add	r3, r2
 8006a12:	b2db      	uxtb	r3, r3
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e095      	b.n	8006b5e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d108      	bne.n	8006a4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a42:	d009      	beq.n	8006a58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	61da      	str	r2, [r3, #28]
 8006a4a:	e005      	b.n	8006a58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d106      	bne.n	8006a78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fc f81c 	bl	8002ab0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a98:	d902      	bls.n	8006aa0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60fb      	str	r3, [r7, #12]
 8006a9e:	e002      	b.n	8006aa6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aa4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006aae:	d007      	beq.n	8006ac0 <HAL_SPI_Init+0xa0>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ab8:	d002      	beq.n	8006ac0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	695b      	ldr	r3, [r3, #20]
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	431a      	orrs	r2, r3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	69db      	ldr	r3, [r3, #28]
 8006af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006af8:	431a      	orrs	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b02:	ea42 0103 	orr.w	r1, r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	699b      	ldr	r3, [r3, #24]
 8006b1a:	0c1b      	lsrs	r3, r3, #16
 8006b1c:	f003 0204 	and.w	r2, r3, #4
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	f003 0310 	and.w	r3, r3, #16
 8006b28:	431a      	orrs	r2, r3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b2e:	f003 0308 	and.w	r3, r3, #8
 8006b32:	431a      	orrs	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006b3c:	ea42 0103 	orr.w	r1, r2, r3
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b082      	sub	sp, #8
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e01a      	b.n	8006bae <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b8e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7fb ffd9 	bl	8002b48 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b088      	sub	sp, #32
 8006bba:	af02      	add	r7, sp, #8
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	603b      	str	r3, [r7, #0]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d002      	beq.n	8006bdc <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006bd6:	2302      	movs	r3, #2
 8006bd8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006bda:	e11a      	b.n	8006e12 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006be4:	d112      	bne.n	8006c0c <HAL_SPI_Receive+0x56>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10e      	bne.n	8006c0c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2204      	movs	r2, #4
 8006bf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006bf6:	88fa      	ldrh	r2, [r7, #6]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	9300      	str	r3, [sp, #0]
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	68b9      	ldr	r1, [r7, #8]
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 f90e 	bl	8006e24 <HAL_SPI_TransmitReceive>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	e107      	b.n	8006e1c <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d101      	bne.n	8006c1a <HAL_SPI_Receive+0x64>
 8006c16:	2302      	movs	r3, #2
 8006c18:	e100      	b.n	8006e1c <HAL_SPI_Receive+0x266>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c22:	f7fc fa93 	bl	800314c <HAL_GetTick>
 8006c26:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <HAL_SPI_Receive+0x7e>
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c38:	e0eb      	b.n	8006e12 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2204      	movs	r2, #4
 8006c3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	88fa      	ldrh	r2, [r7, #6]
 8006c52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	88fa      	ldrh	r2, [r7, #6]
 8006c5a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c84:	d908      	bls.n	8006c98 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c94:	605a      	str	r2, [r3, #4]
 8006c96:	e007      	b.n	8006ca8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ca6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cb0:	d10f      	bne.n	8006cd2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006cd0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cdc:	2b40      	cmp	r3, #64	; 0x40
 8006cde:	d007      	beq.n	8006cf0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006cf8:	d86f      	bhi.n	8006dda <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006cfa:	e034      	b.n	8006d66 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d117      	bne.n	8006d3a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f103 020c 	add.w	r2, r3, #12
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d16:	7812      	ldrb	r2, [r2, #0]
 8006d18:	b2d2      	uxtb	r2, r2
 8006d1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006d38:	e015      	b.n	8006d66 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d3a:	f7fc fa07 	bl	800314c <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	683a      	ldr	r2, [r7, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d803      	bhi.n	8006d52 <HAL_SPI_Receive+0x19c>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d50:	d102      	bne.n	8006d58 <HAL_SPI_Receive+0x1a2>
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d106      	bne.n	8006d66 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006d64:	e055      	b.n	8006e12 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1c4      	bne.n	8006cfc <HAL_SPI_Receive+0x146>
 8006d72:	e038      	b.n	8006de6 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d115      	bne.n	8006dae <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68da      	ldr	r2, [r3, #12]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8c:	b292      	uxth	r2, r2
 8006d8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d94:	1c9a      	adds	r2, r3, #2
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	3b01      	subs	r3, #1
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006dac:	e015      	b.n	8006dda <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dae:	f7fc f9cd 	bl	800314c <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	683a      	ldr	r2, [r7, #0]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d803      	bhi.n	8006dc6 <HAL_SPI_Receive+0x210>
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc4:	d102      	bne.n	8006dcc <HAL_SPI_Receive+0x216>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d106      	bne.n	8006dda <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006dd8:	e01b      	b.n	8006e12 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1c6      	bne.n	8006d74 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f000 fffe 	bl	8007dec <SPI_EndRxTransaction>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d002      	beq.n	8006dfc <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d002      	beq.n	8006e0a <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	75fb      	strb	r3, [r7, #23]
 8006e08:	e003      	b.n	8006e12 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3718      	adds	r7, #24
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08a      	sub	sp, #40	; 0x28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006e32:	2301      	movs	r3, #1
 8006e34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006e36:	2300      	movs	r3, #0
 8006e38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_SPI_TransmitReceive+0x26>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e20a      	b.n	8007260 <HAL_SPI_TransmitReceive+0x43c>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e52:	f7fc f97b 	bl	800314c <HAL_GetTick>
 8006e56:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006e5e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006e66:	887b      	ldrh	r3, [r7, #2]
 8006e68:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006e6a:	887b      	ldrh	r3, [r7, #2]
 8006e6c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e6e:	7efb      	ldrb	r3, [r7, #27]
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d00e      	beq.n	8006e92 <HAL_SPI_TransmitReceive+0x6e>
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e7a:	d106      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d102      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x66>
 8006e84:	7efb      	ldrb	r3, [r7, #27]
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d003      	beq.n	8006e92 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006e90:	e1e0      	b.n	8007254 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d005      	beq.n	8006ea4 <HAL_SPI_TransmitReceive+0x80>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d002      	beq.n	8006ea4 <HAL_SPI_TransmitReceive+0x80>
 8006e9e:	887b      	ldrh	r3, [r7, #2]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d103      	bne.n	8006eac <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006eaa:	e1d3      	b.n	8007254 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b04      	cmp	r3, #4
 8006eb6:	d003      	beq.n	8006ec0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2205      	movs	r2, #5
 8006ebc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	887a      	ldrh	r2, [r7, #2]
 8006ed0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	887a      	ldrh	r2, [r7, #2]
 8006ed8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	887a      	ldrh	r2, [r7, #2]
 8006ee6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	887a      	ldrh	r2, [r7, #2]
 8006eec:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006f02:	d802      	bhi.n	8006f0a <HAL_SPI_TransmitReceive+0xe6>
 8006f04:	8a3b      	ldrh	r3, [r7, #16]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d908      	bls.n	8006f1c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685a      	ldr	r2, [r3, #4]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f18:	605a      	str	r2, [r3, #4]
 8006f1a:	e007      	b.n	8006f2c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f2a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f36:	2b40      	cmp	r3, #64	; 0x40
 8006f38:	d007      	beq.n	8006f4a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006f52:	f240 8081 	bls.w	8007058 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d002      	beq.n	8006f64 <HAL_SPI_TransmitReceive+0x140>
 8006f5e:	8a7b      	ldrh	r3, [r7, #18]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d16d      	bne.n	8007040 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f68:	881a      	ldrh	r2, [r3, #0]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f74:	1c9a      	adds	r2, r3, #2
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f88:	e05a      	b.n	8007040 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d11b      	bne.n	8006fd0 <HAL_SPI_TransmitReceive+0x1ac>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d016      	beq.n	8006fd0 <HAL_SPI_TransmitReceive+0x1ac>
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d113      	bne.n	8006fd0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fac:	881a      	ldrh	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb8:	1c9a      	adds	r2, r3, #2
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d11c      	bne.n	8007018 <HAL_SPI_TransmitReceive+0x1f4>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d016      	beq.n	8007018 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68da      	ldr	r2, [r3, #12]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff4:	b292      	uxth	r2, r2
 8006ff6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffc:	1c9a      	adds	r2, r3, #2
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007008:	b29b      	uxth	r3, r3
 800700a:	3b01      	subs	r3, #1
 800700c:	b29a      	uxth	r2, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007014:	2301      	movs	r3, #1
 8007016:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007018:	f7fc f898 	bl	800314c <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007024:	429a      	cmp	r2, r3
 8007026:	d80b      	bhi.n	8007040 <HAL_SPI_TransmitReceive+0x21c>
 8007028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702e:	d007      	beq.n	8007040 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007030:	2303      	movs	r3, #3
 8007032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800703e:	e109      	b.n	8007254 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007044:	b29b      	uxth	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d19f      	bne.n	8006f8a <HAL_SPI_TransmitReceive+0x166>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d199      	bne.n	8006f8a <HAL_SPI_TransmitReceive+0x166>
 8007056:	e0e3      	b.n	8007220 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <HAL_SPI_TransmitReceive+0x244>
 8007060:	8a7b      	ldrh	r3, [r7, #18]
 8007062:	2b01      	cmp	r3, #1
 8007064:	f040 80cf 	bne.w	8007206 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800706c:	b29b      	uxth	r3, r3
 800706e:	2b01      	cmp	r3, #1
 8007070:	d912      	bls.n	8007098 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007076:	881a      	ldrh	r2, [r3, #0]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007082:	1c9a      	adds	r2, r3, #2
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800708c:	b29b      	uxth	r3, r3
 800708e:	3b02      	subs	r3, #2
 8007090:	b29a      	uxth	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007096:	e0b6      	b.n	8007206 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	330c      	adds	r3, #12
 80070a2:	7812      	ldrb	r2, [r2, #0]
 80070a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	3b01      	subs	r3, #1
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070be:	e0a2      	b.n	8007206 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d134      	bne.n	8007138 <HAL_SPI_TransmitReceive+0x314>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d02f      	beq.n	8007138 <HAL_SPI_TransmitReceive+0x314>
 80070d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d12c      	bne.n	8007138 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d912      	bls.n	800710e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ec:	881a      	ldrh	r2, [r3, #0]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	1c9a      	adds	r2, r3, #2
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007102:	b29b      	uxth	r3, r3
 8007104:	3b02      	subs	r3, #2
 8007106:	b29a      	uxth	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800710c:	e012      	b.n	8007134 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	330c      	adds	r3, #12
 8007118:	7812      	ldrb	r2, [r2, #0]
 800711a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800712a:	b29b      	uxth	r3, r3
 800712c:	3b01      	subs	r3, #1
 800712e:	b29a      	uxth	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007134:	2300      	movs	r3, #0
 8007136:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b01      	cmp	r3, #1
 8007144:	d148      	bne.n	80071d8 <HAL_SPI_TransmitReceive+0x3b4>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800714c:	b29b      	uxth	r3, r3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d042      	beq.n	80071d8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b01      	cmp	r3, #1
 800715c:	d923      	bls.n	80071a6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68da      	ldr	r2, [r3, #12]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007168:	b292      	uxth	r2, r2
 800716a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007170:	1c9a      	adds	r2, r3, #2
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800717c:	b29b      	uxth	r3, r3
 800717e:	3b02      	subs	r3, #2
 8007180:	b29a      	uxth	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800718e:	b29b      	uxth	r3, r3
 8007190:	2b01      	cmp	r3, #1
 8007192:	d81f      	bhi.n	80071d4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685a      	ldr	r2, [r3, #4]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071a2:	605a      	str	r2, [r3, #4]
 80071a4:	e016      	b.n	80071d4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f103 020c 	add.w	r2, r3, #12
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	7812      	ldrb	r2, [r2, #0]
 80071b4:	b2d2      	uxtb	r2, r2
 80071b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071d4:	2301      	movs	r3, #1
 80071d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80071d8:	f7fb ffb8 	bl	800314c <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d803      	bhi.n	80071f0 <HAL_SPI_TransmitReceive+0x3cc>
 80071e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ee:	d102      	bne.n	80071f6 <HAL_SPI_TransmitReceive+0x3d2>
 80071f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d107      	bne.n	8007206 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8007204:	e026      	b.n	8007254 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800720a:	b29b      	uxth	r3, r3
 800720c:	2b00      	cmp	r3, #0
 800720e:	f47f af57 	bne.w	80070c0 <HAL_SPI_TransmitReceive+0x29c>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	f47f af50 	bne.w	80070c0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007220:	69fa      	ldr	r2, [r7, #28]
 8007222:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f000 fe39 	bl	8007e9c <SPI_EndRxTxTransaction>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d005      	beq.n	800723c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2220      	movs	r2, #32
 800723a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800724a:	e003      	b.n	8007254 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800725c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007260:	4618      	mov	r0, r3
 8007262:	3728      	adds	r7, #40	; 0x28
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007268:	b480      	push	{r7}
 800726a:	b087      	sub	sp, #28
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	4613      	mov	r3, r2
 8007274:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007276:	2300      	movs	r3, #0
 8007278:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <HAL_SPI_Transmit_IT+0x1e>
 8007280:	88fb      	ldrh	r3, [r7, #6]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d102      	bne.n	800728c <HAL_SPI_Transmit_IT+0x24>
  {
    errorcode = HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	75fb      	strb	r3, [r7, #23]
    goto error;
 800728a:	e06d      	b.n	8007368 <HAL_SPI_Transmit_IT+0x100>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b01      	cmp	r3, #1
 8007296:	d002      	beq.n	800729e <HAL_SPI_Transmit_IT+0x36>
  {
    errorcode = HAL_BUSY;
 8007298:	2302      	movs	r3, #2
 800729a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800729c:	e064      	b.n	8007368 <HAL_SPI_Transmit_IT+0x100>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d101      	bne.n	80072ac <HAL_SPI_Transmit_IT+0x44>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e05e      	b.n	800736a <HAL_SPI_Transmit_IT+0x102>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2203      	movs	r2, #3
 80072b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	88fa      	ldrh	r2, [r7, #6]
 80072cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	88fa      	ldrh	r2, [r7, #6]
 80072d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2200      	movs	r2, #0
 80072de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80072f8:	d903      	bls.n	8007302 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4a1e      	ldr	r2, [pc, #120]	; (8007378 <HAL_SPI_Transmit_IT+0x110>)
 80072fe:	651a      	str	r2, [r3, #80]	; 0x50
 8007300:	e002      	b.n	8007308 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4a1d      	ldr	r2, [pc, #116]	; (800737c <HAL_SPI_Transmit_IT+0x114>)
 8007306:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007310:	d10f      	bne.n	8007332 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007320:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007330:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733c:	2b40      	cmp	r3, #64	; 0x40
 800733e:	d007      	beq.n	8007350 <HAL_SPI_Transmit_IT+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800734e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8007366:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8007368:	7dfb      	ldrb	r3, [r7, #23]
}
 800736a:	4618      	mov	r0, r3
 800736c:	371c      	adds	r7, #28
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
 8007376:	bf00      	nop
 8007378:	08007b6b 	.word	0x08007b6b
 800737c:	08007b25 	.word	0x08007b25

08007380 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b086      	sub	sp, #24
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	4613      	mov	r3, r2
 800738c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	75fb      	strb	r3, [r7, #23]


  if (hspi->State != HAL_SPI_STATE_READY)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b01      	cmp	r3, #1
 800739c:	d002      	beq.n	80073a4 <HAL_SPI_Receive_IT+0x24>
  {
    errorcode = HAL_BUSY;
 800739e:	2302      	movs	r3, #2
 80073a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073a2:	e092      	b.n	80074ca <HAL_SPI_Receive_IT+0x14a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d110      	bne.n	80073ce <HAL_SPI_Receive_IT+0x4e>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073b4:	d10b      	bne.n	80073ce <HAL_SPI_Receive_IT+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2204      	movs	r2, #4
 80073ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80073be:	88fb      	ldrh	r3, [r7, #6]
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	68b9      	ldr	r1, [r7, #8]
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 f889 	bl	80074dc <HAL_SPI_TransmitReceive_IT>
 80073ca:	4603      	mov	r3, r0
 80073cc:	e07e      	b.n	80074cc <HAL_SPI_Receive_IT+0x14c>
  }


  if ((pData == NULL) || (Size == 0U))
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d002      	beq.n	80073da <HAL_SPI_Receive_IT+0x5a>
 80073d4:	88fb      	ldrh	r3, [r7, #6]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d102      	bne.n	80073e0 <HAL_SPI_Receive_IT+0x60>
  {
    errorcode = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073de:	e074      	b.n	80074ca <HAL_SPI_Receive_IT+0x14a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d101      	bne.n	80073ee <HAL_SPI_Receive_IT+0x6e>
 80073ea:	2302      	movs	r3, #2
 80073ec:	e06e      	b.n	80074cc <HAL_SPI_Receive_IT+0x14c>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2204      	movs	r2, #4
 80073fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	88fa      	ldrh	r2, [r7, #6]
 800740e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	88fa      	ldrh	r2, [r7, #6]
 8007416:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800743a:	d90b      	bls.n	8007454 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	685a      	ldr	r2, [r3, #4]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800744a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4a21      	ldr	r2, [pc, #132]	; (80074d4 <HAL_SPI_Receive_IT+0x154>)
 8007450:	64da      	str	r2, [r3, #76]	; 0x4c
 8007452:	e00a      	b.n	800746a <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685a      	ldr	r2, [r3, #4]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007462:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4a1c      	ldr	r2, [pc, #112]	; (80074d8 <HAL_SPI_Receive_IT+0x158>)
 8007468:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007472:	d10f      	bne.n	8007494 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007482:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007492:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749e:	2b40      	cmp	r3, #64	; 0x40
 80074a0:	d007      	beq.n	80074b2 <HAL_SPI_Receive_IT+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074b0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80074c8:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 80074ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	08007ad9 	.word	0x08007ad9
 80074d8:	08007a89 	.word	0x08007a89

080074dc <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80074dc:	b480      	push	{r7}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
 80074e8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80074f4:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80074fc:	7dbb      	ldrb	r3, [r7, #22]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d00d      	beq.n	800751e <HAL_SPI_TransmitReceive_IT+0x42>
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007508:	d106      	bne.n	8007518 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d102      	bne.n	8007518 <HAL_SPI_TransmitReceive_IT+0x3c>
 8007512:	7dbb      	ldrb	r3, [r7, #22]
 8007514:	2b04      	cmp	r3, #4
 8007516:	d002      	beq.n	800751e <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8007518:	2302      	movs	r3, #2
 800751a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800751c:	e07d      	b.n	800761a <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d005      	beq.n	8007530 <HAL_SPI_TransmitReceive_IT+0x54>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_SPI_TransmitReceive_IT+0x54>
 800752a:	887b      	ldrh	r3, [r7, #2]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d102      	bne.n	8007536 <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007534:	e071      	b.n	800761a <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800753c:	2b01      	cmp	r3, #1
 800753e:	d101      	bne.n	8007544 <HAL_SPI_TransmitReceive_IT+0x68>
 8007540:	2302      	movs	r3, #2
 8007542:	e06b      	b.n	800761c <HAL_SPI_TransmitReceive_IT+0x140>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b04      	cmp	r3, #4
 8007556:	d003      	beq.n	8007560 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2205      	movs	r2, #5
 800755c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	887a      	ldrh	r2, [r7, #2]
 8007570:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	887a      	ldrh	r2, [r7, #2]
 8007576:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	887a      	ldrh	r2, [r7, #2]
 8007582:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	887a      	ldrh	r2, [r7, #2]
 800758a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007596:	d906      	bls.n	80075a6 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	4a23      	ldr	r2, [pc, #140]	; (8007628 <HAL_SPI_TransmitReceive_IT+0x14c>)
 800759c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	4a22      	ldr	r2, [pc, #136]	; (800762c <HAL_SPI_TransmitReceive_IT+0x150>)
 80075a2:	651a      	str	r2, [r3, #80]	; 0x50
 80075a4:	e005      	b.n	80075b2 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	4a21      	ldr	r2, [pc, #132]	; (8007630 <HAL_SPI_TransmitReceive_IT+0x154>)
 80075aa:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4a21      	ldr	r2, [pc, #132]	; (8007634 <HAL_SPI_TransmitReceive_IT+0x158>)
 80075b0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80075ba:	d802      	bhi.n	80075c2 <HAL_SPI_TransmitReceive_IT+0xe6>
 80075bc:	887b      	ldrh	r3, [r7, #2]
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d908      	bls.n	80075d4 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80075d0:	605a      	str	r2, [r3, #4]
 80075d2:	e007      	b.n	80075e4 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80075e2:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ee:	2b40      	cmp	r3, #64	; 0x40
 80075f0:	d007      	beq.n	8007602 <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007600:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	685a      	ldr	r2, [r3, #4]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8007618:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 800761a:	7dfb      	ldrb	r3, [r7, #23]
}
 800761c:	4618      	mov	r0, r3
 800761e:	371c      	adds	r7, #28
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr
 8007628:	080079c3 	.word	0x080079c3
 800762c:	08007a29 	.word	0x08007a29
 8007630:	08007873 	.word	0x08007873
 8007634:	08007931 	.word	0x08007931

08007638 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b088      	sub	sp, #32
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10e      	bne.n	8007678 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007660:	2b00      	cmp	r3, #0
 8007662:	d009      	beq.n	8007678 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766a:	2b00      	cmp	r3, #0
 800766c:	d004      	beq.n	8007678 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	4798      	blx	r3
    return;
 8007676:	e0ce      	b.n	8007816 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	f003 0302 	and.w	r3, r3, #2
 800767e:	2b00      	cmp	r3, #0
 8007680:	d009      	beq.n	8007696 <HAL_SPI_IRQHandler+0x5e>
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007688:	2b00      	cmp	r3, #0
 800768a:	d004      	beq.n	8007696 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
    return;
 8007694:	e0bf      	b.n	8007816 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10a      	bne.n	80076b6 <HAL_SPI_IRQHandler+0x7e>
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d105      	bne.n	80076b6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 80b0 	beq.w	8007816 <HAL_SPI_IRQHandler+0x1de>
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	f003 0320 	and.w	r3, r3, #32
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 80aa 	beq.w	8007816 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d023      	beq.n	8007714 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	2b03      	cmp	r3, #3
 80076d6:	d011      	beq.n	80076fc <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076dc:	f043 0204 	orr.w	r2, r3, #4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	617b      	str	r3, [r7, #20]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	617b      	str	r3, [r7, #20]
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	e00b      	b.n	8007714 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076fc:	2300      	movs	r3, #0
 80076fe:	613b      	str	r3, [r7, #16]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	613b      	str	r3, [r7, #16]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	613b      	str	r3, [r7, #16]
 8007710:	693b      	ldr	r3, [r7, #16]
        return;
 8007712:	e080      	b.n	8007816 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	f003 0320 	and.w	r3, r3, #32
 800771a:	2b00      	cmp	r3, #0
 800771c:	d014      	beq.n	8007748 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007722:	f043 0201 	orr.w	r2, r3, #1
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800772a:	2300      	movs	r3, #0
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	60fb      	str	r3, [r7, #12]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00c      	beq.n	800776c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007756:	f043 0208 	orr.w	r2, r3, #8
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800775e:	2300      	movs	r3, #0
 8007760:	60bb      	str	r3, [r7, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	60bb      	str	r3, [r7, #8]
 800776a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007770:	2b00      	cmp	r3, #0
 8007772:	d04f      	beq.n	8007814 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007782:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	f003 0302 	and.w	r3, r3, #2
 8007792:	2b00      	cmp	r3, #0
 8007794:	d104      	bne.n	80077a0 <HAL_SPI_IRQHandler+0x168>
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d034      	beq.n	800780a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0203 	bic.w	r2, r2, #3
 80077ae:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d011      	beq.n	80077dc <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077bc:	4a17      	ldr	r2, [pc, #92]	; (800781c <HAL_SPI_IRQHandler+0x1e4>)
 80077be:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7fb ff41 	bl	800364c <HAL_DMA_Abort_IT>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d005      	beq.n	80077dc <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d016      	beq.n	8007812 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077e8:	4a0c      	ldr	r2, [pc, #48]	; (800781c <HAL_SPI_IRQHandler+0x1e4>)
 80077ea:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fb ff2b 	bl	800364c <HAL_DMA_Abort_IT>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007800:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007808:	e003      	b.n	8007812 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f812 	bl	8007834 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007810:	e000      	b.n	8007814 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007812:	bf00      	nop
    return;
 8007814:	bf00      	nop
  }
}
 8007816:	3720      	adds	r7, #32
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	08007849 	.word	0x08007849

08007820 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007854:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2200      	movs	r2, #0
 800785a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f7ff ffe5 	bl	8007834 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800786a:	bf00      	nop
 800786c:	3710      	adds	r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b082      	sub	sp, #8
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007880:	b29b      	uxth	r3, r3
 8007882:	2b01      	cmp	r3, #1
 8007884:	d923      	bls.n	80078ce <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68da      	ldr	r2, [r3, #12]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007890:	b292      	uxth	r2, r2
 8007892:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007898:	1c9a      	adds	r2, r3, #2
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	3b02      	subs	r3, #2
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d11f      	bne.n	80078fc <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078ca:	605a      	str	r2, [r3, #4]
 80078cc:	e016      	b.n	80078fc <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f103 020c 	add.w	r2, r3, #12
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078da:	7812      	ldrb	r2, [r2, #0]
 80078dc:	b2d2      	uxtb	r2, r2
 80078de:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b01      	subs	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007902:	b29b      	uxth	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10f      	bne.n	8007928 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007916:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800791c:	b29b      	uxth	r3, r3
 800791e:	2b00      	cmp	r3, #0
 8007920:	d102      	bne.n	8007928 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 fb00 	bl	8007f28 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007928:	bf00      	nop
 800792a:	3708      	adds	r7, #8
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800793c:	b29b      	uxth	r3, r3
 800793e:	2b01      	cmp	r3, #1
 8007940:	d912      	bls.n	8007968 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	881a      	ldrh	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007952:	1c9a      	adds	r2, r3, #2
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800795c:	b29b      	uxth	r3, r3
 800795e:	3b02      	subs	r3, #2
 8007960:	b29a      	uxth	r2, r3
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007966:	e012      	b.n	800798e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	330c      	adds	r3, #12
 8007972:	7812      	ldrb	r2, [r2, #0]
 8007974:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007984:	b29b      	uxth	r3, r3
 8007986:	3b01      	subs	r3, #1
 8007988:	b29a      	uxth	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007992:	b29b      	uxth	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	d110      	bne.n	80079ba <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079a6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d102      	bne.n	80079ba <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fab7 	bl	8007f28 <SPI_CloseRxTx_ISR>
    }
  }
}
 80079ba:	bf00      	nop
 80079bc:	3708      	adds	r7, #8
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68da      	ldr	r2, [r3, #12]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d4:	b292      	uxth	r2, r2
 80079d6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079dc:	1c9a      	adds	r2, r3, #2
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	3b01      	subs	r3, #1
 80079ec:	b29a      	uxth	r2, r3
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10f      	bne.n	8007a20 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a0e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d102      	bne.n	8007a20 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 fa84 	bl	8007f28 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007a20:	bf00      	nop
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a34:	881a      	ldrh	r2, [r3, #0]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a40:	1c9a      	adds	r2, r3, #2
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	b29a      	uxth	r2, r3
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d110      	bne.n	8007a80 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a6c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d102      	bne.n	8007a80 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fa54 	bl	8007f28 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f103 020c 	add.w	r2, r3, #12
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9c:	7812      	ldrb	r2, [r2, #0]
 8007a9e:	b2d2      	uxtb	r2, r2
 8007aa0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa6:	1c5a      	adds	r2, r3, #1
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d102      	bne.n	8007ad0 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fa6e 	bl	8007fac <SPI_CloseRx_ISR>
  }
}
 8007ad0:	bf00      	nop
 8007ad2:	3708      	adds	r7, #8
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68da      	ldr	r2, [r3, #12]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aea:	b292      	uxth	r2, r2
 8007aec:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af2:	1c9a      	adds	r2, r3, #2
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	3b01      	subs	r3, #1
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d102      	bne.n	8007b1c <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fa48 	bl	8007fac <SPI_CloseRx_ISR>
  }
}
 8007b1c:	bf00      	nop
 8007b1e:	3708      	adds	r7, #8
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	330c      	adds	r3, #12
 8007b36:	7812      	ldrb	r2, [r2, #0]
 8007b38:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d102      	bne.n	8007b62 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fa55 	bl	800800c <SPI_CloseTx_ISR>
  }
}
 8007b62:	bf00      	nop
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b082      	sub	sp, #8
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b76:	881a      	ldrh	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b82:	1c9a      	adds	r2, r3, #2
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d102      	bne.n	8007ba6 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 fa33 	bl	800800c <SPI_CloseTx_ISR>
  }
}
 8007ba6:	bf00      	nop
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
	...

08007bb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b088      	sub	sp, #32
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	603b      	str	r3, [r7, #0]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007bc0:	f7fb fac4 	bl	800314c <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc8:	1a9b      	subs	r3, r3, r2
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	4413      	add	r3, r2
 8007bce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007bd0:	f7fb fabc 	bl	800314c <HAL_GetTick>
 8007bd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007bd6:	4b39      	ldr	r3, [pc, #228]	; (8007cbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	015b      	lsls	r3, r3, #5
 8007bdc:	0d1b      	lsrs	r3, r3, #20
 8007bde:	69fa      	ldr	r2, [r7, #28]
 8007be0:	fb02 f303 	mul.w	r3, r2, r3
 8007be4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007be6:	e054      	b.n	8007c92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bee:	d050      	beq.n	8007c92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007bf0:	f7fb faac 	bl	800314c <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	69bb      	ldr	r3, [r7, #24]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	69fa      	ldr	r2, [r7, #28]
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d902      	bls.n	8007c06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d13d      	bne.n	8007c82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	685a      	ldr	r2, [r3, #4]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007c14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c1e:	d111      	bne.n	8007c44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c28:	d004      	beq.n	8007c34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c32:	d107      	bne.n	8007c44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c4c:	d10f      	bne.n	8007c6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c5c:	601a      	str	r2, [r3, #0]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e017      	b.n	8007cb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d101      	bne.n	8007c8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689a      	ldr	r2, [r3, #8]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	bf0c      	ite	eq
 8007ca2:	2301      	moveq	r3, #1
 8007ca4:	2300      	movne	r3, #0
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	461a      	mov	r2, r3
 8007caa:	79fb      	ldrb	r3, [r7, #7]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d19b      	bne.n	8007be8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3720      	adds	r7, #32
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	200000ac 	.word	0x200000ac

08007cc0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08a      	sub	sp, #40	; 0x28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007cd2:	f7fb fa3b 	bl	800314c <HAL_GetTick>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	1a9b      	subs	r3, r3, r2
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	4413      	add	r3, r2
 8007ce0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007ce2:	f7fb fa33 	bl	800314c <HAL_GetTick>
 8007ce6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	330c      	adds	r3, #12
 8007cee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007cf0:	4b3d      	ldr	r3, [pc, #244]	; (8007de8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	00da      	lsls	r2, r3, #3
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	0d1b      	lsrs	r3, r3, #20
 8007d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d02:	fb02 f303 	mul.w	r3, r2, r3
 8007d06:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007d08:	e060      	b.n	8007dcc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007d10:	d107      	bne.n	8007d22 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d104      	bne.n	8007d22 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007d20:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d28:	d050      	beq.n	8007dcc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d2a:	f7fb fa0f 	bl	800314c <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	6a3b      	ldr	r3, [r7, #32]
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d902      	bls.n	8007d40 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d13d      	bne.n	8007dbc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d4e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d58:	d111      	bne.n	8007d7e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d62:	d004      	beq.n	8007d6e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d6c:	d107      	bne.n	8007d7e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d7c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d86:	d10f      	bne.n	8007da8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007da6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	e010      	b.n	8007dde <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689a      	ldr	r2, [r3, #8]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d196      	bne.n	8007d0a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3728      	adds	r7, #40	; 0x28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	200000ac 	.word	0x200000ac

08007dec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af02      	add	r7, sp, #8
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e00:	d111      	bne.n	8007e26 <SPI_EndRxTransaction+0x3a>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e0a:	d004      	beq.n	8007e16 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e14:	d107      	bne.n	8007e26 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e24:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	9300      	str	r3, [sp, #0]
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2180      	movs	r1, #128	; 0x80
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f7ff febd 	bl	8007bb0 <SPI_WaitFlagStateUntilTimeout>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d007      	beq.n	8007e4c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e40:	f043 0220 	orr.w	r2, r3, #32
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e023      	b.n	8007e94 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e54:	d11d      	bne.n	8007e92 <SPI_EndRxTransaction+0xa6>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e5e:	d004      	beq.n	8007e6a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e68:	d113      	bne.n	8007e92 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	9300      	str	r3, [sp, #0]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f7ff ff22 	bl	8007cc0 <SPI_WaitFifoStateUntilTimeout>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d007      	beq.n	8007e92 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e86:	f043 0220 	orr.w	r2, r3, #32
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e000      	b.n	8007e94 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f7ff ff03 	bl	8007cc0 <SPI_WaitFifoStateUntilTimeout>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ec4:	f043 0220 	orr.w	r2, r3, #32
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e027      	b.n	8007f20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	2180      	movs	r1, #128	; 0x80
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f7ff fe68 	bl	8007bb0 <SPI_WaitFlagStateUntilTimeout>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d007      	beq.n	8007ef6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eea:	f043 0220 	orr.w	r2, r3, #32
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e014      	b.n	8007f20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f7ff fedc 	bl	8007cc0 <SPI_WaitFifoStateUntilTimeout>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d007      	beq.n	8007f1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f12:	f043 0220 	orr.w	r2, r3, #32
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e000      	b.n	8007f20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3710      	adds	r7, #16
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f30:	f7fb f90c 	bl	800314c <HAL_GetTick>
 8007f34:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f022 0220 	bic.w	r2, r2, #32
 8007f44:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	2164      	movs	r1, #100	; 0x64
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7ff ffa6 	bl	8007e9c <SPI_EndRxTxTransaction>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d005      	beq.n	8007f62 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f5a:	f043 0220 	orr.w	r2, r3, #32
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d115      	bne.n	8007f96 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b04      	cmp	r3, #4
 8007f74:	d107      	bne.n	8007f86 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f003 f904 	bl	800b18c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007f84:	e00e      	b.n	8007fa4 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7ff fc46 	bl	8007820 <HAL_SPI_TxRxCpltCallback>
}
 8007f94:	e006      	b.n	8007fa4 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f7ff fc48 	bl	8007834 <HAL_SPI_ErrorCallback>
}
 8007fa4:	bf00      	nop
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	685a      	ldr	r2, [r3, #4]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007fc2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007fc4:	f7fb f8c2 	bl	800314c <HAL_GetTick>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	461a      	mov	r2, r3
 8007fcc:	2164      	movs	r1, #100	; 0x64
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f7ff ff0c 	bl	8007dec <SPI_EndRxTransaction>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d005      	beq.n	8007fe6 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fde:	f043 0220 	orr.w	r2, r3, #32
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d103      	bne.n	8007ffe <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f003 f8c8 	bl	800b18c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007ffc:	e002      	b.n	8008004 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f7ff fc18 	bl	8007834 <HAL_SPI_ErrorCallback>
}
 8008004:	bf00      	nop
 8008006:	3708      	adds	r7, #8
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008014:	f7fb f89a 	bl	800314c <HAL_GetTick>
 8008018:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	685a      	ldr	r2, [r3, #4]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008028:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	2164      	movs	r1, #100	; 0x64
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f7ff ff34 	bl	8007e9c <SPI_EndRxTxTransaction>
 8008034:	4603      	mov	r3, r0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d005      	beq.n	8008046 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803e:	f043 0220 	orr.w	r2, r3, #32
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10a      	bne.n	8008064 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800804e:	2300      	movs	r3, #0
 8008050:	60bb      	str	r3, [r7, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	60bb      	str	r3, [r7, #8]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	60bb      	str	r3, [r7, #8]
 8008062:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008070:	2b00      	cmp	r3, #0
 8008072:	d003      	beq.n	800807c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f7ff fbdd 	bl	8007834 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800807a:	e002      	b.n	8008082 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f003 f899 	bl	800b1b4 <HAL_SPI_TxCpltCallback>
}
 8008082:	bf00      	nop
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b082      	sub	sp, #8
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e040      	b.n	800811e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d106      	bne.n	80080b2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f7fa fd6d 	bl	8002b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2224      	movs	r2, #36	; 0x24
 80080b6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f022 0201 	bic.w	r2, r2, #1
 80080c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d002      	beq.n	80080d6 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fb6b 	bl	80087ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 f8b0 	bl	800823c <UART_SetConfig>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d101      	bne.n	80080e6 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e01b      	b.n	800811e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	685a      	ldr	r2, [r3, #4]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689a      	ldr	r2, [r3, #8]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008104:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f042 0201 	orr.w	r2, r2, #1
 8008114:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 fbea 	bl	80088f0 <UART_CheckIdleState>
 800811c:	4603      	mov	r3, r0
}
 800811e:	4618      	mov	r0, r3
 8008120:	3708      	adds	r7, #8
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}

08008126 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b08a      	sub	sp, #40	; 0x28
 800812a:	af02      	add	r7, sp, #8
 800812c:	60f8      	str	r0, [r7, #12]
 800812e:	60b9      	str	r1, [r7, #8]
 8008130:	603b      	str	r3, [r7, #0]
 8008132:	4613      	mov	r3, r2
 8008134:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800813a:	2b20      	cmp	r3, #32
 800813c:	d178      	bne.n	8008230 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d002      	beq.n	800814a <HAL_UART_Transmit+0x24>
 8008144:	88fb      	ldrh	r3, [r7, #6]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d101      	bne.n	800814e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e071      	b.n	8008232 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2221      	movs	r2, #33	; 0x21
 800815a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800815c:	f7fa fff6 	bl	800314c <HAL_GetTick>
 8008160:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	88fa      	ldrh	r2, [r7, #6]
 8008166:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	88fa      	ldrh	r2, [r7, #6]
 800816e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800817a:	d108      	bne.n	800818e <HAL_UART_Transmit+0x68>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008184:	2300      	movs	r3, #0
 8008186:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	61bb      	str	r3, [r7, #24]
 800818c:	e003      	b.n	8008196 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008192:	2300      	movs	r3, #0
 8008194:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008196:	e030      	b.n	80081fa <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	2200      	movs	r2, #0
 80081a0:	2180      	movs	r1, #128	; 0x80
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f000 fc4c 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d004      	beq.n	80081b8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2220      	movs	r2, #32
 80081b2:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	e03c      	b.n	8008232 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d10b      	bne.n	80081d6 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	881a      	ldrh	r2, [r3, #0]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081ca:	b292      	uxth	r2, r2
 80081cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	3302      	adds	r3, #2
 80081d2:	61bb      	str	r3, [r7, #24]
 80081d4:	e008      	b.n	80081e8 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	781a      	ldrb	r2, [r3, #0]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	b292      	uxth	r2, r2
 80081e0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	3301      	adds	r3, #1
 80081e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008200:	b29b      	uxth	r3, r3
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1c8      	bne.n	8008198 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	2200      	movs	r2, #0
 800820e:	2140      	movs	r1, #64	; 0x40
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f000 fc15 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d004      	beq.n	8008226 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2220      	movs	r2, #32
 8008220:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e005      	b.n	8008232 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2220      	movs	r2, #32
 800822a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800822c:	2300      	movs	r3, #0
 800822e:	e000      	b.n	8008232 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008230:	2302      	movs	r3, #2
  }
}
 8008232:	4618      	mov	r0, r3
 8008234:	3720      	adds	r7, #32
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
	...

0800823c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800823c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008240:	b08a      	sub	sp, #40	; 0x28
 8008242:	af00      	add	r7, sp, #0
 8008244:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008246:	2300      	movs	r3, #0
 8008248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	689a      	ldr	r2, [r3, #8]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	431a      	orrs	r2, r3
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	431a      	orrs	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	69db      	ldr	r3, [r3, #28]
 8008260:	4313      	orrs	r3, r2
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	4ba4      	ldr	r3, [pc, #656]	; (80084fc <UART_SetConfig+0x2c0>)
 800826c:	4013      	ands	r3, r2
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	6812      	ldr	r2, [r2, #0]
 8008272:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008274:	430b      	orrs	r3, r1
 8008276:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	68da      	ldr	r2, [r3, #12]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a99      	ldr	r2, [pc, #612]	; (8008500 <UART_SetConfig+0x2c4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d004      	beq.n	80082a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082a4:	4313      	orrs	r3, r2
 80082a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082b8:	430a      	orrs	r2, r1
 80082ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a90      	ldr	r2, [pc, #576]	; (8008504 <UART_SetConfig+0x2c8>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d126      	bne.n	8008314 <UART_SetConfig+0xd8>
 80082c6:	4b90      	ldr	r3, [pc, #576]	; (8008508 <UART_SetConfig+0x2cc>)
 80082c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082cc:	f003 0303 	and.w	r3, r3, #3
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d81b      	bhi.n	800830c <UART_SetConfig+0xd0>
 80082d4:	a201      	add	r2, pc, #4	; (adr r2, 80082dc <UART_SetConfig+0xa0>)
 80082d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082da:	bf00      	nop
 80082dc:	080082ed 	.word	0x080082ed
 80082e0:	080082fd 	.word	0x080082fd
 80082e4:	080082f5 	.word	0x080082f5
 80082e8:	08008305 	.word	0x08008305
 80082ec:	2301      	movs	r3, #1
 80082ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082f2:	e116      	b.n	8008522 <UART_SetConfig+0x2e6>
 80082f4:	2302      	movs	r3, #2
 80082f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082fa:	e112      	b.n	8008522 <UART_SetConfig+0x2e6>
 80082fc:	2304      	movs	r3, #4
 80082fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008302:	e10e      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008304:	2308      	movs	r3, #8
 8008306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800830a:	e10a      	b.n	8008522 <UART_SetConfig+0x2e6>
 800830c:	2310      	movs	r3, #16
 800830e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008312:	e106      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a7c      	ldr	r2, [pc, #496]	; (800850c <UART_SetConfig+0x2d0>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d138      	bne.n	8008390 <UART_SetConfig+0x154>
 800831e:	4b7a      	ldr	r3, [pc, #488]	; (8008508 <UART_SetConfig+0x2cc>)
 8008320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008324:	f003 030c 	and.w	r3, r3, #12
 8008328:	2b0c      	cmp	r3, #12
 800832a:	d82d      	bhi.n	8008388 <UART_SetConfig+0x14c>
 800832c:	a201      	add	r2, pc, #4	; (adr r2, 8008334 <UART_SetConfig+0xf8>)
 800832e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008332:	bf00      	nop
 8008334:	08008369 	.word	0x08008369
 8008338:	08008389 	.word	0x08008389
 800833c:	08008389 	.word	0x08008389
 8008340:	08008389 	.word	0x08008389
 8008344:	08008379 	.word	0x08008379
 8008348:	08008389 	.word	0x08008389
 800834c:	08008389 	.word	0x08008389
 8008350:	08008389 	.word	0x08008389
 8008354:	08008371 	.word	0x08008371
 8008358:	08008389 	.word	0x08008389
 800835c:	08008389 	.word	0x08008389
 8008360:	08008389 	.word	0x08008389
 8008364:	08008381 	.word	0x08008381
 8008368:	2300      	movs	r3, #0
 800836a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800836e:	e0d8      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008370:	2302      	movs	r3, #2
 8008372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008376:	e0d4      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008378:	2304      	movs	r3, #4
 800837a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800837e:	e0d0      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008380:	2308      	movs	r3, #8
 8008382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008386:	e0cc      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008388:	2310      	movs	r3, #16
 800838a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800838e:	e0c8      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a5e      	ldr	r2, [pc, #376]	; (8008510 <UART_SetConfig+0x2d4>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d125      	bne.n	80083e6 <UART_SetConfig+0x1aa>
 800839a:	4b5b      	ldr	r3, [pc, #364]	; (8008508 <UART_SetConfig+0x2cc>)
 800839c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80083a4:	2b30      	cmp	r3, #48	; 0x30
 80083a6:	d016      	beq.n	80083d6 <UART_SetConfig+0x19a>
 80083a8:	2b30      	cmp	r3, #48	; 0x30
 80083aa:	d818      	bhi.n	80083de <UART_SetConfig+0x1a2>
 80083ac:	2b20      	cmp	r3, #32
 80083ae:	d00a      	beq.n	80083c6 <UART_SetConfig+0x18a>
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d814      	bhi.n	80083de <UART_SetConfig+0x1a2>
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d002      	beq.n	80083be <UART_SetConfig+0x182>
 80083b8:	2b10      	cmp	r3, #16
 80083ba:	d008      	beq.n	80083ce <UART_SetConfig+0x192>
 80083bc:	e00f      	b.n	80083de <UART_SetConfig+0x1a2>
 80083be:	2300      	movs	r3, #0
 80083c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083c4:	e0ad      	b.n	8008522 <UART_SetConfig+0x2e6>
 80083c6:	2302      	movs	r3, #2
 80083c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083cc:	e0a9      	b.n	8008522 <UART_SetConfig+0x2e6>
 80083ce:	2304      	movs	r3, #4
 80083d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083d4:	e0a5      	b.n	8008522 <UART_SetConfig+0x2e6>
 80083d6:	2308      	movs	r3, #8
 80083d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083dc:	e0a1      	b.n	8008522 <UART_SetConfig+0x2e6>
 80083de:	2310      	movs	r3, #16
 80083e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083e4:	e09d      	b.n	8008522 <UART_SetConfig+0x2e6>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a4a      	ldr	r2, [pc, #296]	; (8008514 <UART_SetConfig+0x2d8>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d125      	bne.n	800843c <UART_SetConfig+0x200>
 80083f0:	4b45      	ldr	r3, [pc, #276]	; (8008508 <UART_SetConfig+0x2cc>)
 80083f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80083fa:	2bc0      	cmp	r3, #192	; 0xc0
 80083fc:	d016      	beq.n	800842c <UART_SetConfig+0x1f0>
 80083fe:	2bc0      	cmp	r3, #192	; 0xc0
 8008400:	d818      	bhi.n	8008434 <UART_SetConfig+0x1f8>
 8008402:	2b80      	cmp	r3, #128	; 0x80
 8008404:	d00a      	beq.n	800841c <UART_SetConfig+0x1e0>
 8008406:	2b80      	cmp	r3, #128	; 0x80
 8008408:	d814      	bhi.n	8008434 <UART_SetConfig+0x1f8>
 800840a:	2b00      	cmp	r3, #0
 800840c:	d002      	beq.n	8008414 <UART_SetConfig+0x1d8>
 800840e:	2b40      	cmp	r3, #64	; 0x40
 8008410:	d008      	beq.n	8008424 <UART_SetConfig+0x1e8>
 8008412:	e00f      	b.n	8008434 <UART_SetConfig+0x1f8>
 8008414:	2300      	movs	r3, #0
 8008416:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800841a:	e082      	b.n	8008522 <UART_SetConfig+0x2e6>
 800841c:	2302      	movs	r3, #2
 800841e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008422:	e07e      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008424:	2304      	movs	r3, #4
 8008426:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800842a:	e07a      	b.n	8008522 <UART_SetConfig+0x2e6>
 800842c:	2308      	movs	r3, #8
 800842e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008432:	e076      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008434:	2310      	movs	r3, #16
 8008436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800843a:	e072      	b.n	8008522 <UART_SetConfig+0x2e6>
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a35      	ldr	r2, [pc, #212]	; (8008518 <UART_SetConfig+0x2dc>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d12a      	bne.n	800849c <UART_SetConfig+0x260>
 8008446:	4b30      	ldr	r3, [pc, #192]	; (8008508 <UART_SetConfig+0x2cc>)
 8008448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800844c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008450:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008454:	d01a      	beq.n	800848c <UART_SetConfig+0x250>
 8008456:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800845a:	d81b      	bhi.n	8008494 <UART_SetConfig+0x258>
 800845c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008460:	d00c      	beq.n	800847c <UART_SetConfig+0x240>
 8008462:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008466:	d815      	bhi.n	8008494 <UART_SetConfig+0x258>
 8008468:	2b00      	cmp	r3, #0
 800846a:	d003      	beq.n	8008474 <UART_SetConfig+0x238>
 800846c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008470:	d008      	beq.n	8008484 <UART_SetConfig+0x248>
 8008472:	e00f      	b.n	8008494 <UART_SetConfig+0x258>
 8008474:	2300      	movs	r3, #0
 8008476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800847a:	e052      	b.n	8008522 <UART_SetConfig+0x2e6>
 800847c:	2302      	movs	r3, #2
 800847e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008482:	e04e      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008484:	2304      	movs	r3, #4
 8008486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800848a:	e04a      	b.n	8008522 <UART_SetConfig+0x2e6>
 800848c:	2308      	movs	r3, #8
 800848e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008492:	e046      	b.n	8008522 <UART_SetConfig+0x2e6>
 8008494:	2310      	movs	r3, #16
 8008496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800849a:	e042      	b.n	8008522 <UART_SetConfig+0x2e6>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a17      	ldr	r2, [pc, #92]	; (8008500 <UART_SetConfig+0x2c4>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d13a      	bne.n	800851c <UART_SetConfig+0x2e0>
 80084a6:	4b18      	ldr	r3, [pc, #96]	; (8008508 <UART_SetConfig+0x2cc>)
 80084a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80084b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084b4:	d01a      	beq.n	80084ec <UART_SetConfig+0x2b0>
 80084b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084ba:	d81b      	bhi.n	80084f4 <UART_SetConfig+0x2b8>
 80084bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084c0:	d00c      	beq.n	80084dc <UART_SetConfig+0x2a0>
 80084c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084c6:	d815      	bhi.n	80084f4 <UART_SetConfig+0x2b8>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <UART_SetConfig+0x298>
 80084cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084d0:	d008      	beq.n	80084e4 <UART_SetConfig+0x2a8>
 80084d2:	e00f      	b.n	80084f4 <UART_SetConfig+0x2b8>
 80084d4:	2300      	movs	r3, #0
 80084d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084da:	e022      	b.n	8008522 <UART_SetConfig+0x2e6>
 80084dc:	2302      	movs	r3, #2
 80084de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084e2:	e01e      	b.n	8008522 <UART_SetConfig+0x2e6>
 80084e4:	2304      	movs	r3, #4
 80084e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084ea:	e01a      	b.n	8008522 <UART_SetConfig+0x2e6>
 80084ec:	2308      	movs	r3, #8
 80084ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084f2:	e016      	b.n	8008522 <UART_SetConfig+0x2e6>
 80084f4:	2310      	movs	r3, #16
 80084f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084fa:	e012      	b.n	8008522 <UART_SetConfig+0x2e6>
 80084fc:	efff69f3 	.word	0xefff69f3
 8008500:	40008000 	.word	0x40008000
 8008504:	40013800 	.word	0x40013800
 8008508:	40021000 	.word	0x40021000
 800850c:	40004400 	.word	0x40004400
 8008510:	40004800 	.word	0x40004800
 8008514:	40004c00 	.word	0x40004c00
 8008518:	40005000 	.word	0x40005000
 800851c:	2310      	movs	r3, #16
 800851e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a9f      	ldr	r2, [pc, #636]	; (80087a4 <UART_SetConfig+0x568>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d17a      	bne.n	8008622 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800852c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008530:	2b08      	cmp	r3, #8
 8008532:	d824      	bhi.n	800857e <UART_SetConfig+0x342>
 8008534:	a201      	add	r2, pc, #4	; (adr r2, 800853c <UART_SetConfig+0x300>)
 8008536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800853a:	bf00      	nop
 800853c:	08008561 	.word	0x08008561
 8008540:	0800857f 	.word	0x0800857f
 8008544:	08008569 	.word	0x08008569
 8008548:	0800857f 	.word	0x0800857f
 800854c:	0800856f 	.word	0x0800856f
 8008550:	0800857f 	.word	0x0800857f
 8008554:	0800857f 	.word	0x0800857f
 8008558:	0800857f 	.word	0x0800857f
 800855c:	08008577 	.word	0x08008577
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008560:	f7fd f9e0 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8008564:	61f8      	str	r0, [r7, #28]
        break;
 8008566:	e010      	b.n	800858a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008568:	4b8f      	ldr	r3, [pc, #572]	; (80087a8 <UART_SetConfig+0x56c>)
 800856a:	61fb      	str	r3, [r7, #28]
        break;
 800856c:	e00d      	b.n	800858a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800856e:	f7fd f941 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 8008572:	61f8      	str	r0, [r7, #28]
        break;
 8008574:	e009      	b.n	800858a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008576:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800857a:	61fb      	str	r3, [r7, #28]
        break;
 800857c:	e005      	b.n	800858a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800857e:	2300      	movs	r3, #0
 8008580:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008588:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f000 80fb 	beq.w	8008788 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	685a      	ldr	r2, [r3, #4]
 8008596:	4613      	mov	r3, r2
 8008598:	005b      	lsls	r3, r3, #1
 800859a:	4413      	add	r3, r2
 800859c:	69fa      	ldr	r2, [r7, #28]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d305      	bcc.n	80085ae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80085a8:	69fa      	ldr	r2, [r7, #28]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d903      	bls.n	80085b6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80085b4:	e0e8      	b.n	8008788 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	2200      	movs	r2, #0
 80085ba:	461c      	mov	r4, r3
 80085bc:	4615      	mov	r5, r2
 80085be:	f04f 0200 	mov.w	r2, #0
 80085c2:	f04f 0300 	mov.w	r3, #0
 80085c6:	022b      	lsls	r3, r5, #8
 80085c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80085cc:	0222      	lsls	r2, r4, #8
 80085ce:	68f9      	ldr	r1, [r7, #12]
 80085d0:	6849      	ldr	r1, [r1, #4]
 80085d2:	0849      	lsrs	r1, r1, #1
 80085d4:	2000      	movs	r0, #0
 80085d6:	4688      	mov	r8, r1
 80085d8:	4681      	mov	r9, r0
 80085da:	eb12 0a08 	adds.w	sl, r2, r8
 80085de:	eb43 0b09 	adc.w	fp, r3, r9
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	603b      	str	r3, [r7, #0]
 80085ea:	607a      	str	r2, [r7, #4]
 80085ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085f0:	4650      	mov	r0, sl
 80085f2:	4659      	mov	r1, fp
 80085f4:	f7f8 fb48 	bl	8000c88 <__aeabi_uldivmod>
 80085f8:	4602      	mov	r2, r0
 80085fa:	460b      	mov	r3, r1
 80085fc:	4613      	mov	r3, r2
 80085fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008606:	d308      	bcc.n	800861a <UART_SetConfig+0x3de>
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800860e:	d204      	bcs.n	800861a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	60da      	str	r2, [r3, #12]
 8008618:	e0b6      	b.n	8008788 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008620:	e0b2      	b.n	8008788 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800862a:	d15e      	bne.n	80086ea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800862c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008630:	2b08      	cmp	r3, #8
 8008632:	d828      	bhi.n	8008686 <UART_SetConfig+0x44a>
 8008634:	a201      	add	r2, pc, #4	; (adr r2, 800863c <UART_SetConfig+0x400>)
 8008636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863a:	bf00      	nop
 800863c:	08008661 	.word	0x08008661
 8008640:	08008669 	.word	0x08008669
 8008644:	08008671 	.word	0x08008671
 8008648:	08008687 	.word	0x08008687
 800864c:	08008677 	.word	0x08008677
 8008650:	08008687 	.word	0x08008687
 8008654:	08008687 	.word	0x08008687
 8008658:	08008687 	.word	0x08008687
 800865c:	0800867f 	.word	0x0800867f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008660:	f7fd f960 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8008664:	61f8      	str	r0, [r7, #28]
        break;
 8008666:	e014      	b.n	8008692 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008668:	f7fd f972 	bl	8005950 <HAL_RCC_GetPCLK2Freq>
 800866c:	61f8      	str	r0, [r7, #28]
        break;
 800866e:	e010      	b.n	8008692 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008670:	4b4d      	ldr	r3, [pc, #308]	; (80087a8 <UART_SetConfig+0x56c>)
 8008672:	61fb      	str	r3, [r7, #28]
        break;
 8008674:	e00d      	b.n	8008692 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008676:	f7fd f8bd 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 800867a:	61f8      	str	r0, [r7, #28]
        break;
 800867c:	e009      	b.n	8008692 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800867e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008682:	61fb      	str	r3, [r7, #28]
        break;
 8008684:	e005      	b.n	8008692 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008686:	2300      	movs	r3, #0
 8008688:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008690:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d077      	beq.n	8008788 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	005a      	lsls	r2, r3, #1
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	085b      	lsrs	r3, r3, #1
 80086a2:	441a      	add	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	2b0f      	cmp	r3, #15
 80086b2:	d916      	bls.n	80086e2 <UART_SetConfig+0x4a6>
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086ba:	d212      	bcs.n	80086e2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	f023 030f 	bic.w	r3, r3, #15
 80086c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	085b      	lsrs	r3, r3, #1
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	f003 0307 	and.w	r3, r3, #7
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	8afb      	ldrh	r3, [r7, #22]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	8afa      	ldrh	r2, [r7, #22]
 80086de:	60da      	str	r2, [r3, #12]
 80086e0:	e052      	b.n	8008788 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80086e8:	e04e      	b.n	8008788 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80086ee:	2b08      	cmp	r3, #8
 80086f0:	d827      	bhi.n	8008742 <UART_SetConfig+0x506>
 80086f2:	a201      	add	r2, pc, #4	; (adr r2, 80086f8 <UART_SetConfig+0x4bc>)
 80086f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f8:	0800871d 	.word	0x0800871d
 80086fc:	08008725 	.word	0x08008725
 8008700:	0800872d 	.word	0x0800872d
 8008704:	08008743 	.word	0x08008743
 8008708:	08008733 	.word	0x08008733
 800870c:	08008743 	.word	0x08008743
 8008710:	08008743 	.word	0x08008743
 8008714:	08008743 	.word	0x08008743
 8008718:	0800873b 	.word	0x0800873b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800871c:	f7fd f902 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8008720:	61f8      	str	r0, [r7, #28]
        break;
 8008722:	e014      	b.n	800874e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008724:	f7fd f914 	bl	8005950 <HAL_RCC_GetPCLK2Freq>
 8008728:	61f8      	str	r0, [r7, #28]
        break;
 800872a:	e010      	b.n	800874e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800872c:	4b1e      	ldr	r3, [pc, #120]	; (80087a8 <UART_SetConfig+0x56c>)
 800872e:	61fb      	str	r3, [r7, #28]
        break;
 8008730:	e00d      	b.n	800874e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008732:	f7fd f85f 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 8008736:	61f8      	str	r0, [r7, #28]
        break;
 8008738:	e009      	b.n	800874e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800873a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800873e:	61fb      	str	r3, [r7, #28]
        break;
 8008740:	e005      	b.n	800874e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800874c:	bf00      	nop
    }

    if (pclk != 0U)
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d019      	beq.n	8008788 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	085a      	lsrs	r2, r3, #1
 800875a:	69fb      	ldr	r3, [r7, #28]
 800875c:	441a      	add	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	fbb2 f3f3 	udiv	r3, r2, r3
 8008766:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	2b0f      	cmp	r3, #15
 800876c:	d909      	bls.n	8008782 <UART_SetConfig+0x546>
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008774:	d205      	bcs.n	8008782 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	b29a      	uxth	r2, r3
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	60da      	str	r2, [r3, #12]
 8008780:	e002      	b.n	8008788 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008794:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008798:	4618      	mov	r0, r3
 800879a:	3728      	adds	r7, #40	; 0x28
 800879c:	46bd      	mov	sp, r7
 800879e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087a2:	bf00      	nop
 80087a4:	40008000 	.word	0x40008000
 80087a8:	00f42400 	.word	0x00f42400

080087ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b8:	f003 0308 	and.w	r3, r3, #8
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00a      	beq.n	80087d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	430a      	orrs	r2, r1
 80087d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087da:	f003 0301 	and.w	r3, r3, #1
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00a      	beq.n	80087f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	430a      	orrs	r2, r1
 80087f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fc:	f003 0302 	and.w	r3, r3, #2
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00a      	beq.n	800881a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	430a      	orrs	r2, r1
 8008818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881e:	f003 0304 	and.w	r3, r3, #4
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00a      	beq.n	800883c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	430a      	orrs	r2, r1
 800883a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008840:	f003 0310 	and.w	r3, r3, #16
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00a      	beq.n	800885e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008862:	f003 0320 	and.w	r3, r3, #32
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00a      	beq.n	8008880 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008888:	2b00      	cmp	r3, #0
 800888a:	d01a      	beq.n	80088c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	430a      	orrs	r2, r1
 80088a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088aa:	d10a      	bne.n	80088c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	430a      	orrs	r2, r1
 80088c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00a      	beq.n	80088e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	430a      	orrs	r2, r1
 80088e2:	605a      	str	r2, [r3, #4]
  }
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b098      	sub	sp, #96	; 0x60
 80088f4:	af02      	add	r7, sp, #8
 80088f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008900:	f7fa fc24 	bl	800314c <HAL_GetTick>
 8008904:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0308 	and.w	r3, r3, #8
 8008910:	2b08      	cmp	r3, #8
 8008912:	d12e      	bne.n	8008972 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008914:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800891c:	2200      	movs	r2, #0
 800891e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f88c 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d021      	beq.n	8008972 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008936:	e853 3f00 	ldrex	r3, [r3]
 800893a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800893c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800893e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008942:	653b      	str	r3, [r7, #80]	; 0x50
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	461a      	mov	r2, r3
 800894a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800894c:	647b      	str	r3, [r7, #68]	; 0x44
 800894e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008950:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008952:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008954:	e841 2300 	strex	r3, r2, [r1]
 8008958:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800895a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1e6      	bne.n	800892e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2220      	movs	r2, #32
 8008964:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e062      	b.n	8008a38 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0304 	and.w	r3, r3, #4
 800897c:	2b04      	cmp	r3, #4
 800897e:	d149      	bne.n	8008a14 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008980:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008984:	9300      	str	r3, [sp, #0]
 8008986:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008988:	2200      	movs	r2, #0
 800898a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 f856 	bl	8008a40 <UART_WaitOnFlagUntilTimeout>
 8008994:	4603      	mov	r3, r0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d03c      	beq.n	8008a14 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a2:	e853 3f00 	ldrex	r3, [r3]
 80089a6:	623b      	str	r3, [r7, #32]
   return(result);
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	461a      	mov	r2, r3
 80089b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089b8:	633b      	str	r3, [r7, #48]	; 0x30
 80089ba:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089c0:	e841 2300 	strex	r3, r2, [r1]
 80089c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1e6      	bne.n	800899a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3308      	adds	r3, #8
 80089d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	e853 3f00 	ldrex	r3, [r3]
 80089da:	60fb      	str	r3, [r7, #12]
   return(result);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f023 0301 	bic.w	r3, r3, #1
 80089e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	3308      	adds	r3, #8
 80089ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089ec:	61fa      	str	r2, [r7, #28]
 80089ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f0:	69b9      	ldr	r1, [r7, #24]
 80089f2:	69fa      	ldr	r2, [r7, #28]
 80089f4:	e841 2300 	strex	r3, r2, [r1]
 80089f8:	617b      	str	r3, [r7, #20]
   return(result);
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1e5      	bne.n	80089cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2220      	movs	r2, #32
 8008a04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a10:	2303      	movs	r3, #3
 8008a12:	e011      	b.n	8008a38 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2220      	movs	r2, #32
 8008a18:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2220      	movs	r2, #32
 8008a1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3758      	adds	r7, #88	; 0x58
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	603b      	str	r3, [r7, #0]
 8008a4c:	4613      	mov	r3, r2
 8008a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a50:	e049      	b.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a58:	d045      	beq.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a5a:	f7fa fb77 	bl	800314c <HAL_GetTick>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d302      	bcc.n	8008a70 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a70:	2303      	movs	r3, #3
 8008a72:	e048      	b.n	8008b06 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f003 0304 	and.w	r3, r3, #4
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d031      	beq.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	69db      	ldr	r3, [r3, #28]
 8008a88:	f003 0308 	and.w	r3, r3, #8
 8008a8c:	2b08      	cmp	r3, #8
 8008a8e:	d110      	bne.n	8008ab2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2208      	movs	r2, #8
 8008a96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f000 f838 	bl	8008b0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2208      	movs	r2, #8
 8008aa2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e029      	b.n	8008b06 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008abc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ac0:	d111      	bne.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f000 f81e 	bl	8008b0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e00f      	b.n	8008b06 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	69da      	ldr	r2, [r3, #28]
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	4013      	ands	r3, r2
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	bf0c      	ite	eq
 8008af6:	2301      	moveq	r3, #1
 8008af8:	2300      	movne	r3, #0
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	461a      	mov	r2, r3
 8008afe:	79fb      	ldrb	r3, [r7, #7]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d0a6      	beq.n	8008a52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b095      	sub	sp, #84	; 0x54
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b1e:	e853 3f00 	ldrex	r3, [r3]
 8008b22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	461a      	mov	r2, r3
 8008b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b34:	643b      	str	r3, [r7, #64]	; 0x40
 8008b36:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b3c:	e841 2300 	strex	r3, r2, [r1]
 8008b40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e6      	bne.n	8008b16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3308      	adds	r3, #8
 8008b4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b50:	6a3b      	ldr	r3, [r7, #32]
 8008b52:	e853 3f00 	ldrex	r3, [r3]
 8008b56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f023 0301 	bic.w	r3, r3, #1
 8008b5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	3308      	adds	r3, #8
 8008b66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b70:	e841 2300 	strex	r3, r2, [r1]
 8008b74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1e5      	bne.n	8008b48 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d118      	bne.n	8008bb6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	e853 3f00 	ldrex	r3, [r3]
 8008b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	f023 0310 	bic.w	r3, r3, #16
 8008b98:	647b      	str	r3, [r7, #68]	; 0x44
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ba2:	61bb      	str	r3, [r7, #24]
 8008ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba6:	6979      	ldr	r1, [r7, #20]
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	e841 2300 	strex	r3, r2, [r1]
 8008bae:	613b      	str	r3, [r7, #16]
   return(result);
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d1e6      	bne.n	8008b84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2220      	movs	r2, #32
 8008bba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008bca:	bf00      	nop
 8008bcc:	3754      	adds	r7, #84	; 0x54
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	f107 001c 	add.w	r0, r7, #28
 8008be4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fa65 	bl	80090c4 <USB_CoreReset>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d106      	bne.n	8008c12 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c08:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	639a      	str	r2, [r3, #56]	; 0x38
 8008c10:	e005      	b.n	8008c1e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8008c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c2a:	b004      	add	sp, #16
 8008c2c:	4770      	bx	lr

08008c2e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b083      	sub	sp, #12
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f023 0201 	bic.w	r2, r3, #1
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008c6c:	78fb      	ldrb	r3, [r7, #3]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d115      	bne.n	8008c9e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008c7e:	2001      	movs	r0, #1
 8008c80:	f7fa fa70 	bl	8003164 <HAL_Delay>
      ms++;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3301      	adds	r3, #1
 8008c88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 fa0c 	bl	80090a8 <USB_GetMode>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d01e      	beq.n	8008cd4 <USB_SetCurrentMode+0x84>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2b31      	cmp	r3, #49	; 0x31
 8008c9a:	d9f0      	bls.n	8008c7e <USB_SetCurrentMode+0x2e>
 8008c9c:	e01a      	b.n	8008cd4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c9e:	78fb      	ldrb	r3, [r7, #3]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d115      	bne.n	8008cd0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	f7fa fa57 	bl	8003164 <HAL_Delay>
      ms++;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f9f3 	bl	80090a8 <USB_GetMode>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d005      	beq.n	8008cd4 <USB_SetCurrentMode+0x84>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2b31      	cmp	r3, #49	; 0x31
 8008ccc:	d9f0      	bls.n	8008cb0 <USB_SetCurrentMode+0x60>
 8008cce:	e001      	b.n	8008cd4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e005      	b.n	8008ce0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2b32      	cmp	r3, #50	; 0x32
 8008cd8:	d101      	bne.n	8008cde <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3710      	adds	r7, #16
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ce8:	b084      	sub	sp, #16
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b086      	sub	sp, #24
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008d02:	2300      	movs	r3, #0
 8008d04:	613b      	str	r3, [r7, #16]
 8008d06:	e009      	b.n	8008d1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	3340      	adds	r3, #64	; 0x40
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	4413      	add	r3, r2
 8008d12:	2200      	movs	r2, #0
 8008d14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	613b      	str	r3, [r7, #16]
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	2b0e      	cmp	r3, #14
 8008d20:	d9f2      	bls.n	8008d08 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d11c      	bne.n	8008d62 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d36:	f043 0302 	orr.w	r3, r3, #2
 8008d3a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d40:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	601a      	str	r2, [r3, #0]
 8008d60:	e005      	b.n	8008d6e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d66:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d74:	461a      	mov	r2, r3
 8008d76:	2300      	movs	r3, #0
 8008d78:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d7a:	2103      	movs	r1, #3
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 f959 	bl	8009034 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d82:	2110      	movs	r1, #16
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f8f1 	bl	8008f6c <USB_FlushTxFifo>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d001      	beq.n	8008d94 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f91d 	bl	8008fd4 <USB_FlushRxFifo>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008daa:	461a      	mov	r2, r3
 8008dac:	2300      	movs	r3, #0
 8008dae:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008db6:	461a      	mov	r2, r3
 8008db8:	2300      	movs	r3, #0
 8008dba:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dc8:	2300      	movs	r3, #0
 8008dca:	613b      	str	r3, [r7, #16]
 8008dcc:	e043      	b.n	8008e56 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	015a      	lsls	r2, r3, #5
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008de0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008de4:	d118      	bne.n	8008e18 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d10a      	bne.n	8008e02 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008df8:	461a      	mov	r2, r3
 8008dfa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008dfe:	6013      	str	r3, [r2, #0]
 8008e00:	e013      	b.n	8008e2a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	015a      	lsls	r2, r3, #5
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	4413      	add	r3, r2
 8008e0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e0e:	461a      	mov	r2, r3
 8008e10:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008e14:	6013      	str	r3, [r2, #0]
 8008e16:	e008      	b.n	8008e2a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e24:	461a      	mov	r2, r3
 8008e26:	2300      	movs	r3, #0
 8008e28:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	015a      	lsls	r2, r3, #5
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	4413      	add	r3, r2
 8008e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e36:	461a      	mov	r2, r3
 8008e38:	2300      	movs	r3, #0
 8008e3a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e48:	461a      	mov	r2, r3
 8008e4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e4e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	3301      	adds	r3, #1
 8008e54:	613b      	str	r3, [r7, #16]
 8008e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d3b7      	bcc.n	8008dce <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e5e:	2300      	movs	r3, #0
 8008e60:	613b      	str	r3, [r7, #16]
 8008e62:	e043      	b.n	8008eec <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e7a:	d118      	bne.n	8008eae <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d10a      	bne.n	8008e98 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	015a      	lsls	r2, r3, #5
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	4413      	add	r3, r2
 8008e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e8e:	461a      	mov	r2, r3
 8008e90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e94:	6013      	str	r3, [r2, #0]
 8008e96:	e013      	b.n	8008ec0 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	015a      	lsls	r2, r3, #5
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	4413      	add	r3, r2
 8008ea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008eaa:	6013      	str	r3, [r2, #0]
 8008eac:	e008      	b.n	8008ec0 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	015a      	lsls	r2, r3, #5
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eba:	461a      	mov	r2, r3
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	015a      	lsls	r2, r3, #5
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ecc:	461a      	mov	r2, r3
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	015a      	lsls	r2, r3, #5
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	4413      	add	r3, r2
 8008eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ede:	461a      	mov	r2, r3
 8008ee0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ee4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	613b      	str	r3, [r7, #16]
 8008eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d3b7      	bcc.n	8008e64 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008efa:	691b      	ldr	r3, [r3, #16]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f06:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008f14:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	699b      	ldr	r3, [r3, #24]
 8008f1a:	f043 0210 	orr.w	r2, r3, #16
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	699a      	ldr	r2, [r3, #24]
 8008f26:	4b10      	ldr	r3, [pc, #64]	; (8008f68 <USB_DevInit+0x280>)
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d005      	beq.n	8008f40 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	699b      	ldr	r3, [r3, #24]
 8008f38:	f043 0208 	orr.w	r2, r3, #8
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008f40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d107      	bne.n	8008f56 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f4e:	f043 0304 	orr.w	r3, r3, #4
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f62:	b004      	add	sp, #16
 8008f64:	4770      	bx	lr
 8008f66:	bf00      	nop
 8008f68:	803c3800 	.word	0x803c3800

08008f6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f76:	2300      	movs	r3, #0
 8008f78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	4a13      	ldr	r2, [pc, #76]	; (8008fd0 <USB_FlushTxFifo+0x64>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d901      	bls.n	8008f8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e01b      	b.n	8008fc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	daf2      	bge.n	8008f7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008f94:	2300      	movs	r3, #0
 8008f96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	019b      	lsls	r3, r3, #6
 8008f9c:	f043 0220 	orr.w	r2, r3, #32
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	4a08      	ldr	r2, [pc, #32]	; (8008fd0 <USB_FlushTxFifo+0x64>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d901      	bls.n	8008fb6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	e006      	b.n	8008fc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	f003 0320 	and.w	r3, r3, #32
 8008fbe:	2b20      	cmp	r3, #32
 8008fc0:	d0f0      	beq.n	8008fa4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr
 8008fd0:	00030d40 	.word	0x00030d40

08008fd4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b085      	sub	sp, #20
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	4a11      	ldr	r2, [pc, #68]	; (8009030 <USB_FlushRxFifo+0x5c>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d901      	bls.n	8008ff2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e018      	b.n	8009024 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	691b      	ldr	r3, [r3, #16]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	daf2      	bge.n	8008fe0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2210      	movs	r2, #16
 8009002:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	3301      	adds	r3, #1
 8009008:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	4a08      	ldr	r2, [pc, #32]	; (8009030 <USB_FlushRxFifo+0x5c>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d901      	bls.n	8009016 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009012:	2303      	movs	r3, #3
 8009014:	e006      	b.n	8009024 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	f003 0310 	and.w	r3, r3, #16
 800901e:	2b10      	cmp	r3, #16
 8009020:	d0f0      	beq.n	8009004 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009022:	2300      	movs	r3, #0
}
 8009024:	4618      	mov	r0, r3
 8009026:	3714      	adds	r7, #20
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	00030d40 	.word	0x00030d40

08009034 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	78fb      	ldrb	r3, [r7, #3]
 800904e:	68f9      	ldr	r1, [r7, #12]
 8009050:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009054:	4313      	orrs	r3, r2
 8009056:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3714      	adds	r7, #20
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009066:	b480      	push	{r7}
 8009068:	b085      	sub	sp, #20
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009080:	f023 0303 	bic.w	r3, r3, #3
 8009084:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009094:	f043 0302 	orr.w	r3, r3, #2
 8009098:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3714      	adds	r7, #20
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	695b      	ldr	r3, [r3, #20]
 80090b4:	f003 0301 	and.w	r3, r3, #1
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	370c      	adds	r7, #12
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3301      	adds	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	4a13      	ldr	r2, [pc, #76]	; (8009128 <USB_CoreReset+0x64>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d901      	bls.n	80090e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e01b      	b.n	800911a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	daf2      	bge.n	80090d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090ea:	2300      	movs	r3, #0
 80090ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	f043 0201 	orr.w	r2, r3, #1
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	3301      	adds	r3, #1
 80090fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	4a09      	ldr	r2, [pc, #36]	; (8009128 <USB_CoreReset+0x64>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d901      	bls.n	800910c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e006      	b.n	800911a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	f003 0301 	and.w	r3, r3, #1
 8009114:	2b01      	cmp	r3, #1
 8009116:	d0f0      	beq.n	80090fa <USB_CoreReset+0x36>

  return HAL_OK;
 8009118:	2300      	movs	r3, #0
}
 800911a:	4618      	mov	r0, r3
 800911c:	3714      	adds	r7, #20
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	00030d40 	.word	0x00030d40

0800912c <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	4603      	mov	r3, r0
 8009134:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8009136:	79fb      	ldrb	r3, [r7, #7]
 8009138:	4a06      	ldr	r2, [pc, #24]	; (8009154 <BSP_LED_On+0x28>)
 800913a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800913e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009142:	b291      	uxth	r1, r2
 8009144:	2201      	movs	r2, #1
 8009146:	4618      	mov	r0, r3
 8009148:	f7fa fd78 	bl	8003c3c <HAL_GPIO_WritePin>
}
 800914c:	bf00      	nop
 800914e:	3708      	adds	r7, #8
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	200000b8 	.word	0x200000b8

08009158 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	4603      	mov	r3, r0
 8009160:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8009162:	79fb      	ldrb	r3, [r7, #7]
 8009164:	4a06      	ldr	r2, [pc, #24]	; (8009180 <BSP_LED_Off+0x28>)
 8009166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800916a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800916e:	b291      	uxth	r1, r2
 8009170:	2200      	movs	r2, #0
 8009172:	4618      	mov	r0, r3
 8009174:	f7fa fd62 	bl	8003c3c <HAL_GPIO_WritePin>
}
 8009178:	bf00      	nop
 800917a:	3708      	adds	r7, #8
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	200000b8 	.word	0x200000b8

08009184 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b08a      	sub	sp, #40	; 0x28
 8009188:	af00      	add	r7, sp, #0
 800918a:	4603      	mov	r3, r0
 800918c:	6039      	str	r1, [r7, #0]
 800918e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8009190:	79fb      	ldrb	r3, [r7, #7]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d10b      	bne.n	80091ae <BSP_COM_Init+0x2a>
 8009196:	4b2d      	ldr	r3, [pc, #180]	; (800924c <BSP_COM_Init+0xc8>)
 8009198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800919a:	4a2c      	ldr	r2, [pc, #176]	; (800924c <BSP_COM_Init+0xc8>)
 800919c:	f043 0302 	orr.w	r3, r3, #2
 80091a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80091a2:	4b2a      	ldr	r3, [pc, #168]	; (800924c <BSP_COM_Init+0xc8>)
 80091a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091a6:	f003 0302 	and.w	r3, r3, #2
 80091aa:	613b      	str	r3, [r7, #16]
 80091ac:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 80091ae:	79fb      	ldrb	r3, [r7, #7]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10b      	bne.n	80091cc <BSP_COM_Init+0x48>
 80091b4:	4b25      	ldr	r3, [pc, #148]	; (800924c <BSP_COM_Init+0xc8>)
 80091b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091b8:	4a24      	ldr	r2, [pc, #144]	; (800924c <BSP_COM_Init+0xc8>)
 80091ba:	f043 0302 	orr.w	r3, r3, #2
 80091be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80091c0:	4b22      	ldr	r3, [pc, #136]	; (800924c <BSP_COM_Init+0xc8>)
 80091c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091c4:	f003 0302 	and.w	r3, r3, #2
 80091c8:	60fb      	str	r3, [r7, #12]
 80091ca:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 80091cc:	79fb      	ldrb	r3, [r7, #7]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10b      	bne.n	80091ea <BSP_COM_Init+0x66>
 80091d2:	4b1e      	ldr	r3, [pc, #120]	; (800924c <BSP_COM_Init+0xc8>)
 80091d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091d6:	4a1d      	ldr	r2, [pc, #116]	; (800924c <BSP_COM_Init+0xc8>)
 80091d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091dc:	6613      	str	r3, [r2, #96]	; 0x60
 80091de:	4b1b      	ldr	r3, [pc, #108]	; (800924c <BSP_COM_Init+0xc8>)
 80091e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091e6:	60bb      	str	r3, [r7, #8]
 80091e8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 80091ea:	2340      	movs	r3, #64	; 0x40
 80091ec:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80091ee:	2302      	movs	r3, #2
 80091f0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80091f2:	2302      	movs	r3, #2
 80091f4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80091f6:	2300      	movs	r3, #0
 80091f8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80091fa:	2307      	movs	r3, #7
 80091fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 80091fe:	79fb      	ldrb	r3, [r7, #7]
 8009200:	4a13      	ldr	r2, [pc, #76]	; (8009250 <BSP_COM_Init+0xcc>)
 8009202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009206:	f107 0214 	add.w	r2, r7, #20
 800920a:	4611      	mov	r1, r2
 800920c:	4618      	mov	r0, r3
 800920e:	f7fa fa5f 	bl	80036d0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8009212:	2380      	movs	r3, #128	; 0x80
 8009214:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8009216:	2302      	movs	r3, #2
 8009218:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 800921a:	2307      	movs	r3, #7
 800921c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 800921e:	79fb      	ldrb	r3, [r7, #7]
 8009220:	4a0c      	ldr	r2, [pc, #48]	; (8009254 <BSP_COM_Init+0xd0>)
 8009222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009226:	f107 0214 	add.w	r2, r7, #20
 800922a:	4611      	mov	r1, r2
 800922c:	4618      	mov	r0, r3
 800922e:	f7fa fa4f 	bl	80036d0 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8009232:	79fb      	ldrb	r3, [r7, #7]
 8009234:	4a08      	ldr	r2, [pc, #32]	; (8009258 <BSP_COM_Init+0xd4>)
 8009236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 800923e:	6838      	ldr	r0, [r7, #0]
 8009240:	f7fe ff23 	bl	800808a <HAL_UART_Init>
}
 8009244:	bf00      	nop
 8009246:	3728      	adds	r7, #40	; 0x28
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	40021000 	.word	0x40021000
 8009250:	200000c0 	.word	0x200000c0
 8009254:	200000c4 	.word	0x200000c4
 8009258:	200000bc 	.word	0x200000bc

0800925c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b08a      	sub	sp, #40	; 0x28
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8009264:	4b27      	ldr	r3, [pc, #156]	; (8009304 <I2Cx_MspInit+0xa8>)
 8009266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009268:	4a26      	ldr	r2, [pc, #152]	; (8009304 <I2Cx_MspInit+0xa8>)
 800926a:	f043 0302 	orr.w	r3, r3, #2
 800926e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009270:	4b24      	ldr	r3, [pc, #144]	; (8009304 <I2Cx_MspInit+0xa8>)
 8009272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009274:	f003 0302 	and.w	r3, r3, #2
 8009278:	613b      	str	r3, [r7, #16]
 800927a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800927c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009280:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8009282:	2312      	movs	r3, #18
 8009284:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8009286:	2301      	movs	r3, #1
 8009288:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800928a:	2303      	movs	r3, #3
 800928c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800928e:	2304      	movs	r3, #4
 8009290:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8009292:	f107 0314 	add.w	r3, r7, #20
 8009296:	4619      	mov	r1, r3
 8009298:	481b      	ldr	r0, [pc, #108]	; (8009308 <I2Cx_MspInit+0xac>)
 800929a:	f7fa fa19 	bl	80036d0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800929e:	f107 0314 	add.w	r3, r7, #20
 80092a2:	4619      	mov	r1, r3
 80092a4:	4818      	ldr	r0, [pc, #96]	; (8009308 <I2Cx_MspInit+0xac>)
 80092a6:	f7fa fa13 	bl	80036d0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80092aa:	4b16      	ldr	r3, [pc, #88]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092ae:	4a15      	ldr	r2, [pc, #84]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80092b4:	6593      	str	r3, [r2, #88]	; 0x58
 80092b6:	4b13      	ldr	r3, [pc, #76]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80092c2:	4b10      	ldr	r3, [pc, #64]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c6:	4a0f      	ldr	r2, [pc, #60]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80092cc:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80092ce:	4b0d      	ldr	r3, [pc, #52]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d2:	4a0c      	ldr	r2, [pc, #48]	; (8009304 <I2Cx_MspInit+0xa8>)
 80092d4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80092d8:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80092da:	2200      	movs	r2, #0
 80092dc:	210f      	movs	r1, #15
 80092de:	2021      	movs	r0, #33	; 0x21
 80092e0:	f7fa f863 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80092e4:	2021      	movs	r0, #33	; 0x21
 80092e6:	f7fa f87c 	bl	80033e2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80092ea:	2200      	movs	r2, #0
 80092ec:	210f      	movs	r1, #15
 80092ee:	2022      	movs	r0, #34	; 0x22
 80092f0:	f7fa f85b 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80092f4:	2022      	movs	r0, #34	; 0x22
 80092f6:	f7fa f874 	bl	80033e2 <HAL_NVIC_EnableIRQ>
}
 80092fa:	bf00      	nop
 80092fc:	3728      	adds	r7, #40	; 0x28
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	40021000 	.word	0x40021000
 8009308:	48000400 	.word	0x48000400

0800930c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a12      	ldr	r2, [pc, #72]	; (8009360 <I2Cx_Init+0x54>)
 8009318:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a11      	ldr	r2, [pc, #68]	; (8009364 <I2Cx_Init+0x58>)
 800931e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2201      	movs	r2, #1
 800932a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f7ff ff89 	bl	800925c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f7fa fca6 	bl	8003c9c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8009350:	2100      	movs	r1, #0
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7fb fa52 	bl	80047fc <HAL_I2CEx_ConfigAnalogFilter>
}
 8009358:	bf00      	nop
 800935a:	3708      	adds	r7, #8
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	40005800 	.word	0x40005800
 8009364:	00702681 	.word	0x00702681

08009368 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b08a      	sub	sp, #40	; 0x28
 800936c:	af04      	add	r7, sp, #16
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	4608      	mov	r0, r1
 8009372:	4611      	mov	r1, r2
 8009374:	461a      	mov	r2, r3
 8009376:	4603      	mov	r3, r0
 8009378:	72fb      	strb	r3, [r7, #11]
 800937a:	460b      	mov	r3, r1
 800937c:	813b      	strh	r3, [r7, #8]
 800937e:	4613      	mov	r3, r2
 8009380:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009382:	2300      	movs	r3, #0
 8009384:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8009386:	7afb      	ldrb	r3, [r7, #11]
 8009388:	b299      	uxth	r1, r3
 800938a:	88f8      	ldrh	r0, [r7, #6]
 800938c:	893a      	ldrh	r2, [r7, #8]
 800938e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009392:	9302      	str	r3, [sp, #8]
 8009394:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009396:	9301      	str	r3, [sp, #4]
 8009398:	6a3b      	ldr	r3, [r7, #32]
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	4603      	mov	r3, r0
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f7fa fe5a 	bl	8004058 <HAL_I2C_Mem_Read>
 80093a4:	4603      	mov	r3, r0
 80093a6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80093a8:	7dfb      	ldrb	r3, [r7, #23]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d004      	beq.n	80093b8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80093ae:	7afb      	ldrb	r3, [r7, #11]
 80093b0:	4619      	mov	r1, r3
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f000 f832 	bl	800941c <I2Cx_Error>
  }
  return status;
 80093b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3718      	adds	r7, #24
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b08a      	sub	sp, #40	; 0x28
 80093c6:	af04      	add	r7, sp, #16
 80093c8:	60f8      	str	r0, [r7, #12]
 80093ca:	4608      	mov	r0, r1
 80093cc:	4611      	mov	r1, r2
 80093ce:	461a      	mov	r2, r3
 80093d0:	4603      	mov	r3, r0
 80093d2:	72fb      	strb	r3, [r7, #11]
 80093d4:	460b      	mov	r3, r1
 80093d6:	813b      	strh	r3, [r7, #8]
 80093d8:	4613      	mov	r3, r2
 80093da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80093dc:	2300      	movs	r3, #0
 80093de:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80093e0:	7afb      	ldrb	r3, [r7, #11]
 80093e2:	b299      	uxth	r1, r3
 80093e4:	88f8      	ldrh	r0, [r7, #6]
 80093e6:	893a      	ldrh	r2, [r7, #8]
 80093e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80093ec:	9302      	str	r3, [sp, #8]
 80093ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093f0:	9301      	str	r3, [sp, #4]
 80093f2:	6a3b      	ldr	r3, [r7, #32]
 80093f4:	9300      	str	r3, [sp, #0]
 80093f6:	4603      	mov	r3, r0
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f7fa fd19 	bl	8003e30 <HAL_I2C_Mem_Write>
 80093fe:	4603      	mov	r3, r0
 8009400:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8009402:	7dfb      	ldrb	r3, [r7, #23]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8009408:	7afb      	ldrb	r3, [r7, #11]
 800940a:	4619      	mov	r1, r3
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f000 f805 	bl	800941c <I2Cx_Error>
  }
  return status;
 8009412:	7dfb      	ldrb	r3, [r7, #23]
}
 8009414:	4618      	mov	r0, r3
 8009416:	3718      	adds	r7, #24
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	460b      	mov	r3, r1
 8009426:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f7fa fcd2 	bl	8003dd2 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f7ff ff6c 	bl	800930c <I2Cx_Init>
}
 8009434:	bf00      	nop
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8009440:	4802      	ldr	r0, [pc, #8]	; (800944c <SENSOR_IO_Init+0x10>)
 8009442:	f7ff ff63 	bl	800930c <I2Cx_Init>
}
 8009446:	bf00      	nop
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	20000f70 	.word	0x20000f70

08009450 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af02      	add	r7, sp, #8
 8009456:	4603      	mov	r3, r0
 8009458:	71fb      	strb	r3, [r7, #7]
 800945a:	460b      	mov	r3, r1
 800945c:	71bb      	strb	r3, [r7, #6]
 800945e:	4613      	mov	r3, r2
 8009460:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8009462:	79bb      	ldrb	r3, [r7, #6]
 8009464:	b29a      	uxth	r2, r3
 8009466:	79f9      	ldrb	r1, [r7, #7]
 8009468:	2301      	movs	r3, #1
 800946a:	9301      	str	r3, [sp, #4]
 800946c:	1d7b      	adds	r3, r7, #5
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	2301      	movs	r3, #1
 8009472:	4803      	ldr	r0, [pc, #12]	; (8009480 <SENSOR_IO_Write+0x30>)
 8009474:	f7ff ffa5 	bl	80093c2 <I2Cx_WriteMultiple>
}
 8009478:	bf00      	nop
 800947a:	3708      	adds	r7, #8
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}
 8009480:	20000f70 	.word	0x20000f70

08009484 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b086      	sub	sp, #24
 8009488:	af02      	add	r7, sp, #8
 800948a:	4603      	mov	r3, r0
 800948c:	460a      	mov	r2, r1
 800948e:	71fb      	strb	r3, [r7, #7]
 8009490:	4613      	mov	r3, r2
 8009492:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8009494:	2300      	movs	r3, #0
 8009496:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8009498:	79bb      	ldrb	r3, [r7, #6]
 800949a:	b29a      	uxth	r2, r3
 800949c:	79f9      	ldrb	r1, [r7, #7]
 800949e:	2301      	movs	r3, #1
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	f107 030f 	add.w	r3, r7, #15
 80094a6:	9300      	str	r3, [sp, #0]
 80094a8:	2301      	movs	r3, #1
 80094aa:	4804      	ldr	r0, [pc, #16]	; (80094bc <SENSOR_IO_Read+0x38>)
 80094ac:	f7ff ff5c 	bl	8009368 <I2Cx_ReadMultiple>

  return read_value;
 80094b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
 80094ba:	bf00      	nop
 80094bc:	20000f70 	.word	0x20000f70

080094c0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af02      	add	r7, sp, #8
 80094c6:	603a      	str	r2, [r7, #0]
 80094c8:	461a      	mov	r2, r3
 80094ca:	4603      	mov	r3, r0
 80094cc:	71fb      	strb	r3, [r7, #7]
 80094ce:	460b      	mov	r3, r1
 80094d0:	71bb      	strb	r3, [r7, #6]
 80094d2:	4613      	mov	r3, r2
 80094d4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80094d6:	79bb      	ldrb	r3, [r7, #6]
 80094d8:	b29a      	uxth	r2, r3
 80094da:	79f9      	ldrb	r1, [r7, #7]
 80094dc:	88bb      	ldrh	r3, [r7, #4]
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	2301      	movs	r3, #1
 80094e6:	4804      	ldr	r0, [pc, #16]	; (80094f8 <SENSOR_IO_ReadMultiple+0x38>)
 80094e8:	f7ff ff3e 	bl	8009368 <I2Cx_ReadMultiple>
 80094ec:	4603      	mov	r3, r0
 80094ee:	b29b      	uxth	r3, r3
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3708      	adds	r7, #8
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	20000f70 	.word	0x20000f70

080094fc <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8009506:	2300      	movs	r3, #0
 8009508:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800950a:	4b19      	ldr	r3, [pc, #100]	; (8009570 <BSP_ACCELERO_Init+0x74>)
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	4798      	blx	r3
 8009510:	4603      	mov	r3, r0
 8009512:	2b6a      	cmp	r3, #106	; 0x6a
 8009514:	d002      	beq.n	800951c <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	73fb      	strb	r3, [r7, #15]
 800951a:	e024      	b.n	8009566 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800951c:	4b15      	ldr	r3, [pc, #84]	; (8009574 <BSP_ACCELERO_Init+0x78>)
 800951e:	4a14      	ldr	r2, [pc, #80]	; (8009570 <BSP_ACCELERO_Init+0x74>)
 8009520:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8009522:	2330      	movs	r3, #48	; 0x30
 8009524:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8009526:	2300      	movs	r3, #0
 8009528:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800952a:	2300      	movs	r3, #0
 800952c:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800952e:	2340      	movs	r3, #64	; 0x40
 8009530:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8009532:	2300      	movs	r3, #0
 8009534:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8009536:	2300      	movs	r3, #0
 8009538:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800953a:	797a      	ldrb	r2, [r7, #5]
 800953c:	7abb      	ldrb	r3, [r7, #10]
 800953e:	4313      	orrs	r3, r2
 8009540:	b2db      	uxtb	r3, r3
 8009542:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8009544:	7a3b      	ldrb	r3, [r7, #8]
 8009546:	f043 0304 	orr.w	r3, r3, #4
 800954a:	b2db      	uxtb	r3, r3
 800954c:	021b      	lsls	r3, r3, #8
 800954e:	b21a      	sxth	r2, r3
 8009550:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009554:	4313      	orrs	r3, r2
 8009556:	b21b      	sxth	r3, r3
 8009558:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800955a:	4b06      	ldr	r3, [pc, #24]	; (8009574 <BSP_ACCELERO_Init+0x78>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	89ba      	ldrh	r2, [r7, #12]
 8009562:	4610      	mov	r0, r2
 8009564:	4798      	blx	r3
  }  

  return ret;
 8009566:	7bfb      	ldrb	r3, [r7, #15]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}
 8009570:	200000e4 	.word	0x200000e4
 8009574:	2000104c 	.word	0x2000104c

08009578 <BSP_ACCELERO_LowPower>:
  * @brief  Set/Unset the ACCELERO in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  * @retval None
  */
void BSP_ACCELERO_LowPower(uint16_t status)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	4603      	mov	r3, r0
 8009580:	80fb      	strh	r3, [r7, #6]
  /* Set/Unset the ACCELERO in low power mode */
  if(AccelerometerDrv != NULL)
 8009582:	4b09      	ldr	r3, [pc, #36]	; (80095a8 <BSP_ACCELERO_LowPower+0x30>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00a      	beq.n	80095a0 <BSP_ACCELERO_LowPower+0x28>
  {
    if(AccelerometerDrv->LowPower != NULL)
 800958a:	4b07      	ldr	r3, [pc, #28]	; (80095a8 <BSP_ACCELERO_LowPower+0x30>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	691b      	ldr	r3, [r3, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d005      	beq.n	80095a0 <BSP_ACCELERO_LowPower+0x28>
    {
      AccelerometerDrv->LowPower(status);
 8009594:	4b04      	ldr	r3, [pc, #16]	; (80095a8 <BSP_ACCELERO_LowPower+0x30>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	88fa      	ldrh	r2, [r7, #6]
 800959c:	4610      	mov	r0, r2
 800959e:	4798      	blx	r3
    }
  }
}
 80095a0:	bf00      	nop
 80095a2:	3708      	adds	r7, #8
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	2000104c 	.word	0x2000104c

080095ac <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b082      	sub	sp, #8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]

  if(AccelerometerDrv != NULL)
 80095b4:	4b08      	ldr	r3, [pc, #32]	; (80095d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d009      	beq.n	80095d0 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80095bc:	4b06      	ldr	r3, [pc, #24]	; (80095d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d004      	beq.n	80095d0 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80095c6:	4b04      	ldr	r3, [pc, #16]	; (80095d8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	4798      	blx	r3


    }
  }
}
 80095d0:	bf00      	nop
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	2000104c 	.word	0x2000104c

080095dc <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 80095e2:	4b0c      	ldr	r3, [pc, #48]	; (8009614 <BSP_HSENSOR_Init+0x38>)
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	20be      	movs	r0, #190	; 0xbe
 80095e8:	4798      	blx	r3
 80095ea:	4603      	mov	r3, r0
 80095ec:	2bbc      	cmp	r3, #188	; 0xbc
 80095ee:	d002      	beq.n	80095f6 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	607b      	str	r3, [r7, #4]
 80095f4:	e009      	b.n	800960a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 80095f6:	4b08      	ldr	r3, [pc, #32]	; (8009618 <BSP_HSENSOR_Init+0x3c>)
 80095f8:	4a06      	ldr	r2, [pc, #24]	; (8009614 <BSP_HSENSOR_Init+0x38>)
 80095fa:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80095fc:	4b06      	ldr	r3, [pc, #24]	; (8009618 <BSP_HSENSOR_Init+0x3c>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	20be      	movs	r0, #190	; 0xbe
 8009604:	4798      	blx	r3
    ret = HSENSOR_OK;
 8009606:	2300      	movs	r3, #0
 8009608:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800960a:	687b      	ldr	r3, [r7, #4]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}
 8009614:	200000c8 	.word	0x200000c8
 8009618:	20001050 	.word	0x20001050

0800961c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 800961c:	b580      	push	{r7, lr}
 800961e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8009620:	4b04      	ldr	r3, [pc, #16]	; (8009634 <BSP_HSENSOR_ReadHumidity+0x18>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	20be      	movs	r0, #190	; 0xbe
 8009628:	4798      	blx	r3
 800962a:	eef0 7a40 	vmov.f32	s15, s0
}
 800962e:	eeb0 0a67 	vmov.f32	s0, s15
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20001050 	.word	0x20001050

08009638 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8009642:	4b09      	ldr	r3, [pc, #36]	; (8009668 <BSP_TSENSOR_Init+0x30>)
 8009644:	4a09      	ldr	r2, [pc, #36]	; (800966c <BSP_TSENSOR_Init+0x34>)
 8009646:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8009648:	f7ff fef8 	bl	800943c <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 800964c:	4b06      	ldr	r3, [pc, #24]	; (8009668 <BSP_TSENSOR_Init+0x30>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2100      	movs	r1, #0
 8009654:	20be      	movs	r0, #190	; 0xbe
 8009656:	4798      	blx	r3

  ret = TSENSOR_OK;
 8009658:	2300      	movs	r3, #0
 800965a:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 800965c:	79fb      	ldrb	r3, [r7, #7]
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	20001054 	.word	0x20001054
 800966c:	200000d4 	.word	0x200000d4

08009670 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8009670:	b580      	push	{r7, lr}
 8009672:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8009674:	4b04      	ldr	r3, [pc, #16]	; (8009688 <BSP_TSENSOR_ReadTemp+0x18>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	68db      	ldr	r3, [r3, #12]
 800967a:	20be      	movs	r0, #190	; 0xbe
 800967c:	4798      	blx	r3
 800967e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009682:	eeb0 0a67 	vmov.f32	s0, s15
 8009686:	bd80      	pop	{r7, pc}
 8009688:	20001054 	.word	0x20001054

0800968c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	4603      	mov	r3, r0
 8009694:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8009696:	88fb      	ldrh	r3, [r7, #6]
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2120      	movs	r1, #32
 800969c:	4618      	mov	r0, r3
 800969e:	f7ff fef1 	bl	8009484 <SENSOR_IO_Read>
 80096a2:	4603      	mov	r3, r0
 80096a4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80096a6:	7bfb      	ldrb	r3, [r7, #15]
 80096a8:	f023 0304 	bic.w	r3, r3, #4
 80096ac:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
 80096b0:	f043 0304 	orr.w	r3, r3, #4
 80096b4:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80096b6:	7bfb      	ldrb	r3, [r7, #15]
 80096b8:	f023 0303 	bic.w	r3, r3, #3
 80096bc:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80096be:	7bfb      	ldrb	r3, [r7, #15]
 80096c0:	f043 0301 	orr.w	r3, r3, #1
 80096c4:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80096c6:	7bfb      	ldrb	r3, [r7, #15]
 80096c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80096cc:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80096ce:	88fb      	ldrh	r3, [r7, #6]
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	7bfa      	ldrb	r2, [r7, #15]
 80096d4:	2120      	movs	r1, #32
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7ff feba 	bl	8009450 <SENSOR_IO_Write>
}
 80096dc:	bf00      	nop
 80096de:	3710      	adds	r7, #16
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	4603      	mov	r3, r0
 80096ec:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80096ee:	2300      	movs	r3, #0
 80096f0:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 80096f2:	f7ff fea3 	bl	800943c <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80096f6:	88fb      	ldrh	r3, [r7, #6]
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	210f      	movs	r1, #15
 80096fc:	4618      	mov	r0, r3
 80096fe:	f7ff fec1 	bl	8009484 <SENSOR_IO_Read>
 8009702:	4603      	mov	r3, r0
 8009704:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8009706:	7bfb      	ldrb	r3, [r7, #15]
}
 8009708:	4618      	mov	r0, r3
 800970a:	3710      	adds	r7, #16
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b088      	sub	sp, #32
 8009714:	af00      	add	r7, sp, #0
 8009716:	4603      	mov	r3, r0
 8009718:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800971a:	88fb      	ldrh	r3, [r7, #6]
 800971c:	b2d8      	uxtb	r0, r3
 800971e:	f107 020c 	add.w	r2, r7, #12
 8009722:	2302      	movs	r3, #2
 8009724:	21b0      	movs	r1, #176	; 0xb0
 8009726:	f7ff fecb 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800972a:	7b3b      	ldrb	r3, [r7, #12]
 800972c:	085b      	lsrs	r3, r3, #1
 800972e:	b2db      	uxtb	r3, r3
 8009730:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8009732:	7b7b      	ldrb	r3, [r7, #13]
 8009734:	085b      	lsrs	r3, r3, #1
 8009736:	b2db      	uxtb	r3, r3
 8009738:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800973a:	88fb      	ldrh	r3, [r7, #6]
 800973c:	b2d8      	uxtb	r0, r3
 800973e:	f107 020c 	add.w	r2, r7, #12
 8009742:	2302      	movs	r3, #2
 8009744:	21b6      	movs	r1, #182	; 0xb6
 8009746:	f7ff febb 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800974a:	7b7b      	ldrb	r3, [r7, #13]
 800974c:	021b      	lsls	r3, r3, #8
 800974e:	b21a      	sxth	r2, r3
 8009750:	7b3b      	ldrb	r3, [r7, #12]
 8009752:	b21b      	sxth	r3, r3
 8009754:	4313      	orrs	r3, r2
 8009756:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8009758:	88fb      	ldrh	r3, [r7, #6]
 800975a:	b2d8      	uxtb	r0, r3
 800975c:	f107 020c 	add.w	r2, r7, #12
 8009760:	2302      	movs	r3, #2
 8009762:	21ba      	movs	r1, #186	; 0xba
 8009764:	f7ff feac 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009768:	7b7b      	ldrb	r3, [r7, #13]
 800976a:	021b      	lsls	r3, r3, #8
 800976c:	b21a      	sxth	r2, r3
 800976e:	7b3b      	ldrb	r3, [r7, #12]
 8009770:	b21b      	sxth	r3, r3
 8009772:	4313      	orrs	r3, r2
 8009774:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8009776:	88fb      	ldrh	r3, [r7, #6]
 8009778:	b2d8      	uxtb	r0, r3
 800977a:	f107 020c 	add.w	r2, r7, #12
 800977e:	2302      	movs	r3, #2
 8009780:	21a8      	movs	r1, #168	; 0xa8
 8009782:	f7ff fe9d 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009786:	7b7b      	ldrb	r3, [r7, #13]
 8009788:	021b      	lsls	r3, r3, #8
 800978a:	b21a      	sxth	r2, r3
 800978c:	7b3b      	ldrb	r3, [r7, #12]
 800978e:	b21b      	sxth	r3, r3
 8009790:	4313      	orrs	r3, r2
 8009792:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8009794:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009798:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	ee07 3a90 	vmov	s15, r3
 80097a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80097a6:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80097aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	ee07 3a90 	vmov	s15, r3
 80097b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097b8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80097bc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80097c0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80097c4:	1ad3      	subs	r3, r2, r3
 80097c6:	ee07 3a90 	vmov	s15, r3
 80097ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097d2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80097d6:	ee07 3a90 	vmov	s15, r3
 80097da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097e2:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80097e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80097ea:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80097ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80097f2:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 80097f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80097fa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8009840 <HTS221_H_ReadHumidity+0x130>
 80097fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009806:	dd01      	ble.n	800980c <HTS221_H_ReadHumidity+0xfc>
 8009808:	4b0e      	ldr	r3, [pc, #56]	; (8009844 <HTS221_H_ReadHumidity+0x134>)
 800980a:	e00a      	b.n	8009822 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 800980c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009810:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009818:	d502      	bpl.n	8009820 <HTS221_H_ReadHumidity+0x110>
 800981a:	f04f 0300 	mov.w	r3, #0
 800981e:	e000      	b.n	8009822 <HTS221_H_ReadHumidity+0x112>
 8009820:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8009822:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8009824:	edd7 7a04 	vldr	s15, [r7, #16]
 8009828:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800982c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009830:	eef0 7a66 	vmov.f32	s15, s13
}
 8009834:	eeb0 0a67 	vmov.f32	s0, s15
 8009838:	3720      	adds	r7, #32
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	447a0000 	.word	0x447a0000
 8009844:	447a0000 	.word	0x447a0000

08009848 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	4603      	mov	r3, r0
 8009850:	6039      	str	r1, [r7, #0]
 8009852:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8009854:	88fb      	ldrh	r3, [r7, #6]
 8009856:	b2db      	uxtb	r3, r3
 8009858:	2120      	movs	r1, #32
 800985a:	4618      	mov	r0, r3
 800985c:	f7ff fe12 	bl	8009484 <SENSOR_IO_Read>
 8009860:	4603      	mov	r3, r0
 8009862:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8009864:	7bfb      	ldrb	r3, [r7, #15]
 8009866:	f023 0304 	bic.w	r3, r3, #4
 800986a:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800986c:	7bfb      	ldrb	r3, [r7, #15]
 800986e:	f043 0304 	orr.w	r3, r3, #4
 8009872:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8009874:	7bfb      	ldrb	r3, [r7, #15]
 8009876:	f023 0303 	bic.w	r3, r3, #3
 800987a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800987c:	7bfb      	ldrb	r3, [r7, #15]
 800987e:	f043 0301 	orr.w	r3, r3, #1
 8009882:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8009884:	7bfb      	ldrb	r3, [r7, #15]
 8009886:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800988a:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800988c:	88fb      	ldrh	r3, [r7, #6]
 800988e:	b2db      	uxtb	r3, r3
 8009890:	7bfa      	ldrb	r2, [r7, #15]
 8009892:	2120      	movs	r1, #32
 8009894:	4618      	mov	r0, r3
 8009896:	f7ff fddb 	bl	8009450 <SENSOR_IO_Write>
}
 800989a:	bf00      	nop
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}

080098a2 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80098a2:	b580      	push	{r7, lr}
 80098a4:	b088      	sub	sp, #32
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	4603      	mov	r3, r0
 80098aa:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80098ac:	88fb      	ldrh	r3, [r7, #6]
 80098ae:	b2d8      	uxtb	r0, r3
 80098b0:	f107 0208 	add.w	r2, r7, #8
 80098b4:	2302      	movs	r3, #2
 80098b6:	21b2      	movs	r1, #178	; 0xb2
 80098b8:	f7ff fe02 	bl	80094c0 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80098bc:	88fb      	ldrh	r3, [r7, #6]
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	2135      	movs	r1, #53	; 0x35
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7ff fdde 	bl	8009484 <SENSOR_IO_Read>
 80098c8:	4603      	mov	r3, r0
 80098ca:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80098cc:	7ffb      	ldrb	r3, [r7, #31]
 80098ce:	021b      	lsls	r3, r3, #8
 80098d0:	b21b      	sxth	r3, r3
 80098d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098d6:	b21a      	sxth	r2, r3
 80098d8:	7a3b      	ldrb	r3, [r7, #8]
 80098da:	b21b      	sxth	r3, r3
 80098dc:	4313      	orrs	r3, r2
 80098de:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80098e0:	7ffb      	ldrb	r3, [r7, #31]
 80098e2:	019b      	lsls	r3, r3, #6
 80098e4:	b21b      	sxth	r3, r3
 80098e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098ea:	b21a      	sxth	r2, r3
 80098ec:	7a7b      	ldrb	r3, [r7, #9]
 80098ee:	b21b      	sxth	r3, r3
 80098f0:	4313      	orrs	r3, r2
 80098f2:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 80098f4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80098f8:	10db      	asrs	r3, r3, #3
 80098fa:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 80098fc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009900:	10db      	asrs	r3, r3, #3
 8009902:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8009904:	88fb      	ldrh	r3, [r7, #6]
 8009906:	b2d8      	uxtb	r0, r3
 8009908:	f107 0208 	add.w	r2, r7, #8
 800990c:	2304      	movs	r3, #4
 800990e:	21bc      	movs	r1, #188	; 0xbc
 8009910:	f7ff fdd6 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009914:	7a7b      	ldrb	r3, [r7, #9]
 8009916:	021b      	lsls	r3, r3, #8
 8009918:	b21a      	sxth	r2, r3
 800991a:	7a3b      	ldrb	r3, [r7, #8]
 800991c:	b21b      	sxth	r3, r3
 800991e:	4313      	orrs	r3, r2
 8009920:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8009922:	7afb      	ldrb	r3, [r7, #11]
 8009924:	021b      	lsls	r3, r3, #8
 8009926:	b21a      	sxth	r2, r3
 8009928:	7abb      	ldrb	r3, [r7, #10]
 800992a:	b21b      	sxth	r3, r3
 800992c:	4313      	orrs	r3, r2
 800992e:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8009930:	88fb      	ldrh	r3, [r7, #6]
 8009932:	b2d8      	uxtb	r0, r3
 8009934:	f107 0208 	add.w	r2, r7, #8
 8009938:	2302      	movs	r3, #2
 800993a:	21aa      	movs	r1, #170	; 0xaa
 800993c:	f7ff fdc0 	bl	80094c0 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009940:	7a7b      	ldrb	r3, [r7, #9]
 8009942:	021b      	lsls	r3, r3, #8
 8009944:	b21a      	sxth	r2, r3
 8009946:	7a3b      	ldrb	r3, [r7, #8]
 8009948:	b21b      	sxth	r3, r3
 800994a:	4313      	orrs	r3, r2
 800994c:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800994e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8009952:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	ee07 3a90 	vmov	s15, r3
 800995c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009960:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009964:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009968:	1ad3      	subs	r3, r2, r3
 800996a:	ee07 3a90 	vmov	s15, r3
 800996e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009972:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009976:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800997a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	ee07 3a90 	vmov	s15, r3
 8009984:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009988:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800998c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009990:	ee07 3a90 	vmov	s15, r3
 8009994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800999c:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	ee07 3a90 	vmov	s15, r3
}
 80099a6:	eeb0 0a67 	vmov.f32	s0, s15
 80099aa:	3720      	adds	r7, #32
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	4603      	mov	r3, r0
 80099b8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80099ba:	2300      	movs	r3, #0
 80099bc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80099be:	2110      	movs	r1, #16
 80099c0:	20d4      	movs	r0, #212	; 0xd4
 80099c2:	f7ff fd5f 	bl	8009484 <SENSOR_IO_Read>
 80099c6:	4603      	mov	r3, r0
 80099c8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80099ca:	88fb      	ldrh	r3, [r7, #6]
 80099cc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80099ce:	7bbb      	ldrb	r3, [r7, #14]
 80099d0:	f003 0303 	and.w	r3, r3, #3
 80099d4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80099d6:	7bba      	ldrb	r2, [r7, #14]
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
 80099da:	4313      	orrs	r3, r2
 80099dc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80099de:	7bbb      	ldrb	r3, [r7, #14]
 80099e0:	461a      	mov	r2, r3
 80099e2:	2110      	movs	r1, #16
 80099e4:	20d4      	movs	r0, #212	; 0xd4
 80099e6:	f7ff fd33 	bl	8009450 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80099ea:	2112      	movs	r1, #18
 80099ec:	20d4      	movs	r0, #212	; 0xd4
 80099ee:	f7ff fd49 	bl	8009484 <SENSOR_IO_Read>
 80099f2:	4603      	mov	r3, r0
 80099f4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80099f6:	88fb      	ldrh	r3, [r7, #6]
 80099f8:	0a1b      	lsrs	r3, r3, #8
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8009a04:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8009a06:	7bba      	ldrb	r2, [r7, #14]
 8009a08:	7bfb      	ldrb	r3, [r7, #15]
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8009a0e:	7bbb      	ldrb	r3, [r7, #14]
 8009a10:	461a      	mov	r2, r3
 8009a12:	2112      	movs	r1, #18
 8009a14:	20d4      	movs	r0, #212	; 0xd4
 8009a16:	f7ff fd1b 	bl	8009450 <SENSOR_IO_Write>
}
 8009a1a:	bf00      	nop
 8009a1c:	3710      	adds	r7, #16
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8009a22:	b580      	push	{r7, lr}
 8009a24:	b082      	sub	sp, #8
 8009a26:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8009a2c:	2110      	movs	r1, #16
 8009a2e:	20d4      	movs	r0, #212	; 0xd4
 8009a30:	f7ff fd28 	bl	8009484 <SENSOR_IO_Read>
 8009a34:	4603      	mov	r3, r0
 8009a36:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8009a38:	79fb      	ldrb	r3, [r7, #7]
 8009a3a:	f003 030f 	and.w	r3, r3, #15
 8009a3e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8009a40:	79fb      	ldrb	r3, [r7, #7]
 8009a42:	461a      	mov	r2, r3
 8009a44:	2110      	movs	r1, #16
 8009a46:	20d4      	movs	r0, #212	; 0xd4
 8009a48:	f7ff fd02 	bl	8009450 <SENSOR_IO_Write>
}
 8009a4c:	bf00      	nop
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8009a54:	b580      	push	{r7, lr}
 8009a56:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8009a58:	f7ff fcf0 	bl	800943c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8009a5c:	210f      	movs	r1, #15
 8009a5e:	20d4      	movs	r0, #212	; 0xd4
 8009a60:	f7ff fd10 	bl	8009484 <SENSOR_IO_Read>
 8009a64:	4603      	mov	r3, r0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	bd80      	pop	{r7, pc}

08009a6a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8009a6a:	b580      	push	{r7, lr}
 8009a6c:	b084      	sub	sp, #16
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	4603      	mov	r3, r0
 8009a72:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8009a78:	2115      	movs	r1, #21
 8009a7a:	20d4      	movs	r0, #212	; 0xd4
 8009a7c:	f7ff fd02 	bl	8009484 <SENSOR_IO_Read>
 8009a80:	4603      	mov	r3, r0
 8009a82:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8009a84:	7bfb      	ldrb	r3, [r7, #15]
 8009a86:	f023 0310 	bic.w	r3, r3, #16
 8009a8a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8009a8c:	88fb      	ldrh	r3, [r7, #6]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d003      	beq.n	8009a9a <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8009a92:	7bfb      	ldrb	r3, [r7, #15]
 8009a94:	f043 0310 	orr.w	r3, r3, #16
 8009a98:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8009a9a:	7bfb      	ldrb	r3, [r7, #15]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	2115      	movs	r1, #21
 8009aa0:	20d4      	movs	r0, #212	; 0xd4
 8009aa2:	f7ff fcd5 	bl	8009450 <SENSOR_IO_Write>
}
 8009aa6:	bf00      	nop
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
	...

08009ab0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b088      	sub	sp, #32
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8009abc:	2300      	movs	r3, #0
 8009abe:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8009ac0:	f04f 0300 	mov.w	r3, #0
 8009ac4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8009ac6:	2110      	movs	r1, #16
 8009ac8:	20d4      	movs	r0, #212	; 0xd4
 8009aca:	f7ff fcdb 	bl	8009484 <SENSOR_IO_Read>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8009ad2:	f107 0208 	add.w	r2, r7, #8
 8009ad6:	2306      	movs	r3, #6
 8009ad8:	2128      	movs	r1, #40	; 0x28
 8009ada:	20d4      	movs	r0, #212	; 0xd4
 8009adc:	f7ff fcf0 	bl	80094c0 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	77fb      	strb	r3, [r7, #31]
 8009ae4:	e01c      	b.n	8009b20 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8009ae6:	7ffb      	ldrb	r3, [r7, #31]
 8009ae8:	005b      	lsls	r3, r3, #1
 8009aea:	3301      	adds	r3, #1
 8009aec:	3320      	adds	r3, #32
 8009aee:	443b      	add	r3, r7
 8009af0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	021b      	lsls	r3, r3, #8
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	7ffb      	ldrb	r3, [r7, #31]
 8009afc:	005b      	lsls	r3, r3, #1
 8009afe:	3320      	adds	r3, #32
 8009b00:	443b      	add	r3, r7
 8009b02:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8009b06:	b29b      	uxth	r3, r3
 8009b08:	4413      	add	r3, r2
 8009b0a:	b29a      	uxth	r2, r3
 8009b0c:	7ffb      	ldrb	r3, [r7, #31]
 8009b0e:	b212      	sxth	r2, r2
 8009b10:	005b      	lsls	r3, r3, #1
 8009b12:	3320      	adds	r3, #32
 8009b14:	443b      	add	r3, r7
 8009b16:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8009b1a:	7ffb      	ldrb	r3, [r7, #31]
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	77fb      	strb	r3, [r7, #31]
 8009b20:	7ffb      	ldrb	r3, [r7, #31]
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d9df      	bls.n	8009ae6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8009b26:	7dfb      	ldrb	r3, [r7, #23]
 8009b28:	f003 030c 	and.w	r3, r3, #12
 8009b2c:	2b0c      	cmp	r3, #12
 8009b2e:	d829      	bhi.n	8009b84 <LSM6DSL_AccReadXYZ+0xd4>
 8009b30:	a201      	add	r2, pc, #4	; (adr r2, 8009b38 <LSM6DSL_AccReadXYZ+0x88>)
 8009b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b36:	bf00      	nop
 8009b38:	08009b6d 	.word	0x08009b6d
 8009b3c:	08009b85 	.word	0x08009b85
 8009b40:	08009b85 	.word	0x08009b85
 8009b44:	08009b85 	.word	0x08009b85
 8009b48:	08009b7f 	.word	0x08009b7f
 8009b4c:	08009b85 	.word	0x08009b85
 8009b50:	08009b85 	.word	0x08009b85
 8009b54:	08009b85 	.word	0x08009b85
 8009b58:	08009b73 	.word	0x08009b73
 8009b5c:	08009b85 	.word	0x08009b85
 8009b60:	08009b85 	.word	0x08009b85
 8009b64:	08009b85 	.word	0x08009b85
 8009b68:	08009b79 	.word	0x08009b79
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8009b6c:	4b18      	ldr	r3, [pc, #96]	; (8009bd0 <LSM6DSL_AccReadXYZ+0x120>)
 8009b6e:	61bb      	str	r3, [r7, #24]
    break;
 8009b70:	e008      	b.n	8009b84 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8009b72:	4b18      	ldr	r3, [pc, #96]	; (8009bd4 <LSM6DSL_AccReadXYZ+0x124>)
 8009b74:	61bb      	str	r3, [r7, #24]
    break;
 8009b76:	e005      	b.n	8009b84 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8009b78:	4b17      	ldr	r3, [pc, #92]	; (8009bd8 <LSM6DSL_AccReadXYZ+0x128>)
 8009b7a:	61bb      	str	r3, [r7, #24]
    break;
 8009b7c:	e002      	b.n	8009b84 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8009b7e:	4b17      	ldr	r3, [pc, #92]	; (8009bdc <LSM6DSL_AccReadXYZ+0x12c>)
 8009b80:	61bb      	str	r3, [r7, #24]
    break;    
 8009b82:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8009b84:	2300      	movs	r3, #0
 8009b86:	77fb      	strb	r3, [r7, #31]
 8009b88:	e01a      	b.n	8009bc0 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8009b8a:	7ffb      	ldrb	r3, [r7, #31]
 8009b8c:	005b      	lsls	r3, r3, #1
 8009b8e:	3320      	adds	r3, #32
 8009b90:	443b      	add	r3, r7
 8009b92:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8009b96:	ee07 3a90 	vmov	s15, r3
 8009b9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ba6:	7ffb      	ldrb	r3, [r7, #31]
 8009ba8:	005b      	lsls	r3, r3, #1
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	4413      	add	r3, r2
 8009bae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009bb2:	ee17 2a90 	vmov	r2, s15
 8009bb6:	b212      	sxth	r2, r2
 8009bb8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8009bba:	7ffb      	ldrb	r3, [r7, #31]
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	77fb      	strb	r3, [r7, #31]
 8009bc0:	7ffb      	ldrb	r3, [r7, #31]
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d9e1      	bls.n	8009b8a <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8009bc6:	bf00      	nop
 8009bc8:	bf00      	nop
 8009bca:	3720      	adds	r7, #32
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	3d79db23 	.word	0x3d79db23
 8009bd4:	3df9db23 	.word	0x3df9db23
 8009bd8:	3e79db23 	.word	0x3e79db23
 8009bdc:	3ef9db23 	.word	0x3ef9db23

08009be0 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	4603      	mov	r3, r0
 8009be8:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8009bea:	79fb      	ldrb	r3, [r7, #7]
 8009bec:	2b2f      	cmp	r3, #47	; 0x2f
 8009bee:	d906      	bls.n	8009bfe <Hex2Num+0x1e>
 8009bf0:	79fb      	ldrb	r3, [r7, #7]
 8009bf2:	2b39      	cmp	r3, #57	; 0x39
 8009bf4:	d803      	bhi.n	8009bfe <Hex2Num+0x1e>
        return a - '0';
 8009bf6:	79fb      	ldrb	r3, [r7, #7]
 8009bf8:	3b30      	subs	r3, #48	; 0x30
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	e014      	b.n	8009c28 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8009bfe:	79fb      	ldrb	r3, [r7, #7]
 8009c00:	2b60      	cmp	r3, #96	; 0x60
 8009c02:	d906      	bls.n	8009c12 <Hex2Num+0x32>
 8009c04:	79fb      	ldrb	r3, [r7, #7]
 8009c06:	2b66      	cmp	r3, #102	; 0x66
 8009c08:	d803      	bhi.n	8009c12 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8009c0a:	79fb      	ldrb	r3, [r7, #7]
 8009c0c:	3b57      	subs	r3, #87	; 0x57
 8009c0e:	b2db      	uxtb	r3, r3
 8009c10:	e00a      	b.n	8009c28 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8009c12:	79fb      	ldrb	r3, [r7, #7]
 8009c14:	2b40      	cmp	r3, #64	; 0x40
 8009c16:	d906      	bls.n	8009c26 <Hex2Num+0x46>
 8009c18:	79fb      	ldrb	r3, [r7, #7]
 8009c1a:	2b46      	cmp	r3, #70	; 0x46
 8009c1c:	d803      	bhi.n	8009c26 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	3b37      	subs	r3, #55	; 0x37
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	e000      	b.n	8009c28 <Hex2Num+0x48>
    }

    return 0;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8009c42:	2300      	movs	r3, #0
 8009c44:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8009c46:	e012      	b.n	8009c6e <ParseHexNumber+0x3a>
        sum <<= 4;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	011b      	lsls	r3, r3, #4
 8009c4c:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7ff ffc4 	bl	8009be0 <Hex2Num>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4413      	add	r3, r2
 8009c60:	60fb      	str	r3, [r7, #12]
        ptr++;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	3301      	adds	r3, #1
 8009c66:	607b      	str	r3, [r7, #4]
        i++;
 8009c68:	7afb      	ldrb	r3, [r7, #11]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	2b2f      	cmp	r3, #47	; 0x2f
 8009c74:	d903      	bls.n	8009c7e <ParseHexNumber+0x4a>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	2b39      	cmp	r3, #57	; 0x39
 8009c7c:	d9e4      	bls.n	8009c48 <ParseHexNumber+0x14>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	2b60      	cmp	r3, #96	; 0x60
 8009c84:	d903      	bls.n	8009c8e <ParseHexNumber+0x5a>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	2b66      	cmp	r3, #102	; 0x66
 8009c8c:	d9dc      	bls.n	8009c48 <ParseHexNumber+0x14>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	2b40      	cmp	r3, #64	; 0x40
 8009c94:	d903      	bls.n	8009c9e <ParseHexNumber+0x6a>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	2b46      	cmp	r3, #70	; 0x46
 8009c9c:	d9d4      	bls.n	8009c48 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <ParseHexNumber+0x76>
        *cnt = i;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	7afa      	ldrb	r2, [r7, #11]
 8009ca8:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8009caa:	68fb      	ldr	r3, [r7, #12]
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b085      	sub	sp, #20
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	73fb      	strb	r3, [r7, #15]
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	2b2d      	cmp	r3, #45	; 0x2d
 8009cd0:	d119      	bne.n	8009d06 <ParseNumber+0x52>
        minus = 1;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	607b      	str	r3, [r7, #4]
        i++;
 8009cdc:	7bbb      	ldrb	r3, [r7, #14]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8009ce2:	e010      	b.n	8009d06 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4413      	add	r3, r2
 8009cec:	005b      	lsls	r3, r3, #1
 8009cee:	461a      	mov	r2, r3
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	3b30      	subs	r3, #48	; 0x30
 8009cf6:	4413      	add	r3, r2
 8009cf8:	60bb      	str	r3, [r7, #8]
        ptr++;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	607b      	str	r3, [r7, #4]
        i++;
 8009d00:	7bbb      	ldrb	r3, [r7, #14]
 8009d02:	3301      	adds	r3, #1
 8009d04:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	2b2f      	cmp	r3, #47	; 0x2f
 8009d0c:	d903      	bls.n	8009d16 <ParseNumber+0x62>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	2b39      	cmp	r3, #57	; 0x39
 8009d14:	d9e6      	bls.n	8009ce4 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d002      	beq.n	8009d22 <ParseNumber+0x6e>
        *cnt = i;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	7bba      	ldrb	r2, [r7, #14]
 8009d20:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8009d22:	7bfb      	ldrb	r3, [r7, #15]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <ParseNumber+0x7a>
        return 0 - sum;
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	425b      	negs	r3, r3
 8009d2c:	e000      	b.n	8009d30 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8009d2e:	68bb      	ldr	r3, [r7, #8]
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3714      	adds	r7, #20
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8009d4a:	e019      	b.n	8009d80 <ParseMAC+0x44>
    hexcnt = 1;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	2b3a      	cmp	r3, #58	; 0x3a
 8009d56:	d00e      	beq.n	8009d76 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8009d58:	f107 030e 	add.w	r3, r7, #14
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f7ff ff68 	bl	8009c34 <ParseHexNumber>
 8009d64:	4601      	mov	r1, r0
 8009d66:	7bfb      	ldrb	r3, [r7, #15]
 8009d68:	1c5a      	adds	r2, r3, #1
 8009d6a:	73fa      	strb	r2, [r7, #15]
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	4413      	add	r3, r2
 8009d72:	b2ca      	uxtb	r2, r1
 8009d74:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8009d76:	7bbb      	ldrb	r3, [r7, #14]
 8009d78:	461a      	mov	r2, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d1e1      	bne.n	8009d4c <ParseMAC+0x10>
  }
}
 8009d88:	bf00      	nop
 8009d8a:	bf00      	nop
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b084      	sub	sp, #16
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
 8009d9a:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8009da0:	e019      	b.n	8009dd6 <ParseIP+0x44>
    hexcnt = 1;
 8009da2:	2301      	movs	r3, #1
 8009da4:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	2b2e      	cmp	r3, #46	; 0x2e
 8009dac:	d00e      	beq.n	8009dcc <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8009dae:	f107 030e 	add.w	r3, r7, #14
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff ff7d 	bl	8009cb4 <ParseNumber>
 8009dba:	4601      	mov	r1, r0
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
 8009dbe:	1c5a      	adds	r2, r3, #1
 8009dc0:	73fa      	strb	r2, [r7, #15]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	4413      	add	r3, r2
 8009dc8:	b2ca      	uxtb	r2, r1
 8009dca:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8009dcc:	7bbb      	ldrb	r3, [r7, #14]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1e1      	bne.n	8009da2 <ParseIP+0x10>
  }
}
 8009dde:	bf00      	nop
 8009de0:	bf00      	nop
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8009df2:	2300      	movs	r3, #0
 8009df4:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	3302      	adds	r3, #2
 8009dfa:	4934      	ldr	r1, [pc, #208]	; (8009ecc <AT_ParseInfo+0xe4>)
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f009 fa1f 	bl	8013240 <strtok>
 8009e02:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8009e04:	e05a      	b.n	8009ebc <AT_ParseInfo+0xd4>
    switch (num++) {
 8009e06:	7afb      	ldrb	r3, [r7, #11]
 8009e08:	1c5a      	adds	r2, r3, #1
 8009e0a:	72fa      	strb	r2, [r7, #11]
 8009e0c:	2b06      	cmp	r3, #6
 8009e0e:	d84f      	bhi.n	8009eb0 <AT_ParseInfo+0xc8>
 8009e10:	a201      	add	r2, pc, #4	; (adr r2, 8009e18 <AT_ParseInfo+0x30>)
 8009e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e16:	bf00      	nop
 8009e18:	08009e35 	.word	0x08009e35
 8009e1c:	08009e43 	.word	0x08009e43
 8009e20:	08009e53 	.word	0x08009e53
 8009e24:	08009e63 	.word	0x08009e63
 8009e28:	08009e73 	.word	0x08009e73
 8009e2c:	08009e83 	.word	0x08009e83
 8009e30:	08009e97 	.word	0x08009e97
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2220      	movs	r2, #32
 8009e38:	68f9      	ldr	r1, [r7, #12]
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f009 f9ec 	bl	8013218 <strncpy>
      break;
 8009e40:	e037      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	3320      	adds	r3, #32
 8009e46:	2218      	movs	r2, #24
 8009e48:	68f9      	ldr	r1, [r7, #12]
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f009 f9e4 	bl	8013218 <strncpy>
      break;
 8009e50:	e02f      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	3338      	adds	r3, #56	; 0x38
 8009e56:	2210      	movs	r2, #16
 8009e58:	68f9      	ldr	r1, [r7, #12]
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f009 f9dc 	bl	8013218 <strncpy>
      break;
 8009e60:	e027      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	3348      	adds	r3, #72	; 0x48
 8009e66:	2210      	movs	r2, #16
 8009e68:	68f9      	ldr	r1, [r7, #12]
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f009 f9d4 	bl	8013218 <strncpy>
      break;
 8009e70:	e01f      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	3358      	adds	r3, #88	; 0x58
 8009e76:	2210      	movs	r2, #16
 8009e78:	68f9      	ldr	r1, [r7, #12]
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f009 f9cc 	bl	8013218 <strncpy>
      break;
 8009e80:	e017      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8009e82:	2100      	movs	r1, #0
 8009e84:	68f8      	ldr	r0, [r7, #12]
 8009e86:	f7ff ff15 	bl	8009cb4 <ParseNumber>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8009e94:	e00d      	b.n	8009eb2 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8009e96:	490e      	ldr	r1, [pc, #56]	; (8009ed0 <AT_ParseInfo+0xe8>)
 8009e98:	68f8      	ldr	r0, [r7, #12]
 8009e9a:	f009 f9d1 	bl	8013240 <strtok>
 8009e9e:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3368      	adds	r3, #104	; 0x68
 8009ea4:	2220      	movs	r2, #32
 8009ea6:	68f9      	ldr	r1, [r7, #12]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f009 f9b5 	bl	8013218 <strncpy>
      break;
 8009eae:	e000      	b.n	8009eb2 <AT_ParseInfo+0xca>

    default: break;
 8009eb0:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8009eb2:	4906      	ldr	r1, [pc, #24]	; (8009ecc <AT_ParseInfo+0xe4>)
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	f009 f9c3 	bl	8013240 <strtok>
 8009eba:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d1a1      	bne.n	8009e06 <AT_ParseInfo+0x1e>
  }
}
 8009ec2:	bf00      	nop
 8009ec4:	bf00      	nop
 8009ec6:	3710      	adds	r7, #16
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}
 8009ecc:	08016fa0 	.word	0x08016fa0
 8009ed0:	08016fa4 	.word	0x08016fa4

08009ed4 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	3302      	adds	r3, #2
 8009ee6:	4952      	ldr	r1, [pc, #328]	; (800a030 <AT_ParseConnSettings+0x15c>)
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f009 f9a9 	bl	8013240 <strtok>
 8009eee:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8009ef0:	e095      	b.n	800a01e <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	1c5a      	adds	r2, r3, #1
 8009ef6:	73fa      	strb	r2, [r7, #15]
 8009ef8:	2b0b      	cmp	r3, #11
 8009efa:	d87f      	bhi.n	8009ffc <AT_ParseConnSettings+0x128>
 8009efc:	a201      	add	r2, pc, #4	; (adr r2, 8009f04 <AT_ParseConnSettings+0x30>)
 8009efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f02:	bf00      	nop
 8009f04:	08009f35 	.word	0x08009f35
 8009f08:	08009f43 	.word	0x08009f43
 8009f0c:	08009f53 	.word	0x08009f53
 8009f10:	08009f67 	.word	0x08009f67
 8009f14:	08009f7b 	.word	0x08009f7b
 8009f18:	08009f8f 	.word	0x08009f8f
 8009f1c:	08009f9d 	.word	0x08009f9d
 8009f20:	08009fab 	.word	0x08009fab
 8009f24:	08009fb9 	.word	0x08009fb9
 8009f28:	08009fc7 	.word	0x08009fc7
 8009f2c:	08009fd5 	.word	0x08009fd5
 8009f30:	08009fe9 	.word	0x08009fe9
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	2221      	movs	r2, #33	; 0x21
 8009f38:	68b9      	ldr	r1, [r7, #8]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f009 f96c 	bl	8013218 <strncpy>
      break;
 8009f40:	e05d      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	3321      	adds	r3, #33	; 0x21
 8009f46:	2221      	movs	r2, #33	; 0x21
 8009f48:	68b9      	ldr	r1, [r7, #8]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f009 f964 	bl	8013218 <strncpy>
      break;
 8009f50:	e055      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8009f52:	2100      	movs	r1, #0
 8009f54:	68b8      	ldr	r0, [r7, #8]
 8009f56:	f7ff fead 	bl	8009cb4 <ParseNumber>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	b2da      	uxtb	r2, r3
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8009f64:	e04b      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8009f66:	2100      	movs	r1, #0
 8009f68:	68b8      	ldr	r0, [r7, #8]
 8009f6a:	f7ff fea3 	bl	8009cb4 <ParseNumber>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	b2da      	uxtb	r2, r3
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8009f78:	e041      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	68b8      	ldr	r0, [r7, #8]
 8009f7e:	f7ff fe99 	bl	8009cb4 <ParseNumber>
 8009f82:	4603      	mov	r3, r0
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8009f8c:	e037      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	3348      	adds	r3, #72	; 0x48
 8009f92:	4619      	mov	r1, r3
 8009f94:	68b8      	ldr	r0, [r7, #8]
 8009f96:	f7ff fefc 	bl	8009d92 <ParseIP>
      break;
 8009f9a:	e030      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	334c      	adds	r3, #76	; 0x4c
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	68b8      	ldr	r0, [r7, #8]
 8009fa4:	f7ff fef5 	bl	8009d92 <ParseIP>
      break;
 8009fa8:	e029      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	3350      	adds	r3, #80	; 0x50
 8009fae:	4619      	mov	r1, r3
 8009fb0:	68b8      	ldr	r0, [r7, #8]
 8009fb2:	f7ff feee 	bl	8009d92 <ParseIP>
      break;
 8009fb6:	e022      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	3354      	adds	r3, #84	; 0x54
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	68b8      	ldr	r0, [r7, #8]
 8009fc0:	f7ff fee7 	bl	8009d92 <ParseIP>
      break;
 8009fc4:	e01b      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	3358      	adds	r3, #88	; 0x58
 8009fca:	4619      	mov	r1, r3
 8009fcc:	68b8      	ldr	r0, [r7, #8]
 8009fce:	f7ff fee0 	bl	8009d92 <ParseIP>
      break;
 8009fd2:	e014      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	68b8      	ldr	r0, [r7, #8]
 8009fd8:	f7ff fe6c 	bl	8009cb4 <ParseNumber>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	b2da      	uxtb	r2, r3
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8009fe6:	e00a      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8009fe8:	2100      	movs	r1, #0
 8009fea:	68b8      	ldr	r0, [r7, #8]
 8009fec:	f7ff fe62 	bl	8009cb4 <ParseNumber>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	b2da      	uxtb	r2, r3
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8009ffa:	e000      	b.n	8009ffe <AT_ParseConnSettings+0x12a>

    default:
      break;
 8009ffc:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8009ffe:	490c      	ldr	r1, [pc, #48]	; (800a030 <AT_ParseConnSettings+0x15c>)
 800a000:	2000      	movs	r0, #0
 800a002:	f009 f91d 	bl	8013240 <strtok>
 800a006:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d007      	beq.n	800a01e <AT_ParseConnSettings+0x14a>
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	3b01      	subs	r3, #1
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	2b2c      	cmp	r3, #44	; 0x2c
 800a016:	d102      	bne.n	800a01e <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 800a018:	7bfb      	ldrb	r3, [r7, #15]
 800a01a:	3301      	adds	r3, #1
 800a01c:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	2b00      	cmp	r3, #0
 800a022:	f47f af66 	bne.w	8009ef2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 800a026:	bf00      	nop
 800a028:	bf00      	nop
 800a02a:	3710      	adds	r7, #16
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}
 800a030:	08016fa0 	.word	0x08016fa0

0800a034 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	3302      	adds	r3, #2
 800a042:	781b      	ldrb	r3, [r3, #0]
 800a044:	2b31      	cmp	r3, #49	; 0x31
 800a046:	bf0c      	ite	eq
 800a048:	2301      	moveq	r3, #1
 800a04a:	2300      	movne	r3, #0
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	461a      	mov	r2, r3
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	701a      	strb	r2, [r3, #0]
}
 800a054:	bf00      	nop
 800a056:	370c      	adds	r7, #12
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr

0800a060 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 800a060:	b590      	push	{r4, r7, lr}
 800a062:	b087      	sub	sp, #28
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800a06c:	2300      	movs	r3, #0
 800a06e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 800a070:	2300      	movs	r3, #0
 800a072:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800a07a:	68b8      	ldr	r0, [r7, #8]
 800a07c:	f7f6 f8f8 	bl	8000270 <strlen>
 800a080:	4603      	mov	r3, r0
 800a082:	b299      	uxth	r1, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800a08a:	461a      	mov	r2, r3
 800a08c:	68b8      	ldr	r0, [r7, #8]
 800a08e:	47a0      	blx	r4
 800a090:	4603      	mov	r3, r0
 800a092:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	2b00      	cmp	r3, #0
 800a098:	dd3e      	ble.n	800a118 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800a0a0:	68fa      	ldr	r2, [r7, #12]
 800a0a2:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a0a6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	4798      	blx	r3
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800a0b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	dd27      	ble.n	800a10a <AT_ExecuteCommand+0xaa>
 800a0ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0be:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a0c2:	dc22      	bgt.n	800a10a <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 800a0c4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a0cc:	d105      	bne.n	800a0da <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800a0ce:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0d2:	b29b      	uxth	r3, r3
 800a0d4:	3b01      	subs	r3, #1
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800a0da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800a0e6:	490f      	ldr	r1, [pc, #60]	; (800a124 <AT_ExecuteCommand+0xc4>)
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f009 f905 	bl	80132f8 <strstr>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d001      	beq.n	800a0f8 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	e010      	b.n	800a11a <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 800a0f8:	490b      	ldr	r1, [pc, #44]	; (800a128 <AT_ExecuteCommand+0xc8>)
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f009 f8fc 	bl	80132f8 <strstr>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d001      	beq.n	800a10a <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a106:	2305      	movs	r3, #5
 800a108:	e007      	b.n	800a11a <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800a10a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a10e:	f113 0f04 	cmn.w	r3, #4
 800a112:	d101      	bne.n	800a118 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 800a114:	2306      	movs	r3, #6
 800a116:	e000      	b.n	800a11a <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800a118:	2304      	movs	r3, #4
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	371c      	adds	r7, #28
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd90      	pop	{r4, r7, pc}
 800a122:	bf00      	nop
 800a124:	08016fb4 	.word	0x08016fb4
 800a128:	08016fc0 	.word	0x08016fc0

0800a12c <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
 800a138:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 800a13a:	2300      	movs	r3, #0
 800a13c:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 800a13e:	2300      	movs	r3, #0
 800a140:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800a142:	2300      	movs	r3, #0
 800a144:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 800a146:	68b8      	ldr	r0, [r7, #8]
 800a148:	f7f6 f892 	bl	8000270 <strlen>
 800a14c:	4603      	mov	r3, r0
 800a14e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 800a150:	8a7b      	ldrh	r3, [r7, #18]
 800a152:	f003 0301 	and.w	r3, r3, #1
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <AT_RequestSendData+0x32>
 800a15a:	2302      	movs	r3, #2
 800a15c:	e053      	b.n	800a206 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a16a:	8a79      	ldrh	r1, [r7, #18]
 800a16c:	68b8      	ldr	r0, [r7, #8]
 800a16e:	4798      	blx	r3
 800a170:	4603      	mov	r3, r0
 800a172:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 800a174:	8a3a      	ldrh	r2, [r7, #16]
 800a176:	8a7b      	ldrh	r3, [r7, #18]
 800a178:	429a      	cmp	r2, r3
 800a17a:	d143      	bne.n	800a204 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800a182:	68fa      	ldr	r2, [r7, #12]
 800a184:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a188:	8879      	ldrh	r1, [r7, #2]
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	4798      	blx	r3
 800a18e:	4603      	mov	r3, r0
 800a190:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800a192:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a196:	887b      	ldrh	r3, [r7, #2]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d131      	bne.n	800a200 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	6a38      	ldr	r0, [r7, #32]
 800a1ac:	4798      	blx	r3
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800a1b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	dd19      	ble.n	800a1ee <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800a1ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a1be:	6a3a      	ldr	r2, [r7, #32]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800a1c6:	4912      	ldr	r1, [pc, #72]	; (800a210 <AT_RequestSendData+0xe4>)
 800a1c8:	6a38      	ldr	r0, [r7, #32]
 800a1ca:	f009 f895 	bl	80132f8 <strstr>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d001      	beq.n	800a1d8 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	e016      	b.n	800a206 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 800a1d8:	490e      	ldr	r1, [pc, #56]	; (800a214 <AT_RequestSendData+0xe8>)
 800a1da:	6a38      	ldr	r0, [r7, #32]
 800a1dc:	f009 f88c 	bl	80132f8 <strstr>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a1e6:	2305      	movs	r3, #5
 800a1e8:	e00d      	b.n	800a206 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	e00b      	b.n	800a206 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800a1ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a1f2:	f113 0f04 	cmn.w	r3, #4
 800a1f6:	d101      	bne.n	800a1fc <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 800a1f8:	2306      	movs	r3, #6
 800a1fa:	e004      	b.n	800a206 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	e002      	b.n	800a206 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800a200:	2302      	movs	r3, #2
 800a202:	e000      	b.n	800a206 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800a204:	2304      	movs	r3, #4
}
 800a206:	4618      	mov	r0, r3
 800a208:	3718      	adds	r7, #24
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}
 800a20e:	bf00      	nop
 800a210:	08016fb4 	.word	0x08016fb4
 800a214:	08016fc0 	.word	0x08016fc0

0800a218 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 800a218:	b590      	push	{r4, r7, lr}
 800a21a:	b087      	sub	sp, #28
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
 800a224:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a22c:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800a234:	68b8      	ldr	r0, [r7, #8]
 800a236:	f7f6 f81b 	bl	8000270 <strlen>
 800a23a:	4603      	mov	r3, r0
 800a23c:	b299      	uxth	r1, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800a244:	461a      	mov	r2, r3
 800a246:	68b8      	ldr	r0, [r7, #8]
 800a248:	47a0      	blx	r4
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	dd6f      	ble.n	800a330 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800a256:	68fa      	ldr	r2, [r7, #12]
 800a258:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a25c:	2100      	movs	r1, #0
 800a25e:	6938      	ldr	r0, [r7, #16]
 800a260:	4798      	blx	r3
 800a262:	4603      	mov	r3, r0
 800a264:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	2b0d      	cmp	r3, #13
 800a26c:	d104      	bne.n	800a278 <AT_RequestReceiveData+0x60>
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	3301      	adds	r3, #1
 800a272:	781b      	ldrb	r3, [r3, #0]
 800a274:	2b0a      	cmp	r3, #10
 800a276:	d001      	beq.n	800a27c <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 800a278:	2304      	movs	r3, #4
 800a27a:	e05a      	b.n	800a332 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	3b02      	subs	r3, #2
 800a280:	617b      	str	r3, [r7, #20]
    p+=2;
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	3302      	adds	r3, #2
 800a286:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	2b07      	cmp	r3, #7
 800a28c:	d94a      	bls.n	800a324 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800a28e:	e002      	b.n	800a296 <AT_RequestReceiveData+0x7e>
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	3b01      	subs	r3, #1
 800a294:	617b      	str	r3, [r7, #20]
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d006      	beq.n	800a2aa <AT_RequestReceiveData+0x92>
 800a29c:	697b      	ldr	r3, [r7, #20]
 800a29e:	3b01      	subs	r3, #1
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	2b15      	cmp	r3, #21
 800a2a8:	d0f2      	beq.n	800a290 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	4413      	add	r3, r2
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	3b08      	subs	r3, #8
 800a2b8:	693a      	ldr	r2, [r7, #16]
 800a2ba:	4413      	add	r3, r2
 800a2bc:	491f      	ldr	r1, [pc, #124]	; (800a33c <AT_RequestReceiveData+0x124>)
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f009 f81a 	bl	80132f8 <strstr>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d016      	beq.n	800a2f8 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	3b08      	subs	r3, #8
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d4:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800a2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d8:	881b      	ldrh	r3, [r3, #0]
 800a2da:	887a      	ldrh	r2, [r7, #2]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d202      	bcs.n	800a2e6 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 800a2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e2:	887a      	ldrh	r2, [r7, #2]
 800a2e4:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800a2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e8:	881b      	ldrh	r3, [r3, #0]
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	6939      	ldr	r1, [r7, #16]
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f009 f88f 	bl	8013412 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e01c      	b.n	800a332 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	3b04      	subs	r3, #4
 800a2fc:	693a      	ldr	r2, [r7, #16]
 800a2fe:	4413      	add	r3, r2
 800a300:	2204      	movs	r2, #4
 800a302:	490f      	ldr	r1, [pc, #60]	; (800a340 <AT_RequestReceiveData+0x128>)
 800a304:	4618      	mov	r0, r3
 800a306:	f008 ff43 	bl	8013190 <memcmp>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d104      	bne.n	800a31a <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 800a310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a312:	2200      	movs	r2, #0
 800a314:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a316:	2305      	movs	r3, #5
 800a318:	e00b      	b.n	800a332 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 800a31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31c:	2200      	movs	r2, #0
 800a31e:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a320:	2305      	movs	r3, #5
 800a322:	e006      	b.n	800a332 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	f113 0f04 	cmn.w	r3, #4
 800a32a:	d101      	bne.n	800a330 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 800a32c:	2306      	movs	r3, #6
 800a32e:	e000      	b.n	800a332 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800a330:	2304      	movs	r3, #4
}
 800a332:	4618      	mov	r0, r3
 800a334:	371c      	adds	r7, #28
 800a336:	46bd      	mov	sp, r7
 800a338:	bd90      	pop	{r4, r7, pc}
 800a33a:	bf00      	nop
 800a33c:	08016fb4 	.word	0x08016fb4
 800a340:	08016fc8 	.word	0x08016fc8

0800a344 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a34c:	2302      	movs	r3, #2
 800a34e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f247 5230 	movw	r2, #30000	; 0x7530
 800a356:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a360:	2000      	movs	r0, #0
 800a362:	4798      	blx	r3
 800a364:	4603      	mov	r3, r0
 800a366:	2b00      	cmp	r3, #0
 800a368:	d113      	bne.n	800a392 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a370:	461a      	mov	r2, r3
 800a372:	490a      	ldr	r1, [pc, #40]	; (800a39c <ES_WIFI_Init+0x58>)
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7ff fe73 	bl	800a060 <AT_ExecuteCommand>
 800a37a:	4603      	mov	r3, r0
 800a37c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800a37e:	7bfb      	ldrb	r3, [r7, #15]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d106      	bne.n	800a392 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a38a:	4619      	mov	r1, r3
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7ff fd2b 	bl	8009de8 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 800a392:	7bfb      	ldrb	r3, [r7, #15]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	08016fd0 	.word	0x08016fd0

0800a3a0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b085      	sub	sp, #20
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	607a      	str	r2, [r7, #4]
 800a3ac:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <ES_WIFI_RegisterBusIO+0x2c>
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d008      	beq.n	800a3cc <ES_WIFI_RegisterBusIO+0x2c>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d005      	beq.n	800a3cc <ES_WIFI_RegisterBusIO+0x2c>
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d002      	beq.n	800a3cc <ES_WIFI_RegisterBusIO+0x2c>
 800a3c6:	69fb      	ldr	r3, [r7, #28]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d101      	bne.n	800a3d0 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800a3cc:	2302      	movs	r3, #2
 800a3ce:	e014      	b.n	800a3fa <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	69ba      	ldr	r2, [r7, #24]
 800a3e4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	69fa      	ldr	r2, [r7, #28]
 800a3ec:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3714      	adds	r7, #20
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
	...

0800a408 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b086      	sub	sp, #24
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	60f8      	str	r0, [r7, #12]
 800a410:	60b9      	str	r1, [r7, #8]
 800a412:	607a      	str	r2, [r7, #4]
 800a414:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	4932      	ldr	r1, [pc, #200]	; (800a4e8 <ES_WIFI_Connect+0xe0>)
 800a420:	4618      	mov	r0, r3
 800a422:	f008 fdbd 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a432:	461a      	mov	r2, r3
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f7ff fe13 	bl	800a060 <AT_ExecuteCommand>
 800a43a:	4603      	mov	r3, r0
 800a43c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d14b      	bne.n	800a4dc <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	4927      	ldr	r1, [pc, #156]	; (800a4ec <ES_WIFI_Connect+0xe4>)
 800a44e:	4618      	mov	r0, r3
 800a450:	f008 fda6 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a460:	461a      	mov	r2, r3
 800a462:	68f8      	ldr	r0, [r7, #12]
 800a464:	f7ff fdfc 	bl	800a060 <AT_ExecuteCommand>
 800a468:	4603      	mov	r3, r0
 800a46a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800a46c:	7dfb      	ldrb	r3, [r7, #23]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d134      	bne.n	800a4dc <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	78fa      	ldrb	r2, [r7, #3]
 800a476:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a480:	78fa      	ldrb	r2, [r7, #3]
 800a482:	491b      	ldr	r1, [pc, #108]	; (800a4f0 <ES_WIFI_Connect+0xe8>)
 800a484:	4618      	mov	r0, r3
 800a486:	f008 fd8b 	bl	8012fa0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a496:	461a      	mov	r2, r3
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f7ff fde1 	bl	800a060 <AT_ExecuteCommand>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800a4a2:	7dfb      	ldrb	r3, [r7, #23]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d119      	bne.n	800a4dc <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a4ae:	4911      	ldr	r1, [pc, #68]	; (800a4f4 <ES_WIFI_Connect+0xec>)
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f008 fd75 	bl	8012fa0 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f7ff fdcb 	bl	800a060 <AT_ExecuteCommand>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800a4ce:	7dfb      	ldrb	r3, [r7, #23]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d103      	bne.n	800a4dc <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800a4dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3718      	adds	r7, #24
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	08016fe8 	.word	0x08016fe8
 800a4ec:	08016ff0 	.word	0x08016ff0
 800a4f0:	08016ff8 	.word	0x08016ff8
 800a4f4:	08017000 	.word	0x08017000

0800a4f8 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a506:	4911      	ldr	r1, [pc, #68]	; (800a54c <ES_WIFI_IsConnected+0x54>)
 800a508:	4618      	mov	r0, r3
 800a50a:	f008 fd49 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a51a:	461a      	mov	r2, r3
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f7ff fd9f 	bl	800a060 <AT_ExecuteCommand>
 800a522:	4603      	mov	r3, r0
 800a524:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800a526:	7bfb      	ldrb	r3, [r7, #15]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d108      	bne.n	800a53e <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	33d2      	adds	r3, #210	; 0xd2
 800a536:	4619      	mov	r1, r3
 800a538:	4610      	mov	r0, r2
 800a53a:	f7ff fd7b 	bl	800a034 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 800a544:	4618      	mov	r0, r3
 800a546:	3710      	adds	r7, #16
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}
 800a54c:	08017004 	.word	0x08017004

0800a550 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a55e:	4910      	ldr	r1, [pc, #64]	; (800a5a0 <ES_WIFI_GetNetworkSettings+0x50>)
 800a560:	4618      	mov	r0, r3
 800a562:	f008 fd1d 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a572:	461a      	mov	r2, r3
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f7ff fd73 	bl	800a060 <AT_ExecuteCommand>
 800a57a:	4603      	mov	r3, r0
 800a57c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800a57e:	7bfb      	ldrb	r3, [r7, #15]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d108      	bne.n	800a596 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	338d      	adds	r3, #141	; 0x8d
 800a58e:	4619      	mov	r1, r3
 800a590:	4610      	mov	r0, r2
 800a592:	f7ff fc9f 	bl	8009ed4 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800a596:	7bfb      	ldrb	r3, [r7, #15]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3710      	adds	r7, #16
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	0801700c 	.word	0x0801700c

0800a5a4 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a5b4:	4912      	ldr	r1, [pc, #72]	; (800a600 <ES_WIFI_GetMACAddress+0x5c>)
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f008 fcf2 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f7ff fd48 	bl	800a060 <AT_ExecuteCommand>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800a5d4:	7bfb      	ldrb	r3, [r7, #15]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d10c      	bne.n	800a5f4 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a5e0:	3302      	adds	r3, #2
 800a5e2:	4908      	ldr	r1, [pc, #32]	; (800a604 <ES_WIFI_GetMACAddress+0x60>)
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f008 fe2b 	bl	8013240 <strtok>
 800a5ea:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800a5ec:	6839      	ldr	r1, [r7, #0]
 800a5ee:	68b8      	ldr	r0, [r7, #8]
 800a5f0:	f7ff fba4 	bl	8009d3c <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 800a5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	0801705c 	.word	0x0801705c
 800a604:	08017060 	.word	0x08017060

0800a608 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800a608:	b590      	push	{r4, r7, lr}
 800a60a:	b087      	sub	sp, #28
 800a60c:	af02      	add	r7, sp, #8
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800a612:	2300      	movs	r3, #0
 800a614:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d003      	beq.n	800a626 <ES_WIFI_StartClientConnection+0x1e>
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	2b03      	cmp	r3, #3
 800a624:	d105      	bne.n	800a632 <ES_WIFI_StartClientConnection+0x2a>
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	885b      	ldrh	r3, [r3, #2]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d101      	bne.n	800a632 <ES_WIFI_StartClientConnection+0x2a>
 800a62e:	2302      	movs	r3, #2
 800a630:	e0c1      	b.n	800a7b6 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	785b      	ldrb	r3, [r3, #1]
 800a63c:	461a      	mov	r2, r3
 800a63e:	4960      	ldr	r1, [pc, #384]	; (800a7c0 <ES_WIFI_StartClientConnection+0x1b8>)
 800a640:	f008 fcae 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a650:	461a      	mov	r2, r3
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f7ff fd04 	bl	800a060 <AT_ExecuteCommand>
 800a658:	4603      	mov	r3, r0
 800a65a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800a65c:	7bfb      	ldrb	r3, [r7, #15]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d114      	bne.n	800a68c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	461a      	mov	r2, r3
 800a66e:	4955      	ldr	r1, [pc, #340]	; (800a7c4 <ES_WIFI_StartClientConnection+0x1bc>)
 800a670:	f008 fc96 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a680:	461a      	mov	r2, r3
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7ff fcec 	bl	800a060 <AT_ExecuteCommand>
 800a688:	4603      	mov	r3, r0
 800a68a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d114      	bne.n	800a6bc <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	889b      	ldrh	r3, [r3, #4]
 800a69c:	461a      	mov	r2, r3
 800a69e:	494a      	ldr	r1, [pc, #296]	; (800a7c8 <ES_WIFI_StartClientConnection+0x1c0>)
 800a6a0:	f008 fc7e 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f7ff fcd4 	bl	800a060 <AT_ExecuteCommand>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800a6bc:	7bfb      	ldrb	r3, [r7, #15]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d11c      	bne.n	800a6fc <ES_WIFI_StartClientConnection+0xf4>
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d003      	beq.n	800a6d2 <ES_WIFI_StartClientConnection+0xca>
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	2b03      	cmp	r3, #3
 800a6d0:	d114      	bne.n	800a6fc <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	885b      	ldrh	r3, [r3, #2]
 800a6dc:	461a      	mov	r2, r3
 800a6de:	493b      	ldr	r1, [pc, #236]	; (800a7cc <ES_WIFI_StartClientConnection+0x1c4>)
 800a6e0:	f008 fc5e 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7ff fcb4 	bl	800a060 <AT_ExecuteCommand>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800a6fc:	7bfb      	ldrb	r3, [r7, #15]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d128      	bne.n	800a754 <ES_WIFI_StartClientConnection+0x14c>
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d003      	beq.n	800a712 <ES_WIFI_StartClientConnection+0x10a>
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	2b03      	cmp	r3, #3
 800a710:	d120      	bne.n	800a754 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	799b      	ldrb	r3, [r3, #6]
 800a71c:	4619      	mov	r1, r3
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	79db      	ldrb	r3, [r3, #7]
 800a722:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a728:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a72e:	9301      	str	r3, [sp, #4]
 800a730:	9200      	str	r2, [sp, #0]
 800a732:	4623      	mov	r3, r4
 800a734:	460a      	mov	r2, r1
 800a736:	4926      	ldr	r1, [pc, #152]	; (800a7d0 <ES_WIFI_StartClientConnection+0x1c8>)
 800a738:	f008 fc32 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a748:	461a      	mov	r2, r3
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f7ff fc88 	bl	800a060 <AT_ExecuteCommand>
 800a750:	4603      	mov	r3, r0
 800a752:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 800a754:	7bfb      	ldrb	r3, [r7, #15]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d116      	bne.n	800a788 <ES_WIFI_StartClientConnection+0x180>
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	2b03      	cmp	r3, #3
 800a760:	d112      	bne.n	800a788 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a768:	491a      	ldr	r1, [pc, #104]	; (800a7d4 <ES_WIFI_StartClientConnection+0x1cc>)
 800a76a:	4618      	mov	r0, r3
 800a76c:	f008 fc18 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a77c:	461a      	mov	r2, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f7ff fc6e 	bl	800a060 <AT_ExecuteCommand>
 800a784:	4603      	mov	r3, r0
 800a786:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800a788:	7bfb      	ldrb	r3, [r7, #15]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d112      	bne.n	800a7b4 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a794:	4910      	ldr	r1, [pc, #64]	; (800a7d8 <ES_WIFI_StartClientConnection+0x1d0>)
 800a796:	4618      	mov	r0, r3
 800a798:	f008 fc02 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7ff fc58 	bl	800a060 <AT_ExecuteCommand>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 800a7b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3714      	adds	r7, #20
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd90      	pop	{r4, r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	080170c4 	.word	0x080170c4
 800a7c4:	080170cc 	.word	0x080170cc
 800a7c8:	080170d4 	.word	0x080170d4
 800a7cc:	080170dc 	.word	0x080170dc
 800a7d0:	080170e4 	.word	0x080170e4
 800a7d4:	080170f4 	.word	0x080170f4
 800a7d8:	080170fc 	.word	0x080170fc

0800a7dc <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b088      	sub	sp, #32
 800a7e0:	af02      	add	r7, sp, #8
 800a7e2:	60f8      	str	r0, [r7, #12]
 800a7e4:	607a      	str	r2, [r7, #4]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	72fb      	strb	r3, [r7, #11]
 800a7ec:	4613      	mov	r3, r2
 800a7ee:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800a7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d102      	bne.n	800a800 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	617b      	str	r3, [r7, #20]
 800a7fe:	e001      	b.n	800a804 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800a800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a802:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 800a804:	893b      	ldrh	r3, [r7, #8]
 800a806:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800a80a:	d302      	bcc.n	800a812 <ES_WIFI_SendData+0x36>
 800a80c:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800a810:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 800a812:	6a3b      	ldr	r3, [r7, #32]
 800a814:	893a      	ldrh	r2, [r7, #8]
 800a816:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a81e:	7afa      	ldrb	r2, [r7, #11]
 800a820:	4942      	ldr	r1, [pc, #264]	; (800a92c <ES_WIFI_SendData+0x150>)
 800a822:	4618      	mov	r0, r3
 800a824:	f008 fbbc 	bl	8012fa0 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a834:	461a      	mov	r2, r3
 800a836:	68f8      	ldr	r0, [r7, #12]
 800a838:	f7ff fc12 	bl	800a060 <AT_ExecuteCommand>
 800a83c:	4603      	mov	r3, r0
 800a83e:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 800a840:	7cfb      	ldrb	r3, [r7, #19]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d15e      	bne.n	800a904 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a84c:	697a      	ldr	r2, [r7, #20]
 800a84e:	4938      	ldr	r1, [pc, #224]	; (800a930 <ES_WIFI_SendData+0x154>)
 800a850:	4618      	mov	r0, r3
 800a852:	f008 fba5 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a862:	461a      	mov	r2, r3
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	f7ff fbfb 	bl	800a060 <AT_ExecuteCommand>
 800a86a:	4603      	mov	r3, r0
 800a86c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800a86e:	7cfb      	ldrb	r3, [r7, #19]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d13d      	bne.n	800a8f0 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a87a:	893a      	ldrh	r2, [r7, #8]
 800a87c:	492d      	ldr	r1, [pc, #180]	; (800a934 <ES_WIFI_SendData+0x158>)
 800a87e:	4618      	mov	r0, r3
 800a880:	f008 fb8e 	bl	8012fa0 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a890:	893a      	ldrh	r2, [r7, #8]
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	4613      	mov	r3, r2
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	f7ff fc47 	bl	800a12c <AT_RequestSendData>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 800a8a2:	7cfb      	ldrb	r3, [r7, #19]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d119      	bne.n	800a8dc <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a8ae:	4922      	ldr	r1, [pc, #136]	; (800a938 <ES_WIFI_SendData+0x15c>)
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f008 fd21 	bl	80132f8 <strstr>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d02c      	beq.n	800a916 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 800a8bc:	f640 024c 	movw	r2, #2124	; 0x84c
 800a8c0:	491e      	ldr	r1, [pc, #120]	; (800a93c <ES_WIFI_SendData+0x160>)
 800a8c2:	481f      	ldr	r0, [pc, #124]	; (800a940 <ES_WIFI_SendData+0x164>)
 800a8c4:	f008 faca 	bl	8012e5c <iprintf>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	481c      	ldr	r0, [pc, #112]	; (800a944 <ES_WIFI_SendData+0x168>)
 800a8d2:	f008 fac3 	bl	8012e5c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800a8d6:	2302      	movs	r3, #2
 800a8d8:	74fb      	strb	r3, [r7, #19]
 800a8da:	e01c      	b.n	800a916 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 800a8dc:	f640 0252 	movw	r2, #2130	; 0x852
 800a8e0:	4916      	ldr	r1, [pc, #88]	; (800a93c <ES_WIFI_SendData+0x160>)
 800a8e2:	4817      	ldr	r0, [pc, #92]	; (800a940 <ES_WIFI_SendData+0x164>)
 800a8e4:	f008 faba 	bl	8012e5c <iprintf>
 800a8e8:	4817      	ldr	r0, [pc, #92]	; (800a948 <ES_WIFI_SendData+0x16c>)
 800a8ea:	f008 fb1d 	bl	8012f28 <puts>
 800a8ee:	e012      	b.n	800a916 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 800a8f0:	f640 0257 	movw	r2, #2135	; 0x857
 800a8f4:	4911      	ldr	r1, [pc, #68]	; (800a93c <ES_WIFI_SendData+0x160>)
 800a8f6:	4812      	ldr	r0, [pc, #72]	; (800a940 <ES_WIFI_SendData+0x164>)
 800a8f8:	f008 fab0 	bl	8012e5c <iprintf>
 800a8fc:	4813      	ldr	r0, [pc, #76]	; (800a94c <ES_WIFI_SendData+0x170>)
 800a8fe:	f008 fb13 	bl	8012f28 <puts>
 800a902:	e008      	b.n	800a916 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 800a904:	f640 025c 	movw	r2, #2140	; 0x85c
 800a908:	490c      	ldr	r1, [pc, #48]	; (800a93c <ES_WIFI_SendData+0x160>)
 800a90a:	480d      	ldr	r0, [pc, #52]	; (800a940 <ES_WIFI_SendData+0x164>)
 800a90c:	f008 faa6 	bl	8012e5c <iprintf>
 800a910:	480f      	ldr	r0, [pc, #60]	; (800a950 <ES_WIFI_SendData+0x174>)
 800a912:	f008 fb09 	bl	8012f28 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 800a916:	7cfb      	ldrb	r3, [r7, #19]
 800a918:	2b02      	cmp	r3, #2
 800a91a:	d102      	bne.n	800a922 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	2200      	movs	r2, #0
 800a920:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 800a922:	7cfb      	ldrb	r3, [r7, #19]
}
 800a924:	4618      	mov	r0, r3
 800a926:	3718      	adds	r7, #24
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}
 800a92c:	080170c4 	.word	0x080170c4
 800a930:	0801727c 	.word	0x0801727c
 800a934:	08017284 	.word	0x08017284
 800a938:	08017290 	.word	0x08017290
 800a93c:	08017154 	.word	0x08017154
 800a940:	08017170 	.word	0x08017170
 800a944:	08017298 	.word	0x08017298
 800a948:	080172b4 	.word	0x080172b4
 800a94c:	080172d0 	.word	0x080172d0
 800a950:	080172e4 	.word	0x080172e4

0800a954 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b088      	sub	sp, #32
 800a958:	af02      	add	r7, sp, #8
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	607a      	str	r2, [r7, #4]
 800a95e:	461a      	mov	r2, r3
 800a960:	460b      	mov	r3, r1
 800a962:	72fb      	strb	r3, [r7, #11]
 800a964:	4613      	mov	r3, r2
 800a966:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a968:	2302      	movs	r3, #2
 800a96a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d102      	bne.n	800a978 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800a972:	2301      	movs	r3, #1
 800a974:	617b      	str	r3, [r7, #20]
 800a976:	e001      	b.n	800a97c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800a978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800a97c:	893b      	ldrh	r3, [r7, #8]
 800a97e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800a982:	f200 808b 	bhi.w	800aa9c <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a98c:	7afa      	ldrb	r2, [r7, #11]
 800a98e:	4946      	ldr	r1, [pc, #280]	; (800aaa8 <ES_WIFI_ReceiveData+0x154>)
 800a990:	4618      	mov	r0, r3
 800a992:	f008 fb05 	bl	8012fa0 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f7ff fb5b 	bl	800a060 <AT_ExecuteCommand>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800a9ae:	7cfb      	ldrb	r3, [r7, #19]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d165      	bne.n	800aa80 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a9ba:	893a      	ldrh	r2, [r7, #8]
 800a9bc:	493b      	ldr	r1, [pc, #236]	; (800aaac <ES_WIFI_ReceiveData+0x158>)
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f008 faee 	bl	8012fa0 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	68f8      	ldr	r0, [r7, #12]
 800a9d4:	f7ff fb44 	bl	800a060 <AT_ExecuteCommand>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 800a9dc:	7cfb      	ldrb	r3, [r7, #19]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d141      	bne.n	800aa66 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a9e8:	697a      	ldr	r2, [r7, #20]
 800a9ea:	4931      	ldr	r1, [pc, #196]	; (800aab0 <ES_WIFI_ReceiveData+0x15c>)
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f008 fad7 	bl	8012fa0 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a9fe:	461a      	mov	r2, r3
 800aa00:	68f8      	ldr	r0, [r7, #12]
 800aa02:	f7ff fb2d 	bl	800a060 <AT_ExecuteCommand>
 800aa06:	4603      	mov	r3, r0
 800aa08:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 800aa0a:	7cfb      	ldrb	r3, [r7, #19]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d120      	bne.n	800aa52 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800aa16:	4927      	ldr	r1, [pc, #156]	; (800aab4 <ES_WIFI_ReceiveData+0x160>)
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f008 fac1 	bl	8012fa0 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800aa24:	893a      	ldrh	r2, [r7, #8]
 800aa26:	6a3b      	ldr	r3, [r7, #32]
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	68f8      	ldr	r0, [r7, #12]
 800aa30:	f7ff fbf2 	bl	800a218 <AT_RequestReceiveData>
 800aa34:	4603      	mov	r3, r0
 800aa36:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 800aa38:	7cfb      	ldrb	r3, [r7, #19]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d02e      	beq.n	800aa9c <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 800aa3e:	f640 02ed 	movw	r2, #2285	; 0x8ed
 800aa42:	491d      	ldr	r1, [pc, #116]	; (800aab8 <ES_WIFI_ReceiveData+0x164>)
 800aa44:	481d      	ldr	r0, [pc, #116]	; (800aabc <ES_WIFI_ReceiveData+0x168>)
 800aa46:	f008 fa09 	bl	8012e5c <iprintf>
 800aa4a:	481d      	ldr	r0, [pc, #116]	; (800aac0 <ES_WIFI_ReceiveData+0x16c>)
 800aa4c:	f008 fa6c 	bl	8012f28 <puts>
 800aa50:	e024      	b.n	800aa9c <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 800aa52:	f640 02f2 	movw	r2, #2290	; 0x8f2
 800aa56:	4918      	ldr	r1, [pc, #96]	; (800aab8 <ES_WIFI_ReceiveData+0x164>)
 800aa58:	4818      	ldr	r0, [pc, #96]	; (800aabc <ES_WIFI_ReceiveData+0x168>)
 800aa5a:	f008 f9ff 	bl	8012e5c <iprintf>
 800aa5e:	4819      	ldr	r0, [pc, #100]	; (800aac4 <ES_WIFI_ReceiveData+0x170>)
 800aa60:	f008 fa62 	bl	8012f28 <puts>
 800aa64:	e01a      	b.n	800aa9c <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 800aa66:	f640 02f7 	movw	r2, #2295	; 0x8f7
 800aa6a:	4913      	ldr	r1, [pc, #76]	; (800aab8 <ES_WIFI_ReceiveData+0x164>)
 800aa6c:	4813      	ldr	r0, [pc, #76]	; (800aabc <ES_WIFI_ReceiveData+0x168>)
 800aa6e:	f008 f9f5 	bl	8012e5c <iprintf>
 800aa72:	4815      	ldr	r0, [pc, #84]	; (800aac8 <ES_WIFI_ReceiveData+0x174>)
 800aa74:	f008 fa58 	bl	8012f28 <puts>
        *Receivedlen = 0;
 800aa78:	6a3b      	ldr	r3, [r7, #32]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	801a      	strh	r2, [r3, #0]
 800aa7e:	e00d      	b.n	800aa9c <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 800aa80:	f640 02fd 	movw	r2, #2301	; 0x8fd
 800aa84:	490c      	ldr	r1, [pc, #48]	; (800aab8 <ES_WIFI_ReceiveData+0x164>)
 800aa86:	480d      	ldr	r0, [pc, #52]	; (800aabc <ES_WIFI_ReceiveData+0x168>)
 800aa88:	f008 f9e8 	bl	8012e5c <iprintf>
 800aa8c:	480f      	ldr	r0, [pc, #60]	; (800aacc <ES_WIFI_ReceiveData+0x178>)
 800aa8e:	f008 fa4b 	bl	8012f28 <puts>
      issue15++;
 800aa92:	4b0f      	ldr	r3, [pc, #60]	; (800aad0 <ES_WIFI_ReceiveData+0x17c>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	3301      	adds	r3, #1
 800aa98:	4a0d      	ldr	r2, [pc, #52]	; (800aad0 <ES_WIFI_ReceiveData+0x17c>)
 800aa9a:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 800aa9c:	7cfb      	ldrb	r3, [r7, #19]
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3718      	adds	r7, #24
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	080170c4 	.word	0x080170c4
 800aaac:	08017308 	.word	0x08017308
 800aab0:	08017310 	.word	0x08017310
 800aab4:	08017318 	.word	0x08017318
 800aab8:	08017154 	.word	0x08017154
 800aabc:	08017170 	.word	0x08017170
 800aac0:	0801731c 	.word	0x0801731c
 800aac4:	0801733c 	.word	0x0801733c
 800aac8:	08017354 	.word	0x08017354
 800aacc:	08017374 	.word	0x08017374
 800aad0:	20001058 	.word	0x20001058

0800aad4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b08c      	sub	sp, #48	; 0x30
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 800aadc:	4b57      	ldr	r3, [pc, #348]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800aade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae0:	4a56      	ldr	r2, [pc, #344]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800aae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aae6:	6593      	str	r3, [r2, #88]	; 0x58
 800aae8:	4b54      	ldr	r3, [pc, #336]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800aaea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aaf0:	61bb      	str	r3, [r7, #24]
 800aaf2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aaf4:	4b51      	ldr	r3, [pc, #324]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800aaf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaf8:	4a50      	ldr	r2, [pc, #320]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800aafa:	f043 0302 	orr.w	r3, r3, #2
 800aafe:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab00:	4b4e      	ldr	r3, [pc, #312]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab04:	f003 0302 	and.w	r3, r3, #2
 800ab08:	617b      	str	r3, [r7, #20]
 800ab0a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab0c:	4b4b      	ldr	r3, [pc, #300]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab10:	4a4a      	ldr	r2, [pc, #296]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab12:	f043 0304 	orr.w	r3, r3, #4
 800ab16:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab18:	4b48      	ldr	r3, [pc, #288]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab1c:	f003 0304 	and.w	r3, r3, #4
 800ab20:	613b      	str	r3, [r7, #16]
 800ab22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab24:	4b45      	ldr	r3, [pc, #276]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab28:	4a44      	ldr	r2, [pc, #272]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab2a:	f043 0310 	orr.w	r3, r3, #16
 800ab2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab30:	4b42      	ldr	r3, [pc, #264]	; (800ac3c <SPI_WIFI_MspInit+0x168>)
 800ab32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab34:	f003 0310 	and.w	r3, r3, #16
 800ab38:	60fb      	str	r3, [r7, #12]
 800ab3a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ab42:	483f      	ldr	r0, [pc, #252]	; (800ac40 <SPI_WIFI_MspInit+0x16c>)
 800ab44:	f7f9 f87a 	bl	8003c3c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 800ab48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ab4c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800ab52:	2300      	movs	r3, #0
 800ab54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800ab56:	2300      	movs	r3, #0
 800ab58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800ab5a:	f107 031c 	add.w	r3, r7, #28
 800ab5e:	4619      	mov	r1, r3
 800ab60:	4837      	ldr	r0, [pc, #220]	; (800ac40 <SPI_WIFI_MspInit+0x16c>)
 800ab62:	f7f8 fdb5 	bl	80036d0 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 800ab66:	2302      	movs	r3, #2
 800ab68:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800ab6a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800ab6e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800ab70:	2300      	movs	r3, #0
 800ab72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800ab74:	2300      	movs	r3, #0
 800ab76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800ab78:	f107 031c 	add.w	r3, r7, #28
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	4831      	ldr	r0, [pc, #196]	; (800ac44 <SPI_WIFI_MspInit+0x170>)
 800ab80:	f7f8 fda6 	bl	80036d0 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 800ab84:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ab88:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800ab92:	2300      	movs	r3, #0
 800ab94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 800ab96:	2300      	movs	r3, #0
 800ab98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800ab9a:	f107 031c 	add.w	r3, r7, #28
 800ab9e:	4619      	mov	r1, r3
 800aba0:	4828      	ldr	r0, [pc, #160]	; (800ac44 <SPI_WIFI_MspInit+0x170>)
 800aba2:	f7f8 fd95 	bl	80036d0 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800aba6:	2201      	movs	r2, #1
 800aba8:	2101      	movs	r1, #1
 800abaa:	4826      	ldr	r0, [pc, #152]	; (800ac44 <SPI_WIFI_MspInit+0x170>)
 800abac:	f7f9 f846 	bl	8003c3c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 800abb0:	2301      	movs	r3, #1
 800abb2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800abb4:	2301      	movs	r3, #1
 800abb6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800abb8:	2300      	movs	r3, #0
 800abba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800abbc:	2301      	movs	r3, #1
 800abbe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 800abc0:	f107 031c 	add.w	r3, r7, #28
 800abc4:	4619      	mov	r1, r3
 800abc6:	481f      	ldr	r0, [pc, #124]	; (800ac44 <SPI_WIFI_MspInit+0x170>)
 800abc8:	f7f8 fd82 	bl	80036d0 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800abcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abd0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800abd2:	2302      	movs	r3, #2
 800abd4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800abd6:	2300      	movs	r3, #0
 800abd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800abda:	2301      	movs	r3, #1
 800abdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800abde:	2306      	movs	r3, #6
 800abe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 800abe2:	f107 031c 	add.w	r3, r7, #28
 800abe6:	4619      	mov	r1, r3
 800abe8:	4817      	ldr	r0, [pc, #92]	; (800ac48 <SPI_WIFI_MspInit+0x174>)
 800abea:	f7f8 fd71 	bl	80036d0 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800abee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800abf2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800abf4:	2302      	movs	r3, #2
 800abf6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800abf8:	2300      	movs	r3, #0
 800abfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800abfc:	2301      	movs	r3, #1
 800abfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800ac00:	2306      	movs	r3, #6
 800ac02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 800ac04:	f107 031c 	add.w	r3, r7, #28
 800ac08:	4619      	mov	r1, r3
 800ac0a:	480f      	ldr	r0, [pc, #60]	; (800ac48 <SPI_WIFI_MspInit+0x174>)
 800ac0c:	f7f8 fd60 	bl	80036d0 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800ac10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ac14:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800ac16:	2302      	movs	r3, #2
 800ac18:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800ac22:	2306      	movs	r3, #6
 800ac24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800ac26:	f107 031c 	add.w	r3, r7, #28
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	4806      	ldr	r0, [pc, #24]	; (800ac48 <SPI_WIFI_MspInit+0x174>)
 800ac2e:	f7f8 fd4f 	bl	80036d0 <HAL_GPIO_Init>
}
 800ac32:	bf00      	nop
 800ac34:	3730      	adds	r7, #48	; 0x30
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	40021000 	.word	0x40021000
 800ac40:	48000400 	.word	0x48000400
 800ac44:	48001000 	.word	0x48001000
 800ac48:	48000800 	.word	0x48000800

0800ac4c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	4603      	mov	r3, r0
 800ac54:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 800ac56:	2300      	movs	r3, #0
 800ac58:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 800ac5a:	88fb      	ldrh	r3, [r7, #6]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d145      	bne.n	800acec <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 800ac60:	4b27      	ldr	r3, [pc, #156]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac62:	4a28      	ldr	r2, [pc, #160]	; (800ad04 <SPI_WIFI_Init+0xb8>)
 800ac64:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 800ac66:	4826      	ldr	r0, [pc, #152]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac68:	f7ff ff34 	bl	800aad4 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 800ac6c:	4b24      	ldr	r3, [pc, #144]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac6e:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ac72:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 800ac74:	4b22      	ldr	r3, [pc, #136]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac76:	2200      	movs	r2, #0
 800ac78:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800ac7a:	4b21      	ldr	r3, [pc, #132]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac7c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800ac80:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800ac82:	4b1f      	ldr	r3, [pc, #124]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800ac88:	4b1d      	ldr	r3, [pc, #116]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800ac8e:	4b1c      	ldr	r3, [pc, #112]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac90:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac94:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 800ac96:	4b1a      	ldr	r3, [pc, #104]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac98:	2210      	movs	r2, #16
 800ac9a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800ac9c:	4b18      	ldr	r3, [pc, #96]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800aca2:	4b17      	ldr	r3, [pc, #92]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800aca4:	2200      	movs	r2, #0
 800aca6:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800aca8:	4b15      	ldr	r3, [pc, #84]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800acaa:	2200      	movs	r2, #0
 800acac:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 800acae:	4b14      	ldr	r3, [pc, #80]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800acb0:	2200      	movs	r2, #0
 800acb2:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 800acb4:	4812      	ldr	r0, [pc, #72]	; (800ad00 <SPI_WIFI_Init+0xb4>)
 800acb6:	f7fb feb3 	bl	8006a20 <HAL_SPI_Init>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d002      	beq.n	800acc6 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 800acc0:	f04f 33ff 	mov.w	r3, #4294967295
 800acc4:	e018      	b.n	800acf8 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 800acc6:	2200      	movs	r2, #0
 800acc8:	2100      	movs	r1, #0
 800acca:	2007      	movs	r0, #7
 800accc:	f7f8 fb6d 	bl	80033aa <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 800acd0:	2007      	movs	r0, #7
 800acd2:	f7f8 fb86 	bl	80033e2 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 800acd6:	2200      	movs	r2, #0
 800acd8:	2100      	movs	r1, #0
 800acda:	2033      	movs	r0, #51	; 0x33
 800acdc:	f7f8 fb65 	bl	80033aa <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 800ace0:	2033      	movs	r0, #51	; 0x33
 800ace2:	f7f8 fb7e 	bl	80033e2 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800ace6:	200a      	movs	r0, #10
 800ace8:	f000 f9fe 	bl	800b0e8 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 800acec:	f000 f80c 	bl	800ad08 <SPI_WIFI_ResetModule>
 800acf0:	4603      	mov	r3, r0
 800acf2:	73fb      	strb	r3, [r7, #15]

  return rc;
 800acf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	2000105c 	.word	0x2000105c
 800ad04:	40003c00 	.word	0x40003c00

0800ad08 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800ad0e:	f7f8 fa1d 	bl	800314c <HAL_GetTick>
 800ad12:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 800ad14:	2300      	movs	r3, #0
 800ad16:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ad1e:	4830      	ldr	r0, [pc, #192]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ad20:	f7f8 ff8c 	bl	8003c3c <HAL_GPIO_WritePin>
 800ad24:	200a      	movs	r0, #10
 800ad26:	f7f8 fa1d 	bl	8003164 <HAL_Delay>
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ad30:	482b      	ldr	r0, [pc, #172]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ad32:	f7f8 ff83 	bl	8003c3c <HAL_GPIO_WritePin>
 800ad36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ad3a:	f7f8 fa13 	bl	8003164 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 800ad3e:	2200      	movs	r2, #0
 800ad40:	2101      	movs	r1, #1
 800ad42:	4827      	ldr	r0, [pc, #156]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ad44:	f7f8 ff7a 	bl	8003c3c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800ad48:	200f      	movs	r0, #15
 800ad4a:	f000 f9cd 	bl	800b0e8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800ad4e:	e020      	b.n	800ad92 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800ad50:	7bfb      	ldrb	r3, [r7, #15]
 800ad52:	463a      	mov	r2, r7
 800ad54:	18d1      	adds	r1, r2, r3
 800ad56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	4821      	ldr	r0, [pc, #132]	; (800ade4 <SPI_WIFI_ResetModule+0xdc>)
 800ad5e:	f7fb ff2a 	bl	8006bb6 <HAL_SPI_Receive>
 800ad62:	4603      	mov	r3, r0
 800ad64:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800ad66:	7bfb      	ldrb	r3, [r7, #15]
 800ad68:	3302      	adds	r3, #2
 800ad6a:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 800ad6c:	f7f8 f9ee 	bl	800314c <HAL_GetTick>
 800ad70:	4602      	mov	r2, r0
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	1ad3      	subs	r3, r2, r3
 800ad76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad7a:	d202      	bcs.n	800ad82 <SPI_WIFI_ResetModule+0x7a>
 800ad7c:	79fb      	ldrb	r3, [r7, #7]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d007      	beq.n	800ad92 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800ad82:	2201      	movs	r2, #1
 800ad84:	2101      	movs	r1, #1
 800ad86:	4816      	ldr	r0, [pc, #88]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ad88:	f7f8 ff58 	bl	8003c3c <HAL_GPIO_WritePin>
      return -1;
 800ad8c:	f04f 33ff 	mov.w	r3, #4294967295
 800ad90:	e021      	b.n	800add6 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800ad92:	2102      	movs	r1, #2
 800ad94:	4812      	ldr	r0, [pc, #72]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ad96:	f7f8 ff39 	bl	8003c0c <HAL_GPIO_ReadPin>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d0d7      	beq.n	800ad50 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 800ada0:	2201      	movs	r2, #1
 800ada2:	2101      	movs	r1, #1
 800ada4:	480e      	ldr	r0, [pc, #56]	; (800ade0 <SPI_WIFI_ResetModule+0xd8>)
 800ada6:	f7f8 ff49 	bl	8003c3c <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800adaa:	783b      	ldrb	r3, [r7, #0]
 800adac:	2b15      	cmp	r3, #21
 800adae:	d10e      	bne.n	800adce <SPI_WIFI_ResetModule+0xc6>
 800adb0:	787b      	ldrb	r3, [r7, #1]
 800adb2:	2b15      	cmp	r3, #21
 800adb4:	d10b      	bne.n	800adce <SPI_WIFI_ResetModule+0xc6>
 800adb6:	78bb      	ldrb	r3, [r7, #2]
 800adb8:	2b0d      	cmp	r3, #13
 800adba:	d108      	bne.n	800adce <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800adbc:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800adbe:	2b0a      	cmp	r3, #10
 800adc0:	d105      	bne.n	800adce <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800adc2:	793b      	ldrb	r3, [r7, #4]
 800adc4:	2b3e      	cmp	r3, #62	; 0x3e
 800adc6:	d102      	bne.n	800adce <SPI_WIFI_ResetModule+0xc6>
 800adc8:	797b      	ldrb	r3, [r7, #5]
 800adca:	2b20      	cmp	r3, #32
 800adcc:	d002      	beq.n	800add4 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800adce:	f04f 33ff 	mov.w	r3, #4294967295
 800add2:	e000      	b.n	800add6 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 800add4:	2300      	movs	r3, #0
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	48001000 	.word	0x48001000
 800ade4:	2000105c 	.word	0x2000105c

0800ade8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 800adec:	4802      	ldr	r0, [pc, #8]	; (800adf8 <SPI_WIFI_DeInit+0x10>)
 800adee:	f7fb feba 	bl	8006b66 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	bd80      	pop	{r7, pc}
 800adf8:	2000105c 	.word	0x2000105c

0800adfc <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 800ae04:	f7f8 f9a2 	bl	800314c <HAL_GetTick>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 800ae0c:	e00a      	b.n	800ae24 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ae0e:	f7f8 f99d 	bl	800314c <HAL_GetTick>
 800ae12:	4602      	mov	r2, r0
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	1ad2      	subs	r2, r2, r3
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d902      	bls.n	800ae24 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800ae1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae22:	e007      	b.n	800ae34 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 800ae24:	2102      	movs	r1, #2
 800ae26:	4805      	ldr	r0, [pc, #20]	; (800ae3c <wait_cmddata_rdy_high+0x40>)
 800ae28:	f7f8 fef0 	bl	8003c0c <HAL_GPIO_ReadPin>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d1ed      	bne.n	800ae0e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800ae32:	2300      	movs	r3, #0
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	48001000 	.word	0x48001000

0800ae40 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800ae48:	f7f8 f980 	bl	800314c <HAL_GetTick>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800ae50:	e00a      	b.n	800ae68 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ae52:	f7f8 f97b 	bl	800314c <HAL_GetTick>
 800ae56:	4602      	mov	r2, r0
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	1ad2      	subs	r2, r2, r3
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d902      	bls.n	800ae68 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800ae62:	f04f 33ff 	mov.w	r3, #4294967295
 800ae66:	e004      	b.n	800ae72 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 800ae68:	4b04      	ldr	r3, [pc, #16]	; (800ae7c <wait_cmddata_rdy_rising_event+0x3c>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d0f0      	beq.n	800ae52 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800ae70:	2300      	movs	r3, #0
#endif
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3710      	adds	r7, #16
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	200010c8 	.word	0x200010c8

0800ae80 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800ae88:	f7f8 f960 	bl	800314c <HAL_GetTick>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 800ae90:	e00a      	b.n	800aea8 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ae92:	f7f8 f95b 	bl	800314c <HAL_GetTick>
 800ae96:	4602      	mov	r2, r0
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	1ad2      	subs	r2, r2, r3
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	429a      	cmp	r2, r3
 800aea0:	d902      	bls.n	800aea8 <wait_spi_rx_event+0x28>
    {
      return -1;
 800aea2:	f04f 33ff 	mov.w	r3, #4294967295
 800aea6:	e004      	b.n	800aeb2 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800aea8:	4b04      	ldr	r3, [pc, #16]	; (800aebc <wait_spi_rx_event+0x3c>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d0f0      	beq.n	800ae92 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 800aeb0:	2300      	movs	r3, #0
#endif
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3710      	adds	r7, #16
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}
 800aeba:	bf00      	nop
 800aebc:	200010c0 	.word	0x200010c0

0800aec0 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800aec8:	f7f8 f940 	bl	800314c <HAL_GetTick>
 800aecc:	4603      	mov	r3, r0
 800aece:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 800aed0:	e00a      	b.n	800aee8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800aed2:	f7f8 f93b 	bl	800314c <HAL_GetTick>
 800aed6:	4602      	mov	r2, r0
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	1ad2      	subs	r2, r2, r3
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d902      	bls.n	800aee8 <wait_spi_tx_event+0x28>
    {
      return -1;
 800aee2:	f04f 33ff 	mov.w	r3, #4294967295
 800aee6:	e004      	b.n	800aef2 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800aee8:	4b04      	ldr	r3, [pc, #16]	; (800aefc <wait_spi_tx_event+0x3c>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	2b01      	cmp	r3, #1
 800aeee:	d0f0      	beq.n	800aed2 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 800aef0:	2300      	movs	r3, #0
#endif
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	200010c4 	.word	0x200010c4

0800af00 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	460b      	mov	r3, r1
 800af0a:	607a      	str	r2, [r7, #4]
 800af0c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 800af0e:	2300      	movs	r3, #0
 800af10:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 800af12:	2201      	movs	r2, #1
 800af14:	2101      	movs	r1, #1
 800af16:	4834      	ldr	r0, [pc, #208]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800af18:	f7f8 fe90 	bl	8003c3c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 800af1c:	2003      	movs	r0, #3
 800af1e:	f000 f8e3 	bl	800b0e8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4618      	mov	r0, r3
 800af26:	f7ff ff8b 	bl	800ae40 <wait_cmddata_rdy_rising_event>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	da02      	bge.n	800af36 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 800af30:	f06f 0302 	mvn.w	r3, #2
 800af34:	e054      	b.n	800afe0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800af36:	2200      	movs	r2, #0
 800af38:	2101      	movs	r1, #1
 800af3a:	482b      	ldr	r0, [pc, #172]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800af3c:	f7f8 fe7e 	bl	8003c3c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800af40:	200f      	movs	r0, #15
 800af42:	f000 f8d1 	bl	800b0e8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800af46:	e03d      	b.n	800afc4 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 800af48:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800af4c:	897b      	ldrh	r3, [r7, #10]
 800af4e:	429a      	cmp	r2, r3
 800af50:	db02      	blt.n	800af58 <SPI_WIFI_ReceiveData+0x58>
 800af52:	897b      	ldrh	r3, [r7, #10]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d13c      	bne.n	800afd2 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 800af58:	4b24      	ldr	r3, [pc, #144]	; (800afec <SPI_WIFI_ReceiveData+0xec>)
 800af5a:	2201      	movs	r2, #1
 800af5c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800af5e:	f107 0314 	add.w	r3, r7, #20
 800af62:	2201      	movs	r2, #1
 800af64:	4619      	mov	r1, r3
 800af66:	4822      	ldr	r0, [pc, #136]	; (800aff0 <SPI_WIFI_ReceiveData+0xf0>)
 800af68:	f7fc fa0a 	bl	8007380 <HAL_SPI_Receive_IT>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d007      	beq.n	800af82 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800af72:	2201      	movs	r2, #1
 800af74:	2101      	movs	r1, #1
 800af76:	481c      	ldr	r0, [pc, #112]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800af78:	f7f8 fe60 	bl	8003c3c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800af7c:	f04f 33ff 	mov.w	r3, #4294967295
 800af80:	e02e      	b.n	800afe0 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4618      	mov	r0, r3
 800af86:	f7ff ff7b 	bl	800ae80 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800af8a:	7d3a      	ldrb	r2, [r7, #20]
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	3301      	adds	r3, #1
 800af94:	7d7a      	ldrb	r2, [r7, #21]
 800af96:	701a      	strb	r2, [r3, #0]
      length += 2;
 800af98:	8afb      	ldrh	r3, [r7, #22]
 800af9a:	3302      	adds	r3, #2
 800af9c:	b29b      	uxth	r3, r3
 800af9e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	3302      	adds	r3, #2
 800afa4:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800afa6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800afaa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800afae:	db09      	blt.n	800afc4 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 800afb0:	2201      	movs	r2, #1
 800afb2:	2101      	movs	r1, #1
 800afb4:	480c      	ldr	r0, [pc, #48]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800afb6:	f7f8 fe41 	bl	8003c3c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800afba:	f7ff fea5 	bl	800ad08 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800afbe:	f06f 0303 	mvn.w	r3, #3
 800afc2:	e00d      	b.n	800afe0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800afc4:	2102      	movs	r1, #2
 800afc6:	4808      	ldr	r0, [pc, #32]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800afc8:	f7f8 fe20 	bl	8003c0c <HAL_GPIO_ReadPin>
 800afcc:	4603      	mov	r3, r0
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d0ba      	beq.n	800af48 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800afd2:	2201      	movs	r2, #1
 800afd4:	2101      	movs	r1, #1
 800afd6:	4804      	ldr	r0, [pc, #16]	; (800afe8 <SPI_WIFI_ReceiveData+0xe8>)
 800afd8:	f7f8 fe30 	bl	8003c3c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800afdc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3718      	adds	r7, #24
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	48001000 	.word	0x48001000
 800afec:	200010c0 	.word	0x200010c0
 800aff0:	2000105c 	.word	0x2000105c

0800aff4 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b086      	sub	sp, #24
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	460b      	mov	r3, r1
 800affe:	607a      	str	r2, [r7, #4]
 800b000:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	4618      	mov	r0, r3
 800b006:	f7ff fef9 	bl	800adfc <wait_cmddata_rdy_high>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	da02      	bge.n	800b016 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 800b010:	f04f 33ff 	mov.w	r3, #4294967295
 800b014:	e04f      	b.n	800b0b6 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800b016:	4b2a      	ldr	r3, [pc, #168]	; (800b0c0 <SPI_WIFI_SendData+0xcc>)
 800b018:	2201      	movs	r2, #1
 800b01a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800b01c:	2200      	movs	r2, #0
 800b01e:	2101      	movs	r1, #1
 800b020:	4828      	ldr	r0, [pc, #160]	; (800b0c4 <SPI_WIFI_SendData+0xd0>)
 800b022:	f7f8 fe0b 	bl	8003c3c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800b026:	200f      	movs	r0, #15
 800b028:	f000 f85e 	bl	800b0e8 <SPI_WIFI_DelayUs>
  if (len > 1)
 800b02c:	897b      	ldrh	r3, [r7, #10]
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d919      	bls.n	800b066 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 800b032:	4b25      	ldr	r3, [pc, #148]	; (800b0c8 <SPI_WIFI_SendData+0xd4>)
 800b034:	2201      	movs	r2, #1
 800b036:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800b038:	897b      	ldrh	r3, [r7, #10]
 800b03a:	085b      	lsrs	r3, r3, #1
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	461a      	mov	r2, r3
 800b040:	68f9      	ldr	r1, [r7, #12]
 800b042:	4822      	ldr	r0, [pc, #136]	; (800b0cc <SPI_WIFI_SendData+0xd8>)
 800b044:	f7fc f910 	bl	8007268 <HAL_SPI_Transmit_IT>
 800b048:	4603      	mov	r3, r0
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d007      	beq.n	800b05e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800b04e:	2201      	movs	r2, #1
 800b050:	2101      	movs	r1, #1
 800b052:	481c      	ldr	r0, [pc, #112]	; (800b0c4 <SPI_WIFI_SendData+0xd0>)
 800b054:	f7f8 fdf2 	bl	8003c3c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800b058:	f04f 33ff 	mov.w	r3, #4294967295
 800b05c:	e02b      	b.n	800b0b6 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	4618      	mov	r0, r3
 800b062:	f7ff ff2d 	bl	800aec0 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 800b066:	897b      	ldrh	r3, [r7, #10]
 800b068:	f003 0301 	and.w	r3, r3, #1
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d020      	beq.n	800b0b2 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 800b070:	897b      	ldrh	r3, [r7, #10]
 800b072:	3b01      	subs	r3, #1
 800b074:	68fa      	ldr	r2, [r7, #12]
 800b076:	4413      	add	r3, r2
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800b07c:	230a      	movs	r3, #10
 800b07e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 800b080:	4b11      	ldr	r3, [pc, #68]	; (800b0c8 <SPI_WIFI_SendData+0xd4>)
 800b082:	2201      	movs	r2, #1
 800b084:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800b086:	f107 0314 	add.w	r3, r7, #20
 800b08a:	2201      	movs	r2, #1
 800b08c:	4619      	mov	r1, r3
 800b08e:	480f      	ldr	r0, [pc, #60]	; (800b0cc <SPI_WIFI_SendData+0xd8>)
 800b090:	f7fc f8ea 	bl	8007268 <HAL_SPI_Transmit_IT>
 800b094:	4603      	mov	r3, r0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d007      	beq.n	800b0aa <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800b09a:	2201      	movs	r2, #1
 800b09c:	2101      	movs	r1, #1
 800b09e:	4809      	ldr	r0, [pc, #36]	; (800b0c4 <SPI_WIFI_SendData+0xd0>)
 800b0a0:	f7f8 fdcc 	bl	8003c3c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800b0a4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0a8:	e005      	b.n	800b0b6 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f7ff ff07 	bl	800aec0 <wait_spi_tx_event>
    
  }
  return len;
 800b0b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3718      	adds	r7, #24
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	200010c8 	.word	0x200010c8
 800b0c4:	48001000 	.word	0x48001000
 800b0c8:	200010c4 	.word	0x200010c4
 800b0cc:	2000105c 	.word	0x2000105c

0800b0d0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f7f8 f843 	bl	8003164 <HAL_Delay>
}
 800b0de:	bf00      	nop
 800b0e0:	3708      	adds	r7, #8
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}
	...

0800b0e8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b086      	sub	sp, #24
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800b0f8:	4b20      	ldr	r3, [pc, #128]	; (800b17c <SPI_WIFI_DelayUs+0x94>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d122      	bne.n	800b146 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 800b100:	4b1f      	ldr	r3, [pc, #124]	; (800b180 <SPI_WIFI_DelayUs+0x98>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4a1f      	ldr	r2, [pc, #124]	; (800b184 <SPI_WIFI_DelayUs+0x9c>)
 800b106:	fba2 2303 	umull	r2, r3, r2, r3
 800b10a:	099b      	lsrs	r3, r3, #6
 800b10c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800b116:	f7f8 f819 	bl	800314c <HAL_GetTick>
 800b11a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 800b11c:	e002      	b.n	800b124 <SPI_WIFI_DelayUs+0x3c>
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	3b01      	subs	r3, #1
 800b122:	60bb      	str	r3, [r7, #8]
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1f9      	bne.n	800b11e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800b12a:	f7f8 f80f 	bl	800314c <HAL_GetTick>
 800b12e:	4602      	mov	r2, r0
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	1ad3      	subs	r3, r2, r3
 800b134:	4a11      	ldr	r2, [pc, #68]	; (800b17c <SPI_WIFI_DelayUs+0x94>)
 800b136:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800b138:	4b10      	ldr	r3, [pc, #64]	; (800b17c <SPI_WIFI_DelayUs+0x94>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d102      	bne.n	800b146 <SPI_WIFI_DelayUs+0x5e>
 800b140:	4b0e      	ldr	r3, [pc, #56]	; (800b17c <SPI_WIFI_DelayUs+0x94>)
 800b142:	2201      	movs	r2, #1
 800b144:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800b146:	4b0e      	ldr	r3, [pc, #56]	; (800b180 <SPI_WIFI_DelayUs+0x98>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4a0f      	ldr	r2, [pc, #60]	; (800b188 <SPI_WIFI_DelayUs+0xa0>)
 800b14c:	fba2 2303 	umull	r2, r3, r2, r3
 800b150:	0c9a      	lsrs	r2, r3, #18
 800b152:	4b0a      	ldr	r3, [pc, #40]	; (800b17c <SPI_WIFI_DelayUs+0x94>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	fbb2 f3f3 	udiv	r3, r2, r3
 800b15a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	697a      	ldr	r2, [r7, #20]
 800b160:	fb02 f303 	mul.w	r3, r2, r3
 800b164:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800b166:	e002      	b.n	800b16e <SPI_WIFI_DelayUs+0x86>
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	3b01      	subs	r3, #1
 800b16c:	60bb      	str	r3, [r7, #8]
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1f9      	bne.n	800b168 <SPI_WIFI_DelayUs+0x80>
  return;
 800b174:	bf00      	nop
}
 800b176:	3718      	adds	r7, #24
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}
 800b17c:	200010cc 	.word	0x200010cc
 800b180:	200000ac 	.word	0x200000ac
 800b184:	10624dd3 	.word	0x10624dd3
 800b188:	431bde83 	.word	0x431bde83

0800b18c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b083      	sub	sp, #12
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 800b194:	4b06      	ldr	r3, [pc, #24]	; (800b1b0 <HAL_SPI_RxCpltCallback+0x24>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d002      	beq.n	800b1a2 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800b19c:	4b04      	ldr	r3, [pc, #16]	; (800b1b0 <HAL_SPI_RxCpltCallback+0x24>)
 800b19e:	2200      	movs	r2, #0
 800b1a0:	601a      	str	r2, [r3, #0]
  }
}
 800b1a2:	bf00      	nop
 800b1a4:	370c      	adds	r7, #12
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ac:	4770      	bx	lr
 800b1ae:	bf00      	nop
 800b1b0:	200010c0 	.word	0x200010c0

0800b1b4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b083      	sub	sp, #12
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800b1bc:	4b06      	ldr	r3, [pc, #24]	; (800b1d8 <HAL_SPI_TxCpltCallback+0x24>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d002      	beq.n	800b1ca <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800b1c4:	4b04      	ldr	r3, [pc, #16]	; (800b1d8 <HAL_SPI_TxCpltCallback+0x24>)
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	601a      	str	r2, [r3, #0]
  }
}
 800b1ca:	bf00      	nop
 800b1cc:	370c      	adds	r7, #12
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	200010c4 	.word	0x200010c4

0800b1dc <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 800b1e0:	4b05      	ldr	r3, [pc, #20]	; (800b1f8 <SPI_WIFI_ISR+0x1c>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d102      	bne.n	800b1ee <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800b1e8:	4b03      	ldr	r3, [pc, #12]	; (800b1f8 <SPI_WIFI_ISR+0x1c>)
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	601a      	str	r2, [r3, #0]
   }
}
 800b1ee:	bf00      	nop
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr
 800b1f8:	200010c8 	.word	0x200010c8

0800b1fc <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800b206:	4b0d      	ldr	r3, [pc, #52]	; (800b23c <WIFI_Init+0x40>)
 800b208:	9301      	str	r3, [sp, #4]
 800b20a:	4b0d      	ldr	r3, [pc, #52]	; (800b240 <WIFI_Init+0x44>)
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	4b0d      	ldr	r3, [pc, #52]	; (800b244 <WIFI_Init+0x48>)
 800b210:	4a0d      	ldr	r2, [pc, #52]	; (800b248 <WIFI_Init+0x4c>)
 800b212:	490e      	ldr	r1, [pc, #56]	; (800b24c <WIFI_Init+0x50>)
 800b214:	480e      	ldr	r0, [pc, #56]	; (800b250 <WIFI_Init+0x54>)
 800b216:	f7ff f8c3 	bl	800a3a0 <ES_WIFI_RegisterBusIO>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d107      	bne.n	800b230 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800b220:	480b      	ldr	r0, [pc, #44]	; (800b250 <WIFI_Init+0x54>)
 800b222:	f7ff f88f 	bl	800a344 <ES_WIFI_Init>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d101      	bne.n	800b230 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 800b22c:	2300      	movs	r3, #0
 800b22e:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 800b230:	79fb      	ldrb	r3, [r7, #7]
}
 800b232:	4618      	mov	r0, r3
 800b234:	3708      	adds	r7, #8
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop
 800b23c:	0800af01 	.word	0x0800af01
 800b240:	0800aff5 	.word	0x0800aff5
 800b244:	0800b0d1 	.word	0x0800b0d1
 800b248:	0800ade9 	.word	0x0800ade9
 800b24c:	0800ac4d 	.word	0x0800ac4d
 800b250:	200010d0 	.word	0x200010d0

0800b254 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b086      	sub	sp, #24
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	4613      	mov	r3, r2
 800b260:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800b266:	79fb      	ldrb	r3, [r7, #7]
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	68f9      	ldr	r1, [r7, #12]
 800b26c:	4809      	ldr	r0, [pc, #36]	; (800b294 <WIFI_Connect+0x40>)
 800b26e:	f7ff f8cb 	bl	800a408 <ES_WIFI_Connect>
 800b272:	4603      	mov	r3, r0
 800b274:	2b00      	cmp	r3, #0
 800b276:	d107      	bne.n	800b288 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800b278:	4806      	ldr	r0, [pc, #24]	; (800b294 <WIFI_Connect+0x40>)
 800b27a:	f7ff f969 	bl	800a550 <ES_WIFI_GetNetworkSettings>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d101      	bne.n	800b288 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800b284:	2300      	movs	r3, #0
 800b286:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800b288:	7dfb      	ldrb	r3, [r7, #23]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	200010d0 	.word	0x200010d0

0800b298 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 800b2a4:	6879      	ldr	r1, [r7, #4]
 800b2a6:	4806      	ldr	r0, [pc, #24]	; (800b2c0 <WIFI_GetMAC_Address+0x28>)
 800b2a8:	f7ff f97c 	bl	800a5a4 <ES_WIFI_GetMACAddress>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d101      	bne.n	800b2b6 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800b2b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3710      	adds	r7, #16
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}
 800b2c0:	200010d0 	.word	0x200010d0

0800b2c4 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 800b2d0:	4809      	ldr	r0, [pc, #36]	; (800b2f8 <WIFI_GetIP_Address+0x34>)
 800b2d2:	f7ff f911 	bl	800a4f8 <ES_WIFI_IsConnected>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d107      	bne.n	800b2ec <WIFI_GetIP_Address+0x28>
 800b2dc:	4b06      	ldr	r3, [pc, #24]	; (800b2f8 <WIFI_GetIP_Address+0x34>)
 800b2de:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 800b2e2:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800b2ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3710      	adds	r7, #16
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
 800b2f6:	bf00      	nop
 800b2f8:	200010d0 	.word	0x200010d0

0800b2fc <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b08a      	sub	sp, #40	; 0x28
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	607a      	str	r2, [r7, #4]
 800b306:	603b      	str	r3, [r7, #0]
 800b308:	460b      	mov	r3, r1
 800b30a:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b30c:	2301      	movs	r3, #1
 800b30e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	b2db      	uxtb	r3, r3
 800b316:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800b318:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b31a:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 800b31c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b31e:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800b320:	7afb      	ldrb	r3, [r7, #11]
 800b322:	2b00      	cmp	r3, #0
 800b324:	bf14      	ite	ne
 800b326:	2301      	movne	r3, #1
 800b328:	2300      	moveq	r3, #0
 800b32a:	b2db      	uxtb	r3, r3
 800b32c:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	785b      	ldrb	r3, [r3, #1]
 800b338:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	789b      	ldrb	r3, [r3, #2]
 800b33e:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	78db      	ldrb	r3, [r3, #3]
 800b344:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800b346:	f107 0310 	add.w	r3, r7, #16
 800b34a:	4619      	mov	r1, r3
 800b34c:	4807      	ldr	r0, [pc, #28]	; (800b36c <WIFI_OpenClientConnection+0x70>)
 800b34e:	f7ff f95b 	bl	800a608 <ES_WIFI_StartClientConnection>
 800b352:	4603      	mov	r3, r0
 800b354:	2b00      	cmp	r3, #0
 800b356:	d102      	bne.n	800b35e <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800b358:	2300      	movs	r3, #0
 800b35a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800b35e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b362:	4618      	mov	r0, r3
 800b364:	3728      	adds	r7, #40	; 0x28
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	200010d0 	.word	0x200010d0

0800b370 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b08a      	sub	sp, #40	; 0x28
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800b380:	2300      	movs	r3, #0
 800b382:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800b384:	2300      	movs	r3, #0
 800b386:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d106      	bne.n	800b39c <sendMessageVector+0x2c>
 800b38e:	4b66      	ldr	r3, [pc, #408]	; (800b528 <sendMessageVector+0x1b8>)
 800b390:	4a66      	ldr	r2, [pc, #408]	; (800b52c <sendMessageVector+0x1bc>)
 800b392:	f240 3107 	movw	r1, #775	; 0x307
 800b396:	4866      	ldr	r0, [pc, #408]	; (800b530 <sendMessageVector+0x1c0>)
 800b398:	f006 fdf8 	bl	8011f8c <__assert_func>
    assert( pIoVec != NULL );
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d106      	bne.n	800b3b0 <sendMessageVector+0x40>
 800b3a2:	4b64      	ldr	r3, [pc, #400]	; (800b534 <sendMessageVector+0x1c4>)
 800b3a4:	4a61      	ldr	r2, [pc, #388]	; (800b52c <sendMessageVector+0x1bc>)
 800b3a6:	f44f 7142 	mov.w	r1, #776	; 0x308
 800b3aa:	4861      	ldr	r0, [pc, #388]	; (800b530 <sendMessageVector+0x1c0>)
 800b3ac:	f006 fdee 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d106      	bne.n	800b3c6 <sendMessageVector+0x56>
 800b3b8:	4b5f      	ldr	r3, [pc, #380]	; (800b538 <sendMessageVector+0x1c8>)
 800b3ba:	4a5c      	ldr	r2, [pc, #368]	; (800b52c <sendMessageVector+0x1bc>)
 800b3bc:	f240 3109 	movw	r1, #777	; 0x309
 800b3c0:	485b      	ldr	r0, [pc, #364]	; (800b530 <sendMessageVector+0x1c0>)
 800b3c2:	f006 fde3 	bl	8011f8c <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	695b      	ldr	r3, [r3, #20]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d106      	bne.n	800b3dc <sendMessageVector+0x6c>
 800b3ce:	4b5b      	ldr	r3, [pc, #364]	; (800b53c <sendMessageVector+0x1cc>)
 800b3d0:	4a56      	ldr	r2, [pc, #344]	; (800b52c <sendMessageVector+0x1bc>)
 800b3d2:	f240 310b 	movw	r1, #779	; 0x30b
 800b3d6:	4856      	ldr	r0, [pc, #344]	; (800b530 <sendMessageVector+0x1c0>)
 800b3d8:	f006 fdd8 	bl	8011f8c <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	623b      	str	r3, [r7, #32]
 800b3e0:	e007      	b.n	800b3f2 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800b3e2:	6a3b      	ldr	r3, [r7, #32]
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	69ba      	ldr	r2, [r7, #24]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b3ec:	6a3b      	ldr	r3, [r7, #32]
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	623b      	str	r3, [r7, #32]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b3f8:	3b01      	subs	r3, #1
 800b3fa:	00db      	lsls	r3, r3, #3
 800b3fc:	68ba      	ldr	r2, [r7, #8]
 800b3fe:	4413      	add	r3, r2
 800b400:	6a3a      	ldr	r2, [r7, #32]
 800b402:	429a      	cmp	r2, r3
 800b404:	d9ed      	bls.n	800b3e2 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40e:	4798      	blx	r3
 800b410:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b412:	e079      	b.n	800b508 <sendMessageVector+0x198>
    {
        if( pContext->transportInterface.writev != NULL )
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	699b      	ldr	r3, [r3, #24]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d008      	beq.n	800b42e <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	69d0      	ldr	r0, [r2, #28]
 800b424:	69fa      	ldr	r2, [r7, #28]
 800b426:	6a39      	ldr	r1, [r7, #32]
 800b428:	4798      	blx	r3
 800b42a:	6278      	str	r0, [r7, #36]	; 0x24
 800b42c:	e009      	b.n	800b442 <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	695b      	ldr	r3, [r3, #20]
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	69d0      	ldr	r0, [r2, #28]
 800b436:	6a3a      	ldr	r2, [r7, #32]
 800b438:	6811      	ldr	r1, [r2, #0]
 800b43a:	6a3a      	ldr	r2, [r7, #32]
 800b43c:	6852      	ldr	r2, [r2, #4]
 800b43e:	4798      	blx	r3
 800b440:	6278      	str	r0, [r7, #36]	; 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800b442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b444:	2b00      	cmp	r3, #0
 800b446:	dd17      	ble.n	800b478 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b448:	69ba      	ldr	r2, [r7, #24]
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	1ad3      	subs	r3, r2, r3
 800b44e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b450:	429a      	cmp	r2, r3
 800b452:	dd06      	ble.n	800b462 <sendMessageVector+0xf2>
 800b454:	4b3a      	ldr	r3, [pc, #232]	; (800b540 <sendMessageVector+0x1d0>)
 800b456:	4a35      	ldr	r2, [pc, #212]	; (800b52c <sendMessageVector+0x1bc>)
 800b458:	f44f 714b 	mov.w	r1, #812	; 0x32c
 800b45c:	4834      	ldr	r0, [pc, #208]	; (800b530 <sendMessageVector+0x1c0>)
 800b45e:	f006 fd95 	bl	8011f8c <__assert_func>

            bytesSentOrError += sendResult;
 800b462:	697a      	ldr	r2, [r7, #20]
 800b464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b466:	4413      	add	r3, r2
 800b468:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b46e:	4798      	blx	r3
 800b470:	4602      	mov	r2, r0
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	635a      	str	r2, [r3, #52]	; 0x34
 800b476:	e004      	b.n	800b482 <sendMessageVector+0x112>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	da01      	bge.n	800b482 <sendMessageVector+0x112>
        {
            bytesSentOrError = sendResult;
 800b47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b480:	617b      	str	r3, [r7, #20]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b486:	4798      	blx	r3
 800b488:	4603      	mov	r3, r0
 800b48a:	6939      	ldr	r1, [r7, #16]
 800b48c:	4618      	mov	r0, r3
 800b48e:	f000 f8e7 	bl	800b660 <calculateElapsedTime>
 800b492:	4603      	mov	r3, r0
 800b494:	f644 6220 	movw	r2, #20000	; 0x4e20
 800b498:	4293      	cmp	r3, r2
 800b49a:	d83e      	bhi.n	800b51a <sendMessageVector+0x1aa>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b49c:	e00b      	b.n	800b4b6 <sendMessageVector+0x146>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800b49e:	6a3b      	ldr	r3, [r7, #32]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a6:	1a9b      	subs	r3, r3, r2
 800b4a8:	627b      	str	r3, [r7, #36]	; 0x24
            pIoVectIterator++;
 800b4aa:	6a3b      	ldr	r3, [r7, #32]
 800b4ac:	3308      	adds	r3, #8
 800b4ae:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800b4b0:	69fb      	ldr	r3, [r7, #28]
 800b4b2:	3b01      	subs	r3, #1
 800b4b4:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b4bc:	3b01      	subs	r3, #1
 800b4be:	00db      	lsls	r3, r3, #3
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	4413      	add	r3, r2
 800b4c4:	6a3a      	ldr	r2, [r7, #32]
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d805      	bhi.n	800b4d6 <sendMessageVector+0x166>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	dae3      	bge.n	800b49e <sendMessageVector+0x12e>
        }

        /* Some of the bytes from this vector were sent as well, update the length
         * and the pointer to data in this vector. */
        if( ( sendResult > 0 ) &&
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	dd15      	ble.n	800b508 <sendMessageVector+0x198>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) )
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	00db      	lsls	r3, r3, #3
 800b4e6:	68ba      	ldr	r2, [r7, #8]
 800b4e8:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800b4ea:	6a3a      	ldr	r2, [r7, #32]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d80b      	bhi.n	800b508 <sendMessageVector+0x198>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	681a      	ldr	r2, [r3, #0]
 800b4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f6:	441a      	add	r2, r3
 800b4f8:	6a3b      	ldr	r3, [r7, #32]
 800b4fa:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800b4fc:	6a3b      	ldr	r3, [r7, #32]
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b502:	1ad2      	subs	r2, r2, r3
 800b504:	6a3b      	ldr	r3, [r7, #32]
 800b506:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	697a      	ldr	r2, [r7, #20]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	da05      	bge.n	800b51c <sendMessageVector+0x1ac>
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	2b00      	cmp	r3, #0
 800b514:	f6bf af7e 	bge.w	800b414 <sendMessageVector+0xa4>
 800b518:	e000      	b.n	800b51c <sendMessageVector+0x1ac>
            break;
 800b51a:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b51c:	697b      	ldr	r3, [r7, #20]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3728      	adds	r7, #40	; 0x28
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	0801751c 	.word	0x0801751c
 800b52c:	08017f78 	.word	0x08017f78
 800b530:	08017440 	.word	0x08017440
 800b534:	08017530 	.word	0x08017530
 800b538:	08017540 	.word	0x08017540
 800b53c:	0801755c 	.word	0x0801755c
 800b540:	08017588 	.word	0x08017588

0800b544 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b088      	sub	sp, #32
 800b548:	af00      	add	r7, sp, #0
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    int32_t bytesSentOrError = 0;
 800b550:	2300      	movs	r3, #0
 800b552:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d106      	bne.n	800b56c <sendBuffer+0x28>
 800b55e:	4b39      	ldr	r3, [pc, #228]	; (800b644 <sendBuffer+0x100>)
 800b560:	4a39      	ldr	r2, [pc, #228]	; (800b648 <sendBuffer+0x104>)
 800b562:	f44f 715a 	mov.w	r1, #872	; 0x368
 800b566:	4839      	ldr	r0, [pc, #228]	; (800b64c <sendBuffer+0x108>)
 800b568:	f006 fd10 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b570:	2b00      	cmp	r3, #0
 800b572:	d106      	bne.n	800b582 <sendBuffer+0x3e>
 800b574:	4b36      	ldr	r3, [pc, #216]	; (800b650 <sendBuffer+0x10c>)
 800b576:	4a34      	ldr	r2, [pc, #208]	; (800b648 <sendBuffer+0x104>)
 800b578:	f240 3169 	movw	r1, #873	; 0x369
 800b57c:	4833      	ldr	r0, [pc, #204]	; (800b64c <sendBuffer+0x108>)
 800b57e:	f006 fd05 	bl	8011f8c <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	695b      	ldr	r3, [r3, #20]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d106      	bne.n	800b598 <sendBuffer+0x54>
 800b58a:	4b32      	ldr	r3, [pc, #200]	; (800b654 <sendBuffer+0x110>)
 800b58c:	4a2e      	ldr	r2, [pc, #184]	; (800b648 <sendBuffer+0x104>)
 800b58e:	f240 316a 	movw	r1, #874	; 0x36a
 800b592:	482e      	ldr	r0, [pc, #184]	; (800b64c <sendBuffer+0x108>)
 800b594:	f006 fcfa 	bl	8011f8c <__assert_func>
    assert( pIndex != NULL );
 800b598:	69bb      	ldr	r3, [r7, #24]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d106      	bne.n	800b5ac <sendBuffer+0x68>
 800b59e:	4b2e      	ldr	r3, [pc, #184]	; (800b658 <sendBuffer+0x114>)
 800b5a0:	4a29      	ldr	r2, [pc, #164]	; (800b648 <sendBuffer+0x104>)
 800b5a2:	f240 316b 	movw	r1, #875	; 0x36b
 800b5a6:	4829      	ldr	r0, [pc, #164]	; (800b64c <sendBuffer+0x108>)
 800b5a8:	f006 fcf0 	bl	8011f8c <__assert_func>

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5b0:	4798      	blx	r3
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800b5b8:	3320      	adds	r3, #32
 800b5ba:	617b      	str	r3, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b5bc:	e034      	b.n	800b628 <sendBuffer+0xe4>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	695b      	ldr	r3, [r3, #20]
 800b5c2:	68fa      	ldr	r2, [r7, #12]
 800b5c4:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800b5c6:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b5c8:	6879      	ldr	r1, [r7, #4]
 800b5ca:	1a8a      	subs	r2, r1, r2
 800b5cc:	69b9      	ldr	r1, [r7, #24]
 800b5ce:	4798      	blx	r3
 800b5d0:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	dd1b      	ble.n	800b610 <sendBuffer+0xcc>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	69fb      	ldr	r3, [r7, #28]
 800b5dc:	1ad3      	subs	r3, r2, r3
 800b5de:	693a      	ldr	r2, [r7, #16]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	dd06      	ble.n	800b5f2 <sendBuffer+0xae>
 800b5e4:	4b1d      	ldr	r3, [pc, #116]	; (800b65c <sendBuffer+0x118>)
 800b5e6:	4a18      	ldr	r2, [pc, #96]	; (800b648 <sendBuffer+0x104>)
 800b5e8:	f240 317a 	movw	r1, #890	; 0x37a
 800b5ec:	4817      	ldr	r0, [pc, #92]	; (800b64c <sendBuffer+0x108>)
 800b5ee:	f006 fccd 	bl	8011f8c <__assert_func>

            bytesSentOrError += sendResult;
 800b5f2:	69fa      	ldr	r2, [r7, #28]
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	69ba      	ldr	r2, [r7, #24]
 800b5fe:	4413      	add	r3, r2
 800b600:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b606:	4798      	blx	r3
 800b608:	4602      	mov	r2, r0
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	635a      	str	r2, [r3, #52]	; 0x34
 800b60e:	e004      	b.n	800b61a <sendBuffer+0xd6>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	2b00      	cmp	r3, #0
 800b614:	da01      	bge.n	800b61a <sendBuffer+0xd6>
        {
            bytesSentOrError = sendResult;
 800b616:	693b      	ldr	r3, [r7, #16]
 800b618:	61fb      	str	r3, [r7, #28]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b61e:	4798      	blx	r3
 800b620:	4602      	mov	r2, r0
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	4293      	cmp	r3, r2
 800b626:	d907      	bls.n	800b638 <sendBuffer+0xf4>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	69fa      	ldr	r2, [r7, #28]
 800b62c:	429a      	cmp	r2, r3
 800b62e:	da04      	bge.n	800b63a <sendBuffer+0xf6>
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	2b00      	cmp	r3, #0
 800b634:	dac3      	bge.n	800b5be <sendBuffer+0x7a>
 800b636:	e000      	b.n	800b63a <sendBuffer+0xf6>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800b638:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b63a:	69fb      	ldr	r3, [r7, #28]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3720      	adds	r7, #32
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}
 800b644:	0801751c 	.word	0x0801751c
 800b648:	08017f8c 	.word	0x08017f8c
 800b64c:	08017440 	.word	0x08017440
 800b650:	08017540 	.word	0x08017540
 800b654:	0801755c 	.word	0x0801755c
 800b658:	080175c8 	.word	0x080175c8
 800b65c:	08017588 	.word	0x08017588

0800b660 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800b660:	b480      	push	{r7}
 800b662:	b083      	sub	sp, #12
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
    return later - start;
 800b66a:	687a      	ldr	r2, [r7, #4]
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	1ad3      	subs	r3, r2, r3
}
 800b670:	4618      	mov	r0, r3
 800b672:	370c      	adds	r7, #12
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr

0800b67c <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	4603      	mov	r3, r0
 800b684:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800b686:	2300      	movs	r3, #0
 800b688:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800b68a:	79fb      	ldrb	r3, [r7, #7]
 800b68c:	2b62      	cmp	r3, #98	; 0x62
 800b68e:	d00c      	beq.n	800b6aa <getAckFromPacketType+0x2e>
 800b690:	2b62      	cmp	r3, #98	; 0x62
 800b692:	dc0d      	bgt.n	800b6b0 <getAckFromPacketType+0x34>
 800b694:	2b40      	cmp	r3, #64	; 0x40
 800b696:	d002      	beq.n	800b69e <getAckFromPacketType+0x22>
 800b698:	2b50      	cmp	r3, #80	; 0x50
 800b69a:	d003      	beq.n	800b6a4 <getAckFromPacketType+0x28>
 800b69c:	e008      	b.n	800b6b0 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	73fb      	strb	r3, [r7, #15]
            break;
 800b6a2:	e012      	b.n	800b6ca <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	73fb      	strb	r3, [r7, #15]
            break;
 800b6a8:	e00f      	b.n	800b6ca <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800b6aa:	2302      	movs	r3, #2
 800b6ac:	73fb      	strb	r3, [r7, #15]
            break;
 800b6ae:	e00c      	b.n	800b6ca <getAckFromPacketType+0x4e>
        case MQTT_PACKET_TYPE_PUBCOMP:
        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800b6b0:	79fb      	ldrb	r3, [r7, #7]
 800b6b2:	2b70      	cmp	r3, #112	; 0x70
 800b6b4:	d006      	beq.n	800b6c4 <getAckFromPacketType+0x48>
 800b6b6:	4b07      	ldr	r3, [pc, #28]	; (800b6d4 <getAckFromPacketType+0x58>)
 800b6b8:	4a07      	ldr	r2, [pc, #28]	; (800b6d8 <getAckFromPacketType+0x5c>)
 800b6ba:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800b6be:	4807      	ldr	r0, [pc, #28]	; (800b6dc <getAckFromPacketType+0x60>)
 800b6c0:	f006 fc64 	bl	8011f8c <__assert_func>
            ackType = MQTTPubcomp;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	73fb      	strb	r3, [r7, #15]
            break;
 800b6c8:	bf00      	nop
    }

    return ackType;
 800b6ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	080175d8 	.word	0x080175d8
 800b6d8:	08017f98 	.word	0x08017f98
 800b6dc:	08017440 	.word	0x08017440

0800b6e0 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( const MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b08c      	sub	sp, #48	; 0x30
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToRecv;
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	623b      	str	r3, [r7, #32]
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800b6fe:	2300      	movs	r3, #0
 800b700:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b702:	2300      	movs	r3, #0
 800b704:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b706:	2300      	movs	r3, #0
 800b708:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d106      	bne.n	800b71e <recvExact+0x3e>
 800b710:	4b44      	ldr	r3, [pc, #272]	; (800b824 <recvExact+0x144>)
 800b712:	4a45      	ldr	r2, [pc, #276]	; (800b828 <recvExact+0x148>)
 800b714:	f240 31d1 	movw	r1, #977	; 0x3d1
 800b718:	4844      	ldr	r0, [pc, #272]	; (800b82c <recvExact+0x14c>)
 800b71a:	f006 fc37 	bl	8011f8c <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b722:	683a      	ldr	r2, [r7, #0]
 800b724:	429a      	cmp	r2, r3
 800b726:	d906      	bls.n	800b736 <recvExact+0x56>
 800b728:	4b41      	ldr	r3, [pc, #260]	; (800b830 <recvExact+0x150>)
 800b72a:	4a3f      	ldr	r2, [pc, #252]	; (800b828 <recvExact+0x148>)
 800b72c:	f240 31d2 	movw	r1, #978	; 0x3d2
 800b730:	483e      	ldr	r0, [pc, #248]	; (800b82c <recvExact+0x14c>)
 800b732:	f006 fc2b 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d106      	bne.n	800b74c <recvExact+0x6c>
 800b73e:	4b3d      	ldr	r3, [pc, #244]	; (800b834 <recvExact+0x154>)
 800b740:	4a39      	ldr	r2, [pc, #228]	; (800b828 <recvExact+0x148>)
 800b742:	f240 31d3 	movw	r1, #979	; 0x3d3
 800b746:	4839      	ldr	r0, [pc, #228]	; (800b82c <recvExact+0x14c>)
 800b748:	f006 fc20 	bl	8011f8c <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d106      	bne.n	800b762 <recvExact+0x82>
 800b754:	4b38      	ldr	r3, [pc, #224]	; (800b838 <recvExact+0x158>)
 800b756:	4a34      	ldr	r2, [pc, #208]	; (800b828 <recvExact+0x148>)
 800b758:	f44f 7175 	mov.w	r1, #980	; 0x3d4
 800b75c:	4833      	ldr	r0, [pc, #204]	; (800b82c <recvExact+0x14c>)
 800b75e:	f006 fc15 	bl	8011f8c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6a1b      	ldr	r3, [r3, #32]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d106      	bne.n	800b778 <recvExact+0x98>
 800b76a:	4b34      	ldr	r3, [pc, #208]	; (800b83c <recvExact+0x15c>)
 800b76c:	4a2e      	ldr	r2, [pc, #184]	; (800b828 <recvExact+0x148>)
 800b76e:	f240 31d5 	movw	r1, #981	; 0x3d5
 800b772:	482e      	ldr	r0, [pc, #184]	; (800b82c <recvExact+0x14c>)
 800b774:	f006 fc0a 	bl	8011f8c <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6a1b      	ldr	r3, [r3, #32]
 800b77c:	62fb      	str	r3, [r7, #44]	; 0x2c
    recvFunc = pContext->transportInterface.recv;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	691b      	ldr	r3, [r3, #16]
 800b782:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b788:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	4798      	blx	r3
 800b78e:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b790:	e039      	b.n	800b806 <recvExact+0x126>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	69d8      	ldr	r0, [r3, #28]
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b79a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b79c:	4798      	blx	r3
 800b79e:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	da04      	bge.n	800b7b0 <recvExact+0xd0>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	627b      	str	r3, [r7, #36]	; 0x24
            receiveError = true;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	77fb      	strb	r3, [r7, #31]
 800b7ae:	e02a      	b.n	800b806 <recvExact+0x126>
        }
        else if( bytesRecvd > 0 )
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	dd1a      	ble.n	800b7ec <recvExact+0x10c>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	4798      	blx	r3
 800b7ba:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	d206      	bcs.n	800b7d2 <recvExact+0xf2>
 800b7c4:	4b1e      	ldr	r3, [pc, #120]	; (800b840 <recvExact+0x160>)
 800b7c6:	4a18      	ldr	r2, [pc, #96]	; (800b828 <recvExact+0x148>)
 800b7c8:	f240 31f5 	movw	r1, #1013	; 0x3f5
 800b7cc:	4817      	ldr	r0, [pc, #92]	; (800b82c <recvExact+0x14c>)
 800b7ce:	f006 fbdd 	bl	8011f8c <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7d6:	1ad3      	subs	r3, r2, r3
 800b7d8:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800b7da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	4413      	add	r3, r2
 800b7e0:	627b      	str	r3, [r7, #36]	; 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7e6:	4413      	add	r3, r2
 800b7e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7ea:	e00c      	b.n	800b806 <recvExact+0x126>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	4798      	blx	r3
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	6a39      	ldr	r1, [r7, #32]
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f7ff ff33 	bl	800b660 <calculateElapsedTime>
 800b7fa:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800b7fc:	69bb      	ldr	r3, [r7, #24]
 800b7fe:	2b09      	cmp	r3, #9
 800b800:	d901      	bls.n	800b806 <recvExact+0x126>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800b802:	2301      	movs	r3, #1
 800b804:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d005      	beq.n	800b818 <recvExact+0x138>
 800b80c:	7ffb      	ldrb	r3, [r7, #31]
 800b80e:	f083 0301 	eor.w	r3, r3, #1
 800b812:	b2db      	uxtb	r3, r3
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1bc      	bne.n	800b792 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800b818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3730      	adds	r7, #48	; 0x30
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	0801751c 	.word	0x0801751c
 800b828:	08017fb0 	.word	0x08017fb0
 800b82c:	08017440 	.word	0x08017440
 800b830:	08017600 	.word	0x08017600
 800b834:	08017540 	.word	0x08017540
 800b838:	0801762c 	.word	0x0801762c
 800b83c:	08017658 	.word	0x08017658
 800b840:	08017680 	.word	0x08017680

0800b844 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( const MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08c      	sub	sp, #48	; 0x30
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800b850:	2304      	movs	r3, #4
 800b852:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int32_t bytesReceived = 0;
 800b856:	2300      	movs	r3, #0
 800b858:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800b85a:	2300      	movs	r3, #0
 800b85c:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t totalBytesReceived = 0U;
 800b85e:	2300      	movs	r3, #0
 800b860:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t entryTimeMs = 0U;
 800b862:	2300      	movs	r3, #0
 800b864:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800b866:	2300      	movs	r3, #0
 800b868:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b86a:	2300      	movs	r3, #0
 800b86c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b86e:	2300      	movs	r3, #0
 800b870:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    assert( pContext != NULL );
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d106      	bne.n	800b888 <discardPacket+0x44>
 800b87a:	4b2f      	ldr	r3, [pc, #188]	; (800b938 <discardPacket+0xf4>)
 800b87c:	4a2f      	ldr	r2, [pc, #188]	; (800b93c <discardPacket+0xf8>)
 800b87e:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800b882:	482f      	ldr	r0, [pc, #188]	; (800b940 <discardPacket+0xfc>)
 800b884:	f006 fb82 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d106      	bne.n	800b89e <discardPacket+0x5a>
 800b890:	4b2c      	ldr	r3, [pc, #176]	; (800b944 <discardPacket+0x100>)
 800b892:	4a2a      	ldr	r2, [pc, #168]	; (800b93c <discardPacket+0xf8>)
 800b894:	f240 4121 	movw	r1, #1057	; 0x421
 800b898:	4829      	ldr	r0, [pc, #164]	; (800b940 <discardPacket+0xfc>)
 800b89a:	f006 fb77 	bl	8011f8c <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a2:	62bb      	str	r3, [r7, #40]	; 0x28
    getTimeStampMs = pContext->getTime;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8a8:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	4798      	blx	r3
 800b8ae:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b8b0:	e029      	b.n	800b906 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b8b2:	68ba      	ldr	r2, [r7, #8]
 800b8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b6:	1ad3      	subs	r3, r2, r3
 800b8b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d903      	bls.n	800b8c6 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b8be:	68ba      	ldr	r2, [r7, #8]
 800b8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8c2:	1ad3      	subs	r3, r2, r3
 800b8c4:	62bb      	str	r3, [r7, #40]	; 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b8c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b8c8:	68f8      	ldr	r0, [r7, #12]
 800b8ca:	f7ff ff09 	bl	800b6e0 <recvExact>
 800b8ce:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b8d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d2:	69fa      	ldr	r2, [r7, #28]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d003      	beq.n	800b8e0 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800b8de:	e012      	b.n	800b906 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b8e0:	69fb      	ldr	r3, [r7, #28]
 800b8e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8e4:	4413      	add	r3, r2
 800b8e6:	627b      	str	r3, [r7, #36]	; 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	4798      	blx	r3
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	69b9      	ldr	r1, [r7, #24]
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7ff feb5 	bl	800b660 <calculateElapsedTime>
 800b8f6:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800b8f8:	697a      	ldr	r2, [r7, #20]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d302      	bcc.n	800b906 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800b900:	2301      	movs	r3, #1
 800b902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	d206      	bcs.n	800b91c <discardPacket+0xd8>
 800b90e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b912:	f083 0301 	eor.w	r3, r3, #1
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1ca      	bne.n	800b8b2 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800b91c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	429a      	cmp	r2, r3
 800b922:	d102      	bne.n	800b92a <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800b924:	2307      	movs	r3, #7
 800b926:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 800b92a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b92e:	4618      	mov	r0, r3
 800b930:	3730      	adds	r7, #48	; 0x30
 800b932:	46bd      	mov	sp, r7
 800b934:	bd80      	pop	{r7, pc}
 800b936:	bf00      	nop
 800b938:	0801751c 	.word	0x0801751c
 800b93c:	08017fbc 	.word	0x08017fbc
 800b940:	08017440 	.word	0x08017440
 800b944:	08017540 	.word	0x08017540

0800b948 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b08a      	sub	sp, #40	; 0x28
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800b952:	2304      	movs	r3, #4
 800b954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t bytesReceived = 0;
 800b958:	2300      	movs	r3, #0
 800b95a:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800b95c:	2300      	movs	r3, #0
 800b95e:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800b960:	2300      	movs	r3, #0
 800b962:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800b964:	2300      	movs	r3, #0
 800b966:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800b968:	2300      	movs	r3, #0
 800b96a:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d106      	bne.n	800b980 <discardStoredPacket+0x38>
 800b972:	4b34      	ldr	r3, [pc, #208]	; (800ba44 <discardStoredPacket+0xfc>)
 800b974:	4a34      	ldr	r2, [pc, #208]	; (800ba48 <discardStoredPacket+0x100>)
 800b976:	f44f 618c 	mov.w	r1, #1120	; 0x460
 800b97a:	4834      	ldr	r0, [pc, #208]	; (800ba4c <discardStoredPacket+0x104>)
 800b97c:	f006 fb06 	bl	8011f8c <__assert_func>
    assert( pPacketInfo != NULL );
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d106      	bne.n	800b994 <discardStoredPacket+0x4c>
 800b986:	4b32      	ldr	r3, [pc, #200]	; (800ba50 <discardStoredPacket+0x108>)
 800b988:	4a2f      	ldr	r2, [pc, #188]	; (800ba48 <discardStoredPacket+0x100>)
 800b98a:	f240 4161 	movw	r1, #1121	; 0x461
 800b98e:	482f      	ldr	r0, [pc, #188]	; (800ba4c <discardStoredPacket+0x104>)
 800b990:	f006 fafc 	bl	8011f8c <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	689a      	ldr	r2, [r3, #8]
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	4413      	add	r3, r2
 800b99e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9a4:	693a      	ldr	r2, [r7, #16]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d806      	bhi.n	800b9b8 <discardStoredPacket+0x70>
 800b9aa:	4b2a      	ldr	r3, [pc, #168]	; (800ba54 <discardStoredPacket+0x10c>)
 800b9ac:	4a26      	ldr	r2, [pc, #152]	; (800ba48 <discardStoredPacket+0x100>)
 800b9ae:	f240 4167 	movw	r1, #1127	; 0x467
 800b9b2:	4826      	ldr	r0, [pc, #152]	; (800ba4c <discardStoredPacket+0x104>)
 800b9b4:	f006 faea 	bl	8011f8c <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9bc:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c2:	693a      	ldr	r2, [r7, #16]
 800b9c4:	1ad3      	subs	r3, r2, r3
 800b9c6:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b9c8:	e019      	b.n	800b9fe <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b9ca:	68fa      	ldr	r2, [r7, #12]
 800b9cc:	69fb      	ldr	r3, [r7, #28]
 800b9ce:	1ad3      	subs	r3, r2, r3
 800b9d0:	6a3a      	ldr	r2, [r7, #32]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d903      	bls.n	800b9de <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b9d6:	68fa      	ldr	r2, [r7, #12]
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	1ad3      	subs	r3, r2, r3
 800b9dc:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b9de:	6a39      	ldr	r1, [r7, #32]
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7ff fe7d 	bl	800b6e0 <recvExact>
 800b9e6:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b9e8:	6a3b      	ldr	r3, [r7, #32]
 800b9ea:	697a      	ldr	r2, [r7, #20]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d002      	beq.n	800b9f6 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	76fb      	strb	r3, [r7, #27]
 800b9f4:	e003      	b.n	800b9fe <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	69fa      	ldr	r2, [r7, #28]
 800b9fa:	4413      	add	r3, r2
 800b9fc:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b9fe:	69fa      	ldr	r2, [r7, #28]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d205      	bcs.n	800ba12 <discardStoredPacket+0xca>
 800ba06:	7efb      	ldrb	r3, [r7, #27]
 800ba08:	f083 0301 	eor.w	r3, r3, #1
 800ba0c:	b2db      	uxtb	r3, r3
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1db      	bne.n	800b9ca <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800ba12:	69fa      	ldr	r2, [r7, #28]
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d102      	bne.n	800ba20 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800ba1a:	2307      	movs	r3, #7
 800ba1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6a18      	ldr	r0, [r3, #32]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba28:	461a      	mov	r2, r3
 800ba2a:	2100      	movs	r1, #0
 800ba2c:	f007 fbda 	bl	80131e4 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	641a      	str	r2, [r3, #64]	; 0x40

    return status;
 800ba36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3728      	adds	r7, #40	; 0x28
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	0801751c 	.word	0x0801751c
 800ba48:	08017fcc 	.word	0x08017fcc
 800ba4c:	08017440 	.word	0x08017440
 800ba50:	080176a8 	.word	0x080176a8
 800ba54:	080176bc 	.word	0x080176bc

0800ba58 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( const MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800ba58:	b084      	sub	sp, #16
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b086      	sub	sp, #24
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ba66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800ba72:	2300      	movs	r3, #0
 800ba74:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d106      	bne.n	800ba8a <receivePacket+0x32>
 800ba7c:	4b1a      	ldr	r3, [pc, #104]	; (800bae8 <receivePacket+0x90>)
 800ba7e:	4a1b      	ldr	r2, [pc, #108]	; (800baec <receivePacket+0x94>)
 800ba80:	f240 41a3 	movw	r1, #1187	; 0x4a3
 800ba84:	481a      	ldr	r0, [pc, #104]	; (800baf0 <receivePacket+0x98>)
 800ba86:	f006 fa81 	bl	8011f8c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6a1b      	ldr	r3, [r3, #32]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d106      	bne.n	800baa0 <receivePacket+0x48>
 800ba92:	4b18      	ldr	r3, [pc, #96]	; (800baf4 <receivePacket+0x9c>)
 800ba94:	4a15      	ldr	r2, [pc, #84]	; (800baec <receivePacket+0x94>)
 800ba96:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800ba9a:	4815      	ldr	r0, [pc, #84]	; (800baf0 <receivePacket+0x98>)
 800ba9c:	f006 fa76 	bl	8011f8c <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800baa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa6:	429a      	cmp	r2, r3
 800baa8:	d908      	bls.n	800babc <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800baaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800baae:	4619      	mov	r1, r3
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	f7ff fec7 	bl	800b844 <discardPacket>
 800bab6:	4603      	mov	r3, r0
 800bab8:	75fb      	strb	r3, [r7, #23]
 800baba:	e00c      	b.n	800bad6 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800babc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800babe:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800bac0:	68f9      	ldr	r1, [r7, #12]
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f7ff fe0c 	bl	800b6e0 <recvExact>
 800bac8:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	429a      	cmp	r2, r3
 800bad0:	d001      	beq.n	800bad6 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800bad2:	2304      	movs	r3, #4
 800bad4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800bad6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3718      	adds	r7, #24
 800badc:	46bd      	mov	sp, r7
 800bade:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bae2:	b004      	add	sp, #16
 800bae4:	4770      	bx	lr
 800bae6:	bf00      	nop
 800bae8:	0801751c 	.word	0x0801751c
 800baec:	08017fe0 	.word	0x08017fe0
 800baf0:	08017440 	.word	0x08017440
 800baf4:	08017658 	.word	0x08017658

0800baf8 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800baf8:	b480      	push	{r7}
 800bafa:	b085      	sub	sp, #20
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	4603      	mov	r3, r0
 800bb00:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800bb02:	2300      	movs	r3, #0
 800bb04:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800bb06:	79fb      	ldrb	r3, [r7, #7]
 800bb08:	3b02      	subs	r3, #2
 800bb0a:	2b03      	cmp	r3, #3
 800bb0c:	d816      	bhi.n	800bb3c <getAckTypeToSend+0x44>
 800bb0e:	a201      	add	r2, pc, #4	; (adr r2, 800bb14 <getAckTypeToSend+0x1c>)
 800bb10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb14:	0800bb25 	.word	0x0800bb25
 800bb18:	0800bb2b 	.word	0x0800bb2b
 800bb1c:	0800bb31 	.word	0x0800bb31
 800bb20:	0800bb37 	.word	0x0800bb37
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800bb24:	2340      	movs	r3, #64	; 0x40
 800bb26:	73fb      	strb	r3, [r7, #15]
            break;
 800bb28:	e009      	b.n	800bb3e <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800bb2a:	2350      	movs	r3, #80	; 0x50
 800bb2c:	73fb      	strb	r3, [r7, #15]
            break;
 800bb2e:	e006      	b.n	800bb3e <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800bb30:	2362      	movs	r3, #98	; 0x62
 800bb32:	73fb      	strb	r3, [r7, #15]
            break;
 800bb34:	e003      	b.n	800bb3e <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800bb36:	2370      	movs	r3, #112	; 0x70
 800bb38:	73fb      	strb	r3, [r7, #15]
            break;
 800bb3a:	e000      	b.n	800bb3e <getAckTypeToSend+0x46>
        case MQTTPublishDone:
        case MQTTPublishSend:
        case MQTTStateNull:
        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800bb3c:	bf00      	nop
    }

    return packetTypeByte;
 800bb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3714      	adds	r7, #20
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr

0800bb4c <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b08a      	sub	sp, #40	; 0x28
 800bb50:	af02      	add	r7, sp, #8
 800bb52:	6078      	str	r0, [r7, #4]
 800bb54:	460b      	mov	r3, r1
 800bb56:	807b      	strh	r3, [r7, #2]
 800bb58:	4613      	mov	r3, r2
 800bb5a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800bb60:	2300      	movs	r3, #0
 800bb62:	757b      	strb	r3, [r7, #21]
    int32_t sendResult = 0;
 800bb64:	2300      	movs	r3, #0
 800bb66:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800bb6c:	f107 0308 	add.w	r3, r7, #8
 800bb70:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800bb72:	2304      	movs	r3, #4
 800bb74:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d106      	bne.n	800bb8a <sendPublishAcks+0x3e>
 800bb7c:	4b21      	ldr	r3, [pc, #132]	; (800bc04 <sendPublishAcks+0xb8>)
 800bb7e:	4a22      	ldr	r2, [pc, #136]	; (800bc08 <sendPublishAcks+0xbc>)
 800bb80:	f240 5101 	movw	r1, #1281	; 0x501
 800bb84:	4821      	ldr	r0, [pc, #132]	; (800bc0c <sendPublishAcks+0xc0>)
 800bb86:	f006 fa01 	bl	8011f8c <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800bb8a:	787b      	ldrb	r3, [r7, #1]
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f7ff ffb3 	bl	800baf8 <getAckTypeToSend>
 800bb92:	4603      	mov	r3, r0
 800bb94:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800bb96:	7dfb      	ldrb	r3, [r7, #23]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d02d      	beq.n	800bbf8 <sendPublishAcks+0xac>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800bb9c:	7dfb      	ldrb	r3, [r7, #23]
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7ff fd6c 	bl	800b67c <getAckFromPacketType>
 800bba4:	4603      	mov	r3, r0
 800bba6:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800bba8:	887a      	ldrh	r2, [r7, #2]
 800bbaa:	7df9      	ldrb	r1, [r7, #23]
 800bbac:	f107 030c 	add.w	r3, r7, #12
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f002 f8e3 	bl	800dd7c <MQTT_SerializeAck>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800bbba:	7ffb      	ldrb	r3, [r7, #31]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d106      	bne.n	800bbce <sendPublishAcks+0x82>
            MQTT_PRE_SEND_HOOK( pContext );

            /* Here, we are not using the vector approach for efficiency. There is just one buffer
             * to be sent which can be achieved with a normal send call. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800bbc0:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800bbc2:	2204      	movs	r2, #4
 800bbc4:	4619      	mov	r1, r3
 800bbc6:	6878      	ldr	r0, [r7, #4]
 800bbc8:	f7ff fcbc 	bl	800b544 <sendBuffer>
 800bbcc:	61b8      	str	r0, [r7, #24]
                                     MQTT_PUBLISH_ACK_PACKET_SIZE );

            MQTT_POST_SEND_HOOK( pContext );
        }

        if( sendResult == ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	2b04      	cmp	r3, #4
 800bbd2:	d10f      	bne.n	800bbf4 <sendPublishAcks+0xa8>
        {
            pContext->controlPacketSent = true;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800bbdc:	7dba      	ldrb	r2, [r7, #22]
 800bbde:	8879      	ldrh	r1, [r7, #2]
 800bbe0:	f107 0315 	add.w	r3, r7, #21
 800bbe4:	9300      	str	r3, [sp, #0]
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f002 ff93 	bl	800eb14 <MQTT_UpdateStateAck>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	77fb      	strb	r3, [r7, #31]
 800bbf2:	e001      	b.n	800bbf8 <sendPublishAcks+0xac>
        {
            LogError( ( "Failed to send ACK packet: PacketType=%02x, SentBytes=%ld, "
                        "PacketSize=%lu.",
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
            status = MQTTSendFailed;
 800bbf4:	2303      	movs	r3, #3
 800bbf6:	77fb      	strb	r3, [r7, #31]
        }
    }

    return status;
 800bbf8:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	3720      	adds	r7, #32
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	bd80      	pop	{r7, pc}
 800bc02:	bf00      	nop
 800bc04:	0801751c 	.word	0x0801751c
 800bc08:	08017ff0 	.word	0x08017ff0
 800bc0c:	08017440 	.word	0x08017440

0800bc10 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b088      	sub	sp, #32
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800bc20:	2300      	movs	r3, #0
 800bc22:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800bc24:	2300      	movs	r3, #0
 800bc26:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d106      	bne.n	800bc3c <handleKeepAlive+0x2c>
 800bc2e:	4b33      	ldr	r3, [pc, #204]	; (800bcfc <handleKeepAlive+0xec>)
 800bc30:	4a33      	ldr	r2, [pc, #204]	; (800bd00 <handleKeepAlive+0xf0>)
 800bc32:	f240 5144 	movw	r1, #1348	; 0x544
 800bc36:	4833      	ldr	r0, [pc, #204]	; (800bd04 <handleKeepAlive+0xf4>)
 800bc38:	f006 f9a8 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d106      	bne.n	800bc52 <handleKeepAlive+0x42>
 800bc44:	4b30      	ldr	r3, [pc, #192]	; (800bd08 <handleKeepAlive+0xf8>)
 800bc46:	4a2e      	ldr	r2, [pc, #184]	; (800bd00 <handleKeepAlive+0xf0>)
 800bc48:	f240 5145 	movw	r1, #1349	; 0x545
 800bc4c:	482d      	ldr	r0, [pc, #180]	; (800bd04 <handleKeepAlive+0xf4>)
 800bc4e:	f006 f99d 	bl	8011f8c <__assert_func>

    now = pContext->getTime();
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc56:	4798      	blx	r3
 800bc58:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800bc60:	461a      	mov	r2, r3
 800bc62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bc66:	fb02 f303 	mul.w	r3, r2, r3
 800bc6a:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	f247 5230 	movw	r2, #30000	; 0x7530
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d902      	bls.n	800bc7c <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800bc76:	f247 5330 	movw	r3, #30000	; 0x7530
 800bc7a:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d00d      	beq.n	800bca2 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	6978      	ldr	r0, [r7, #20]
 800bc8e:	f7ff fce7 	bl	800b660 <calculateElapsedTime>
 800bc92:	4603      	mov	r3, r0
 800bc94:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d92a      	bls.n	800bcf2 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800bc9c:	230a      	movs	r3, #10
 800bc9e:	77fb      	strb	r3, [r7, #31]
 800bca0:	e027      	b.n	800bcf2 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bca6:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800bca8:	69bb      	ldr	r3, [r7, #24]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00d      	beq.n	800bcca <handleKeepAlive+0xba>
 800bcae:	6939      	ldr	r1, [r7, #16]
 800bcb0:	6978      	ldr	r0, [r7, #20]
 800bcb2:	f7ff fcd5 	bl	800b660 <calculateElapsedTime>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	69bb      	ldr	r3, [r7, #24]
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	d805      	bhi.n	800bcca <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f001 f8a2 	bl	800ce08 <MQTT_Ping>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	77fb      	strb	r3, [r7, #31]
 800bcc8:	e013      	b.n	800bcf2 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcce:	4619      	mov	r1, r3
 800bcd0:	6978      	ldr	r0, [r7, #20]
 800bcd2:	f7ff fcc5 	bl	800b660 <calculateElapsedTime>
 800bcd6:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d009      	beq.n	800bcf2 <handleKeepAlive+0xe2>
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	f247 522f 	movw	r2, #29999	; 0x752f
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d904      	bls.n	800bcf2 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800bce8:	6878      	ldr	r0, [r7, #4]
 800bcea:	f001 f88d 	bl	800ce08 <MQTT_Ping>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800bcf2:	7ffb      	ldrb	r3, [r7, #31]
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3720      	adds	r7, #32
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	0801751c 	.word	0x0801751c
 800bd00:	08018000 	.word	0x08018000
 800bd04:	08017440 	.word	0x08017440
 800bd08:	08017540 	.word	0x08017540

0800bd0c <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08e      	sub	sp, #56	; 0x38
 800bd10:	af02      	add	r7, sp, #8
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 800bd16:	2301      	movs	r3, #1
 800bd18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint16_t packetIdentifier = 0U;
 800bd22:	2300      	movs	r3, #0
 800bd24:	857b      	strh	r3, [r7, #42]	; 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800bd26:	2300      	movs	r3, #0
 800bd28:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    assert( pContext != NULL );
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d106      	bne.n	800bd40 <handleIncomingPublish+0x34>
 800bd32:	4b43      	ldr	r3, [pc, #268]	; (800be40 <handleIncomingPublish+0x134>)
 800bd34:	4a43      	ldr	r2, [pc, #268]	; (800be44 <handleIncomingPublish+0x138>)
 800bd36:	f240 517e 	movw	r1, #1406	; 0x57e
 800bd3a:	4843      	ldr	r0, [pc, #268]	; (800be48 <handleIncomingPublish+0x13c>)
 800bd3c:	f006 f926 	bl	8011f8c <__assert_func>
    assert( pIncomingPacket != NULL );
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d106      	bne.n	800bd54 <handleIncomingPublish+0x48>
 800bd46:	4b41      	ldr	r3, [pc, #260]	; (800be4c <handleIncomingPublish+0x140>)
 800bd48:	4a3e      	ldr	r2, [pc, #248]	; (800be44 <handleIncomingPublish+0x138>)
 800bd4a:	f240 517f 	movw	r1, #1407	; 0x57f
 800bd4e:	483e      	ldr	r0, [pc, #248]	; (800be48 <handleIncomingPublish+0x13c>)
 800bd50:	f006 f91c 	bl	8011f8c <__assert_func>
    assert( pContext->appCallback != NULL );
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d106      	bne.n	800bd6a <handleIncomingPublish+0x5e>
 800bd5c:	4b3c      	ldr	r3, [pc, #240]	; (800be50 <handleIncomingPublish+0x144>)
 800bd5e:	4a39      	ldr	r2, [pc, #228]	; (800be44 <handleIncomingPublish+0x138>)
 800bd60:	f44f 61b0 	mov.w	r1, #1408	; 0x580
 800bd64:	4838      	ldr	r0, [pc, #224]	; (800be48 <handleIncomingPublish+0x13c>)
 800bd66:	f006 f911 	bl	8011f8c <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800bd6a:	f107 0214 	add.w	r2, r7, #20
 800bd6e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800bd72:	4619      	mov	r1, r3
 800bd74:	6838      	ldr	r0, [r7, #0]
 800bd76:	f002 f898 	bl	800deaa <MQTT_DeserializePublish>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800bd80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d109      	bne.n	800bd9c <handleIncomingPublish+0x90>
        ( pContext->incomingPublishRecords == NULL ) &&
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d105      	bne.n	800bd9c <handleIncomingPublish+0x90>
        ( publishInfo.qos > MQTTQoS0 ) )
 800bd90:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d002      	beq.n	800bd9c <handleIncomingPublish+0x90>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800bd96:	2304      	movs	r3, #4
 800bd98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800bd9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d122      	bne.n	800bdea <handleIncomingPublish+0xde>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800bda4:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 800bda6:	7d3a      	ldrb	r2, [r7, #20]
 800bda8:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	4613      	mov	r3, r2
 800bdb0:	2201      	movs	r2, #1
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f002 fe3b 	bl	800ea2e <MQTT_UpdateStatePublish>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800bdbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d011      	beq.n	800bdea <handleIncomingPublish+0xde>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800bdc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdca:	2b09      	cmp	r3, #9
 800bdcc:	d10d      	bne.n	800bdea <handleIncomingPublish+0xde>
        {
            status = MQTTSuccess;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            duplicatePublish = true;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800bdda:	7d3b      	ldrb	r3, [r7, #20]
 800bddc:	4619      	mov	r1, r3
 800bdde:	2001      	movs	r0, #1
 800bde0:	f002 fdf6 	bl	800e9d0 <MQTT_CalculateStatePublish>
 800bde4:	4603      	mov	r3, r0
 800bde6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800bdea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d11f      	bne.n	800be32 <handleIncomingPublish+0x126>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800bdf2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800bdf4:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800bdf6:	f107 0314 	add.w	r3, r7, #20
 800bdfa:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800bdfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800be00:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800be02:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800be06:	f083 0301 	eor.w	r3, r3, #1
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d006      	beq.n	800be1e <handleIncomingPublish+0x112>
        {
            pContext->appCallback( pContext,
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be14:	f107 0208 	add.w	r2, r7, #8
 800be18:	6839      	ldr	r1, [r7, #0]
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800be1e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800be20:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800be24:	4619      	mov	r1, r3
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f7ff fe90 	bl	800bb4c <sendPublishAcks>
 800be2c:	4603      	mov	r3, r0
 800be2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800be32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800be36:	4618      	mov	r0, r3
 800be38:	3730      	adds	r7, #48	; 0x30
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	0801751c 	.word	0x0801751c
 800be44:	08018010 	.word	0x08018010
 800be48:	08017440 	.word	0x08017440
 800be4c:	080176ec 	.word	0x080176ec
 800be50:	08017704 	.word	0x08017704

0800be54 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b08a      	sub	sp, #40	; 0x28
 800be58:	af02      	add	r7, sp, #8
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadResponse;
 800be5e:	2305      	movs	r3, #5
 800be60:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800be62:	2300      	movs	r3, #0
 800be64:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d106      	bne.n	800be7a <handlePublishAcks+0x26>
 800be6c:	4b2c      	ldr	r3, [pc, #176]	; (800bf20 <handlePublishAcks+0xcc>)
 800be6e:	4a2d      	ldr	r2, [pc, #180]	; (800bf24 <handlePublishAcks+0xd0>)
 800be70:	f240 51ff 	movw	r1, #1535	; 0x5ff
 800be74:	482c      	ldr	r0, [pc, #176]	; (800bf28 <handlePublishAcks+0xd4>)
 800be76:	f006 f889 	bl	8011f8c <__assert_func>
    assert( pIncomingPacket != NULL );
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d106      	bne.n	800be8e <handlePublishAcks+0x3a>
 800be80:	4b2a      	ldr	r3, [pc, #168]	; (800bf2c <handlePublishAcks+0xd8>)
 800be82:	4a28      	ldr	r2, [pc, #160]	; (800bf24 <handlePublishAcks+0xd0>)
 800be84:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800be88:	4827      	ldr	r0, [pc, #156]	; (800bf28 <handlePublishAcks+0xd4>)
 800be8a:	f006 f87f 	bl	8011f8c <__assert_func>
    assert( pContext->appCallback != NULL );
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be92:	2b00      	cmp	r3, #0
 800be94:	d106      	bne.n	800bea4 <handlePublishAcks+0x50>
 800be96:	4b26      	ldr	r3, [pc, #152]	; (800bf30 <handlePublishAcks+0xdc>)
 800be98:	4a22      	ldr	r2, [pc, #136]	; (800bf24 <handlePublishAcks+0xd0>)
 800be9a:	f240 6101 	movw	r1, #1537	; 0x601
 800be9e:	4822      	ldr	r0, [pc, #136]	; (800bf28 <handlePublishAcks+0xd4>)
 800bea0:	f006 f874 	bl	8011f8c <__assert_func>

    appCallback = pContext->appCallback;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bea8:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	4618      	mov	r0, r3
 800beb0:	f7ff fbe4 	bl	800b67c <getAckFromPacketType>
 800beb4:	4603      	mov	r3, r0
 800beb6:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800beb8:	f107 0314 	add.w	r3, r7, #20
 800bebc:	2200      	movs	r2, #0
 800bebe:	4619      	mov	r1, r3
 800bec0:	6838      	ldr	r0, [r7, #0]
 800bec2:	f002 f822 	bl	800df0a <MQTT_DeserializeAck>
 800bec6:	4603      	mov	r3, r0
 800bec8:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800beca:	7ffb      	ldrb	r3, [r7, #31]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d10a      	bne.n	800bee6 <handlePublishAcks+0x92>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800bed0:	8ab9      	ldrh	r1, [r7, #20]
 800bed2:	7dfa      	ldrb	r2, [r7, #23]
 800bed4:	f107 0316 	add.w	r3, r7, #22
 800bed8:	9300      	str	r3, [sp, #0]
 800beda:	2301      	movs	r3, #1
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f002 fe19 	bl	800eb14 <MQTT_UpdateStateAck>
 800bee2:	4603      	mov	r3, r0
 800bee4:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800bee6:	7ffb      	ldrb	r3, [r7, #31]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d113      	bne.n	800bf14 <handlePublishAcks+0xc0>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800beec:	8abb      	ldrh	r3, [r7, #20]
 800beee:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800bef0:	7ffb      	ldrb	r3, [r7, #31]
 800bef2:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800bef4:	2300      	movs	r3, #0
 800bef6:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800bef8:	f107 0208 	add.w	r2, r7, #8
 800befc:	69bb      	ldr	r3, [r7, #24]
 800befe:	6839      	ldr	r1, [r7, #0]
 800bf00:	6878      	ldr	r0, [r7, #4]
 800bf02:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800bf04:	8abb      	ldrh	r3, [r7, #20]
 800bf06:	7dba      	ldrb	r2, [r7, #22]
 800bf08:	4619      	mov	r1, r3
 800bf0a:	6878      	ldr	r0, [r7, #4]
 800bf0c:	f7ff fe1e 	bl	800bb4c <sendPublishAcks>
 800bf10:	4603      	mov	r3, r0
 800bf12:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800bf14:	7ffb      	ldrb	r3, [r7, #31]
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3720      	adds	r7, #32
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	0801751c 	.word	0x0801751c
 800bf24:	08018028 	.word	0x08018028
 800bf28:	08017440 	.word	0x08017440
 800bf2c:	080176ec 	.word	0x080176ec
 800bf30:	08017704 	.word	0x08017704

0800bf34 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b08a      	sub	sp, #40	; 0x28
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	60f8      	str	r0, [r7, #12]
 800bf3c:	60b9      	str	r1, [r7, #8]
 800bf3e:	4613      	mov	r3, r2
 800bf40:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800bf42:	2305      	movs	r3, #5
 800bf44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800bf48:	2300      	movs	r3, #0
 800bf4a:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    MQTTEventCallback_t appCallback = NULL;
 800bf52:	2300      	movs	r3, #0
 800bf54:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d106      	bne.n	800bf6a <handleIncomingAck+0x36>
 800bf5c:	4b54      	ldr	r3, [pc, #336]	; (800c0b0 <handleIncomingAck+0x17c>)
 800bf5e:	4a55      	ldr	r2, [pc, #340]	; (800c0b4 <handleIncomingAck+0x180>)
 800bf60:	f240 614a 	movw	r1, #1610	; 0x64a
 800bf64:	4854      	ldr	r0, [pc, #336]	; (800c0b8 <handleIncomingAck+0x184>)
 800bf66:	f006 f811 	bl	8011f8c <__assert_func>
    assert( pIncomingPacket != NULL );
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d106      	bne.n	800bf7e <handleIncomingAck+0x4a>
 800bf70:	4b52      	ldr	r3, [pc, #328]	; (800c0bc <handleIncomingAck+0x188>)
 800bf72:	4a50      	ldr	r2, [pc, #320]	; (800c0b4 <handleIncomingAck+0x180>)
 800bf74:	f240 614b 	movw	r1, #1611	; 0x64b
 800bf78:	484f      	ldr	r0, [pc, #316]	; (800c0b8 <handleIncomingAck+0x184>)
 800bf7a:	f006 f807 	bl	8011f8c <__assert_func>
    assert( pContext->appCallback != NULL );
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d106      	bne.n	800bf94 <handleIncomingAck+0x60>
 800bf86:	4b4e      	ldr	r3, [pc, #312]	; (800c0c0 <handleIncomingAck+0x18c>)
 800bf88:	4a4a      	ldr	r2, [pc, #296]	; (800c0b4 <handleIncomingAck+0x180>)
 800bf8a:	f240 614c 	movw	r1, #1612	; 0x64c
 800bf8e:	484a      	ldr	r0, [pc, #296]	; (800c0b8 <handleIncomingAck+0x184>)
 800bf90:	f005 fffc 	bl	8011f8c <__assert_func>

    appCallback = pContext->appCallback;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf98:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	2bd0      	cmp	r3, #208	; 0xd0
 800bfa0:	d01d      	beq.n	800bfde <handleIncomingAck+0xaa>
 800bfa2:	2bd0      	cmp	r3, #208	; 0xd0
 800bfa4:	dc64      	bgt.n	800c070 <handleIncomingAck+0x13c>
 800bfa6:	2bb0      	cmp	r3, #176	; 0xb0
 800bfa8:	d044      	beq.n	800c034 <handleIncomingAck+0x100>
 800bfaa:	2bb0      	cmp	r3, #176	; 0xb0
 800bfac:	dc60      	bgt.n	800c070 <handleIncomingAck+0x13c>
 800bfae:	2b90      	cmp	r3, #144	; 0x90
 800bfb0:	d040      	beq.n	800c034 <handleIncomingAck+0x100>
 800bfb2:	2b90      	cmp	r3, #144	; 0x90
 800bfb4:	dc5c      	bgt.n	800c070 <handleIncomingAck+0x13c>
 800bfb6:	2b70      	cmp	r3, #112	; 0x70
 800bfb8:	d009      	beq.n	800bfce <handleIncomingAck+0x9a>
 800bfba:	2b70      	cmp	r3, #112	; 0x70
 800bfbc:	dc58      	bgt.n	800c070 <handleIncomingAck+0x13c>
 800bfbe:	2b62      	cmp	r3, #98	; 0x62
 800bfc0:	d005      	beq.n	800bfce <handleIncomingAck+0x9a>
 800bfc2:	2b62      	cmp	r3, #98	; 0x62
 800bfc4:	dc54      	bgt.n	800c070 <handleIncomingAck+0x13c>
 800bfc6:	2b40      	cmp	r3, #64	; 0x40
 800bfc8:	d001      	beq.n	800bfce <handleIncomingAck+0x9a>
 800bfca:	2b50      	cmp	r3, #80	; 0x50
 800bfcc:	d150      	bne.n	800c070 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800bfce:	68b9      	ldr	r1, [r7, #8]
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f7ff ff3f 	bl	800be54 <handlePublishAcks>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            break;
 800bfdc:	e04d      	b.n	800c07a <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800bfde:	f107 031e 	add.w	r3, r7, #30
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	68b8      	ldr	r0, [r7, #8]
 800bfe8:	f001 ff8f 	bl	800df0a <MQTT_DeserializeAck>
 800bfec:	4603      	mov	r3, r0
 800bfee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800bff2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d107      	bne.n	800c00a <handleIncomingAck+0xd6>
 800bffa:	79fb      	ldrb	r3, [r7, #7]
 800bffc:	f083 0301 	eor.w	r3, r3, #1
 800c000:	b2db      	uxtb	r3, r3
 800c002:	2b00      	cmp	r3, #0
 800c004:	d001      	beq.n	800c00a <handleIncomingAck+0xd6>
 800c006:	2301      	movs	r3, #1
 800c008:	e000      	b.n	800c00c <handleIncomingAck+0xd8>
 800c00a:	2300      	movs	r3, #0
 800c00c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c010:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c014:	f003 0301 	and.w	r3, r3, #1
 800c018:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800c01c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c020:	2b00      	cmp	r3, #0
 800c022:	d129      	bne.n	800c078 <handleIncomingAck+0x144>
 800c024:	79fb      	ldrb	r3, [r7, #7]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d026      	beq.n	800c078 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	2200      	movs	r2, #0
 800c02e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            }

            break;
 800c032:	e021      	b.n	800c078 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800c034:	f107 031e 	add.w	r3, r7, #30
 800c038:	2200      	movs	r2, #0
 800c03a:	4619      	mov	r1, r3
 800c03c:	68b8      	ldr	r0, [r7, #8]
 800c03e:	f001 ff64 	bl	800df0a <MQTT_DeserializeAck>
 800c042:	4603      	mov	r3, r0
 800c044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800c048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d003      	beq.n	800c058 <handleIncomingAck+0x124>
 800c050:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c054:	2b06      	cmp	r3, #6
 800c056:	d101      	bne.n	800c05c <handleIncomingAck+0x128>
 800c058:	2301      	movs	r3, #1
 800c05a:	e000      	b.n	800c05e <handleIncomingAck+0x12a>
 800c05c:	2300      	movs	r3, #0
 800c05e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c062:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c066:	f003 0301 	and.w	r3, r3, #1
 800c06a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            break;
 800c06e:	e004      	b.n	800c07a <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800c070:	2305      	movs	r3, #5
 800c072:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800c076:	e000      	b.n	800c07a <handleIncomingAck+0x146>
            break;
 800c078:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800c07a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d00f      	beq.n	800c0a2 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800c082:	8bfb      	ldrh	r3, [r7, #30]
 800c084:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800c086:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c08a:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800c08c:	2300      	movs	r3, #0
 800c08e:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800c090:	f107 0210 	add.w	r2, r7, #16
 800c094:	6a3b      	ldr	r3, [r7, #32]
 800c096:	68b9      	ldr	r1, [r7, #8]
 800c098:	68f8      	ldr	r0, [r7, #12]
 800c09a:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800c09c:	2300      	movs	r3, #0
 800c09e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800c0a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3728      	adds	r7, #40	; 0x28
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	0801751c 	.word	0x0801751c
 800c0b4:	0801803c 	.word	0x0801803c
 800c0b8:	08017440 	.word	0x08017440
 800c0bc:	080176ec 	.word	0x080176ec
 800c0c0:	08017704 	.word	0x08017704

0800c0c4 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800c0c4:	b590      	push	{r4, r7, lr}
 800c0c6:	b08b      	sub	sp, #44	; 0x2c
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800c0d6:	f107 0308 	add.w	r3, r7, #8
 800c0da:	2200      	movs	r2, #0
 800c0dc:	601a      	str	r2, [r3, #0]
 800c0de:	605a      	str	r2, [r3, #4]
 800c0e0:	609a      	str	r2, [r3, #8]
 800c0e2:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d106      	bne.n	800c0fc <receiveSingleIteration+0x38>
 800c0ee:	4b67      	ldr	r3, [pc, #412]	; (800c28c <receiveSingleIteration+0x1c8>)
 800c0f0:	4a67      	ldr	r2, [pc, #412]	; (800c290 <receiveSingleIteration+0x1cc>)
 800c0f2:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 800c0f6:	4867      	ldr	r0, [pc, #412]	; (800c294 <receiveSingleIteration+0x1d0>)
 800c0f8:	f005 ff48 	bl	8011f8c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6a1b      	ldr	r3, [r3, #32]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d106      	bne.n	800c112 <receiveSingleIteration+0x4e>
 800c104:	4b64      	ldr	r3, [pc, #400]	; (800c298 <receiveSingleIteration+0x1d4>)
 800c106:	4a62      	ldr	r2, [pc, #392]	; (800c290 <receiveSingleIteration+0x1cc>)
 800c108:	f240 6191 	movw	r1, #1681	; 0x691
 800c10c:	4861      	ldr	r0, [pc, #388]	; (800c294 <receiveSingleIteration+0x1d0>)
 800c10e:	f005 ff3d 	bl	8011f8c <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	691b      	ldr	r3, [r3, #16]
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800c11a:	687a      	ldr	r2, [r7, #4]
 800c11c:	6a11      	ldr	r1, [r2, #32]
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c122:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800c124:	687a      	ldr	r2, [r7, #4]
 800c126:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800c128:	687a      	ldr	r2, [r7, #4]
 800c12a:	6c12      	ldr	r2, [r2, #64]	; 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800c12c:	1a8a      	subs	r2, r1, r2
 800c12e:	4621      	mov	r1, r4
 800c130:	4798      	blx	r3
 800c132:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	2b00      	cmp	r3, #0
 800c138:	da03      	bge.n	800c142 <receiveSingleIteration+0x7e>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800c13a:	2304      	movs	r3, #4
 800c13c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c140:	e020      	b.n	800c184 <receiveSingleIteration+0xc0>
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d107      	bne.n	800c158 <receiveSingleIteration+0x94>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d103      	bne.n	800c158 <receiveSingleIteration+0x94>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800c150:	2307      	movs	r3, #7
 800c152:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c156:	e015      	b.n	800c184 <receiveSingleIteration+0xc0>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	441a      	add	r2, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	641a      	str	r2, [r3, #64]	; 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	3340      	adds	r3, #64	; 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800c16c:	f107 0208 	add.w	r2, r7, #8
 800c170:	4619      	mov	r1, r3
 800c172:	f001 ff83 	bl	800e07c <MQTT_ProcessIncomingPacketTypeAndLength>
 800c176:	4603      	mov	r3, r0
 800c178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800c17c:	693a      	ldr	r2, [r7, #16]
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	4413      	add	r3, r2
 800c182:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800c184:	69fb      	ldr	r3, [r7, #28]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d112      	bne.n	800c1b0 <receiveSingleIteration+0xec>
    {
        if( manageKeepAlive == true )
 800c18a:	78fb      	ldrb	r3, [r7, #3]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d00f      	beq.n	800c1b0 <receiveSingleIteration+0xec>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800c190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c194:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f7ff fd3a 	bl	800bc10 <handleKeepAlive>
 800c19c:	4603      	mov	r3, r0
 800c19e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if( status == MQTTSuccess )
 800c1a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d102      	bne.n	800c1b0 <receiveSingleIteration+0xec>
            {
                /* Reset the status. */
                status = statusCopy;
 800c1aa:	7efb      	ldrb	r3, [r7, #27]
 800c1ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800c1b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1b4:	2b0b      	cmp	r3, #11
 800c1b6:	d01e      	beq.n	800c1f6 <receiveSingleIteration+0x132>
 800c1b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1bc:	2b07      	cmp	r3, #7
 800c1be:	d01a      	beq.n	800c1f6 <receiveSingleIteration+0x132>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800c1c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d116      	bne.n	800c1f6 <receiveSingleIteration+0x132>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1cc:	6a3a      	ldr	r2, [r7, #32]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d909      	bls.n	800c1e6 <receiveSingleIteration+0x122>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800c1d2:	f107 0308 	add.w	r3, r7, #8
 800c1d6:	4619      	mov	r1, r3
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f7ff fbb5 	bl	800b948 <discardStoredPacket>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c1e4:	e007      	b.n	800c1f6 <receiveSingleIteration+0x132>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1ea:	6a3a      	ldr	r2, [r7, #32]
 800c1ec:	429a      	cmp	r2, r3
 800c1ee:	d902      	bls.n	800c1f6 <receiveSingleIteration+0x132>
    {
        status = MQTTNeedMoreBytes;
 800c1f0:	230b      	movs	r3, #11
 800c1f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800c1f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d138      	bne.n	800c270 <receiveSingleIteration+0x1ac>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6a1a      	ldr	r2, [r3, #32]
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	4413      	add	r3, r2
 800c206:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800c208:	7a3b      	ldrb	r3, [r7, #8]
 800c20a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c20e:	2b30      	cmp	r3, #48	; 0x30
 800c210:	d109      	bne.n	800c226 <receiveSingleIteration+0x162>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800c212:	f107 0308 	add.w	r3, r7, #8
 800c216:	4619      	mov	r1, r3
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f7ff fd77 	bl	800bd0c <handleIncomingPublish>
 800c21e:	4603      	mov	r3, r0
 800c220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c224:	e009      	b.n	800c23a <receiveSingleIteration+0x176>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800c226:	78fa      	ldrb	r2, [r7, #3]
 800c228:	f107 0308 	add.w	r3, r7, #8
 800c22c:	4619      	mov	r1, r3
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f7ff fe80 	bl	800bf34 <handleIncomingAck>
 800c234:	4603      	mov	r3, r0
 800c236:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c23e:	6a3b      	ldr	r3, [r7, #32]
 800c240:	1ad2      	subs	r2, r2, r3
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	641a      	str	r2, [r3, #64]	; 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6a1a      	ldr	r2, [r3, #32]
 800c24e:	6a3b      	ldr	r3, [r7, #32]
 800c250:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c256:	461a      	mov	r2, r3
 800c258:	f006 ffaa 	bl	80131b0 <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800c25c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c260:	2b00      	cmp	r3, #0
 800c262:	d105      	bne.n	800c270 <receiveSingleIteration+0x1ac>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c268:	4798      	blx	r3
 800c26a:	4602      	mov	r2, r0
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	639a      	str	r2, [r3, #56]	; 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800c270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c274:	2b07      	cmp	r3, #7
 800c276:	d102      	bne.n	800c27e <receiveSingleIteration+0x1ba>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800c278:	2300      	movs	r3, #0
 800c27a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800c27e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c282:	4618      	mov	r0, r3
 800c284:	372c      	adds	r7, #44	; 0x2c
 800c286:	46bd      	mov	sp, r7
 800c288:	bd90      	pop	{r4, r7, pc}
 800c28a:	bf00      	nop
 800c28c:	0801751c 	.word	0x0801751c
 800c290:	08018050 	.word	0x08018050
 800c294:	08017440 	.word	0x08017440
 800c298:	08017658 	.word	0x08017658

0800c29c <validateSubscribeUnsubscribeParams>:

static MQTTStatus_t validateSubscribeUnsubscribeParams( const MQTTContext_t * pContext,
                                                        const MQTTSubscribeInfo_t * pSubscriptionList,
                                                        size_t subscriptionCount,
                                                        uint16_t packetId )
{
 800c29c:	b480      	push	{r7}
 800c29e:	b087      	sub	sp, #28
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	607a      	str	r2, [r7, #4]
 800c2a8:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	75fb      	strb	r3, [r7, #23]
    size_t iterator;

    /* Validate all the parameters. */
    if( ( pContext == NULL ) || ( pSubscriptionList == NULL ) )
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d002      	beq.n	800c2ba <validateSubscribeUnsubscribeParams+0x1e>
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d102      	bne.n	800c2c0 <validateSubscribeUnsubscribeParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pSubscriptionList=%p.",
                    ( void * ) pContext,
                    ( void * ) pSubscriptionList ) );
        status = MQTTBadParameter;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	75fb      	strb	r3, [r7, #23]
 800c2be:	e020      	b.n	800c302 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( subscriptionCount == 0UL )
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d102      	bne.n	800c2cc <validateSubscribeUnsubscribeParams+0x30>
    {
        LogError( ( "Subscription count is 0." ) );
        status = MQTTBadParameter;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	75fb      	strb	r3, [r7, #23]
 800c2ca:	e01a      	b.n	800c302 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( packetId == 0U )
 800c2cc:	887b      	ldrh	r3, [r7, #2]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d102      	bne.n	800c2d8 <validateSubscribeUnsubscribeParams+0x3c>
    {
        LogError( ( "Packet Id for subscription packet is 0." ) );
        status = MQTTBadParameter;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	75fb      	strb	r3, [r7, #23]
 800c2d6:	e014      	b.n	800c302 <validateSubscribeUnsubscribeParams+0x66>
    }
    else
    {
        if( pContext->incomingPublishRecords == NULL )
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	685b      	ldr	r3, [r3, #4]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d110      	bne.n	800c302 <validateSubscribeUnsubscribeParams+0x66>
        {
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	613b      	str	r3, [r7, #16]
 800c2e4:	e009      	b.n	800c2fa <validateSubscribeUnsubscribeParams+0x5e>
            {
                if( pSubscriptionList->qos > MQTTQoS0 )
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d002      	beq.n	800c2f4 <validateSubscribeUnsubscribeParams+0x58>
                {
                    LogError( ( "The incoming publish record list is not "
                                "initialised for QoS1/QoS2 records. Please call "
                                " MQTT_InitStatefulQoS to enable use of QoS1 and "
                                " QoS2 packets." ) );
                    status = MQTTBadParameter;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	75fb      	strb	r3, [r7, #23]
                    break;
 800c2f2:	e006      	b.n	800c302 <validateSubscribeUnsubscribeParams+0x66>
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800c2f4:	693b      	ldr	r3, [r7, #16]
 800c2f6:	3301      	adds	r3, #1
 800c2f8:	613b      	str	r3, [r7, #16]
 800c2fa:	693a      	ldr	r2, [r7, #16]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d3f1      	bcc.n	800c2e6 <validateSubscribeUnsubscribeParams+0x4a>
                }
            }
        }
    }

    return status;
 800c302:	7dfb      	ldrb	r3, [r7, #23]
}
 800c304:	4618      	mov	r0, r3
 800c306:	371c      	adds	r7, #28
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b088      	sub	sp, #32
 800c314:	af00      	add	r7, sp, #0
 800c316:	60f8      	str	r0, [r7, #12]
 800c318:	60b9      	str	r1, [r7, #8]
 800c31a:	603b      	str	r3, [r7, #0]
 800c31c:	4613      	mov	r3, r2
 800c31e:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800c320:	2300      	movs	r3, #0
 800c322:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800c328:	2300      	movs	r3, #0
 800c32a:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800c32c:	88fb      	ldrh	r3, [r7, #6]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d009      	beq.n	800c346 <addEncodedStringToVector+0x36>
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d106      	bne.n	800c346 <addEncodedStringToVector+0x36>
 800c338:	4b1e      	ldr	r3, [pc, #120]	; (800c3b4 <addEncodedStringToVector+0xa4>)
 800c33a:	4a1f      	ldr	r2, [pc, #124]	; (800c3b8 <addEncodedStringToVector+0xa8>)
 800c33c:	f240 7151 	movw	r1, #1873	; 0x751
 800c340:	481e      	ldr	r0, [pc, #120]	; (800c3bc <addEncodedStringToVector+0xac>)
 800c342:	f005 fe23 	bl	8011f8c <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800c346:	88fb      	ldrh	r3, [r7, #6]
 800c348:	0a1b      	lsrs	r3, r3, #8
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	b2da      	uxtb	r2, r3
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	3301      	adds	r3, #1
 800c356:	88fa      	ldrh	r2, [r7, #6]
 800c358:	b2d2      	uxtb	r2, r2
 800c35a:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	2202      	movs	r2, #2
 800c366:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	3301      	adds	r3, #1
 800c36c:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800c36e:	2302      	movs	r3, #2
 800c370:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d011      	beq.n	800c39c <addEncodedStringToVector+0x8c>
 800c378:	88fb      	ldrh	r3, [r7, #6]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d00e      	beq.n	800c39c <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	3308      	adds	r3, #8
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	3308      	adds	r3, #8
 800c38a:	88fa      	ldrh	r2, [r7, #6]
 800c38c:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	3301      	adds	r3, #1
 800c392:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800c394:	88fb      	ldrh	r3, [r7, #6]
 800c396:	69fa      	ldr	r2, [r7, #28]
 800c398:	4413      	add	r3, r2
 800c39a:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800c39c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c39e:	681a      	ldr	r2, [r3, #0]
 800c3a0:	69fb      	ldr	r3, [r7, #28]
 800c3a2:	441a      	add	r2, r3
 800c3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a6:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800c3a8:	69bb      	ldr	r3, [r7, #24]
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	3720      	adds	r7, #32
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}
 800c3b2:	bf00      	nop
 800c3b4:	08017724 	.word	0x08017724
 800c3b8:	08018068 	.word	0x08018068
 800c3bc:	08017440 	.word	0x08017440

0800c3c0 <sendSubscribeWithoutCopy>:
static MQTTStatus_t sendSubscribeWithoutCopy( MQTTContext_t * pContext,
                                              const MQTTSubscribeInfo_t * pSubscriptionList,
                                              size_t subscriptionCount,
                                              uint16_t packetId,
                                              size_t remainingLength )
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b09a      	sub	sp, #104	; 0x68
 800c3c4:	af02      	add	r7, sp, #8
 800c3c6:	60f8      	str	r0, [r7, #12]
 800c3c8:	60b9      	str	r1, [r7, #8]
 800c3ca:	607a      	str	r2, [r7, #4]
 800c3cc:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint8_t * pIndex;
    TransportOutVector_t pIoVector[ MQTT_SUB_UNSUB_MAX_VECTORS ];
    TransportOutVector_t * pIterator;
    uint8_t serializedTopicFieldLength[ MQTT_SUB_UNSUB_MAX_VECTORS ][ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ];
    size_t totalPacketLength = 0U;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	61bb      	str	r3, [r7, #24]
    size_t ioVectorLength = 0U;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	657b      	str	r3, [r7, #84]	; 0x54
    size_t subscriptionsSent = 0U;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	653b      	str	r3, [r7, #80]	; 0x50

    /* The vector array should be at least three element long as the topic
     * string needs these many vector elements to be stored. */
    assert( MQTT_SUB_UNSUB_MAX_VECTORS >= CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH );

    pIndex = subscribeheader;
 800c3e0:	f107 0310 	add.w	r3, r7, #16
 800c3e4:	64bb      	str	r3, [r7, #72]	; 0x48
    pIterator = pIoVector;
 800c3e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c3ea:	65bb      	str	r3, [r7, #88]	; 0x58

    pIndex = MQTT_SerializeSubscribeHeader( remainingLength,
 800c3ec:	887b      	ldrh	r3, [r7, #2]
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c3f2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c3f4:	f001 fc6a 	bl	800dccc <MQTT_SerializeSubscribeHeader>
 800c3f8:	64b8      	str	r0, [r7, #72]	; 0x48
                                            pIndex,
                                            packetId );

    /* The header is to be sent first. */
    pIterator->iov_base = subscribeheader;
 800c3fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c3fc:	f107 0210 	add.w	r2, r7, #16
 800c400:	601a      	str	r2, [r3, #0]
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
    /* coverity[misra_c_2012_rule_18_2_violation] */
    /* coverity[misra_c_2012_rule_10_8_violation] */
    pIterator->iov_len = ( size_t ) ( pIndex - subscribeheader );
 800c402:	f107 0310 	add.w	r3, r7, #16
 800c406:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c408:	1ad3      	subs	r3, r2, r3
 800c40a:	461a      	mov	r2, r3
 800c40c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c40e:	605a      	str	r2, [r3, #4]
    totalPacketLength += pIterator->iov_len;
 800c410:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c412:	685a      	ldr	r2, [r3, #4]
 800c414:	69bb      	ldr	r3, [r7, #24]
 800c416:	4413      	add	r3, r2
 800c418:	61bb      	str	r3, [r7, #24]
    pIterator++;
 800c41a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c41c:	3308      	adds	r3, #8
 800c41e:	65bb      	str	r3, [r7, #88]	; 0x58
    ioVectorLength++;
 800c420:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c422:	3301      	adds	r3, #1
 800c424:	657b      	str	r3, [r7, #84]	; 0x54

    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800c426:	e062      	b.n	800c4ee <sendSubscribeWithoutCopy+0x12e>
    {
        /* Reset the index for next iteration. */
        topicFieldLengthIndex = 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* Check whether the subscription topic (with QoS) will fit in the
         * given vector. */
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800c42c:	e043      	b.n	800c4b6 <sendSubscribeWithoutCopy+0xf6>
               ( subscriptionsSent < subscriptionCount ) )
        {
            /* The topic filter and the filter length gets sent next. */
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800c42e:	f107 021c 	add.w	r2, r7, #28
 800c432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c434:	005b      	lsls	r3, r3, #1
 800c436:	18d0      	adds	r0, r2, r3
                                                     pSubscriptionList[ subscriptionsSent ].pTopicFilter,
 800c438:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c43a:	4613      	mov	r3, r2
 800c43c:	005b      	lsls	r3, r3, #1
 800c43e:	4413      	add	r3, r2
 800c440:	009b      	lsls	r3, r3, #2
 800c442:	461a      	mov	r2, r3
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	4413      	add	r3, r2
 800c448:	6859      	ldr	r1, [r3, #4]
                                                     pSubscriptionList[ subscriptionsSent ].topicFilterLength,
 800c44a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c44c:	4613      	mov	r3, r2
 800c44e:	005b      	lsls	r3, r3, #1
 800c450:	4413      	add	r3, r2
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	461a      	mov	r2, r3
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	4413      	add	r3, r2
 800c45a:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800c45c:	f107 0318 	add.w	r3, r7, #24
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c464:	f7ff ff54 	bl	800c310 <addEncodedStringToVector>
 800c468:	6478      	str	r0, [r7, #68]	; 0x44
                                                     pIterator,
                                                     &totalPacketLength );

            /* Update the pointer after the above operation. */
            pIterator = &pIterator[ vectorsAdded ];
 800c46a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c46c:	00db      	lsls	r3, r3, #3
 800c46e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c470:	4413      	add	r3, r2
 800c472:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Lastly, the QoS gets sent. */
            pIterator->iov_base = &( pSubscriptionList[ subscriptionsSent ].qos );
 800c474:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c476:	4613      	mov	r3, r2
 800c478:	005b      	lsls	r3, r3, #1
 800c47a:	4413      	add	r3, r2
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	461a      	mov	r2, r3
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	4413      	add	r3, r2
 800c484:	461a      	mov	r2, r3
 800c486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c488:	601a      	str	r2, [r3, #0]
            pIterator->iov_len = 1U;
 800c48a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c48c:	2201      	movs	r2, #1
 800c48e:	605a      	str	r2, [r3, #4]
            totalPacketLength += pIterator->iov_len;
 800c490:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c492:	685a      	ldr	r2, [r3, #4]
 800c494:	69bb      	ldr	r3, [r7, #24]
 800c496:	4413      	add	r3, r2
 800c498:	61bb      	str	r3, [r7, #24]

            /* Increment the pointer. */
            pIterator++;
 800c49a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c49c:	3308      	adds	r3, #8
 800c49e:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Two slots get used by the topic string length and topic string.
             * One slot gets used by the quality of service. */
            ioVectorLength += vectorsAdded + 1U;
 800c4a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c4a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4a4:	4413      	add	r3, r2
 800c4a6:	3301      	adds	r3, #1
 800c4a8:	657b      	str	r3, [r7, #84]	; 0x54

            subscriptionsSent++;
 800c4aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	653b      	str	r3, [r7, #80]	; 0x50

            /* The index needs to be updated for next iteration. */
            topicFieldLengthIndex++;
 800c4b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	64fb      	str	r3, [r7, #76]	; 0x4c
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800c4b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d803      	bhi.n	800c4c4 <sendSubscribeWithoutCopy+0x104>
 800c4bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d3b4      	bcc.n	800c42e <sendSubscribeWithoutCopy+0x6e>
        }

        if( sendMessageVector( pContext,
 800c4c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	68f8      	ldr	r0, [r7, #12]
 800c4ce:	f7fe ff4f 	bl	800b370 <sendMessageVector>
 800c4d2:	4603      	mov	r3, r0
                               pIoVector,
                               ioVectorLength ) != ( int32_t ) totalPacketLength )
 800c4d4:	69ba      	ldr	r2, [r7, #24]
        if( sendMessageVector( pContext,
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d002      	beq.n	800c4e0 <sendSubscribeWithoutCopy+0x120>
        {
            status = MQTTSendFailed;
 800c4da:	2303      	movs	r3, #3
 800c4dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        }

        /* Update the iterator for the next potential loop iteration. */
        pIterator = pIoVector;
 800c4e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4e4:	65bb      	str	r3, [r7, #88]	; 0x58
        /* Reset the vector length for the next potential loop iteration. */
        ioVectorLength = 0U;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	657b      	str	r3, [r7, #84]	; 0x54
        /* Reset the packet length for the next potential loop iteration. */
        totalPacketLength = 0U;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	61bb      	str	r3, [r7, #24]
    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800c4ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d103      	bne.n	800c4fe <sendSubscribeWithoutCopy+0x13e>
 800c4f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d394      	bcc.n	800c428 <sendSubscribeWithoutCopy+0x68>
    }

    return status;
 800c4fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800c502:	4618      	mov	r0, r3
 800c504:	3760      	adds	r7, #96	; 0x60
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}

0800c50a <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            const uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800c50a:	b580      	push	{r7, lr}
 800c50c:	b090      	sub	sp, #64	; 0x40
 800c50e:	af00      	add	r7, sp, #0
 800c510:	60f8      	str	r0, [r7, #12]
 800c512:	60b9      	str	r1, [r7, #8]
 800c514:	607a      	str	r2, [r7, #4]
 800c516:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c518:	2300      	movs	r3, #0
 800c51a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	613b      	str	r3, [r7, #16]
    pIoVector[ 0U ].iov_len = headerSize;
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	617b      	str	r3, [r7, #20]
    totalMessageLength = headerSize;
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	637b      	str	r3, [r7, #52]	; 0x34

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	61bb      	str	r3, [r7, #24]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	891b      	ldrh	r3, [r3, #8]
 800c534:	61fb      	str	r3, [r7, #28]
    totalMessageLength += pPublishInfo->topicNameLength;
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	891b      	ldrh	r3, [r3, #8]
 800c53a:	461a      	mov	r2, r3
 800c53c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c53e:	4413      	add	r3, r2
 800c540:	637b      	str	r3, [r7, #52]	; 0x34

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800c542:	2302      	movs	r3, #2
 800c544:	63bb      	str	r3, [r7, #56]	; 0x38

    if( pPublishInfo->qos > MQTTQoS0 )
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d020      	beq.n	800c590 <sendPublishWithoutCopy+0x86>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800c54e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800c552:	0a1b      	lsrs	r3, r3, #8
 800c554:	b29b      	uxth	r3, r3
 800c556:	b2db      	uxtb	r3, r3
 800c558:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800c55c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800c560:	b2db      	uxtb	r3, r3
 800c562:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800c566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c568:	00db      	lsls	r3, r3, #3
 800c56a:	3340      	adds	r3, #64	; 0x40
 800c56c:	443b      	add	r3, r7
 800c56e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c572:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800c576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c578:	00db      	lsls	r3, r3, #3
 800c57a:	3340      	adds	r3, #64	; 0x40
 800c57c:	443b      	add	r3, r7
 800c57e:	2202      	movs	r2, #2
 800c580:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800c584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c586:	3301      	adds	r3, #1
 800c588:	63bb      	str	r3, [r7, #56]	; 0x38
        totalMessageLength += sizeof( serializedPacketID );
 800c58a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c58c:	3302      	adds	r3, #2
 800c58e:	637b      	str	r3, [r7, #52]	; 0x34
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	691b      	ldr	r3, [r3, #16]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d017      	beq.n	800c5c8 <sendPublishWithoutCopy+0xbe>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	68da      	ldr	r2, [r3, #12]
 800c59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c59e:	00db      	lsls	r3, r3, #3
 800c5a0:	3340      	adds	r3, #64	; 0x40
 800c5a2:	443b      	add	r3, r7
 800c5a4:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	691a      	ldr	r2, [r3, #16]
 800c5ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ae:	00db      	lsls	r3, r3, #3
 800c5b0:	3340      	adds	r3, #64	; 0x40
 800c5b2:	443b      	add	r3, r7
 800c5b4:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800c5b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	63bb      	str	r3, [r7, #56]	; 0x38
        totalMessageLength += pPublishInfo->payloadLength;
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	691b      	ldr	r3, [r3, #16]
 800c5c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c5c4:	4413      	add	r3, r2
 800c5c6:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength )
 800c5c8:	f107 0310 	add.w	r3, r7, #16
 800c5cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	68f8      	ldr	r0, [r7, #12]
 800c5d2:	f7fe fecd 	bl	800b370 <sendMessageVector>
 800c5d6:	4602      	mov	r2, r0
 800c5d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	d002      	beq.n	800c5e4 <sendPublishWithoutCopy+0xda>
    {
        status = MQTTSendFailed;
 800c5de:	2303      	movs	r3, #3
 800c5e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    return status;
 800c5e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3740      	adds	r7, #64	; 0x40
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}

0800c5f0 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b0ac      	sub	sp, #176	; 0xb0
 800c5f4:	af02      	add	r7, sp, #8
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	607a      	str	r2, [r7, #4]
 800c5fc:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c5fe:	2300      	movs	r3, #0
 800c600:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800c604:	2300      	movs	r3, #0
 800c606:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    size_t totalMessageLength = 0U;
 800c60a:	2300      	movs	r3, #0
 800c60c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800c610:	f107 0310 	add.w	r3, r7, #16
 800c614:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    pIndex = connectPacketHeader;
 800c618:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c61c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d007      	beq.n	800c636 <sendConnectWithoutCopy+0x46>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	685b      	ldr	r3, [r3, #4]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d103      	bne.n	800c636 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800c62e:	2301      	movs	r3, #1
 800c630:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800c634:	e0ec      	b.n	800c810 <sendConnectWithoutCopy+0x220>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	68b9      	ldr	r1, [r7, #8]
 800c63c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c640:	f001 fa36 	bl	800dab0 <MQTT_SerializeConnectFixedHeader>
 800c644:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( pIndex - connectPacketHeader ) <= sizeof( connectPacketHeader ) );
 800c648:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c64c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c650:	1ad3      	subs	r3, r2, r3
 800c652:	2b0f      	cmp	r3, #15
 800c654:	d906      	bls.n	800c664 <sendConnectWithoutCopy+0x74>
 800c656:	4b71      	ldr	r3, [pc, #452]	; (800c81c <sendConnectWithoutCopy+0x22c>)
 800c658:	4a71      	ldr	r2, [pc, #452]	; (800c820 <sendConnectWithoutCopy+0x230>)
 800c65a:	f640 01ad 	movw	r1, #2221	; 0x8ad
 800c65e:	4871      	ldr	r0, [pc, #452]	; (800c824 <sendConnectWithoutCopy+0x234>)
 800c660:	f005 fc94 	bl	8011f8c <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800c664:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c668:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800c66c:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800c66e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c672:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c676:	1ad3      	subs	r3, r2, r3
 800c678:	461a      	mov	r2, r3
 800c67a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c67e:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800c680:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c684:	685a      	ldr	r2, [r3, #4]
 800c686:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c68a:	4413      	add	r3, r2
 800c68c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        iterator++;
 800c690:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c694:	3308      	adds	r3, #8
 800c696:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength++;
 800c69a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c69e:	3301      	adds	r3, #1
 800c6a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800c6ac:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800c6b0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c6b4:	9300      	str	r3, [sp, #0]
 800c6b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c6ba:	f7ff fe29 	bl	800c310 <addEncodedStringToVector>
 800c6be:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800c6c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c6c6:	00db      	lsls	r3, r3, #3
 800c6c8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c6cc:	4413      	add	r3, r2
 800c6ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength += vectorsAdded;
 800c6d2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c6d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c6da:	4413      	add	r3, r2
 800c6dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        if( pWillInfo != NULL )
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d03c      	beq.n	800c760 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800c6ee:	f107 0084 	add.w	r0, r7, #132	; 0x84
 800c6f2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c6f6:	9300      	str	r3, [sp, #0]
 800c6f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c6fc:	f7ff fe08 	bl	800c310 <addEncodedStringToVector>
 800c700:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c704:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c708:	00db      	lsls	r3, r3, #3
 800c70a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c70e:	4413      	add	r3, r2
 800c710:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c714:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c718:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c71c:	4413      	add	r3, r2
 800c71e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800c72a:	b29a      	uxth	r2, r3
 800c72c:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800c730:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c734:	9300      	str	r3, [sp, #0]
 800c736:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c73a:	f7ff fde9 	bl	800c310 <addEncodedStringToVector>
 800c73e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c742:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c746:	00db      	lsls	r3, r3, #3
 800c748:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c74c:	4413      	add	r3, r2
 800c74e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c752:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c756:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c75a:	4413      	add	r3, r2
 800c75c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d01d      	beq.n	800c7a4 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800c770:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 800c774:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c77e:	f7ff fdc7 	bl	800c310 <addEncodedStringToVector>
 800c782:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c786:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c78a:	00db      	lsls	r3, r3, #3
 800c78c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c790:	4413      	add	r3, r2
 800c792:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c796:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c79a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c79e:	4413      	add	r3, r2
 800c7a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	695b      	ldr	r3, [r3, #20]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d01d      	beq.n	800c7e8 <sendConnectWithoutCopy+0x1f8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800c7b4:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800c7b8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c7bc:	9300      	str	r3, [sp, #0]
 800c7be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c7c2:	f7ff fda5 	bl	800c310 <addEncodedStringToVector>
 800c7c6:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c7ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c7ce:	00db      	lsls	r3, r3, #3
 800c7d0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c7d4:	4413      	add	r3, r2
 800c7d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c7da:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c7de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c7e2:	4413      	add	r3, r2
 800c7e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800c7e8:	f107 0310 	add.w	r3, r7, #16
 800c7ec:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	68f8      	ldr	r0, [r7, #12]
 800c7f4:	f7fe fdbc 	bl	800b370 <sendMessageVector>
 800c7f8:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800c7fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c800:	461a      	mov	r2, r3
 800c802:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c806:	4293      	cmp	r3, r2
 800c808:	d002      	beq.n	800c810 <sendConnectWithoutCopy+0x220>
        {
            status = MQTTSendFailed;
 800c80a:	2303      	movs	r3, #3
 800c80c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        }
    }

    return status;
 800c810:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 800c814:	4618      	mov	r0, r3
 800c816:	37a8      	adds	r7, #168	; 0xa8
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}
 800c81c:	08017754 	.word	0x08017754
 800c820:	08018084 	.word	0x08018084
 800c824:	08017440 	.word	0x08017440

0800c828 <receiveConnack>:
static MQTTStatus_t receiveConnack( const MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b08c      	sub	sp, #48	; 0x30
 800c82c:	af02      	add	r7, sp, #8
 800c82e:	60f8      	str	r0, [r7, #12]
 800c830:	60b9      	str	r1, [r7, #8]
 800c832:	603b      	str	r3, [r7, #0]
 800c834:	4613      	mov	r3, r2
 800c836:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800c838:	2300      	movs	r3, #0
 800c83a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800c83e:	2300      	movs	r3, #0
 800c840:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800c842:	2300      	movs	r3, #0
 800c844:	617b      	str	r3, [r7, #20]
 800c846:	2300      	movs	r3, #0
 800c848:	623b      	str	r3, [r7, #32]
 800c84a:	2300      	movs	r3, #0
 800c84c:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800c84e:	2300      	movs	r3, #0
 800c850:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800c852:	2300      	movs	r3, #0
 800c854:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d106      	bne.n	800c86a <receiveConnack+0x42>
 800c85c:	4b4e      	ldr	r3, [pc, #312]	; (800c998 <receiveConnack+0x170>)
 800c85e:	4a4f      	ldr	r2, [pc, #316]	; (800c99c <receiveConnack+0x174>)
 800c860:	f640 1115 	movw	r1, #2325	; 0x915
 800c864:	484e      	ldr	r0, [pc, #312]	; (800c9a0 <receiveConnack+0x178>)
 800c866:	f005 fb91 	bl	8011f8c <__assert_func>
    assert( pIncomingPacket != NULL );
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d106      	bne.n	800c87e <receiveConnack+0x56>
 800c870:	4b4c      	ldr	r3, [pc, #304]	; (800c9a4 <receiveConnack+0x17c>)
 800c872:	4a4a      	ldr	r2, [pc, #296]	; (800c99c <receiveConnack+0x174>)
 800c874:	f640 1116 	movw	r1, #2326	; 0x916
 800c878:	4849      	ldr	r0, [pc, #292]	; (800c9a0 <receiveConnack+0x178>)
 800c87a:	f005 fb87 	bl	8011f8c <__assert_func>
    assert( pContext->getTime != NULL );
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c882:	2b00      	cmp	r3, #0
 800c884:	d106      	bne.n	800c894 <receiveConnack+0x6c>
 800c886:	4b48      	ldr	r3, [pc, #288]	; (800c9a8 <receiveConnack+0x180>)
 800c888:	4a44      	ldr	r2, [pc, #272]	; (800c99c <receiveConnack+0x174>)
 800c88a:	f640 1117 	movw	r1, #2327	; 0x917
 800c88e:	4844      	ldr	r0, [pc, #272]	; (800c9a0 <receiveConnack+0x178>)
 800c890:	f005 fb7c 	bl	8011f8c <__assert_func>

    getTimeStamp = pContext->getTime;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c898:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800c89a:	69bb      	ldr	r3, [r7, #24]
 800c89c:	4798      	blx	r3
 800c89e:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	6918      	ldr	r0, [r3, #16]
                                                      pContext->transportInterface.pNetworkContext,
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	69db      	ldr	r3, [r3, #28]
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	4619      	mov	r1, r3
 800c8ac:	f001 fba0 	bl	800dff0 <MQTT_GetIncomingPacketTypeAndLength>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d00e      	beq.n	800c8da <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800c8bc:	69bb      	ldr	r3, [r7, #24]
 800c8be:	4798      	blx	r3
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	6979      	ldr	r1, [r7, #20]
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f7fe fecb 	bl	800b660 <calculateElapsedTime>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	bf94      	ite	ls
 800c8d2:	2301      	movls	r3, #1
 800c8d4:	2300      	movhi	r3, #0
 800c8d6:	77fb      	strb	r3, [r7, #31]
 800c8d8:	e008      	b.n	800c8ec <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800c8da:	8bbb      	ldrh	r3, [r7, #28]
 800c8dc:	2b04      	cmp	r3, #4
 800c8de:	bf8c      	ite	hi
 800c8e0:	2301      	movhi	r3, #1
 800c8e2:	2300      	movls	r3, #0
 800c8e4:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800c8e6:	8bbb      	ldrh	r3, [r7, #28]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800c8ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8f0:	2b07      	cmp	r3, #7
 800c8f2:	d105      	bne.n	800c900 <receiveConnack+0xd8>
 800c8f4:	7ffb      	ldrb	r3, [r7, #31]
 800c8f6:	f083 0301 	eor.w	r3, r3, #1
 800c8fa:	b2db      	uxtb	r3, r3
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d1cf      	bne.n	800c8a0 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800c900:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c904:	2b00      	cmp	r3, #0
 800c906:	d123      	bne.n	800c950 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800c908:	69bb      	ldr	r3, [r7, #24]
 800c90a:	4798      	blx	r3
 800c90c:	4603      	mov	r3, r0
 800c90e:	6979      	ldr	r1, [r7, #20]
 800c910:	4618      	mov	r0, r3
 800c912:	f7fe fea5 	bl	800b660 <calculateElapsedTime>
 800c916:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800c918:	693a      	ldr	r2, [r7, #16]
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d203      	bcs.n	800c928 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	1ad3      	subs	r3, r2, r3
 800c926:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	2b20      	cmp	r3, #32
 800c92e:	d10c      	bne.n	800c94a <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	6a3a      	ldr	r2, [r7, #32]
 800c934:	9201      	str	r2, [sp, #4]
 800c936:	68da      	ldr	r2, [r3, #12]
 800c938:	9200      	str	r2, [sp, #0]
 800c93a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c93c:	68f8      	ldr	r0, [r7, #12]
 800c93e:	f7ff f88b 	bl	800ba58 <receivePacket>
 800c942:	4603      	mov	r3, r0
 800c944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c948:	e002      	b.n	800c950 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800c94a:	2305      	movs	r3, #5
 800c94c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800c950:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10b      	bne.n	800c970 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6a1a      	ldr	r2, [r3, #32]
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800c960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c962:	2100      	movs	r1, #0
 800c964:	6838      	ldr	r0, [r7, #0]
 800c966:	f001 fad0 	bl	800df0a <MQTT_DeserializeAck>
 800c96a:	4603      	mov	r3, r0
 800c96c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800c970:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c974:	2b00      	cmp	r3, #0
 800c976:	d109      	bne.n	800c98c <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800c978:	79fb      	ldrb	r3, [r7, #7]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d006      	beq.n	800c98c <receiveConnack+0x164>
 800c97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c980:	781b      	ldrb	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d002      	beq.n	800c98c <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800c986:	2305      	movs	r3, #5
 800c988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c98c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c990:	4618      	mov	r0, r3
 800c992:	3728      	adds	r7, #40	; 0x28
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}
 800c998:	0801751c 	.word	0x0801751c
 800c99c:	0801809c 	.word	0x0801809c
 800c9a0:	08017440 	.word	0x08017440
 800c9a4:	080176ec 	.word	0x080176ec
 800c9a8:	08017540 	.word	0x08017540

0800c9ac <handleSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleSessionResumption( MQTTContext_t * pContext,
                                             bool sessionPresent )
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b086      	sub	sp, #24
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	460b      	mov	r3, r1
 800c9b6:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	75fb      	strb	r3, [r7, #23]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c9bc:	2300      	movs	r3, #0
 800c9be:	613b      	str	r3, [r7, #16]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	82bb      	strh	r3, [r7, #20]
    MQTTPublishState_t state = MQTTStateNull;
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	73fb      	strb	r3, [r7, #15]

    assert( pContext != NULL );
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d106      	bne.n	800c9dc <handleSessionResumption+0x30>
 800c9ce:	4b2c      	ldr	r3, [pc, #176]	; (800ca80 <handleSessionResumption+0xd4>)
 800c9d0:	4a2c      	ldr	r2, [pc, #176]	; (800ca84 <handleSessionResumption+0xd8>)
 800c9d2:	f640 118d 	movw	r1, #2445	; 0x98d
 800c9d6:	482c      	ldr	r0, [pc, #176]	; (800ca88 <handleSessionResumption+0xdc>)
 800c9d8:	f005 fad8 	bl	8011f8c <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2200      	movs	r2, #0
 800c9e0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6a18      	ldr	r0, [r3, #32]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	2100      	movs	r1, #0
 800c9ee:	f006 fbf9 	bl	80131e4 <memset>

    if( sessionPresent == true )
 800c9f2:	78fb      	ldrb	r3, [r7, #3]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d023      	beq.n	800ca40 <handleSessionResumption+0x94>
    {
        /* Get the next packet ID for which a PUBREL need to be resent. */
        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800c9f8:	f107 020f 	add.w	r2, r7, #15
 800c9fc:	f107 0310 	add.w	r3, r7, #16
 800ca00:	4619      	mov	r1, r3
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f002 f901 	bl	800ec0a <MQTT_PubrelToResend>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	82bb      	strh	r3, [r7, #20]

        /* Resend all the PUBREL acks after session is reestablished. */
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800ca0c:	e011      	b.n	800ca32 <handleSessionResumption+0x86>
               ( status == MQTTSuccess ) )
        {
            status = sendPublishAcks( pContext, packetId, state );
 800ca0e:	7bfa      	ldrb	r2, [r7, #15]
 800ca10:	8abb      	ldrh	r3, [r7, #20]
 800ca12:	4619      	mov	r1, r3
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f7ff f899 	bl	800bb4c <sendPublishAcks>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	75fb      	strb	r3, [r7, #23]

            packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800ca1e:	f107 020f 	add.w	r2, r7, #15
 800ca22:	f107 0310 	add.w	r3, r7, #16
 800ca26:	4619      	mov	r1, r3
 800ca28:	6878      	ldr	r0, [r7, #4]
 800ca2a:	f002 f8ee 	bl	800ec0a <MQTT_PubrelToResend>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	82bb      	strh	r3, [r7, #20]
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800ca32:	8abb      	ldrh	r3, [r7, #20]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d01d      	beq.n	800ca74 <handleSessionResumption+0xc8>
 800ca38:	7dfb      	ldrb	r3, [r7, #23]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d0e7      	beq.n	800ca0e <handleSessionResumption+0x62>
 800ca3e:	e019      	b.n	800ca74 <handleSessionResumption+0xc8>
        }
    }
    else
    {
        /* Clear any existing records if a new session is established. */
        if( pContext->outgoingPublishRecordMaxCount > 0U )
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d008      	beq.n	800ca5a <handleSessionResumption+0xae>
        {
            ( void ) memset( pContext->outgoingPublishRecords,
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6818      	ldr	r0, [r3, #0]
                             0x00,
                             pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	689b      	ldr	r3, [r3, #8]
            ( void ) memset( pContext->outgoingPublishRecords,
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	461a      	mov	r2, r3
 800ca54:	2100      	movs	r1, #0
 800ca56:	f006 fbc5 	bl	80131e4 <memset>
        }

        if( pContext->incomingPublishRecordMaxCount > 0U )
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	68db      	ldr	r3, [r3, #12]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d008      	beq.n	800ca74 <handleSessionResumption+0xc8>
        {
            ( void ) memset( pContext->incomingPublishRecords,
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6858      	ldr	r0, [r3, #4]
                             0x00,
                             pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	68db      	ldr	r3, [r3, #12]
            ( void ) memset( pContext->incomingPublishRecords,
 800ca6a:	009b      	lsls	r3, r3, #2
 800ca6c:	461a      	mov	r2, r3
 800ca6e:	2100      	movs	r1, #0
 800ca70:	f006 fbb8 	bl	80131e4 <memset>
        }
    }

    return status;
 800ca74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3718      	adds	r7, #24
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	0801751c 	.word	0x0801751c
 800ca84:	080180ac 	.word	0x080180ac
 800ca88:	08017440 	.word	0x08017440

0800ca8c <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b087      	sub	sp, #28
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	4613      	mov	r3, r2
 800ca98:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d002      	beq.n	800caaa <validatePublishParams+0x1e>
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d102      	bne.n	800cab0 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800caaa:	2301      	movs	r3, #1
 800caac:	75fb      	strb	r3, [r7, #23]
 800caae:	e01e      	b.n	800caee <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d005      	beq.n	800cac4 <validatePublishParams+0x38>
 800cab8:	88fb      	ldrh	r3, [r7, #6]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d102      	bne.n	800cac4 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800cabe:	2301      	movs	r3, #1
 800cac0:	75fb      	strb	r3, [r7, #23]
 800cac2:	e014      	b.n	800caee <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	691b      	ldr	r3, [r3, #16]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d006      	beq.n	800cada <validatePublishParams+0x4e>
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d102      	bne.n	800cada <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800cad4:	2301      	movs	r3, #1
 800cad6:	75fb      	strb	r3, [r7, #23]
 800cad8:	e009      	b.n	800caee <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d105      	bne.n	800caee <validatePublishParams+0x62>
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	781b      	ldrb	r3, [r3, #0]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d001      	beq.n	800caee <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800caea:	2301      	movs	r3, #1
 800caec:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800caee:	7dfb      	ldrb	r3, [r7, #23]
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	371c      	adds	r7, #28
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr

0800cafc <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800cafc:	b590      	push	{r4, r7, lr}
 800cafe:	b087      	sub	sp, #28
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	607a      	str	r2, [r7, #4]
 800cb08:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d005      	beq.n	800cb20 <MQTT_Init+0x24>
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d002      	beq.n	800cb20 <MQTT_Init+0x24>
 800cb1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d102      	bne.n	800cb26 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800cb20:	2301      	movs	r3, #1
 800cb22:	75fb      	strb	r3, [r7, #23]
 800cb24:	e03a      	b.n	800cb9c <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d102      	bne.n	800cb32 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	75fb      	strb	r3, [r7, #23]
 800cb30:	e034      	b.n	800cb9c <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d102      	bne.n	800cb3e <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	75fb      	strb	r3, [r7, #23]
 800cb3c:	e02e      	b.n	800cb9c <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d102      	bne.n	800cb4c <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800cb46:	2301      	movs	r3, #1
 800cb48:	75fb      	strb	r3, [r7, #23]
 800cb4a:	e027      	b.n	800cb9c <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d102      	bne.n	800cb5a <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800cb54:	2301      	movs	r3, #1
 800cb56:	75fb      	strb	r3, [r7, #23]
 800cb58:	e020      	b.n	800cb9c <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800cb5a:	2250      	movs	r2, #80	; 0x50
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	68f8      	ldr	r0, [r7, #12]
 800cb60:	f006 fb40 	bl	80131e4 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2200      	movs	r2, #0
 800cb68:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        pContext->transportInterface = *pTransportInterface;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	68ba      	ldr	r2, [r7, #8]
 800cb70:	f103 0410 	add.w	r4, r3, #16
 800cb74:	4613      	mov	r3, r2
 800cb76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cb78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	62da      	str	r2, [r3, #44]	; 0x2c
        pContext->appCallback = userCallback;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	683a      	ldr	r2, [r7, #0]
 800cb86:	631a      	str	r2, [r3, #48]	; 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cb8c:	3320      	adds	r3, #32
 800cb8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cb92:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2201      	movs	r2, #1
 800cb9a:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    return status;
 800cb9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	371c      	adds	r7, #28
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd90      	pop	{r4, r7, pc}

0800cba6 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800cba6:	b580      	push	{r7, lr}
 800cba8:	b08e      	sub	sp, #56	; 0x38
 800cbaa:	af02      	add	r7, sp, #8
 800cbac:	60f8      	str	r0, [r7, #12]
 800cbae:	60b9      	str	r1, [r7, #8]
 800cbb0:	607a      	str	r2, [r7, #4]
 800cbb2:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbb8:	2300      	movs	r3, #0
 800cbba:	627b      	str	r3, [r7, #36]	; 0x24
    MQTTStatus_t status = MQTTSuccess;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800cbc2:	f107 0314 	add.w	r3, r7, #20
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	601a      	str	r2, [r3, #0]
 800cbca:	605a      	str	r2, [r3, #4]
 800cbcc:	609a      	str	r2, [r3, #8]
 800cbce:	60da      	str	r2, [r3, #12]

    incomingPacket.type = ( uint8_t ) 0;
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d005      	beq.n	800cbe6 <MQTT_Connect+0x40>
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d002      	beq.n	800cbe6 <MQTT_Connect+0x40>
 800cbe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d102      	bne.n	800cbec <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800cbec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d10a      	bne.n	800cc0a <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800cbf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cbf8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800cbfc:	6879      	ldr	r1, [r7, #4]
 800cbfe:	68b8      	ldr	r0, [r7, #8]
 800cc00:	f000 ffce 	bl	800dba0 <MQTT_GetConnectPacketSize>
 800cc04:	4603      	mov	r3, r0
 800cc06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800cc0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d108      	bne.n	800cc24 <MQTT_Connect+0x7e>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendConnectWithoutCopy( pContext,
 800cc12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	68b9      	ldr	r1, [r7, #8]
 800cc18:	68f8      	ldr	r0, [r7, #12]
 800cc1a:	f7ff fce9 	bl	800c5f0 <sendConnectWithoutCopy>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        MQTT_POST_SEND_HOOK( pContext );
    }

    /* Read CONNACK from transport layer. */
    if( status == MQTTSuccess )
 800cc24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d10d      	bne.n	800cc48 <MQTT_Connect+0xa2>
    {
        status = receiveConnack( pContext,
                                 timeoutMs,
                                 pConnectInfo->cleanSession,
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	781a      	ldrb	r2, [r3, #0]
        status = receiveConnack( pContext,
 800cc30:	f107 0114 	add.w	r1, r7, #20
 800cc34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc36:	9300      	str	r3, [sp, #0]
 800cc38:	460b      	mov	r3, r1
 800cc3a:	6839      	ldr	r1, [r7, #0]
 800cc3c:	68f8      	ldr	r0, [r7, #12]
 800cc3e:	f7ff fdf3 	bl	800c828 <receiveConnack>
 800cc42:	4603      	mov	r3, r0
 800cc44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 &incomingPacket,
                                 pSessionPresent );
    }

    if( status == MQTTSuccess )
 800cc48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d108      	bne.n	800cc62 <MQTT_Connect+0xbc>
    {
        /* Resend PUBRELs when reestablishing a session, or clear records for new sessions. */
        status = handleSessionResumption( pContext, *pSessionPresent );
 800cc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc52:	781b      	ldrb	r3, [r3, #0]
 800cc54:	4619      	mov	r1, r3
 800cc56:	68f8      	ldr	r0, [r7, #12]
 800cc58:	f7ff fea8 	bl	800c9ac <handleSessionResumption>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800cc62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d10f      	bne.n	800cc8a <MQTT_Connect+0xe4>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
        pContext->connectStatus = MQTTConnected;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        /* Initialize keep-alive fields after a successful connection. */
        pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	885a      	ldrh	r2, [r3, #2]
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        pContext->waitingForPingResp = false;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pContext->pingReqSendTimeMs = 0U;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2200      	movs	r2, #0
 800cc88:	649a      	str	r2, [r3, #72]	; 0x48
    {
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800cc8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3730      	adds	r7, #48	; 0x30
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}

0800cc96 <MQTT_Subscribe>:

MQTTStatus_t MQTT_Subscribe( MQTTContext_t * pContext,
                             const MQTTSubscribeInfo_t * pSubscriptionList,
                             size_t subscriptionCount,
                             uint16_t packetId )
{
 800cc96:	b580      	push	{r7, lr}
 800cc98:	b08a      	sub	sp, #40	; 0x28
 800cc9a:	af02      	add	r7, sp, #8
 800cc9c:	60f8      	str	r0, [r7, #12]
 800cc9e:	60b9      	str	r1, [r7, #8]
 800cca0:	607a      	str	r2, [r7, #4]
 800cca2:	807b      	strh	r3, [r7, #2]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800cca4:	2300      	movs	r3, #0
 800cca6:	61bb      	str	r3, [r7, #24]
 800cca8:	2300      	movs	r3, #0
 800ccaa:	617b      	str	r3, [r7, #20]

    /* Validate arguments. */
    MQTTStatus_t status = validateSubscribeUnsubscribeParams( pContext,
 800ccac:	887b      	ldrh	r3, [r7, #2]
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	68b9      	ldr	r1, [r7, #8]
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f7ff faf2 	bl	800c29c <validateSubscribeUnsubscribeParams>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	77fb      	strb	r3, [r7, #31]
                                                              pSubscriptionList,
                                                              subscriptionCount,
                                                              packetId );

    if( status == MQTTSuccess )
 800ccbc:	7ffb      	ldrb	r3, [r7, #31]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d109      	bne.n	800ccd6 <MQTT_Subscribe+0x40>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetSubscribePacketSize( pSubscriptionList,
 800ccc2:	f107 0314 	add.w	r3, r7, #20
 800ccc6:	f107 0218 	add.w	r2, r7, #24
 800ccca:	6879      	ldr	r1, [r7, #4]
 800cccc:	68b8      	ldr	r0, [r7, #8]
 800ccce:	f000 ffd3 	bl	800dc78 <MQTT_GetSubscribePacketSize>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	77fb      	strb	r3, [r7, #31]
        LogDebug( ( "SUBSCRIBE packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800ccd6:	7ffb      	ldrb	r3, [r7, #31]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d10a      	bne.n	800ccf2 <MQTT_Subscribe+0x5c>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        /* Send MQTT SUBSCRIBE packet. */
        status = sendSubscribeWithoutCopy( pContext,
 800ccdc:	69bb      	ldr	r3, [r7, #24]
 800ccde:	887a      	ldrh	r2, [r7, #2]
 800cce0:	9300      	str	r3, [sp, #0]
 800cce2:	4613      	mov	r3, r2
 800cce4:	687a      	ldr	r2, [r7, #4]
 800cce6:	68b9      	ldr	r1, [r7, #8]
 800cce8:	68f8      	ldr	r0, [r7, #12]
 800ccea:	f7ff fb69 	bl	800c3c0 <sendSubscribeWithoutCopy>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	77fb      	strb	r3, [r7, #31]
                                           remainingLength );

        MQTT_POST_SEND_HOOK( pContext );
    }

    return status;
 800ccf2:	7ffb      	ldrb	r3, [r7, #31]
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3720      	adds	r7, #32
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}

0800ccfc <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b08c      	sub	sp, #48	; 0x30
 800cd00:	af02      	add	r7, sp, #8
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	4613      	mov	r3, r2
 800cd08:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800cd12:	2300      	movs	r3, #0
 800cd14:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800cd16:	2300      	movs	r3, #0
 800cd18:	75fb      	strb	r3, [r7, #23]
    bool stateUpdateHookExecuted = false;
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800cd20:	88fb      	ldrh	r3, [r7, #6]
 800cd22:	461a      	mov	r2, r3
 800cd24:	68b9      	ldr	r1, [r7, #8]
 800cd26:	68f8      	ldr	r0, [r7, #12]
 800cd28:	f7ff feb0 	bl	800ca8c <validatePublishParams>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == MQTTSuccess )
 800cd32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d10a      	bne.n	800cd50 <MQTT_Publish+0x54>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800cd3a:	f107 0218 	add.w	r2, r7, #24
 800cd3e:	f107 031c 	add.w	r3, r7, #28
 800cd42:	4619      	mov	r1, r3
 800cd44:	68b8      	ldr	r0, [r7, #8]
 800cd46:	f000 ffe8 	bl	800dd1a <MQTT_GetPublishPacketSize>
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800cd50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d10a      	bne.n	800cd6e <MQTT_Publish+0x72>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800cd58:	69f9      	ldr	r1, [r7, #28]
 800cd5a:	f107 0320 	add.w	r3, r7, #32
 800cd5e:	f107 0210 	add.w	r2, r7, #16
 800cd62:	68b8      	ldr	r0, [r7, #8]
 800cd64:	f000 fa00 	bl	800d168 <MQTT_SerializePublishHeaderWithoutTopic>
 800cd68:	4603      	mov	r3, r0
 800cd6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800cd6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d11b      	bne.n	800cdae <MQTT_Publish+0xb2>
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	781b      	ldrb	r3, [r3, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d017      	beq.n	800cdae <MQTT_Publish+0xb2>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        /* Set the flag so that the corresponding hook can be called later. */
        stateUpdateHookExecuted = true;
 800cd7e:	2301      	movs	r3, #1
 800cd80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        status = MQTT_ReserveState( pContext,
                                    packetId,
                                    pPublishInfo->qos );
 800cd84:	68bb      	ldr	r3, [r7, #8]
 800cd86:	781a      	ldrb	r2, [r3, #0]
        status = MQTT_ReserveState( pContext,
 800cd88:	88fb      	ldrh	r3, [r7, #6]
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	68f8      	ldr	r0, [r7, #12]
 800cd8e:	f001 fdf5 	bl	800e97c <MQTT_ReserveState>
 800cd92:	4603      	mov	r3, r0
 800cd94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        /* State already exists for a duplicate packet.
         * If a state doesn't exist, it will be handled as a new publish in
         * state engine. */
        if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800cd98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd9c:	2b09      	cmp	r3, #9
 800cd9e:	d106      	bne.n	800cdae <MQTT_Publish+0xb2>
 800cda0:	68bb      	ldr	r3, [r7, #8]
 800cda2:	789b      	ldrb	r3, [r3, #2]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d002      	beq.n	800cdae <MQTT_Publish+0xb2>
        {
            status = MQTTSuccess;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800cdae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d10c      	bne.n	800cdd0 <MQTT_Publish+0xd4>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendPublishWithoutCopy( pContext,
 800cdb6:	6a39      	ldr	r1, [r7, #32]
 800cdb8:	f107 0210 	add.w	r2, r7, #16
 800cdbc:	88fb      	ldrh	r3, [r7, #6]
 800cdbe:	9300      	str	r3, [sp, #0]
 800cdc0:	460b      	mov	r3, r1
 800cdc2:	68b9      	ldr	r1, [r7, #8]
 800cdc4:	68f8      	ldr	r0, [r7, #12]
 800cdc6:	f7ff fba0 	bl	800c50a <sendPublishWithoutCopy>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        /* Give the mutex away for the next taker. */
        MQTT_POST_SEND_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) &&
 800cdd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d111      	bne.n	800cdfc <MQTT_Publish+0x100>
        ( pPublishInfo->qos > MQTTQoS0 ) )
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	781b      	ldrb	r3, [r3, #0]
    if( ( status == MQTTSuccess ) &&
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d00d      	beq.n	800cdfc <MQTT_Publish+0x100>
        /* Update state machine after PUBLISH is sent.
         * Only to be done for QoS1 or QoS2. */
        status = MQTT_UpdateStatePublish( pContext,
                                          packetId,
                                          MQTT_SEND,
                                          pPublishInfo->qos,
 800cde0:	68bb      	ldr	r3, [r7, #8]
 800cde2:	781a      	ldrb	r2, [r3, #0]
        status = MQTT_UpdateStatePublish( pContext,
 800cde4:	88f9      	ldrh	r1, [r7, #6]
 800cde6:	f107 0317 	add.w	r3, r7, #23
 800cdea:	9300      	str	r3, [sp, #0]
 800cdec:	4613      	mov	r3, r2
 800cdee:	2200      	movs	r2, #0
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f001 fe1c 	bl	800ea2e <MQTT_UpdateStatePublish>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800cdfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3728      	adds	r7, #40	; 0x28
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b088      	sub	sp, #32
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800ce10:	2300      	movs	r3, #0
 800ce12:	61bb      	str	r3, [r7, #24]
    MQTTStatus_t status = MQTTSuccess;
 800ce14:	2300      	movs	r3, #0
 800ce16:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0U;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	617b      	str	r3, [r7, #20]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;

    localBuffer.pBuffer = pingreqPacket;
 800ce1c:	f107 0310 	add.w	r3, r7, #16
 800ce20:	60bb      	str	r3, [r7, #8]
    localBuffer.size = sizeof( pingreqPacket );
 800ce22:	2302      	movs	r3, #2
 800ce24:	60fb      	str	r3, [r7, #12]

    if( pContext == NULL )
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <MQTT_Ping+0x28>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800ce30:	7ffb      	ldrb	r3, [r7, #31]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d114      	bne.n	800ce60 <MQTT_Ping+0x58>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800ce36:	f107 0314 	add.w	r3, r7, #20
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f000 fff1 	bl	800de22 <MQTT_GetPingreqPacketSize>
 800ce40:	4603      	mov	r3, r0
 800ce42:	77fb      	strb	r3, [r7, #31]

        if( status == MQTTSuccess )
 800ce44:	7ffb      	ldrb	r3, [r7, #31]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d10a      	bne.n	800ce60 <MQTT_Ping+0x58>
        {
            assert( packetSize == localBuffer.size );
 800ce4a:	68fa      	ldr	r2, [r7, #12]
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d006      	beq.n	800ce60 <MQTT_Ping+0x58>
 800ce52:	4b18      	ldr	r3, [pc, #96]	; (800ceb4 <MQTT_Ping+0xac>)
 800ce54:	4a18      	ldr	r2, [pc, #96]	; (800ceb8 <MQTT_Ping+0xb0>)
 800ce56:	f640 3184 	movw	r1, #2948	; 0xb84
 800ce5a:	4818      	ldr	r0, [pc, #96]	; (800cebc <MQTT_Ping+0xb4>)
 800ce5c:	f005 f896 	bl	8011f8c <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800ce60:	7ffb      	ldrb	r3, [r7, #31]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d106      	bne.n	800ce74 <MQTT_Ping+0x6c>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800ce66:	f107 0308 	add.w	r3, r7, #8
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f000 ffef 	bl	800de4e <MQTT_SerializePingreq>
 800ce70:	4603      	mov	r3, r0
 800ce72:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800ce74:	7ffb      	ldrb	r3, [r7, #31]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d116      	bne.n	800cea8 <MQTT_Ping+0xa0>
        /* Send the serialized PINGREQ packet to transport layer.
         * Here, we do not use the vectored IO approach for efficiency as the
         * Ping packet does not have numerous fields which need to be copied
         * from the user provided buffers. Thus it can be sent directly. */
        sendResult = sendBuffer( pContext,
                                 localBuffer.pBuffer,
 800ce7a:	68bb      	ldr	r3, [r7, #8]
        sendResult = sendBuffer( pContext,
 800ce7c:	697a      	ldr	r2, [r7, #20]
 800ce7e:	4619      	mov	r1, r3
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f7fe fb5f 	bl	800b544 <sendBuffer>
 800ce86:	61b8      	str	r0, [r7, #24]

        /* Give the mutex away. */
        MQTT_POST_SEND_HOOK( pContext );

        /* It is an error to not send the entire PINGREQ packet. */
        if( sendResult < ( int32_t ) packetSize )
 800ce88:	697b      	ldr	r3, [r7, #20]
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	69bb      	ldr	r3, [r7, #24]
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	da02      	bge.n	800ce98 <MQTT_Ping+0x90>
        {
            LogError( ( "Transport send failed for PINGREQ packet." ) );
            status = MQTTSendFailed;
 800ce92:	2303      	movs	r3, #3
 800ce94:	77fb      	strb	r3, [r7, #31]
 800ce96:	e007      	b.n	800cea8 <MQTT_Ping+0xa0>
        }
        else
        {
            pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	649a      	str	r2, [r3, #72]	; 0x48
            pContext->waitingForPingResp = true;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2201      	movs	r2, #1
 800cea4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            LogDebug( ( "Sent %ld bytes of PINGREQ packet.",
                        ( long int ) sendResult ) );
        }
    }

    return status;
 800cea8:	7ffb      	ldrb	r3, [r7, #31]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3720      	adds	r7, #32
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	08017798 	.word	0x08017798
 800ceb8:	080180c4 	.word	0x080180c4
 800cebc:	08017440 	.word	0x08017440

0800cec0 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800cec8:	2301      	movs	r3, #1
 800ceca:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d011      	beq.n	800cef6 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d00d      	beq.n	800cef6 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6a1b      	ldr	r3, [r3, #32]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d009      	beq.n	800cef6 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2200      	movs	r2, #0
 800cee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        status = receiveSingleIteration( pContext, true );
 800ceea:	2101      	movs	r1, #1
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f7ff f8e9 	bl	800c0c4 <receiveSingleIteration>
 800cef2:	4603      	mov	r3, r0
 800cef4:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800cef6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3710      	adds	r7, #16
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <MQTT_GetPacketId>:
}

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 800cf00:	b480      	push	{r7}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d012      	beq.n	800cf38 <MQTT_GetPacketId+0x38>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        packetId = pContext->nextPacketId;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf16:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d103      	bne.n	800cf2c <MQTT_GetPacketId+0x2c>
        {
            pContext->nextPacketId = 1;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2201      	movs	r2, #1
 800cf28:	851a      	strh	r2, [r3, #40]	; 0x28
 800cf2a:	e005      	b.n	800cf38 <MQTT_GetPacketId+0x38>
        }
        else
        {
            pContext->nextPacketId++;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf30:	3301      	adds	r3, #1
 800cf32:	b29a      	uxth	r2, r3
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	851a      	strh	r2, [r3, #40]	; 0x28
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return packetId;
 800cf38:	89fb      	ldrh	r3, [r7, #14]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3714      	adds	r7, #20
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf44:	4770      	bx	lr

0800cf46 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800cf46:	b480      	push	{r7}
 800cf48:	b085      	sub	sp, #20
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2b7f      	cmp	r3, #127	; 0x7f
 800cf52:	d802      	bhi.n	800cf5a <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800cf54:	2301      	movs	r3, #1
 800cf56:	60fb      	str	r3, [r7, #12]
 800cf58:	e00f      	b.n	800cf7a <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cf60:	d202      	bcs.n	800cf68 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800cf62:	2302      	movs	r3, #2
 800cf64:	60fb      	str	r3, [r7, #12]
 800cf66:	e008      	b.n	800cf7a <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cf6e:	d202      	bcs.n	800cf76 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800cf70:	2303      	movs	r3, #3
 800cf72:	60fb      	str	r3, [r7, #12]
 800cf74:	e001      	b.n	800cf7a <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800cf76:	2304      	movs	r3, #4
 800cf78:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3714      	adds	r7, #20
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr

0800cf88 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b086      	sub	sp, #24
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800cf92:	2300      	movs	r3, #0
 800cf94:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d106      	bne.n	800cfae <encodeRemainingLength+0x26>
 800cfa0:	4b12      	ldr	r3, [pc, #72]	; (800cfec <encodeRemainingLength+0x64>)
 800cfa2:	4a13      	ldr	r2, [pc, #76]	; (800cff0 <encodeRemainingLength+0x68>)
 800cfa4:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800cfa8:	4812      	ldr	r0, [pc, #72]	; (800cff4 <encodeRemainingLength+0x6c>)
 800cfaa:	f004 ffef 	bl	8011f8c <__assert_func>

    pLengthEnd = pDestination;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	b2db      	uxtb	r3, r3
 800cfb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfba:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	09db      	lsrs	r3, r3, #7
 800cfc0:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d003      	beq.n	800cfd0 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800cfc8:	7dfb      	ldrb	r3, [r7, #23]
 800cfca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cfce:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	7dfa      	ldrb	r2, [r7, #23]
 800cfd4:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800cfd6:	693b      	ldr	r3, [r7, #16]
 800cfd8:	3301      	adds	r3, #1
 800cfda:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d1e7      	bne.n	800cfb2 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800cfe2:	693b      	ldr	r3, [r7, #16]
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	3718      	adds	r7, #24
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	080178b0 	.word	0x080178b0
 800cff0:	080180d0 	.word	0x080180d0
 800cff4:	080178c8 	.word	0x080178c8

0800cff8 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b086      	sub	sp, #24
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	60f8      	str	r0, [r7, #12]
 800d000:	60b9      	str	r1, [r7, #8]
 800d002:	4613      	mov	r3, r2
 800d004:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800d006:	2300      	movs	r3, #0
 800d008:	617b      	str	r3, [r7, #20]

    /* Typecast const char * typed source buffer to const uint8_t *.
     * This is to use same type buffers in memcpy. */
    const uint8_t * pSourceBuffer = ( const uint8_t * ) pSource;
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	613b      	str	r3, [r7, #16]

    assert( pDestination != NULL );
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d106      	bne.n	800d022 <encodeString+0x2a>
 800d014:	4b15      	ldr	r3, [pc, #84]	; (800d06c <encodeString+0x74>)
 800d016:	4a16      	ldr	r2, [pc, #88]	; (800d070 <encodeString+0x78>)
 800d018:	f44f 7105 	mov.w	r1, #532	; 0x214
 800d01c:	4815      	ldr	r0, [pc, #84]	; (800d074 <encodeString+0x7c>)
 800d01e:	f004 ffb5 	bl	8011f8c <__assert_func>

    pBuffer = pDestination;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800d026:	88fb      	ldrh	r3, [r7, #6]
 800d028:	0a1b      	lsrs	r3, r3, #8
 800d02a:	b29b      	uxth	r3, r3
 800d02c:	b2da      	uxtb	r2, r3
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	3301      	adds	r3, #1
 800d036:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800d038:	88fb      	ldrh	r3, [r7, #6]
 800d03a:	b2da      	uxtb	r2, r3
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	3301      	adds	r3, #1
 800d044:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSourceBuffer != NULL )
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d005      	beq.n	800d058 <encodeString+0x60>
    {
        ( void ) memcpy( pBuffer, pSourceBuffer, sourceLength );
 800d04c:	88fb      	ldrh	r3, [r7, #6]
 800d04e:	461a      	mov	r2, r3
 800d050:	6939      	ldr	r1, [r7, #16]
 800d052:	6978      	ldr	r0, [r7, #20]
 800d054:	f006 f9dd 	bl	8013412 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800d058:	88fb      	ldrh	r3, [r7, #6]
 800d05a:	697a      	ldr	r2, [r7, #20]
 800d05c:	4413      	add	r3, r2
 800d05e:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800d060:	697b      	ldr	r3, [r7, #20]
}
 800d062:	4618      	mov	r0, r3
 800d064:	3718      	adds	r7, #24
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	080178b0 	.word	0x080178b0
 800d070:	080180e8 	.word	0x080180e8
 800d074:	080178c8 	.word	0x080178c8

0800d078 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b088      	sub	sp, #32
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	607a      	str	r2, [r7, #4]
    bool status = true;
 800d084:	2301      	movs	r3, #1
 800d086:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800d088:	2300      	movs	r3, #0
 800d08a:	61bb      	str	r3, [r7, #24]
 800d08c:	2300      	movs	r3, #0
 800d08e:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d106      	bne.n	800d0a4 <calculatePublishPacketSize+0x2c>
 800d096:	4b2e      	ldr	r3, [pc, #184]	; (800d150 <calculatePublishPacketSize+0xd8>)
 800d098:	4a2e      	ldr	r2, [pc, #184]	; (800d154 <calculatePublishPacketSize+0xdc>)
 800d09a:	f240 2135 	movw	r1, #565	; 0x235
 800d09e:	482e      	ldr	r0, [pc, #184]	; (800d158 <calculatePublishPacketSize+0xe0>)
 800d0a0:	f004 ff74 	bl	8011f8c <__assert_func>
    assert( pRemainingLength != NULL );
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d106      	bne.n	800d0b8 <calculatePublishPacketSize+0x40>
 800d0aa:	4b2c      	ldr	r3, [pc, #176]	; (800d15c <calculatePublishPacketSize+0xe4>)
 800d0ac:	4a29      	ldr	r2, [pc, #164]	; (800d154 <calculatePublishPacketSize+0xdc>)
 800d0ae:	f240 2136 	movw	r1, #566	; 0x236
 800d0b2:	4829      	ldr	r0, [pc, #164]	; (800d158 <calculatePublishPacketSize+0xe0>)
 800d0b4:	f004 ff6a 	bl	8011f8c <__assert_func>
    assert( pPacketSize != NULL );
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d106      	bne.n	800d0cc <calculatePublishPacketSize+0x54>
 800d0be:	4b28      	ldr	r3, [pc, #160]	; (800d160 <calculatePublishPacketSize+0xe8>)
 800d0c0:	4a24      	ldr	r2, [pc, #144]	; (800d154 <calculatePublishPacketSize+0xdc>)
 800d0c2:	f240 2137 	movw	r1, #567	; 0x237
 800d0c6:	4824      	ldr	r0, [pc, #144]	; (800d158 <calculatePublishPacketSize+0xe0>)
 800d0c8:	f004 ff60 	bl	8011f8c <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	891b      	ldrh	r3, [r3, #8]
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	69bb      	ldr	r3, [r7, #24]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	3302      	adds	r3, #2
 800d0d8:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	781b      	ldrb	r3, [r3, #0]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d002      	beq.n	800d0e8 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800d0e2:	69bb      	ldr	r3, [r7, #24]
 800d0e4:	3302      	adds	r3, #2
 800d0e6:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800d0e8:	69ba      	ldr	r2, [r7, #24]
 800d0ea:	4b1e      	ldr	r3, [pc, #120]	; (800d164 <calculatePublishPacketSize+0xec>)
 800d0ec:	1a9b      	subs	r3, r3, r2
 800d0ee:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	691b      	ldr	r3, [r3, #16]
 800d0f4:	697a      	ldr	r2, [r7, #20]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d202      	bcs.n	800d100 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	77fb      	strb	r3, [r7, #31]
 800d0fe:	e021      	b.n	800d144 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	691b      	ldr	r3, [r3, #16]
 800d104:	69ba      	ldr	r2, [r7, #24]
 800d106:	4413      	add	r3, r2
 800d108:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800d10a:	69b8      	ldr	r0, [r7, #24]
 800d10c:	f7ff ff1b 	bl	800cf46 <remainingLengthEncodedSize>
 800d110:	4602      	mov	r2, r0
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	1a9b      	subs	r3, r3, r2
 800d116:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	691b      	ldr	r3, [r3, #16]
 800d11c:	697a      	ldr	r2, [r7, #20]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d202      	bcs.n	800d128 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800d122:	2300      	movs	r3, #0
 800d124:	77fb      	strb	r3, [r7, #31]
 800d126:	e00d      	b.n	800d144 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	69ba      	ldr	r2, [r7, #24]
 800d12c:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800d12e:	69b8      	ldr	r0, [r7, #24]
 800d130:	f7ff ff09 	bl	800cf46 <remainingLengthEncodedSize>
 800d134:	4603      	mov	r3, r0
 800d136:	3301      	adds	r3, #1
 800d138:	69ba      	ldr	r2, [r7, #24]
 800d13a:	4413      	add	r3, r2
 800d13c:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	69ba      	ldr	r2, [r7, #24]
 800d142:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800d144:	7ffb      	ldrb	r3, [r7, #31]
}
 800d146:	4618      	mov	r0, r3
 800d148:	3720      	adds	r7, #32
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	080178fc 	.word	0x080178fc
 800d154:	080180f8 	.word	0x080180f8
 800d158:	080178c8 	.word	0x080178c8
 800d15c:	08017914 	.word	0x08017914
 800d160:	08017930 	.word	0x08017930
 800d164:	0ffffffe 	.word	0x0ffffffe

0800d168 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b088      	sub	sp, #32
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	607a      	str	r2, [r7, #4]
 800d174:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800d176:	2300      	movs	r3, #0
 800d178:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800d17a:	2330      	movs	r3, #48	; 0x30
 800d17c:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800d182:	68b8      	ldr	r0, [r7, #8]
 800d184:	f7ff fedf 	bl	800cf46 <remainingLengthEncodedSize>
 800d188:	4603      	mov	r3, r0
 800d18a:	3303      	adds	r3, #3
 800d18c:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	2b01      	cmp	r3, #1
 800d194:	d104      	bne.n	800d1a0 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800d196:	7ffb      	ldrb	r3, [r7, #31]
 800d198:	f043 0302 	orr.w	r3, r3, #2
 800d19c:	77fb      	strb	r3, [r7, #31]
 800d19e:	e007      	b.n	800d1b0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d103      	bne.n	800d1b0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800d1a8:	7ffb      	ldrb	r3, [r7, #31]
 800d1aa:	f043 0304 	orr.w	r3, r3, #4
 800d1ae:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	785b      	ldrb	r3, [r3, #1]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d003      	beq.n	800d1c0 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800d1b8:	7ffb      	ldrb	r3, [r7, #31]
 800d1ba:	f043 0301 	orr.w	r3, r3, #1
 800d1be:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	789b      	ldrb	r3, [r3, #2]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d003      	beq.n	800d1d0 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800d1c8:	7ffb      	ldrb	r3, [r7, #31]
 800d1ca:	f043 0308 	orr.w	r3, r3, #8
 800d1ce:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800d1d0:	69bb      	ldr	r3, [r7, #24]
 800d1d2:	7ffa      	ldrb	r2, [r7, #31]
 800d1d4:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800d1d6:	69bb      	ldr	r3, [r7, #24]
 800d1d8:	3301      	adds	r3, #1
 800d1da:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800d1dc:	68b9      	ldr	r1, [r7, #8]
 800d1de:	69b8      	ldr	r0, [r7, #24]
 800d1e0:	f7ff fed2 	bl	800cf88 <encodeRemainingLength>
 800d1e4:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	891b      	ldrh	r3, [r3, #8]
 800d1ea:	0a1b      	lsrs	r3, r3, #8
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	b2da      	uxtb	r2, r3
 800d1f0:	69bb      	ldr	r3, [r7, #24]
 800d1f2:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800d1f4:	69bb      	ldr	r3, [r7, #24]
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	891b      	ldrh	r3, [r3, #8]
 800d1fe:	b2da      	uxtb	r2, r3
 800d200:	69bb      	ldr	r3, [r7, #24]
 800d202:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800d204:	69bb      	ldr	r3, [r7, #24]
 800d206:	3301      	adds	r3, #1
 800d208:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	697a      	ldr	r2, [r7, #20]
 800d20e:	601a      	str	r2, [r3, #0]

    return status;
 800d210:	7fbb      	ldrb	r3, [r7, #30]
}
 800d212:	4618      	mov	r0, r3
 800d214:	3720      	adds	r7, #32
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}

0800d21a <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800d21a:	b580      	push	{r7, lr}
 800d21c:	b088      	sub	sp, #32
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
 800d222:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800d224:	2300      	movs	r3, #0
 800d226:	61fb      	str	r3, [r7, #28]
 800d228:	2301      	movs	r3, #1
 800d22a:	61bb      	str	r3, [r7, #24]
 800d22c:	2300      	movs	r3, #0
 800d22e:	617b      	str	r3, [r7, #20]
 800d230:	2300      	movs	r3, #0
 800d232:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800d234:	2300      	movs	r3, #0
 800d236:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800d238:	2300      	movs	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d23c:	69bb      	ldr	r3, [r7, #24]
 800d23e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d242:	d903      	bls.n	800d24c <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d244:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d248:	61fb      	str	r3, [r7, #28]
 800d24a:	e01c      	b.n	800d286 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800d24c:	f107 010b 	add.w	r1, r7, #11
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2201      	movs	r2, #1
 800d254:	6838      	ldr	r0, [r7, #0]
 800d256:	4798      	blx	r3
 800d258:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	d10f      	bne.n	800d280 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d260:	7afb      	ldrb	r3, [r7, #11]
 800d262:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d266:	69ba      	ldr	r2, [r7, #24]
 800d268:	fb02 f303 	mul.w	r3, r2, r3
 800d26c:	69fa      	ldr	r2, [r7, #28]
 800d26e:	4413      	add	r3, r2
 800d270:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	01db      	lsls	r3, r3, #7
 800d276:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	3301      	adds	r3, #1
 800d27c:	617b      	str	r3, [r7, #20]
 800d27e:	e002      	b.n	800d286 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d280:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d284:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d286:	69fb      	ldr	r3, [r7, #28]
 800d288:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d28c:	d004      	beq.n	800d298 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d28e:	7afb      	ldrb	r3, [r7, #11]
 800d290:	b25b      	sxtb	r3, r3
 800d292:	2b00      	cmp	r3, #0
 800d294:	dbd2      	blt.n	800d23c <getRemainingLength+0x22>
 800d296:	e000      	b.n	800d29a <getRemainingLength+0x80>
            break;
 800d298:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800d29a:	69fb      	ldr	r3, [r7, #28]
 800d29c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d2a0:	d00a      	beq.n	800d2b8 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d2a2:	69f8      	ldr	r0, [r7, #28]
 800d2a4:	f7ff fe4f 	bl	800cf46 <remainingLengthEncodedSize>
 800d2a8:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800d2aa:	697a      	ldr	r2, [r7, #20]
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d002      	beq.n	800d2b8 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d2b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d2b6:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800d2b8:	69fb      	ldr	r3, [r7, #28]
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3720      	adds	r7, #32
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b08a      	sub	sp, #40	; 0x28
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	60f8      	str	r0, [r7, #12]
 800d2ca:	60b9      	str	r1, [r7, #8]
 800d2cc:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	627b      	str	r3, [r7, #36]	; 0x24
    size_t multiplier = 1;
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d2e6:	6a3b      	ldr	r3, [r7, #32]
 800d2e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d2ec:	d905      	bls.n	800d2fa <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d2ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d2f2:	627b      	str	r3, [r7, #36]	; 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800d2f4:	2305      	movs	r3, #5
 800d2f6:	76bb      	strb	r3, [r7, #26]
 800d2f8:	e01d      	b.n	800d336 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	681a      	ldr	r2, [r3, #0]
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	3301      	adds	r3, #1
 800d302:	429a      	cmp	r2, r3
 800d304:	d915      	bls.n	800d332 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800d306:	69fb      	ldr	r3, [r7, #28]
 800d308:	3301      	adds	r3, #1
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	4413      	add	r3, r2
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d312:	7efb      	ldrb	r3, [r7, #27]
 800d314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d318:	6a3a      	ldr	r2, [r7, #32]
 800d31a:	fb02 f303 	mul.w	r3, r2, r3
 800d31e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d320:	4413      	add	r3, r2
 800d322:	627b      	str	r3, [r7, #36]	; 0x24
                multiplier *= 128U;
 800d324:	6a3b      	ldr	r3, [r7, #32]
 800d326:	01db      	lsls	r3, r3, #7
 800d328:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800d32a:	69fb      	ldr	r3, [r7, #28]
 800d32c:	3301      	adds	r3, #1
 800d32e:	61fb      	str	r3, [r7, #28]
 800d330:	e001      	b.n	800d336 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800d332:	230b      	movs	r3, #11
 800d334:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800d336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d338:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d33c:	d006      	beq.n	800d34c <processRemainingLength+0x8a>
 800d33e:	7ebb      	ldrb	r3, [r7, #26]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d103      	bne.n	800d34c <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d344:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	dbcc      	blt.n	800d2e6 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800d34c:	7ebb      	ldrb	r3, [r7, #26]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d111      	bne.n	800d376 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d352:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d354:	f7ff fdf7 	bl	800cf46 <remainingLengthEncodedSize>
 800d358:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800d35a:	69fa      	ldr	r2, [r7, #28]
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	429a      	cmp	r2, r3
 800d360:	d002      	beq.n	800d368 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800d362:	2305      	movs	r3, #5
 800d364:	76bb      	strb	r3, [r7, #26]
 800d366:	e006      	b.n	800d376 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d36c:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800d36e:	69fb      	ldr	r3, [r7, #28]
 800d370:	1c5a      	adds	r2, r3, #1
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800d376:	7ebb      	ldrb	r3, [r7, #26]
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3728      	adds	r7, #40	; 0x28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	4603      	mov	r3, r0
 800d388:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800d38a:	2300      	movs	r3, #0
 800d38c:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800d38e:	79fb      	ldrb	r3, [r7, #7]
 800d390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d394:	2bd0      	cmp	r3, #208	; 0xd0
 800d396:	d01d      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d398:	2bd0      	cmp	r3, #208	; 0xd0
 800d39a:	d826      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d39c:	2bb0      	cmp	r3, #176	; 0xb0
 800d39e:	d019      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3a0:	2bb0      	cmp	r3, #176	; 0xb0
 800d3a2:	d822      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3a4:	2b90      	cmp	r3, #144	; 0x90
 800d3a6:	d015      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3a8:	2b90      	cmp	r3, #144	; 0x90
 800d3aa:	d81e      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3ac:	2b70      	cmp	r3, #112	; 0x70
 800d3ae:	d011      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3b0:	2b70      	cmp	r3, #112	; 0x70
 800d3b2:	d81a      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3b4:	2b60      	cmp	r3, #96	; 0x60
 800d3b6:	d010      	beq.n	800d3da <incomingPacketValid+0x5a>
 800d3b8:	2b60      	cmp	r3, #96	; 0x60
 800d3ba:	d816      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3bc:	2b50      	cmp	r3, #80	; 0x50
 800d3be:	d009      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3c0:	2b50      	cmp	r3, #80	; 0x50
 800d3c2:	d812      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3c4:	2b40      	cmp	r3, #64	; 0x40
 800d3c6:	d005      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3c8:	2b40      	cmp	r3, #64	; 0x40
 800d3ca:	d80e      	bhi.n	800d3ea <incomingPacketValid+0x6a>
 800d3cc:	2b20      	cmp	r3, #32
 800d3ce:	d001      	beq.n	800d3d4 <incomingPacketValid+0x54>
 800d3d0:	2b30      	cmp	r3, #48	; 0x30
 800d3d2:	d10a      	bne.n	800d3ea <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	73fb      	strb	r3, [r7, #15]
            break;
 800d3d8:	e00a      	b.n	800d3f0 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800d3da:	79fb      	ldrb	r3, [r7, #7]
 800d3dc:	f003 0302 	and.w	r3, r3, #2
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d004      	beq.n	800d3ee <incomingPacketValid+0x6e>
            {
                status = true;
 800d3e4:	2301      	movs	r3, #1
 800d3e6:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d3e8:	e001      	b.n	800d3ee <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800d3ea:	bf00      	nop
 800d3ec:	e000      	b.n	800d3f0 <incomingPacketValid+0x70>
            break;
 800d3ee:	bf00      	nop
    }

    return status;
 800d3f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3714      	adds	r7, #20
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr

0800d3fe <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800d3fe:	b480      	push	{r7}
 800d400:	b087      	sub	sp, #28
 800d402:	af00      	add	r7, sp, #0
 800d404:	60f8      	str	r0, [r7, #12]
 800d406:	460b      	mov	r3, r1
 800d408:	607a      	str	r2, [r7, #4]
 800d40a:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800d40c:	2300      	movs	r3, #0
 800d40e:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800d410:	7afb      	ldrb	r3, [r7, #11]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d106      	bne.n	800d424 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800d416:	68fa      	ldr	r2, [r7, #12]
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d209      	bcs.n	800d432 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800d41e:	2305      	movs	r3, #5
 800d420:	75fb      	strb	r3, [r7, #23]
 800d422:	e006      	b.n	800d432 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	3302      	adds	r3, #2
 800d428:	68fa      	ldr	r2, [r7, #12]
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d201      	bcs.n	800d432 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800d42e:	2305      	movs	r3, #5
 800d430:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d432:	7dfb      	ldrb	r3, [r7, #23]
}
 800d434:	4618      	mov	r0, r3
 800d436:	371c      	adds	r7, #28
 800d438:	46bd      	mov	sp, r7
 800d43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43e:	4770      	bx	lr

0800d440 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
 800d446:	4603      	mov	r3, r0
 800d448:	6039      	str	r1, [r7, #0]
 800d44a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800d44c:	2300      	movs	r3, #0
 800d44e:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d106      	bne.n	800d464 <processPublishFlags+0x24>
 800d456:	4b20      	ldr	r3, [pc, #128]	; (800d4d8 <processPublishFlags+0x98>)
 800d458:	4a20      	ldr	r2, [pc, #128]	; (800d4dc <processPublishFlags+0x9c>)
 800d45a:	f240 31ee 	movw	r1, #1006	; 0x3ee
 800d45e:	4820      	ldr	r0, [pc, #128]	; (800d4e0 <processPublishFlags+0xa0>)
 800d460:	f004 fd94 	bl	8011f8c <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800d464:	79fb      	ldrb	r3, [r7, #7]
 800d466:	f003 0304 	and.w	r3, r3, #4
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00b      	beq.n	800d486 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d46e:	79fb      	ldrb	r3, [r7, #7]
 800d470:	f003 0302 	and.w	r3, r3, #2
 800d474:	2b00      	cmp	r3, #0
 800d476:	d002      	beq.n	800d47e <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800d478:	2305      	movs	r3, #5
 800d47a:	73fb      	strb	r3, [r7, #15]
 800d47c:	e00f      	b.n	800d49e <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	2202      	movs	r2, #2
 800d482:	701a      	strb	r2, [r3, #0]
 800d484:	e00b      	b.n	800d49e <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d486:	79fb      	ldrb	r3, [r7, #7]
 800d488:	f003 0302 	and.w	r3, r3, #2
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d003      	beq.n	800d498 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	2201      	movs	r2, #1
 800d494:	701a      	strb	r2, [r3, #0]
 800d496:	e002      	b.n	800d49e <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	2200      	movs	r2, #0
 800d49c:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d49e:	7bfb      	ldrb	r3, [r7, #15]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d113      	bne.n	800d4cc <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800d4a4:	79fb      	ldrb	r3, [r7, #7]
 800d4a6:	f003 0301 	and.w	r3, r3, #1
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	bf14      	ite	ne
 800d4ae:	2301      	movne	r3, #1
 800d4b0:	2300      	moveq	r3, #0
 800d4b2:	b2da      	uxtb	r2, r3
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800d4b8:	79fb      	ldrb	r3, [r7, #7]
 800d4ba:	f003 0308 	and.w	r3, r3, #8
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	bf14      	ite	ne
 800d4c2:	2301      	movne	r3, #1
 800d4c4:	2300      	moveq	r3, #0
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800d4cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3710      	adds	r7, #16
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
 800d4d6:	bf00      	nop
 800d4d8:	080178fc 	.word	0x080178fc
 800d4dc:	08018114 	.word	0x08018114
 800d4e0:	080178c8 	.word	0x080178c8

0800d4e4 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800d4e4:	b5b0      	push	{r4, r5, r7, lr}
 800d4e6:	b088      	sub	sp, #32
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800d4ee:	4b0c      	ldr	r3, [pc, #48]	; (800d520 <logConnackResponse+0x3c>)
 800d4f0:	f107 0408 	add.w	r4, r7, #8
 800d4f4:	461d      	mov	r5, r3
 800d4f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4fa:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d4fe:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800d502:	79fb      	ldrb	r3, [r7, #7]
 800d504:	2b05      	cmp	r3, #5
 800d506:	d906      	bls.n	800d516 <logConnackResponse+0x32>
 800d508:	4b06      	ldr	r3, [pc, #24]	; (800d524 <logConnackResponse+0x40>)
 800d50a:	4a07      	ldr	r2, [pc, #28]	; (800d528 <logConnackResponse+0x44>)
 800d50c:	f240 412e 	movw	r1, #1070	; 0x42e
 800d510:	4806      	ldr	r0, [pc, #24]	; (800d52c <logConnackResponse+0x48>)
 800d512:	f004 fd3b 	bl	8011f8c <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800d516:	bf00      	nop
 800d518:	3720      	adds	r7, #32
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bdb0      	pop	{r4, r5, r7, pc}
 800d51e:	bf00      	nop
 800d520:	08017b50 	.word	0x08017b50
 800d524:	08017a48 	.word	0x08017a48
 800d528:	08018128 	.word	0x08018128
 800d52c:	080178c8 	.word	0x080178c8

0800d530 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b084      	sub	sp, #16
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d53a:	2300      	movs	r3, #0
 800d53c:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800d53e:	2300      	movs	r3, #0
 800d540:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d106      	bne.n	800d556 <deserializeConnack+0x26>
 800d548:	4b2a      	ldr	r3, [pc, #168]	; (800d5f4 <deserializeConnack+0xc4>)
 800d54a:	4a2b      	ldr	r2, [pc, #172]	; (800d5f8 <deserializeConnack+0xc8>)
 800d54c:	f240 4144 	movw	r1, #1092	; 0x444
 800d550:	482a      	ldr	r0, [pc, #168]	; (800d5fc <deserializeConnack+0xcc>)
 800d552:	f004 fd1b 	bl	8011f8c <__assert_func>
    assert( pSessionPresent != NULL );
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d106      	bne.n	800d56a <deserializeConnack+0x3a>
 800d55c:	4b28      	ldr	r3, [pc, #160]	; (800d600 <deserializeConnack+0xd0>)
 800d55e:	4a26      	ldr	r2, [pc, #152]	; (800d5f8 <deserializeConnack+0xc8>)
 800d560:	f240 4145 	movw	r1, #1093	; 0x445
 800d564:	4825      	ldr	r0, [pc, #148]	; (800d5fc <deserializeConnack+0xcc>)
 800d566:	f004 fd11 	bl	8011f8c <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	689b      	ldr	r3, [r3, #8]
 800d574:	2b02      	cmp	r3, #2
 800d576:	d002      	beq.n	800d57e <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d578:	2305      	movs	r3, #5
 800d57a:	73fb      	strb	r3, [r7, #15]
 800d57c:	e01d      	b.n	800d5ba <deserializeConnack+0x8a>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800d57e:	68bb      	ldr	r3, [r7, #8]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	f043 0301 	orr.w	r3, r3, #1
 800d586:	b2db      	uxtb	r3, r3
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d002      	beq.n	800d592 <deserializeConnack+0x62>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800d58c:	2305      	movs	r3, #5
 800d58e:	73fb      	strb	r3, [r7, #15]
 800d590:	e013      	b.n	800d5ba <deserializeConnack+0x8a>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	f003 0301 	and.w	r3, r3, #1
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d00a      	beq.n	800d5b4 <deserializeConnack+0x84>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d005      	beq.n	800d5ba <deserializeConnack+0x8a>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800d5ae:	2305      	movs	r3, #5
 800d5b0:	73fb      	strb	r3, [r7, #15]
 800d5b2:	e002      	b.n	800d5ba <deserializeConnack+0x8a>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800d5ba:	7bfb      	ldrb	r3, [r7, #15]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d114      	bne.n	800d5ea <deserializeConnack+0xba>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	781b      	ldrb	r3, [r3, #0]
 800d5c6:	2b05      	cmp	r3, #5
 800d5c8:	d902      	bls.n	800d5d0 <deserializeConnack+0xa0>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800d5ca:	2305      	movs	r3, #5
 800d5cc:	73fb      	strb	r3, [r7, #15]
 800d5ce:	e00c      	b.n	800d5ea <deserializeConnack+0xba>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f7ff ff84 	bl	800d4e4 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800d5dc:	68bb      	ldr	r3, [r7, #8]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	781b      	ldrb	r3, [r3, #0]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d001      	beq.n	800d5ea <deserializeConnack+0xba>
            {
                status = MQTTServerRefused;
 800d5e6:	2306      	movs	r3, #6
 800d5e8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800d5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3710      	adds	r7, #16
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}
 800d5f4:	08017b68 	.word	0x08017b68
 800d5f8:	0801813c 	.word	0x0801813c
 800d5fc:	080178c8 	.word	0x080178c8
 800d600:	08017b7c 	.word	0x08017b7c

0800d604 <calculateSubscriptionPacketSize>:
static MQTTStatus_t calculateSubscriptionPacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                                     size_t subscriptionCount,
                                                     size_t * pRemainingLength,
                                                     size_t * pPacketSize,
                                                     MQTTSubscriptionType_t subscriptionType )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b088      	sub	sp, #32
 800d608:	af00      	add	r7, sp, #0
 800d60a:	60f8      	str	r0, [r7, #12]
 800d60c:	60b9      	str	r1, [r7, #8]
 800d60e:	607a      	str	r2, [r7, #4]
 800d610:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d612:	2300      	movs	r3, #0
 800d614:	77fb      	strb	r3, [r7, #31]
    size_t i = 0, packetSize = 0;
 800d616:	2300      	movs	r3, #0
 800d618:	61bb      	str	r3, [r7, #24]
 800d61a:	2300      	movs	r3, #0
 800d61c:	617b      	str	r3, [r7, #20]

    assert( pSubscriptionList != NULL );
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d106      	bne.n	800d632 <calculateSubscriptionPacketSize+0x2e>
 800d624:	4b3d      	ldr	r3, [pc, #244]	; (800d71c <calculateSubscriptionPacketSize+0x118>)
 800d626:	4a3e      	ldr	r2, [pc, #248]	; (800d720 <calculateSubscriptionPacketSize+0x11c>)
 800d628:	f240 419a 	movw	r1, #1178	; 0x49a
 800d62c:	483d      	ldr	r0, [pc, #244]	; (800d724 <calculateSubscriptionPacketSize+0x120>)
 800d62e:	f004 fcad 	bl	8011f8c <__assert_func>
    assert( subscriptionCount != 0U );
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d106      	bne.n	800d646 <calculateSubscriptionPacketSize+0x42>
 800d638:	4b3b      	ldr	r3, [pc, #236]	; (800d728 <calculateSubscriptionPacketSize+0x124>)
 800d63a:	4a39      	ldr	r2, [pc, #228]	; (800d720 <calculateSubscriptionPacketSize+0x11c>)
 800d63c:	f240 419b 	movw	r1, #1179	; 0x49b
 800d640:	4838      	ldr	r0, [pc, #224]	; (800d724 <calculateSubscriptionPacketSize+0x120>)
 800d642:	f004 fca3 	bl	8011f8c <__assert_func>
    assert( pRemainingLength != NULL );
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d106      	bne.n	800d65a <calculateSubscriptionPacketSize+0x56>
 800d64c:	4b37      	ldr	r3, [pc, #220]	; (800d72c <calculateSubscriptionPacketSize+0x128>)
 800d64e:	4a34      	ldr	r2, [pc, #208]	; (800d720 <calculateSubscriptionPacketSize+0x11c>)
 800d650:	f240 419c 	movw	r1, #1180	; 0x49c
 800d654:	4833      	ldr	r0, [pc, #204]	; (800d724 <calculateSubscriptionPacketSize+0x120>)
 800d656:	f004 fc99 	bl	8011f8c <__assert_func>
    assert( pPacketSize != NULL );
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d106      	bne.n	800d66e <calculateSubscriptionPacketSize+0x6a>
 800d660:	4b33      	ldr	r3, [pc, #204]	; (800d730 <calculateSubscriptionPacketSize+0x12c>)
 800d662:	4a2f      	ldr	r2, [pc, #188]	; (800d720 <calculateSubscriptionPacketSize+0x11c>)
 800d664:	f240 419d 	movw	r1, #1181	; 0x49d
 800d668:	482e      	ldr	r0, [pc, #184]	; (800d724 <calculateSubscriptionPacketSize+0x120>)
 800d66a:	f004 fc8f 	bl	8011f8c <__assert_func>

    /* The variable header of a subscription packet consists of a 2-byte packet
     * identifier. */
    packetSize += sizeof( uint16_t );
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	3302      	adds	r3, #2
 800d672:	617b      	str	r3, [r7, #20]

    /* Sum the lengths of all subscription topic filters; add 1 byte for each
     * subscription's QoS if type is MQTT_SUBSCRIBE. */
    for( i = 0; i < subscriptionCount; i++ )
 800d674:	2300      	movs	r3, #0
 800d676:	61bb      	str	r3, [r7, #24]
 800d678:	e02f      	b.n	800d6da <calculateSubscriptionPacketSize+0xd6>
    {
        /* Add the length of the topic filter. MQTT strings are prepended
         * with 2 byte string length field. Hence 2 bytes are added to size. */
        packetSize += pSubscriptionList[ i ].topicFilterLength + sizeof( uint16_t );
 800d67a:	69ba      	ldr	r2, [r7, #24]
 800d67c:	4613      	mov	r3, r2
 800d67e:	005b      	lsls	r3, r3, #1
 800d680:	4413      	add	r3, r2
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	461a      	mov	r2, r3
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	4413      	add	r3, r2
 800d68a:	891b      	ldrh	r3, [r3, #8]
 800d68c:	461a      	mov	r2, r3
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	4413      	add	r3, r2
 800d692:	3302      	adds	r3, #2
 800d694:	617b      	str	r3, [r7, #20]

        /* Only SUBSCRIBE packets include the QoS. */
        if( subscriptionType == MQTT_SUBSCRIBE )
 800d696:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d102      	bne.n	800d6a4 <calculateSubscriptionPacketSize+0xa0>
        {
            packetSize += 1U;
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	3301      	adds	r3, #1
 800d6a2:	617b      	str	r3, [r7, #20]
        }

        /* Validate each topic filter. */
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800d6a4:	69ba      	ldr	r2, [r7, #24]
 800d6a6:	4613      	mov	r3, r2
 800d6a8:	005b      	lsls	r3, r3, #1
 800d6aa:	4413      	add	r3, r2
 800d6ac:	009b      	lsls	r3, r3, #2
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	4413      	add	r3, r2
 800d6b4:	891b      	ldrh	r3, [r3, #8]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d00a      	beq.n	800d6d0 <calculateSubscriptionPacketSize+0xcc>
            ( pSubscriptionList[ i ].pTopicFilter == NULL ) )
 800d6ba:	69ba      	ldr	r2, [r7, #24]
 800d6bc:	4613      	mov	r3, r2
 800d6be:	005b      	lsls	r3, r3, #1
 800d6c0:	4413      	add	r3, r2
 800d6c2:	009b      	lsls	r3, r3, #2
 800d6c4:	461a      	mov	r2, r3
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	685b      	ldr	r3, [r3, #4]
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <calculateSubscriptionPacketSize+0xd0>
        {
            status = MQTTBadParameter;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	77fb      	strb	r3, [r7, #31]
    for( i = 0; i < subscriptionCount; i++ )
 800d6d4:	69bb      	ldr	r3, [r7, #24]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	61bb      	str	r3, [r7, #24]
 800d6da:	69ba      	ldr	r2, [r7, #24]
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d3cb      	bcc.n	800d67a <calculateSubscriptionPacketSize+0x76>
    }

    /* At this point, the "Remaining length" has been calculated. Return error
     * if the "Remaining length" exceeds what is allowed by MQTT 3.1.1. Otherwise,
     * set the output parameter.*/
    if( packetSize > MQTT_MAX_REMAINING_LENGTH )
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d6e8:	d301      	bcc.n	800d6ee <calculateSubscriptionPacketSize+0xea>
    {
        LogError( ( "Subscription packet length of %lu exceeds"
                    "the MQTT 3.1.1 maximum packet length of %lu.",
                    ( unsigned long ) packetSize,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = MQTTBadParameter;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d6ee:	7ffb      	ldrb	r3, [r7, #31]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d10d      	bne.n	800d710 <calculateSubscriptionPacketSize+0x10c>
    {
        *pRemainingLength = packetSize;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	697a      	ldr	r2, [r7, #20]
 800d6f8:	601a      	str	r2, [r3, #0]

        /* Calculate the full size of the subscription packet by adding
         * number of bytes required to encode the "Remaining length" field
         * plus 1 byte for the "Packet type" field. */
        packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800d6fa:	6978      	ldr	r0, [r7, #20]
 800d6fc:	f7ff fc23 	bl	800cf46 <remainingLengthEncodedSize>
 800d700:	4603      	mov	r3, r0
 800d702:	3301      	adds	r3, #1
 800d704:	697a      	ldr	r2, [r7, #20]
 800d706:	4413      	add	r3, r2
 800d708:	617b      	str	r3, [r7, #20]

        /*Set the pPacketSize output parameter. */
        *pPacketSize = packetSize;
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	697a      	ldr	r2, [r7, #20]
 800d70e:	601a      	str	r2, [r3, #0]

    LogDebug( ( "Subscription packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );

    return status;
 800d710:	7ffb      	ldrb	r3, [r7, #31]
}
 800d712:	4618      	mov	r0, r3
 800d714:	3720      	adds	r7, #32
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
 800d71a:	bf00      	nop
 800d71c:	08017b94 	.word	0x08017b94
 800d720:	08018150 	.word	0x08018150
 800d724:	080178c8 	.word	0x080178c8
 800d728:	08017bb0 	.word	0x08017bb0
 800d72c:	08017914 	.word	0x08017914
 800d730:	08017930 	.word	0x08017930

0800d734 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b086      	sub	sp, #24
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d73e:	2300      	movs	r3, #0
 800d740:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800d742:	2300      	movs	r3, #0
 800d744:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800d746:	2300      	movs	r3, #0
 800d748:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d106      	bne.n	800d75e <readSubackStatus+0x2a>
 800d750:	4b17      	ldr	r3, [pc, #92]	; (800d7b0 <readSubackStatus+0x7c>)
 800d752:	4a18      	ldr	r2, [pc, #96]	; (800d7b4 <readSubackStatus+0x80>)
 800d754:	f240 41e6 	movw	r1, #1254	; 0x4e6
 800d758:	4817      	ldr	r0, [pc, #92]	; (800d7b8 <readSubackStatus+0x84>)
 800d75a:	f004 fc17 	bl	8011f8c <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800d75e:	2300      	movs	r3, #0
 800d760:	613b      	str	r3, [r7, #16]
 800d762:	e019      	b.n	800d798 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800d764:	683a      	ldr	r2, [r7, #0]
 800d766:	693b      	ldr	r3, [r7, #16]
 800d768:	4413      	add	r3, r2
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800d76e:	7bfb      	ldrb	r3, [r7, #15]
 800d770:	2b02      	cmp	r3, #2
 800d772:	dc02      	bgt.n	800d77a <readSubackStatus+0x46>
 800d774:	2b00      	cmp	r3, #0
 800d776:	da08      	bge.n	800d78a <readSubackStatus+0x56>
 800d778:	e004      	b.n	800d784 <readSubackStatus+0x50>
 800d77a:	2b80      	cmp	r3, #128	; 0x80
 800d77c:	d102      	bne.n	800d784 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800d77e:	2306      	movs	r3, #6
 800d780:	75fb      	strb	r3, [r7, #23]

                break;
 800d782:	e003      	b.n	800d78c <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800d784:	2305      	movs	r3, #5
 800d786:	75fb      	strb	r3, [r7, #23]

                break;
 800d788:	e000      	b.n	800d78c <readSubackStatus+0x58>
                break;
 800d78a:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800d78c:	7dfb      	ldrb	r3, [r7, #23]
 800d78e:	2b05      	cmp	r3, #5
 800d790:	d007      	beq.n	800d7a2 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	3301      	adds	r3, #1
 800d796:	613b      	str	r3, [r7, #16]
 800d798:	693a      	ldr	r2, [r7, #16]
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d3e1      	bcc.n	800d764 <readSubackStatus+0x30>
 800d7a0:	e000      	b.n	800d7a4 <readSubackStatus+0x70>
        {
            break;
 800d7a2:	bf00      	nop
        }
    }

    return status;
 800d7a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3718      	adds	r7, #24
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}
 800d7ae:	bf00      	nop
 800d7b0:	08017bc8 	.word	0x08017bc8
 800d7b4:	08018170 	.word	0x08018170
 800d7b8:	080178c8 	.word	0x080178c8

0800d7bc <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b086      	sub	sp, #24
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
 800d7c4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d106      	bne.n	800d7e2 <deserializeSuback+0x26>
 800d7d4:	4b1f      	ldr	r3, [pc, #124]	; (800d854 <deserializeSuback+0x98>)
 800d7d6:	4a20      	ldr	r2, [pc, #128]	; (800d858 <deserializeSuback+0x9c>)
 800d7d8:	f240 511f 	movw	r1, #1311	; 0x51f
 800d7dc:	481f      	ldr	r0, [pc, #124]	; (800d85c <deserializeSuback+0xa0>)
 800d7de:	f004 fbd5 	bl	8011f8c <__assert_func>
    assert( pPacketIdentifier != NULL );
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d106      	bne.n	800d7f6 <deserializeSuback+0x3a>
 800d7e8:	4b1d      	ldr	r3, [pc, #116]	; (800d860 <deserializeSuback+0xa4>)
 800d7ea:	4a1b      	ldr	r2, [pc, #108]	; (800d858 <deserializeSuback+0x9c>)
 800d7ec:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800d7f0:	481a      	ldr	r0, [pc, #104]	; (800d85c <deserializeSuback+0xa0>)
 800d7f2:	f004 fbcb 	bl	8011f8c <__assert_func>

    remainingLength = pSuback->remainingLength;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	689b      	ldr	r3, [r3, #8]
 800d7fa:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	2b02      	cmp	r3, #2
 800d806:	d802      	bhi.n	800d80e <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800d808:	2305      	movs	r3, #5
 800d80a:	75fb      	strb	r3, [r7, #23]
 800d80c:	e01d      	b.n	800d84a <deserializeSuback+0x8e>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800d80e:	693b      	ldr	r3, [r7, #16]
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	021b      	lsls	r3, r3, #8
 800d814:	b21a      	sxth	r2, r3
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	3301      	adds	r3, #1
 800d81a:	781b      	ldrb	r3, [r3, #0]
 800d81c:	b21b      	sxth	r3, r3
 800d81e:	4313      	orrs	r3, r2
 800d820:	b21b      	sxth	r3, r3
 800d822:	b29a      	uxth	r2, r3
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	881b      	ldrh	r3, [r3, #0]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d102      	bne.n	800d836 <deserializeSuback+0x7a>
        {
            status = MQTTBadResponse;
 800d830:	2305      	movs	r3, #5
 800d832:	75fb      	strb	r3, [r7, #23]
 800d834:	e009      	b.n	800d84a <deserializeSuback+0x8e>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	1e9a      	subs	r2, r3, #2
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	3302      	adds	r3, #2
 800d83e:	4619      	mov	r1, r3
 800d840:	4610      	mov	r0, r2
 800d842:	f7ff ff77 	bl	800d734 <readSubackStatus>
 800d846:	4603      	mov	r3, r0
 800d848:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800d84a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3718      	adds	r7, #24
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}
 800d854:	08017be0 	.word	0x08017be0
 800d858:	08018184 	.word	0x08018184
 800d85c:	080178c8 	.word	0x080178c8
 800d860:	08017bf0 	.word	0x08017bf0

0800d864 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b088      	sub	sp, #32
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d870:	2300      	movs	r3, #0
 800d872:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800d874:	2300      	movs	r3, #0
 800d876:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d106      	bne.n	800d88c <deserializePublish+0x28>
 800d87e:	4b53      	ldr	r3, [pc, #332]	; (800d9cc <deserializePublish+0x168>)
 800d880:	4a53      	ldr	r2, [pc, #332]	; (800d9d0 <deserializePublish+0x16c>)
 800d882:	f240 5184 	movw	r1, #1412	; 0x584
 800d886:	4853      	ldr	r0, [pc, #332]	; (800d9d4 <deserializePublish+0x170>)
 800d888:	f004 fb80 	bl	8011f8c <__assert_func>
    assert( pPacketId != NULL );
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d106      	bne.n	800d8a0 <deserializePublish+0x3c>
 800d892:	4b51      	ldr	r3, [pc, #324]	; (800d9d8 <deserializePublish+0x174>)
 800d894:	4a4e      	ldr	r2, [pc, #312]	; (800d9d0 <deserializePublish+0x16c>)
 800d896:	f240 5185 	movw	r1, #1413	; 0x585
 800d89a:	484e      	ldr	r0, [pc, #312]	; (800d9d4 <deserializePublish+0x170>)
 800d89c:	f004 fb76 	bl	8011f8c <__assert_func>
    assert( pPublishInfo != NULL );
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d106      	bne.n	800d8b4 <deserializePublish+0x50>
 800d8a6:	4b4d      	ldr	r3, [pc, #308]	; (800d9dc <deserializePublish+0x178>)
 800d8a8:	4a49      	ldr	r2, [pc, #292]	; (800d9d0 <deserializePublish+0x16c>)
 800d8aa:	f240 5186 	movw	r1, #1414	; 0x586
 800d8ae:	4849      	ldr	r0, [pc, #292]	; (800d9d4 <deserializePublish+0x170>)
 800d8b0:	f004 fb6c 	bl	8011f8c <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	685b      	ldr	r3, [r3, #4]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d106      	bne.n	800d8ca <deserializePublish+0x66>
 800d8bc:	4b48      	ldr	r3, [pc, #288]	; (800d9e0 <deserializePublish+0x17c>)
 800d8be:	4a44      	ldr	r2, [pc, #272]	; (800d9d0 <deserializePublish+0x16c>)
 800d8c0:	f240 5187 	movw	r1, #1415	; 0x587
 800d8c4:	4843      	ldr	r0, [pc, #268]	; (800d9d4 <deserializePublish+0x170>)
 800d8c6:	f004 fb61 	bl	8011f8c <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	781b      	ldrb	r3, [r3, #0]
 800d8d4:	f003 030f 	and.w	r3, r3, #15
 800d8d8:	b2db      	uxtb	r3, r3
 800d8da:	6879      	ldr	r1, [r7, #4]
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7ff fdaf 	bl	800d440 <processPublishFlags>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800d8e6:	7ffb      	ldrb	r3, [r7, #31]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d109      	bne.n	800d900 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	6898      	ldr	r0, [r3, #8]
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	2203      	movs	r2, #3
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	f7ff fd81 	bl	800d3fe <checkPublishRemainingLength>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800d900:	7ffb      	ldrb	r3, [r7, #31]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d118      	bne.n	800d938 <deserializePublish+0xd4>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	781b      	ldrb	r3, [r3, #0]
 800d90a:	021b      	lsls	r3, r3, #8
 800d90c:	b21a      	sxth	r2, r3
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	3301      	adds	r3, #1
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	b21b      	sxth	r3, r3
 800d916:	4313      	orrs	r3, r2
 800d918:	b21b      	sxth	r3, r3
 800d91a:	b29a      	uxth	r2, r3
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6898      	ldr	r0, [r3, #8]
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d92c:	3302      	adds	r3, #2
 800d92e:	461a      	mov	r2, r3
 800d930:	f7ff fd65 	bl	800d3fe <checkPublishRemainingLength>
 800d934:	4603      	mov	r3, r0
 800d936:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d938:	7ffb      	ldrb	r3, [r7, #31]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d123      	bne.n	800d986 <deserializePublish+0x122>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	1c9a      	adds	r2, r3, #2
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	685b      	ldr	r3, [r3, #4]
 800d94a:	687a      	ldr	r2, [r7, #4]
 800d94c:	8912      	ldrh	r2, [r2, #8]
 800d94e:	4413      	add	r3, r2
 800d950:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	781b      	ldrb	r3, [r3, #0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d015      	beq.n	800d986 <deserializePublish+0x122>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	021b      	lsls	r3, r3, #8
 800d960:	b21a      	sxth	r2, r3
 800d962:	69bb      	ldr	r3, [r7, #24]
 800d964:	3301      	adds	r3, #1
 800d966:	781b      	ldrb	r3, [r3, #0]
 800d968:	b21b      	sxth	r3, r3
 800d96a:	4313      	orrs	r3, r2
 800d96c:	b21b      	sxth	r3, r3
 800d96e:	b29a      	uxth	r2, r3
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800d974:	69bb      	ldr	r3, [r7, #24]
 800d976:	3302      	adds	r3, #2
 800d978:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	881b      	ldrh	r3, [r3, #0]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d101      	bne.n	800d986 <deserializePublish+0x122>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800d982:	2305      	movs	r3, #5
 800d984:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800d986:	7ffb      	ldrb	r3, [r7, #31]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d119      	bne.n	800d9c0 <deserializePublish+0x15c>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	689b      	ldr	r3, [r3, #8]
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	8912      	ldrh	r2, [r2, #8]
 800d994:	1a9b      	subs	r3, r3, r2
 800d996:	1e9a      	subs	r2, r3, #2
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	781b      	ldrb	r3, [r3, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d004      	beq.n	800d9ae <deserializePublish+0x14a>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	691b      	ldr	r3, [r3, #16]
 800d9a8:	1e9a      	subs	r2, r3, #2
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	691b      	ldr	r3, [r3, #16]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d001      	beq.n	800d9ba <deserializePublish+0x156>
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	e000      	b.n	800d9bc <deserializePublish+0x158>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	687a      	ldr	r2, [r7, #4]
 800d9be:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800d9c0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	3720      	adds	r7, #32
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd80      	pop	{r7, pc}
 800d9ca:	bf00      	nop
 800d9cc:	08017c0c 	.word	0x08017c0c
 800d9d0:	08018198 	.word	0x08018198
 800d9d4:	080178c8 	.word	0x080178c8
 800d9d8:	08017c24 	.word	0x08017c24
 800d9dc:	080178fc 	.word	0x080178fc
 800d9e0:	08017c38 	.word	0x08017c38

0800d9e4 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b084      	sub	sp, #16
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
 800d9ec:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d106      	bne.n	800da06 <deserializeSimpleAck+0x22>
 800d9f8:	4b18      	ldr	r3, [pc, #96]	; (800da5c <deserializeSimpleAck+0x78>)
 800d9fa:	4a19      	ldr	r2, [pc, #100]	; (800da60 <deserializeSimpleAck+0x7c>)
 800d9fc:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 800da00:	4818      	ldr	r0, [pc, #96]	; (800da64 <deserializeSimpleAck+0x80>)
 800da02:	f004 fac3 	bl	8011f8c <__assert_func>
    assert( pPacketIdentifier != NULL );
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d106      	bne.n	800da1a <deserializeSimpleAck+0x36>
 800da0c:	4b16      	ldr	r3, [pc, #88]	; (800da68 <deserializeSimpleAck+0x84>)
 800da0e:	4a14      	ldr	r2, [pc, #80]	; (800da60 <deserializeSimpleAck+0x7c>)
 800da10:	f240 51e1 	movw	r1, #1505	; 0x5e1
 800da14:	4813      	ldr	r0, [pc, #76]	; (800da64 <deserializeSimpleAck+0x80>)
 800da16:	f004 fab9 	bl	8011f8c <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	2b02      	cmp	r3, #2
 800da20:	d002      	beq.n	800da28 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800da22:	2305      	movs	r3, #5
 800da24:	73fb      	strb	r3, [r7, #15]
 800da26:	e014      	b.n	800da52 <deserializeSimpleAck+0x6e>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	685b      	ldr	r3, [r3, #4]
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	021b      	lsls	r3, r3, #8
 800da30:	b21a      	sxth	r2, r3
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	3301      	adds	r3, #1
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	b21b      	sxth	r3, r3
 800da3c:	4313      	orrs	r3, r2
 800da3e:	b21b      	sxth	r3, r3
 800da40:	b29a      	uxth	r2, r3
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	881b      	ldrh	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d101      	bne.n	800da52 <deserializeSimpleAck+0x6e>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800da4e:	2305      	movs	r3, #5
 800da50:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800da52:	7bfb      	ldrb	r3, [r7, #15]
}
 800da54:	4618      	mov	r0, r3
 800da56:	3710      	adds	r7, #16
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}
 800da5c:	08017c60 	.word	0x08017c60
 800da60:	080181ac 	.word	0x080181ac
 800da64:	080178c8 	.word	0x080178c8
 800da68:	08017bf0 	.word	0x08017bf0

0800da6c <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b084      	sub	sp, #16
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800da74:	2300      	movs	r3, #0
 800da76:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d106      	bne.n	800da8c <deserializePingresp+0x20>
 800da7e:	4b09      	ldr	r3, [pc, #36]	; (800daa4 <deserializePingresp+0x38>)
 800da80:	4a09      	ldr	r2, [pc, #36]	; (800daa8 <deserializePingresp+0x3c>)
 800da82:	f240 6104 	movw	r1, #1540	; 0x604
 800da86:	4809      	ldr	r0, [pc, #36]	; (800daac <deserializePingresp+0x40>)
 800da88:	f004 fa80 	bl	8011f8c <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d001      	beq.n	800da98 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800da94:	2305      	movs	r3, #5
 800da96:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800da98:	7bfb      	ldrb	r3, [r7, #15]
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3710      	adds	r7, #16
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	bf00      	nop
 800daa4:	08017c70 	.word	0x08017c70
 800daa8:	080181c4 	.word	0x080181c4
 800daac:	080178c8 	.word	0x080178c8

0800dab0 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b086      	sub	sp, #24
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	60f8      	str	r0, [r7, #12]
 800dab8:	60b9      	str	r1, [r7, #8]
 800daba:	607a      	str	r2, [r7, #4]
 800dabc:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800dac2:	2300      	movs	r3, #0
 800dac4:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	2210      	movs	r2, #16
 800daca:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	3301      	adds	r3, #1
 800dad0:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800dad2:	6839      	ldr	r1, [r7, #0]
 800dad4:	6938      	ldr	r0, [r7, #16]
 800dad6:	f7ff fa57 	bl	800cf88 <encodeRemainingLength>
 800dada:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800dadc:	2204      	movs	r2, #4
 800dade:	492f      	ldr	r1, [pc, #188]	; (800db9c <MQTT_SerializeConnectFixedHeader+0xec>)
 800dae0:	6938      	ldr	r0, [r7, #16]
 800dae2:	f7ff fa89 	bl	800cff8 <encodeString>
 800dae6:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800dae8:	693b      	ldr	r3, [r7, #16]
 800daea:	2204      	movs	r2, #4
 800daec:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	3301      	adds	r3, #1
 800daf2:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	781b      	ldrb	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d003      	beq.n	800db04 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800dafc:	7dfb      	ldrb	r3, [r7, #23]
 800dafe:	f043 0302 	orr.w	r3, r3, #2
 800db02:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	68db      	ldr	r3, [r3, #12]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d003      	beq.n	800db14 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800db0c:	7dfb      	ldrb	r3, [r7, #23]
 800db0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800db12:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	695b      	ldr	r3, [r3, #20]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d003      	beq.n	800db24 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800db1c:	7dfb      	ldrb	r3, [r7, #23]
 800db1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db22:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d01c      	beq.n	800db64 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800db2a:	7dfb      	ldrb	r3, [r7, #23]
 800db2c:	f043 0304 	orr.w	r3, r3, #4
 800db30:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	2b01      	cmp	r3, #1
 800db38:	d104      	bne.n	800db44 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800db3a:	7dfb      	ldrb	r3, [r7, #23]
 800db3c:	f043 0308 	orr.w	r3, r3, #8
 800db40:	75fb      	strb	r3, [r7, #23]
 800db42:	e007      	b.n	800db54 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	781b      	ldrb	r3, [r3, #0]
 800db48:	2b02      	cmp	r3, #2
 800db4a:	d103      	bne.n	800db54 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800db4c:	7dfb      	ldrb	r3, [r7, #23]
 800db4e:	f043 0310 	orr.w	r3, r3, #16
 800db52:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	785b      	ldrb	r3, [r3, #1]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d003      	beq.n	800db64 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800db5c:	7dfb      	ldrb	r3, [r7, #23]
 800db5e:	f043 0320 	orr.w	r3, r3, #32
 800db62:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800db64:	693b      	ldr	r3, [r7, #16]
 800db66:	7dfa      	ldrb	r2, [r7, #23]
 800db68:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800db6a:	693b      	ldr	r3, [r7, #16]
 800db6c:	3301      	adds	r3, #1
 800db6e:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	885b      	ldrh	r3, [r3, #2]
 800db74:	0a1b      	lsrs	r3, r3, #8
 800db76:	b29b      	uxth	r3, r3
 800db78:	b2da      	uxtb	r2, r3
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	885a      	ldrh	r2, [r3, #2]
 800db82:	693b      	ldr	r3, [r7, #16]
 800db84:	3301      	adds	r3, #1
 800db86:	b2d2      	uxtb	r2, r2
 800db88:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	3302      	adds	r3, #2
 800db8e:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800db90:	693b      	ldr	r3, [r7, #16]
}
 800db92:	4618      	mov	r0, r3
 800db94:	3718      	adds	r7, #24
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	08017c84 	.word	0x08017c84

0800dba0 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b088      	sub	sp, #32
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	60f8      	str	r0, [r7, #12]
 800dba8:	60b9      	str	r1, [r7, #8]
 800dbaa:	607a      	str	r2, [r7, #4]
 800dbac:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800dbb2:	230a      	movs	r3, #10
 800dbb4:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d005      	beq.n	800dbc8 <MQTT_GetConnectPacketSize+0x28>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d002      	beq.n	800dbc8 <MQTT_GetConnectPacketSize+0x28>
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d102      	bne.n	800dbce <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800dbc8:	2301      	movs	r3, #1
 800dbca:	77fb      	strb	r3, [r7, #31]
 800dbcc:	e04f      	b.n	800dc6e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) || ( pConnectInfo->pClientIdentifier == NULL ) )
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	891b      	ldrh	r3, [r3, #8]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d003      	beq.n	800dbde <MQTT_GetConnectPacketSize+0x3e>
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	685b      	ldr	r3, [r3, #4]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d102      	bne.n	800dbe4 <MQTT_GetConnectPacketSize+0x44>
    {
        LogError( ( "Mqtt_GetConnectPacketSize() client identifier must be set." ) );
        status = MQTTBadParameter;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	77fb      	strb	r3, [r7, #31]
 800dbe2:	e044      	b.n	800dc6e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d007      	beq.n	800dbfa <MQTT_GetConnectPacketSize+0x5a>
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	691b      	ldr	r3, [r3, #16]
 800dbee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbf2:	d302      	bcc.n	800dbfa <MQTT_GetConnectPacketSize+0x5a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	77fb      	strb	r3, [r7, #31]
 800dbf8:	e039      	b.n	800dc6e <MQTT_GetConnectPacketSize+0xce>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	891b      	ldrh	r3, [r3, #8]
 800dbfe:	461a      	mov	r2, r3
 800dc00:	69bb      	ldr	r3, [r7, #24]
 800dc02:	4413      	add	r3, r2
 800dc04:	3302      	adds	r3, #2
 800dc06:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d009      	beq.n	800dc22 <MQTT_GetConnectPacketSize+0x82>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	891b      	ldrh	r3, [r3, #8]
 800dc12:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800dc18:	441a      	add	r2, r3
 800dc1a:	69bb      	ldr	r3, [r7, #24]
 800dc1c:	4413      	add	r3, r2
 800dc1e:	3304      	adds	r3, #4
 800dc20:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	68db      	ldr	r3, [r3, #12]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d006      	beq.n	800dc38 <MQTT_GetConnectPacketSize+0x98>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	8a1b      	ldrh	r3, [r3, #16]
 800dc2e:	461a      	mov	r2, r3
 800dc30:	69bb      	ldr	r3, [r7, #24]
 800dc32:	4413      	add	r3, r2
 800dc34:	3302      	adds	r3, #2
 800dc36:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	695b      	ldr	r3, [r3, #20]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d006      	beq.n	800dc4e <MQTT_GetConnectPacketSize+0xae>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	8b1b      	ldrh	r3, [r3, #24]
 800dc44:	461a      	mov	r2, r3
 800dc46:	69bb      	ldr	r3, [r7, #24]
 800dc48:	4413      	add	r3, r2
 800dc4a:	3302      	adds	r3, #2
 800dc4c:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800dc4e:	69bb      	ldr	r3, [r7, #24]
 800dc50:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800dc52:	69b8      	ldr	r0, [r7, #24]
 800dc54:	f7ff f977 	bl	800cf46 <remainingLengthEncodedSize>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	69ba      	ldr	r2, [r7, #24]
 800dc5e:	4413      	add	r3, r2
 800dc60:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	697a      	ldr	r2, [r7, #20]
 800dc66:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	69ba      	ldr	r2, [r7, #24]
 800dc6c:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800dc6e:	7ffb      	ldrb	r3, [r7, #31]
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	3720      	adds	r7, #32
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bd80      	pop	{r7, pc}

0800dc78 <MQTT_GetSubscribePacketSize>:

MQTTStatus_t MQTT_GetSubscribePacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                          size_t subscriptionCount,
                                          size_t * pRemainingLength,
                                          size_t * pPacketSize )
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b088      	sub	sp, #32
 800dc7c:	af02      	add	r7, sp, #8
 800dc7e:	60f8      	str	r0, [r7, #12]
 800dc80:	60b9      	str	r1, [r7, #8]
 800dc82:	607a      	str	r2, [r7, #4]
 800dc84:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800dc86:	2300      	movs	r3, #0
 800dc88:	75fb      	strb	r3, [r7, #23]

    /* Validate parameters. */
    if( ( pSubscriptionList == NULL ) || ( pRemainingLength == NULL ) ||
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d005      	beq.n	800dc9c <MQTT_GetSubscribePacketSize+0x24>
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d002      	beq.n	800dc9c <MQTT_GetSubscribePacketSize+0x24>
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d102      	bne.n	800dca2 <MQTT_GetSubscribePacketSize+0x2a>
        LogError( ( "Argument cannot be NULL: pSubscriptionList=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pSubscriptionList,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	75fb      	strb	r3, [r7, #23]
 800dca0:	e00f      	b.n	800dcc2 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else if( subscriptionCount == 0U )
 800dca2:	68bb      	ldr	r3, [r7, #8]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d102      	bne.n	800dcae <MQTT_GetSubscribePacketSize+0x36>
    {
        LogError( ( "subscriptionCount is 0." ) );
        status = MQTTBadParameter;
 800dca8:	2301      	movs	r3, #1
 800dcaa:	75fb      	strb	r3, [r7, #23]
 800dcac:	e009      	b.n	800dcc2 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else
    {
        /* Calculate the MQTT SUBSCRIBE packet size. */
        status = calculateSubscriptionPacketSize( pSubscriptionList,
 800dcae:	2300      	movs	r3, #0
 800dcb0:	9300      	str	r3, [sp, #0]
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	68b9      	ldr	r1, [r7, #8]
 800dcb8:	68f8      	ldr	r0, [r7, #12]
 800dcba:	f7ff fca3 	bl	800d604 <calculateSubscriptionPacketSize>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	75fb      	strb	r3, [r7, #23]
                                                  pRemainingLength,
                                                  pPacketSize,
                                                  MQTT_SUBSCRIBE );
    }

    return status;
 800dcc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3718      	adds	r7, #24
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <MQTT_SerializeSubscribeHeader>:
/*-----------------------------------------------------------*/

uint8_t * MQTT_SerializeSubscribeHeader( size_t remainingLength,
                                         uint8_t * pIndex,
                                         uint16_t packetId )
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b086      	sub	sp, #24
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	60f8      	str	r0, [r7, #12]
 800dcd4:	60b9      	str	r1, [r7, #8]
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIterator = pIndex;
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	617b      	str	r3, [r7, #20]

    /* The first byte in SUBSCRIBE is the packet type. */
    *pIterator = MQTT_PACKET_TYPE_SUBSCRIBE;
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	2282      	movs	r2, #130	; 0x82
 800dce2:	701a      	strb	r2, [r3, #0]
    pIterator++;
 800dce4:	697b      	ldr	r3, [r7, #20]
 800dce6:	3301      	adds	r3, #1
 800dce8:	617b      	str	r3, [r7, #20]

    /* Encode the "Remaining length" starting from the second byte. */
    pIterator = encodeRemainingLength( pIterator, remainingLength );
 800dcea:	68f9      	ldr	r1, [r7, #12]
 800dcec:	6978      	ldr	r0, [r7, #20]
 800dcee:	f7ff f94b 	bl	800cf88 <encodeRemainingLength>
 800dcf2:	6178      	str	r0, [r7, #20]

    /* Place the packet identifier into the SUBSCRIBE packet. */
    pIterator[ 0 ] = UINT16_HIGH_BYTE( packetId );
 800dcf4:	88fb      	ldrh	r3, [r7, #6]
 800dcf6:	0a1b      	lsrs	r3, r3, #8
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	b2da      	uxtb	r2, r3
 800dcfc:	697b      	ldr	r3, [r7, #20]
 800dcfe:	701a      	strb	r2, [r3, #0]
    pIterator[ 1 ] = UINT16_LOW_BYTE( packetId );
 800dd00:	697b      	ldr	r3, [r7, #20]
 800dd02:	3301      	adds	r3, #1
 800dd04:	88fa      	ldrh	r2, [r7, #6]
 800dd06:	b2d2      	uxtb	r2, r2
 800dd08:	701a      	strb	r2, [r3, #0]
    /* Advance the pointer. */
    pIterator = &pIterator[ 2 ];
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	3302      	adds	r3, #2
 800dd0e:	617b      	str	r3, [r7, #20]

    return pIterator;
 800dd10:	697b      	ldr	r3, [r7, #20]
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	3718      	adds	r7, #24
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bd80      	pop	{r7, pc}

0800dd1a <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800dd1a:	b580      	push	{r7, lr}
 800dd1c:	b086      	sub	sp, #24
 800dd1e:	af00      	add	r7, sp, #0
 800dd20:	60f8      	str	r0, [r7, #12]
 800dd22:	60b9      	str	r1, [r7, #8]
 800dd24:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dd26:	2300      	movs	r3, #0
 800dd28:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d005      	beq.n	800dd3c <MQTT_GetPublishPacketSize+0x22>
 800dd30:	68bb      	ldr	r3, [r7, #8]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d002      	beq.n	800dd3c <MQTT_GetPublishPacketSize+0x22>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d102      	bne.n	800dd42 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	75fb      	strb	r3, [r7, #23]
 800dd40:	e017      	b.n	800dd72 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d003      	beq.n	800dd52 <MQTT_GetPublishPacketSize+0x38>
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	891b      	ldrh	r3, [r3, #8]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d102      	bne.n	800dd58 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800dd52:	2301      	movs	r3, #1
 800dd54:	75fb      	strb	r3, [r7, #23]
 800dd56:	e00c      	b.n	800dd72 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800dd58:	687a      	ldr	r2, [r7, #4]
 800dd5a:	68b9      	ldr	r1, [r7, #8]
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	f7ff f98b 	bl	800d078 <calculatePublishPacketSize>
 800dd62:	4603      	mov	r3, r0
 800dd64:	f083 0301 	eor.w	r3, r3, #1
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d001      	beq.n	800dd72 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800dd6e:	2301      	movs	r3, #1
 800dd70:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800dd72:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3718      	adds	r7, #24
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}

0800dd7c <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b085      	sub	sp, #20
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	460b      	mov	r3, r1
 800dd86:	70fb      	strb	r3, [r7, #3]
 800dd88:	4613      	mov	r3, r2
 800dd8a:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d102      	bne.n	800dd9c <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800dd96:	2301      	movs	r3, #1
 800dd98:	73fb      	strb	r3, [r7, #15]
 800dd9a:	e03b      	b.n	800de14 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d102      	bne.n	800ddaa <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800dda4:	2301      	movs	r3, #1
 800dda6:	73fb      	strb	r3, [r7, #15]
 800dda8:	e034      	b.n	800de14 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	2b03      	cmp	r3, #3
 800ddb0:	d802      	bhi.n	800ddb8 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800ddb2:	2302      	movs	r3, #2
 800ddb4:	73fb      	strb	r3, [r7, #15]
 800ddb6:	e02d      	b.n	800de14 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800ddb8:	883b      	ldrh	r3, [r7, #0]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d102      	bne.n	800ddc4 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	73fb      	strb	r3, [r7, #15]
 800ddc2:	e027      	b.n	800de14 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800ddc4:	78fb      	ldrb	r3, [r7, #3]
 800ddc6:	2b70      	cmp	r3, #112	; 0x70
 800ddc8:	d009      	beq.n	800ddde <MQTT_SerializeAck+0x62>
 800ddca:	2b70      	cmp	r3, #112	; 0x70
 800ddcc:	dc1f      	bgt.n	800de0e <MQTT_SerializeAck+0x92>
 800ddce:	2b62      	cmp	r3, #98	; 0x62
 800ddd0:	d005      	beq.n	800ddde <MQTT_SerializeAck+0x62>
 800ddd2:	2b62      	cmp	r3, #98	; 0x62
 800ddd4:	dc1b      	bgt.n	800de0e <MQTT_SerializeAck+0x92>
 800ddd6:	2b40      	cmp	r3, #64	; 0x40
 800ddd8:	d001      	beq.n	800ddde <MQTT_SerializeAck+0x62>
 800ddda:	2b50      	cmp	r3, #80	; 0x50
 800dddc:	d117      	bne.n	800de0e <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	78fa      	ldrb	r2, [r7, #3]
 800dde4:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	3301      	adds	r3, #1
 800ddec:	2202      	movs	r2, #2
 800ddee:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800ddf0:	883b      	ldrh	r3, [r7, #0]
 800ddf2:	0a1b      	lsrs	r3, r3, #8
 800ddf4:	b29a      	uxth	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	3302      	adds	r3, #2
 800ddfc:	b2d2      	uxtb	r2, r2
 800ddfe:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	3303      	adds	r3, #3
 800de06:	883a      	ldrh	r2, [r7, #0]
 800de08:	b2d2      	uxtb	r2, r2
 800de0a:	701a      	strb	r2, [r3, #0]
                break;
 800de0c:	e002      	b.n	800de14 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800de0e:	2301      	movs	r3, #1
 800de10:	73fb      	strb	r3, [r7, #15]
                break;
 800de12:	bf00      	nop
        }
    }

    return status;
 800de14:	7bfb      	ldrb	r3, [r7, #15]
}
 800de16:	4618      	mov	r0, r3
 800de18:	3714      	adds	r7, #20
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr

0800de22 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800de22:	b480      	push	{r7}
 800de24:	b085      	sub	sp, #20
 800de26:	af00      	add	r7, sp, #0
 800de28:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800de2a:	2300      	movs	r3, #0
 800de2c:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d102      	bne.n	800de3a <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800de34:	2301      	movs	r3, #1
 800de36:	73fb      	strb	r3, [r7, #15]
 800de38:	e002      	b.n	800de40 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2202      	movs	r2, #2
 800de3e:	601a      	str	r2, [r3, #0]
    }

    return status;
 800de40:	7bfb      	ldrb	r3, [r7, #15]
}
 800de42:	4618      	mov	r0, r3
 800de44:	3714      	adds	r7, #20
 800de46:	46bd      	mov	sp, r7
 800de48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4c:	4770      	bx	lr

0800de4e <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800de4e:	b480      	push	{r7}
 800de50:	b085      	sub	sp, #20
 800de52:	af00      	add	r7, sp, #0
 800de54:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800de56:	2300      	movs	r3, #0
 800de58:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d102      	bne.n	800de66 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800de60:	2301      	movs	r3, #1
 800de62:	73fb      	strb	r3, [r7, #15]
 800de64:	e005      	b.n	800de72 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d101      	bne.n	800de72 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800de6e:	2301      	movs	r3, #1
 800de70:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800de72:	7bfb      	ldrb	r3, [r7, #15]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d105      	bne.n	800de84 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	d801      	bhi.n	800de84 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800de80:	2302      	movs	r3, #2
 800de82:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800de84:	7bfb      	ldrb	r3, [r7, #15]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d108      	bne.n	800de9c <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	22c0      	movs	r2, #192	; 0xc0
 800de90:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	3301      	adds	r3, #1
 800de98:	2200      	movs	r2, #0
 800de9a:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800de9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3714      	adds	r7, #20
 800dea2:	46bd      	mov	sp, r7
 800dea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea8:	4770      	bx	lr

0800deaa <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800deaa:	b580      	push	{r7, lr}
 800deac:	b086      	sub	sp, #24
 800deae:	af00      	add	r7, sp, #0
 800deb0:	60f8      	str	r0, [r7, #12]
 800deb2:	60b9      	str	r1, [r7, #8]
 800deb4:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800deb6:	2300      	movs	r3, #0
 800deb8:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d005      	beq.n	800decc <MQTT_DeserializePublish+0x22>
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d002      	beq.n	800decc <MQTT_DeserializePublish+0x22>
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d102      	bne.n	800ded2 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800decc:	2301      	movs	r3, #1
 800dece:	75fb      	strb	r3, [r7, #23]
 800ded0:	e016      	b.n	800df00 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800deda:	2b30      	cmp	r3, #48	; 0x30
 800dedc:	d002      	beq.n	800dee4 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800dede:	2301      	movs	r3, #1
 800dee0:	75fb      	strb	r3, [r7, #23]
 800dee2:	e00d      	b.n	800df00 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	685b      	ldr	r3, [r3, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d102      	bne.n	800def2 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800deec:	2301      	movs	r3, #1
 800deee:	75fb      	strb	r3, [r7, #23]
 800def0:	e006      	b.n	800df00 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800def2:	687a      	ldr	r2, [r7, #4]
 800def4:	68b9      	ldr	r1, [r7, #8]
 800def6:	68f8      	ldr	r0, [r7, #12]
 800def8:	f7ff fcb4 	bl	800d864 <deserializePublish>
 800defc:	4603      	mov	r3, r0
 800defe:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800df00:	7dfb      	ldrb	r3, [r7, #23]
}
 800df02:	4618      	mov	r0, r3
 800df04:	3718      	adds	r7, #24
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}

0800df0a <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800df0a:	b580      	push	{r7, lr}
 800df0c:	b086      	sub	sp, #24
 800df0e:	af00      	add	r7, sp, #0
 800df10:	60f8      	str	r0, [r7, #12]
 800df12:	60b9      	str	r1, [r7, #8]
 800df14:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800df16:	2300      	movs	r3, #0
 800df18:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d102      	bne.n	800df26 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800df20:	2301      	movs	r3, #1
 800df22:	75fb      	strb	r3, [r7, #23]
 800df24:	e05f      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d10a      	bne.n	800df42 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800df30:	2b20      	cmp	r3, #32
 800df32:	d006      	beq.n	800df42 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800df38:	2bd0      	cmp	r3, #208	; 0xd0
 800df3a:	d002      	beq.n	800df42 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800df3c:	2301      	movs	r3, #1
 800df3e:	75fb      	strb	r3, [r7, #23]
 800df40:	e051      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d106      	bne.n	800df56 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800df4c:	2b20      	cmp	r3, #32
 800df4e:	d102      	bne.n	800df56 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800df50:	2301      	movs	r3, #1
 800df52:	75fb      	strb	r3, [r7, #23]
 800df54:	e047      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	685b      	ldr	r3, [r3, #4]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d106      	bne.n	800df6c <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800df62:	2bd0      	cmp	r3, #208	; 0xd0
 800df64:	d002      	beq.n	800df6c <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800df66:	2301      	movs	r3, #1
 800df68:	75fb      	strb	r3, [r7, #23]
 800df6a:	e03c      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	2bd0      	cmp	r3, #208	; 0xd0
 800df72:	d028      	beq.n	800dfc6 <MQTT_DeserializeAck+0xbc>
 800df74:	2bd0      	cmp	r3, #208	; 0xd0
 800df76:	dc33      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800df78:	2bb0      	cmp	r3, #176	; 0xb0
 800df7a:	d02a      	beq.n	800dfd2 <MQTT_DeserializeAck+0xc8>
 800df7c:	2bb0      	cmp	r3, #176	; 0xb0
 800df7e:	dc2f      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800df80:	2b90      	cmp	r3, #144	; 0x90
 800df82:	d019      	beq.n	800dfb8 <MQTT_DeserializeAck+0xae>
 800df84:	2b90      	cmp	r3, #144	; 0x90
 800df86:	dc2b      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800df88:	2b70      	cmp	r3, #112	; 0x70
 800df8a:	d022      	beq.n	800dfd2 <MQTT_DeserializeAck+0xc8>
 800df8c:	2b70      	cmp	r3, #112	; 0x70
 800df8e:	dc27      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800df90:	2b62      	cmp	r3, #98	; 0x62
 800df92:	d01e      	beq.n	800dfd2 <MQTT_DeserializeAck+0xc8>
 800df94:	2b62      	cmp	r3, #98	; 0x62
 800df96:	dc23      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800df98:	2b50      	cmp	r3, #80	; 0x50
 800df9a:	d01a      	beq.n	800dfd2 <MQTT_DeserializeAck+0xc8>
 800df9c:	2b50      	cmp	r3, #80	; 0x50
 800df9e:	dc1f      	bgt.n	800dfe0 <MQTT_DeserializeAck+0xd6>
 800dfa0:	2b20      	cmp	r3, #32
 800dfa2:	d002      	beq.n	800dfaa <MQTT_DeserializeAck+0xa0>
 800dfa4:	2b40      	cmp	r3, #64	; 0x40
 800dfa6:	d014      	beq.n	800dfd2 <MQTT_DeserializeAck+0xc8>
 800dfa8:	e01a      	b.n	800dfe0 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800dfaa:	6879      	ldr	r1, [r7, #4]
 800dfac:	68f8      	ldr	r0, [r7, #12]
 800dfae:	f7ff fabf 	bl	800d530 <deserializeConnack>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	75fb      	strb	r3, [r7, #23]
                break;
 800dfb6:	e016      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800dfb8:	68b9      	ldr	r1, [r7, #8]
 800dfba:	68f8      	ldr	r0, [r7, #12]
 800dfbc:	f7ff fbfe 	bl	800d7bc <deserializeSuback>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	75fb      	strb	r3, [r7, #23]
                break;
 800dfc4:	e00f      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800dfc6:	68f8      	ldr	r0, [r7, #12]
 800dfc8:	f7ff fd50 	bl	800da6c <deserializePingresp>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	75fb      	strb	r3, [r7, #23]
                break;
 800dfd0:	e009      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800dfd2:	68b9      	ldr	r1, [r7, #8]
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f7ff fd05 	bl	800d9e4 <deserializeSimpleAck>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	75fb      	strb	r3, [r7, #23]
                break;
 800dfde:	e002      	b.n	800dfe6 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800dfe0:	2305      	movs	r3, #5
 800dfe2:	75fb      	strb	r3, [r7, #23]
                break;
 800dfe4:	bf00      	nop
        }
    }

    return status;
 800dfe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3718      	adds	r7, #24
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}

0800dff0 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b086      	sub	sp, #24
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	60f8      	str	r0, [r7, #12]
 800dff8:	60b9      	str	r1, [r7, #8]
 800dffa:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dffc:	2300      	movs	r3, #0
 800dffe:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800e000:	2300      	movs	r3, #0
 800e002:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d102      	bne.n	800e010 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800e00a:	2301      	movs	r3, #1
 800e00c:	75fb      	strb	r3, [r7, #23]
 800e00e:	e005      	b.n	800e01c <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800e010:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	2201      	movs	r2, #1
 800e016:	68b8      	ldr	r0, [r7, #8]
 800e018:	4798      	blx	r3
 800e01a:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800e01c:	693b      	ldr	r3, [r7, #16]
 800e01e:	2b01      	cmp	r3, #1
 800e020:	d119      	bne.n	800e056 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	4618      	mov	r0, r3
 800e028:	f7ff f9aa 	bl	800d380 <incomingPacketValid>
 800e02c:	4603      	mov	r3, r0
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d00e      	beq.n	800e050 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800e032:	68b9      	ldr	r1, [r7, #8]
 800e034:	68f8      	ldr	r0, [r7, #12]
 800e036:	f7ff f8f0 	bl	800d21a <getRemainingLength>
 800e03a:	4602      	mov	r2, r0
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	689b      	ldr	r3, [r3, #8]
 800e044:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e048:	d113      	bne.n	800e072 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800e04a:	2305      	movs	r3, #5
 800e04c:	75fb      	strb	r3, [r7, #23]
 800e04e:	e010      	b.n	800e072 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800e050:	2305      	movs	r3, #5
 800e052:	75fb      	strb	r3, [r7, #23]
 800e054:	e00d      	b.n	800e072 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800e056:	7dfb      	ldrb	r3, [r7, #23]
 800e058:	2b01      	cmp	r3, #1
 800e05a:	d005      	beq.n	800e068 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d102      	bne.n	800e068 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800e062:	2307      	movs	r3, #7
 800e064:	75fb      	strb	r3, [r7, #23]
 800e066:	e004      	b.n	800e072 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800e068:	7dfb      	ldrb	r3, [r7, #23]
 800e06a:	2b01      	cmp	r3, #1
 800e06c:	d001      	beq.n	800e072 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800e06e:	2304      	movs	r3, #4
 800e070:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800e072:	7dfb      	ldrb	r3, [r7, #23]
}
 800e074:	4618      	mov	r0, r3
 800e076:	3718      	adds	r7, #24
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b086      	sub	sp, #24
 800e080:	af00      	add	r7, sp, #0
 800e082:	60f8      	str	r0, [r7, #12]
 800e084:	60b9      	str	r1, [r7, #8]
 800e086:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e088:	2300      	movs	r3, #0
 800e08a:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d102      	bne.n	800e098 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800e092:	2301      	movs	r3, #1
 800e094:	75fb      	strb	r3, [r7, #23]
 800e096:	e016      	b.n	800e0c6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d102      	bne.n	800e0a4 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800e09e:	2301      	movs	r3, #1
 800e0a0:	75fb      	strb	r3, [r7, #23]
 800e0a2:	e010      	b.n	800e0c6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d102      	bne.n	800e0b0 <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	75fb      	strb	r3, [r7, #23]
 800e0ae:	e00a      	b.n	800e0c6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d102      	bne.n	800e0be <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800e0b8:	2307      	movs	r3, #7
 800e0ba:	75fb      	strb	r3, [r7, #23]
 800e0bc:	e003      	b.n	800e0c6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	781a      	ldrb	r2, [r3, #0]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800e0c6:	7dfb      	ldrb	r3, [r7, #23]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d111      	bne.n	800e0f0 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	781b      	ldrb	r3, [r3, #0]
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7ff f955 	bl	800d380 <incomingPacketValid>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d007      	beq.n	800e0ec <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800e0dc:	687a      	ldr	r2, [r7, #4]
 800e0de:	68b9      	ldr	r1, [r7, #8]
 800e0e0:	68f8      	ldr	r0, [r7, #12]
 800e0e2:	f7ff f8ee 	bl	800d2c2 <processRemainingLength>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	75fb      	strb	r3, [r7, #23]
 800e0ea:	e001      	b.n	800e0f0 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800e0ec:	2305      	movs	r3, #5
 800e0ee:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800e0f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3718      	adds	r7, #24
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}
	...

0800e0fc <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800e0fc:	b490      	push	{r4, r7}
 800e0fe:	b084      	sub	sp, #16
 800e100:	af00      	add	r7, sp, #0
 800e102:	4604      	mov	r4, r0
 800e104:	4608      	mov	r0, r1
 800e106:	4611      	mov	r1, r2
 800e108:	461a      	mov	r2, r3
 800e10a:	4623      	mov	r3, r4
 800e10c:	71fb      	strb	r3, [r7, #7]
 800e10e:	4603      	mov	r3, r0
 800e110:	71bb      	strb	r3, [r7, #6]
 800e112:	460b      	mov	r3, r1
 800e114:	717b      	strb	r3, [r7, #5]
 800e116:	4613      	mov	r3, r2
 800e118:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800e11a:	2300      	movs	r3, #0
 800e11c:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800e11e:	79fb      	ldrb	r3, [r7, #7]
 800e120:	2b07      	cmp	r3, #7
 800e122:	d848      	bhi.n	800e1b6 <validateTransitionPublish+0xba>
 800e124:	a201      	add	r2, pc, #4	; (adr r2, 800e12c <validateTransitionPublish+0x30>)
 800e126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e12a:	bf00      	nop
 800e12c:	0800e14d 	.word	0x0800e14d
 800e130:	0800e171 	.word	0x0800e171
 800e134:	0800e1b7 	.word	0x0800e1b7
 800e138:	0800e1b7 	.word	0x0800e1b7
 800e13c:	0800e1b7 	.word	0x0800e1b7
 800e140:	0800e1b7 	.word	0x0800e1b7
 800e144:	0800e19b 	.word	0x0800e19b
 800e148:	0800e1a9 	.word	0x0800e1a9
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800e14c:	797b      	ldrb	r3, [r7, #5]
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d133      	bne.n	800e1ba <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800e152:	79bb      	ldrb	r3, [r7, #6]
 800e154:	2b02      	cmp	r3, #2
 800e156:	d002      	beq.n	800e15e <validateTransitionPublish+0x62>
 800e158:	79bb      	ldrb	r3, [r7, #6]
 800e15a:	2b03      	cmp	r3, #3
 800e15c:	d101      	bne.n	800e162 <validateTransitionPublish+0x66>
 800e15e:	2301      	movs	r3, #1
 800e160:	e000      	b.n	800e164 <validateTransitionPublish+0x68>
 800e162:	2300      	movs	r3, #0
 800e164:	73fb      	strb	r3, [r7, #15]
 800e166:	7bfb      	ldrb	r3, [r7, #15]
 800e168:	f003 0301 	and.w	r3, r3, #1
 800e16c:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800e16e:	e024      	b.n	800e1ba <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800e170:	793b      	ldrb	r3, [r7, #4]
 800e172:	2b01      	cmp	r3, #1
 800e174:	d002      	beq.n	800e17c <validateTransitionPublish+0x80>
 800e176:	2b02      	cmp	r3, #2
 800e178:	d007      	beq.n	800e18a <validateTransitionPublish+0x8e>
                    break;

                case MQTTQoS0:
                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800e17a:	e00d      	b.n	800e198 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800e17c:	79bb      	ldrb	r3, [r7, #6]
 800e17e:	2b06      	cmp	r3, #6
 800e180:	bf0c      	ite	eq
 800e182:	2301      	moveq	r3, #1
 800e184:	2300      	movne	r3, #0
 800e186:	73fb      	strb	r3, [r7, #15]
                    break;
 800e188:	e006      	b.n	800e198 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800e18a:	79bb      	ldrb	r3, [r7, #6]
 800e18c:	2b07      	cmp	r3, #7
 800e18e:	bf0c      	ite	eq
 800e190:	2301      	moveq	r3, #1
 800e192:	2300      	movne	r3, #0
 800e194:	73fb      	strb	r3, [r7, #15]
                    break;
 800e196:	bf00      	nop
            }

            break;
 800e198:	e010      	b.n	800e1bc <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800e19a:	79bb      	ldrb	r3, [r7, #6]
 800e19c:	2b06      	cmp	r3, #6
 800e19e:	bf0c      	ite	eq
 800e1a0:	2301      	moveq	r3, #1
 800e1a2:	2300      	movne	r3, #0
 800e1a4:	73fb      	strb	r3, [r7, #15]

            break;
 800e1a6:	e009      	b.n	800e1bc <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800e1a8:	79bb      	ldrb	r3, [r7, #6]
 800e1aa:	2b07      	cmp	r3, #7
 800e1ac:	bf0c      	ite	eq
 800e1ae:	2301      	moveq	r3, #1
 800e1b0:	2300      	movne	r3, #0
 800e1b2:	73fb      	strb	r3, [r7, #15]

            break;
 800e1b4:	e002      	b.n	800e1bc <validateTransitionPublish+0xc0>
        case MQTTPubRelPending:
        case MQTTPubRelSend:
        case MQTTPublishDone:
        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800e1b6:	bf00      	nop
 800e1b8:	e000      	b.n	800e1bc <validateTransitionPublish+0xc0>
            break;
 800e1ba:	bf00      	nop
    }

    return isValid;
 800e1bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3710      	adds	r7, #16
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bc90      	pop	{r4, r7}
 800e1c6:	4770      	bx	lr

0800e1c8 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b085      	sub	sp, #20
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	460a      	mov	r2, r1
 800e1d2:	71fb      	strb	r3, [r7, #7]
 800e1d4:	4613      	mov	r3, r2
 800e1d6:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800e1d8:	2300      	movs	r3, #0
 800e1da:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800e1dc:	79fb      	ldrb	r3, [r7, #7]
 800e1de:	3b02      	subs	r3, #2
 800e1e0:	2b07      	cmp	r3, #7
 800e1e2:	d85c      	bhi.n	800e29e <validateTransitionAck+0xd6>
 800e1e4:	a201      	add	r2, pc, #4	; (adr r2, 800e1ec <validateTransitionAck+0x24>)
 800e1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ea:	bf00      	nop
 800e1ec:	0800e20d 	.word	0x0800e20d
 800e1f0:	0800e21b 	.word	0x0800e21b
 800e1f4:	0800e273 	.word	0x0800e273
 800e1f8:	0800e247 	.word	0x0800e247
 800e1fc:	0800e20d 	.word	0x0800e20d
 800e200:	0800e265 	.word	0x0800e265
 800e204:	0800e229 	.word	0x0800e229
 800e208:	0800e281 	.word	0x0800e281
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800e20c:	79bb      	ldrb	r3, [r7, #6]
 800e20e:	2b0a      	cmp	r3, #10
 800e210:	bf0c      	ite	eq
 800e212:	2301      	moveq	r3, #1
 800e214:	2300      	movne	r3, #0
 800e216:	73fb      	strb	r3, [r7, #15]
            break;
 800e218:	e042      	b.n	800e2a0 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800e21a:	79bb      	ldrb	r3, [r7, #6]
 800e21c:	2b08      	cmp	r3, #8
 800e21e:	bf0c      	ite	eq
 800e220:	2301      	moveq	r3, #1
 800e222:	2300      	movne	r3, #0
 800e224:	73fb      	strb	r3, [r7, #15]
            break;
 800e226:	e03b      	b.n	800e2a0 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800e228:	79bb      	ldrb	r3, [r7, #6]
 800e22a:	2b05      	cmp	r3, #5
 800e22c:	d002      	beq.n	800e234 <validateTransitionAck+0x6c>
 800e22e:	79bb      	ldrb	r3, [r7, #6]
 800e230:	2b08      	cmp	r3, #8
 800e232:	d101      	bne.n	800e238 <validateTransitionAck+0x70>
 800e234:	2301      	movs	r3, #1
 800e236:	e000      	b.n	800e23a <validateTransitionAck+0x72>
 800e238:	2300      	movs	r3, #0
 800e23a:	73fb      	strb	r3, [r7, #15]
 800e23c:	7bfb      	ldrb	r3, [r7, #15]
 800e23e:	f003 0301 	and.w	r3, r3, #1
 800e242:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800e244:	e02c      	b.n	800e2a0 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800e246:	79bb      	ldrb	r3, [r7, #6]
 800e248:	2b0a      	cmp	r3, #10
 800e24a:	d002      	beq.n	800e252 <validateTransitionAck+0x8a>
 800e24c:	79bb      	ldrb	r3, [r7, #6]
 800e24e:	2b05      	cmp	r3, #5
 800e250:	d101      	bne.n	800e256 <validateTransitionAck+0x8e>
 800e252:	2301      	movs	r3, #1
 800e254:	e000      	b.n	800e258 <validateTransitionAck+0x90>
 800e256:	2300      	movs	r3, #0
 800e258:	73fb      	strb	r3, [r7, #15]
 800e25a:	7bfb      	ldrb	r3, [r7, #15]
 800e25c:	f003 0301 	and.w	r3, r3, #1
 800e260:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800e262:	e01d      	b.n	800e2a0 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800e264:	79bb      	ldrb	r3, [r7, #6]
 800e266:	2b04      	cmp	r3, #4
 800e268:	bf0c      	ite	eq
 800e26a:	2301      	moveq	r3, #1
 800e26c:	2300      	movne	r3, #0
 800e26e:	73fb      	strb	r3, [r7, #15]
            break;
 800e270:	e016      	b.n	800e2a0 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800e272:	79bb      	ldrb	r3, [r7, #6]
 800e274:	2b09      	cmp	r3, #9
 800e276:	bf0c      	ite	eq
 800e278:	2301      	moveq	r3, #1
 800e27a:	2300      	movne	r3, #0
 800e27c:	73fb      	strb	r3, [r7, #15]
            break;
 800e27e:	e00f      	b.n	800e2a0 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800e280:	79bb      	ldrb	r3, [r7, #6]
 800e282:	2b0a      	cmp	r3, #10
 800e284:	d002      	beq.n	800e28c <validateTransitionAck+0xc4>
 800e286:	79bb      	ldrb	r3, [r7, #6]
 800e288:	2b09      	cmp	r3, #9
 800e28a:	d101      	bne.n	800e290 <validateTransitionAck+0xc8>
 800e28c:	2301      	movs	r3, #1
 800e28e:	e000      	b.n	800e292 <validateTransitionAck+0xca>
 800e290:	2300      	movs	r3, #0
 800e292:	73fb      	strb	r3, [r7, #15]
 800e294:	7bfb      	ldrb	r3, [r7, #15]
 800e296:	f003 0301 	and.w	r3, r3, #1
 800e29a:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800e29c:	e000      	b.n	800e2a0 <validateTransitionAck+0xd8>
        /* If an ack was sent/received we shouldn't have been in this state. */
        case MQTTStateNull:
        /* If an ack was sent/received the record should exist. */
        default:
            /* Invalid. */
            break;
 800e29e:	bf00      	nop
    }

    return isValid;
 800e2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	3714      	adds	r7, #20
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop

0800e2b0 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b085      	sub	sp, #20
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	460a      	mov	r2, r1
 800e2ba:	71fb      	strb	r3, [r7, #7]
 800e2bc:	4613      	mov	r3, r2
 800e2be:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800e2c4:	79fb      	ldrb	r3, [r7, #7]
 800e2c6:	2b03      	cmp	r3, #3
 800e2c8:	d009      	beq.n	800e2de <isPublishOutgoing+0x2e>
 800e2ca:	2b03      	cmp	r3, #3
 800e2cc:	dc15      	bgt.n	800e2fa <isPublishOutgoing+0x4a>
 800e2ce:	2b01      	cmp	r3, #1
 800e2d0:	dc02      	bgt.n	800e2d8 <isPublishOutgoing+0x28>
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	da03      	bge.n	800e2de <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800e2d6:	e010      	b.n	800e2fa <isPublishOutgoing+0x4a>
    switch( packetType )
 800e2d8:	2b02      	cmp	r3, #2
 800e2da:	d007      	beq.n	800e2ec <isPublishOutgoing+0x3c>
            break;
 800e2dc:	e00d      	b.n	800e2fa <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800e2de:	79bb      	ldrb	r3, [r7, #6]
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	bf0c      	ite	eq
 800e2e4:	2301      	moveq	r3, #1
 800e2e6:	2300      	movne	r3, #0
 800e2e8:	73fb      	strb	r3, [r7, #15]
            break;
 800e2ea:	e007      	b.n	800e2fc <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800e2ec:	79bb      	ldrb	r3, [r7, #6]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	bf0c      	ite	eq
 800e2f2:	2301      	moveq	r3, #1
 800e2f4:	2300      	movne	r3, #0
 800e2f6:	73fb      	strb	r3, [r7, #15]
            break;
 800e2f8:	e000      	b.n	800e2fc <isPublishOutgoing+0x4c>
            break;
 800e2fa:	bf00      	nop
    }

    return isOutgoing;
 800e2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	3714      	adds	r7, #20
 800e302:	46bd      	mov	sp, r7
 800e304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e308:	4770      	bx	lr
	...

0800e30c <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b086      	sub	sp, #24
 800e310:	af00      	add	r7, sp, #0
 800e312:	60f8      	str	r0, [r7, #12]
 800e314:	60b9      	str	r1, [r7, #8]
 800e316:	603b      	str	r3, [r7, #0]
 800e318:	4613      	mov	r3, r2
 800e31a:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800e31c:	2300      	movs	r3, #0
 800e31e:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e320:	88fb      	ldrh	r3, [r7, #6]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d106      	bne.n	800e334 <findInRecord+0x28>
 800e326:	4b1b      	ldr	r3, [pc, #108]	; (800e394 <findInRecord+0x88>)
 800e328:	4a1b      	ldr	r2, [pc, #108]	; (800e398 <findInRecord+0x8c>)
 800e32a:	f240 11c7 	movw	r1, #455	; 0x1c7
 800e32e:	481b      	ldr	r0, [pc, #108]	; (800e39c <findInRecord+0x90>)
 800e330:	f003 fe2c 	bl	8011f8c <__assert_func>

    *pCurrentState = MQTTStateNull;
 800e334:	6a3b      	ldr	r3, [r7, #32]
 800e336:	2200      	movs	r2, #0
 800e338:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800e33a:	2300      	movs	r3, #0
 800e33c:	617b      	str	r3, [r7, #20]
 800e33e:	e019      	b.n	800e374 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	68fa      	ldr	r2, [r7, #12]
 800e346:	4413      	add	r3, r2
 800e348:	881b      	ldrh	r3, [r3, #0]
 800e34a:	88fa      	ldrh	r2, [r7, #6]
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d10e      	bne.n	800e36e <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800e350:	697b      	ldr	r3, [r7, #20]
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	68fa      	ldr	r2, [r7, #12]
 800e356:	4413      	add	r3, r2
 800e358:	789a      	ldrb	r2, [r3, #2]
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800e35e:	697b      	ldr	r3, [r7, #20]
 800e360:	009b      	lsls	r3, r3, #2
 800e362:	68fa      	ldr	r2, [r7, #12]
 800e364:	4413      	add	r3, r2
 800e366:	78da      	ldrb	r2, [r3, #3]
 800e368:	6a3b      	ldr	r3, [r7, #32]
 800e36a:	701a      	strb	r2, [r3, #0]
            break;
 800e36c:	e006      	b.n	800e37c <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800e36e:	697b      	ldr	r3, [r7, #20]
 800e370:	3301      	adds	r3, #1
 800e372:	617b      	str	r3, [r7, #20]
 800e374:	697a      	ldr	r2, [r7, #20]
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	429a      	cmp	r2, r3
 800e37a:	d3e1      	bcc.n	800e340 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800e37c:	697a      	ldr	r2, [r7, #20]
 800e37e:	68bb      	ldr	r3, [r7, #8]
 800e380:	429a      	cmp	r2, r3
 800e382:	d102      	bne.n	800e38a <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800e384:	2300      	movs	r3, #0
 800e386:	43db      	mvns	r3, r3
 800e388:	617b      	str	r3, [r7, #20]
    }

    return index;
 800e38a:	697b      	ldr	r3, [r7, #20]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3718      	adds	r7, #24
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}
 800e394:	08017ca4 	.word	0x08017ca4
 800e398:	080181d8 	.word	0x080181d8
 800e39c:	08017cc8 	.word	0x08017cc8

0800e3a0 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b084      	sub	sp, #16
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
 800e3a8:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	43db      	mvns	r3, r3
 800e3b2:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d150      	bne.n	800e45c <compactRecords+0xbc>
 800e3ba:	4b2d      	ldr	r3, [pc, #180]	; (800e470 <compactRecords+0xd0>)
 800e3bc:	4a2d      	ldr	r2, [pc, #180]	; (800e474 <compactRecords+0xd4>)
 800e3be:	f240 11e5 	movw	r1, #485	; 0x1e5
 800e3c2:	482d      	ldr	r0, [pc, #180]	; (800e478 <compactRecords+0xd8>)
 800e3c4:	f003 fde2 	bl	8011f8c <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	687a      	ldr	r2, [r7, #4]
 800e3ce:	4413      	add	r3, r2
 800e3d0:	881b      	ldrh	r3, [r3, #0]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d107      	bne.n	800e3e6 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	43db      	mvns	r3, r3
 800e3da:	68ba      	ldr	r2, [r7, #8]
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d13a      	bne.n	800e456 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	60bb      	str	r3, [r7, #8]
 800e3e4:	e037      	b.n	800e456 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	43db      	mvns	r3, r3
 800e3ea:	68ba      	ldr	r2, [r7, #8]
 800e3ec:	429a      	cmp	r2, r3
 800e3ee:	d032      	beq.n	800e456 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	009b      	lsls	r3, r3, #2
 800e3f4:	687a      	ldr	r2, [r7, #4]
 800e3f6:	441a      	add	r2, r3
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	009b      	lsls	r3, r3, #2
 800e3fc:	6879      	ldr	r1, [r7, #4]
 800e3fe:	440b      	add	r3, r1
 800e400:	8812      	ldrh	r2, [r2, #0]
 800e402:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	009b      	lsls	r3, r3, #2
 800e408:	687a      	ldr	r2, [r7, #4]
 800e40a:	441a      	add	r2, r3
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	009b      	lsls	r3, r3, #2
 800e410:	6879      	ldr	r1, [r7, #4]
 800e412:	440b      	add	r3, r1
 800e414:	7892      	ldrb	r2, [r2, #2]
 800e416:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	009b      	lsls	r3, r3, #2
 800e41c:	687a      	ldr	r2, [r7, #4]
 800e41e:	441a      	add	r2, r3
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	009b      	lsls	r3, r3, #2
 800e424:	6879      	ldr	r1, [r7, #4]
 800e426:	440b      	add	r3, r1
 800e428:	78d2      	ldrb	r2, [r2, #3]
 800e42a:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	009b      	lsls	r3, r3, #2
 800e430:	687a      	ldr	r2, [r7, #4]
 800e432:	4413      	add	r3, r2
 800e434:	2200      	movs	r2, #0
 800e436:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	687a      	ldr	r2, [r7, #4]
 800e43e:	4413      	add	r3, r2
 800e440:	2200      	movs	r2, #0
 800e442:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	009b      	lsls	r3, r3, #2
 800e448:	687a      	ldr	r2, [r7, #4]
 800e44a:	4413      	add	r3, r2
 800e44c:	2200      	movs	r2, #0
 800e44e:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	3301      	adds	r3, #1
 800e454:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	3301      	adds	r3, #1
 800e45a:	60fb      	str	r3, [r7, #12]
 800e45c:	68fa      	ldr	r2, [r7, #12]
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	429a      	cmp	r2, r3
 800e462:	d3b1      	bcc.n	800e3c8 <compactRecords+0x28>
            }
        }
    }
}
 800e464:	bf00      	nop
 800e466:	bf00      	nop
 800e468:	3710      	adds	r7, #16
 800e46a:	46bd      	mov	sp, r7
 800e46c:	bd80      	pop	{r7, pc}
 800e46e:	bf00      	nop
 800e470:	08017cf8 	.word	0x08017cf8
 800e474:	080181e8 	.word	0x080181e8
 800e478:	08017cc8 	.word	0x08017cc8

0800e47c <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b088      	sub	sp, #32
 800e480:	af00      	add	r7, sp, #0
 800e482:	60f8      	str	r0, [r7, #12]
 800e484:	60b9      	str	r1, [r7, #8]
 800e486:	4611      	mov	r1, r2
 800e488:	461a      	mov	r2, r3
 800e48a:	460b      	mov	r3, r1
 800e48c:	80fb      	strh	r3, [r7, #6]
 800e48e:	4613      	mov	r3, r2
 800e490:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800e492:	2302      	movs	r3, #2
 800e494:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800e496:	2300      	movs	r3, #0
 800e498:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e4a2:	88fb      	ldrh	r3, [r7, #6]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d106      	bne.n	800e4b6 <addRecord+0x3a>
 800e4a8:	4b32      	ldr	r3, [pc, #200]	; (800e574 <addRecord+0xf8>)
 800e4aa:	4a33      	ldr	r2, [pc, #204]	; (800e578 <addRecord+0xfc>)
 800e4ac:	f44f 7105 	mov.w	r1, #532	; 0x214
 800e4b0:	4832      	ldr	r0, [pc, #200]	; (800e57c <addRecord+0x100>)
 800e4b2:	f003 fd6b 	bl	8011f8c <__assert_func>
    assert( qos != MQTTQoS0 );
 800e4b6:	797b      	ldrb	r3, [r7, #5]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d106      	bne.n	800e4ca <addRecord+0x4e>
 800e4bc:	4b30      	ldr	r3, [pc, #192]	; (800e580 <addRecord+0x104>)
 800e4be:	4a2e      	ldr	r2, [pc, #184]	; (800e578 <addRecord+0xfc>)
 800e4c0:	f240 2115 	movw	r1, #533	; 0x215
 800e4c4:	482d      	ldr	r0, [pc, #180]	; (800e57c <addRecord+0x100>)
 800e4c6:	f003 fd61 	bl	8011f8c <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e4d0:	3b01      	subs	r3, #1
 800e4d2:	009b      	lsls	r3, r3, #2
 800e4d4:	68fa      	ldr	r2, [r7, #12]
 800e4d6:	4413      	add	r3, r2
 800e4d8:	881b      	ldrh	r3, [r3, #0]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d003      	beq.n	800e4e6 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800e4de:	68b9      	ldr	r1, [r7, #8]
 800e4e0:	68f8      	ldr	r0, [r7, #12]
 800e4e2:	f7ff ff5d 	bl	800e3a0 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	3b01      	subs	r3, #1
 800e4ea:	61bb      	str	r3, [r7, #24]
 800e4ec:	e021      	b.n	800e532 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e4ee:	69bb      	ldr	r3, [r7, #24]
 800e4f0:	009b      	lsls	r3, r3, #2
 800e4f2:	68fa      	ldr	r2, [r7, #12]
 800e4f4:	4413      	add	r3, r2
 800e4f6:	881b      	ldrh	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d108      	bne.n	800e50e <addRecord+0x92>
        {
            if( validEntryFound == false )
 800e4fc:	7cfb      	ldrb	r3, [r7, #19]
 800e4fe:	f083 0301 	eor.w	r3, r3, #1
 800e502:	b2db      	uxtb	r3, r3
 800e504:	2b00      	cmp	r3, #0
 800e506:	d011      	beq.n	800e52c <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800e508:	69bb      	ldr	r3, [r7, #24]
 800e50a:	617b      	str	r3, [r7, #20]
 800e50c:	e00e      	b.n	800e52c <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800e50e:	2301      	movs	r3, #1
 800e510:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800e512:	69bb      	ldr	r3, [r7, #24]
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	68fa      	ldr	r2, [r7, #12]
 800e518:	4413      	add	r3, r2
 800e51a:	881b      	ldrh	r3, [r3, #0]
 800e51c:	88fa      	ldrh	r2, [r7, #6]
 800e51e:	429a      	cmp	r2, r3
 800e520:	d104      	bne.n	800e52c <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800e522:	2309      	movs	r3, #9
 800e524:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800e526:	68bb      	ldr	r3, [r7, #8]
 800e528:	617b      	str	r3, [r7, #20]
                break;
 800e52a:	e005      	b.n	800e538 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e52c:	69bb      	ldr	r3, [r7, #24]
 800e52e:	3b01      	subs	r3, #1
 800e530:	61bb      	str	r3, [r7, #24]
 800e532:	69bb      	ldr	r3, [r7, #24]
 800e534:	2b00      	cmp	r3, #0
 800e536:	dada      	bge.n	800e4ee <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800e538:	697a      	ldr	r2, [r7, #20]
 800e53a:	68bb      	ldr	r3, [r7, #8]
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d214      	bcs.n	800e56a <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	009b      	lsls	r3, r3, #2
 800e544:	68fa      	ldr	r2, [r7, #12]
 800e546:	4413      	add	r3, r2
 800e548:	88fa      	ldrh	r2, [r7, #6]
 800e54a:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	009b      	lsls	r3, r3, #2
 800e550:	68fa      	ldr	r2, [r7, #12]
 800e552:	4413      	add	r3, r2
 800e554:	797a      	ldrb	r2, [r7, #5]
 800e556:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800e558:	697b      	ldr	r3, [r7, #20]
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	68fa      	ldr	r2, [r7, #12]
 800e55e:	4413      	add	r3, r2
 800e560:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800e564:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800e566:	2300      	movs	r3, #0
 800e568:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800e56a:	7ffb      	ldrb	r3, [r7, #31]
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3720      	adds	r7, #32
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}
 800e574:	08017ca4 	.word	0x08017ca4
 800e578:	080181f8 	.word	0x080181f8
 800e57c:	08017cc8 	.word	0x08017cc8
 800e580:	08017d08 	.word	0x08017d08

0800e584 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b084      	sub	sp, #16
 800e588:	af00      	add	r7, sp, #0
 800e58a:	60f8      	str	r0, [r7, #12]
 800e58c:	60b9      	str	r1, [r7, #8]
 800e58e:	4611      	mov	r1, r2
 800e590:	461a      	mov	r2, r3
 800e592:	460b      	mov	r3, r1
 800e594:	71fb      	strb	r3, [r7, #7]
 800e596:	4613      	mov	r3, r2
 800e598:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d106      	bne.n	800e5ae <updateRecord+0x2a>
 800e5a0:	4b13      	ldr	r3, [pc, #76]	; (800e5f0 <updateRecord+0x6c>)
 800e5a2:	4a14      	ldr	r2, [pc, #80]	; (800e5f4 <updateRecord+0x70>)
 800e5a4:	f240 2151 	movw	r1, #593	; 0x251
 800e5a8:	4813      	ldr	r0, [pc, #76]	; (800e5f8 <updateRecord+0x74>)
 800e5aa:	f003 fcef 	bl	8011f8c <__assert_func>

    if( shouldDelete == true )
 800e5ae:	79bb      	ldrb	r3, [r7, #6]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d012      	beq.n	800e5da <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	009b      	lsls	r3, r3, #2
 800e5b8:	68fa      	ldr	r2, [r7, #12]
 800e5ba:	4413      	add	r3, r2
 800e5bc:	2200      	movs	r2, #0
 800e5be:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	009b      	lsls	r3, r3, #2
 800e5c4:	68fa      	ldr	r2, [r7, #12]
 800e5c6:	4413      	add	r3, r2
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	009b      	lsls	r3, r3, #2
 800e5d0:	68fa      	ldr	r2, [r7, #12]
 800e5d2:	4413      	add	r3, r2
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800e5d8:	e005      	b.n	800e5e6 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	009b      	lsls	r3, r3, #2
 800e5de:	68fa      	ldr	r2, [r7, #12]
 800e5e0:	4413      	add	r3, r2
 800e5e2:	79fa      	ldrb	r2, [r7, #7]
 800e5e4:	70da      	strb	r2, [r3, #3]
}
 800e5e6:	bf00      	nop
 800e5e8:	3710      	adds	r7, #16
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	08017cf8 	.word	0x08017cf8
 800e5f4:	08018204 	.word	0x08018204
 800e5f8:	08017cc8 	.word	0x08017cc8

0800e5fc <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b088      	sub	sp, #32
 800e600:	af00      	add	r7, sp, #0
 800e602:	60f8      	str	r0, [r7, #12]
 800e604:	460b      	mov	r3, r1
 800e606:	607a      	str	r2, [r7, #4]
 800e608:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e60a:	2300      	movs	r3, #0
 800e60c:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800e60e:	2300      	movs	r3, #0
 800e610:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800e612:	2300      	movs	r3, #0
 800e614:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800e616:	2300      	movs	r3, #0
 800e618:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d106      	bne.n	800e62e <stateSelect+0x32>
 800e620:	4b43      	ldr	r3, [pc, #268]	; (800e730 <stateSelect+0x134>)
 800e622:	4a44      	ldr	r2, [pc, #272]	; (800e734 <stateSelect+0x138>)
 800e624:	f44f 711b 	mov.w	r1, #620	; 0x26c
 800e628:	4843      	ldr	r0, [pc, #268]	; (800e738 <stateSelect+0x13c>)
 800e62a:	f003 fcaf 	bl	8011f8c <__assert_func>
    assert( searchStates != 0U );
 800e62e:	897b      	ldrh	r3, [r7, #10]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d106      	bne.n	800e642 <stateSelect+0x46>
 800e634:	4b41      	ldr	r3, [pc, #260]	; (800e73c <stateSelect+0x140>)
 800e636:	4a3f      	ldr	r2, [pc, #252]	; (800e734 <stateSelect+0x138>)
 800e638:	f240 216d 	movw	r1, #621	; 0x26d
 800e63c:	483e      	ldr	r0, [pc, #248]	; (800e738 <stateSelect+0x13c>)
 800e63e:	f003 fca5 	bl	8011f8c <__assert_func>
    assert( pCursor != NULL );
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d106      	bne.n	800e656 <stateSelect+0x5a>
 800e648:	4b3d      	ldr	r3, [pc, #244]	; (800e740 <stateSelect+0x144>)
 800e64a:	4a3a      	ldr	r2, [pc, #232]	; (800e734 <stateSelect+0x138>)
 800e64c:	f240 216e 	movw	r1, #622	; 0x26e
 800e650:	4839      	ldr	r0, [pc, #228]	; (800e738 <stateSelect+0x13c>)
 800e652:	f003 fc9b 	bl	8011f8c <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800e656:	8bbb      	ldrh	r3, [r7, #28]
 800e658:	f043 0302 	orr.w	r3, r3, #2
 800e65c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800e65e:	8bbb      	ldrh	r3, [r7, #28]
 800e660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e664:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800e666:	8bbb      	ldrh	r3, [r7, #28]
 800e668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e66c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800e66e:	8bbb      	ldrh	r3, [r7, #28]
 800e670:	f043 0310 	orr.w	r3, r3, #16
 800e674:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800e676:	8bbb      	ldrh	r3, [r7, #28]
 800e678:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e67c:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800e67e:	8bba      	ldrh	r2, [r7, #28]
 800e680:	897b      	ldrh	r3, [r7, #10]
 800e682:	4013      	ands	r3, r2
 800e684:	b29b      	uxth	r3, r3
 800e686:	2b00      	cmp	r3, #0
 800e688:	d106      	bne.n	800e698 <stateSelect+0x9c>
 800e68a:	4b2e      	ldr	r3, [pc, #184]	; (800e744 <stateSelect+0x148>)
 800e68c:	4a29      	ldr	r2, [pc, #164]	; (800e734 <stateSelect+0x138>)
 800e68e:	f44f 711e 	mov.w	r1, #632	; 0x278
 800e692:	4829      	ldr	r0, [pc, #164]	; (800e738 <stateSelect+0x13c>)
 800e694:	f003 fc7a 	bl	8011f8c <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800e698:	8bbb      	ldrh	r3, [r7, #28]
 800e69a:	43da      	mvns	r2, r3
 800e69c:	897b      	ldrh	r3, [r7, #10]
 800e69e:	4013      	ands	r3, r2
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d006      	beq.n	800e6b2 <stateSelect+0xb6>
 800e6a4:	4b28      	ldr	r3, [pc, #160]	; (800e748 <stateSelect+0x14c>)
 800e6a6:	4a23      	ldr	r2, [pc, #140]	; (800e734 <stateSelect+0x138>)
 800e6a8:	f240 2179 	movw	r1, #633	; 0x279
 800e6ac:	4822      	ldr	r0, [pc, #136]	; (800e738 <stateSelect+0x13c>)
 800e6ae:	f003 fc6d 	bl	8011f8c <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800e6be:	e02d      	b.n	800e71c <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800e6c0:	897a      	ldrh	r2, [r7, #10]
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	009b      	lsls	r3, r3, #2
 800e6c8:	69b9      	ldr	r1, [r7, #24]
 800e6ca:	440b      	add	r3, r1
 800e6cc:	78db      	ldrb	r3, [r3, #3]
 800e6ce:	4619      	mov	r1, r3
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	408b      	lsls	r3, r1
 800e6d4:	401a      	ands	r2, r3
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	009b      	lsls	r3, r3, #2
 800e6dc:	69b9      	ldr	r1, [r7, #24]
 800e6de:	440b      	add	r3, r1
 800e6e0:	78db      	ldrb	r3, [r3, #3]
 800e6e2:	4619      	mov	r1, r3
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	408b      	lsls	r3, r1
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	bf0c      	ite	eq
 800e6ec:	2301      	moveq	r3, #1
 800e6ee:	2300      	movne	r3, #0
 800e6f0:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800e6f2:	7dfb      	ldrb	r3, [r7, #23]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d00c      	beq.n	800e712 <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	69ba      	ldr	r2, [r7, #24]
 800e700:	4413      	add	r3, r2
 800e702:	881b      	ldrh	r3, [r3, #0]
 800e704:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	1c5a      	adds	r2, r3, #1
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	601a      	str	r2, [r3, #0]
            break;
 800e710:	e009      	b.n	800e726 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	1c5a      	adds	r2, r3, #1
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	693a      	ldr	r2, [r7, #16]
 800e722:	429a      	cmp	r2, r3
 800e724:	d8cc      	bhi.n	800e6c0 <stateSelect+0xc4>
    }

    return packetId;
 800e726:	8bfb      	ldrh	r3, [r7, #30]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3720      	adds	r7, #32
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}
 800e730:	08017d18 	.word	0x08017d18
 800e734:	08018214 	.word	0x08018214
 800e738:	08017cc8 	.word	0x08017cc8
 800e73c:	08017d30 	.word	0x08017d30
 800e740:	08017d44 	.word	0x08017d44
 800e744:	08017d54 	.word	0x08017d54
 800e748:	08017d7c 	.word	0x08017d7c

0800e74c <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800e74c:	b480      	push	{r7}
 800e74e:	b085      	sub	sp, #20
 800e750:	af00      	add	r7, sp, #0
 800e752:	4603      	mov	r3, r0
 800e754:	71fb      	strb	r3, [r7, #7]
 800e756:	460b      	mov	r3, r1
 800e758:	71bb      	strb	r3, [r7, #6]
 800e75a:	4613      	mov	r3, r2
 800e75c:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e75e:	2300      	movs	r3, #0
 800e760:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800e762:	797b      	ldrb	r3, [r7, #5]
 800e764:	2b02      	cmp	r3, #2
 800e766:	bf0c      	ite	eq
 800e768:	2301      	moveq	r3, #1
 800e76a:	2300      	movne	r3, #0
 800e76c:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800e76e:	79fb      	ldrb	r3, [r7, #7]
 800e770:	2b03      	cmp	r3, #3
 800e772:	d827      	bhi.n	800e7c4 <MQTT_CalculateStateAck+0x78>
 800e774:	a201      	add	r2, pc, #4	; (adr r2, 800e77c <MQTT_CalculateStateAck+0x30>)
 800e776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e77a:	bf00      	nop
 800e77c:	0800e78d 	.word	0x0800e78d
 800e780:	0800e79f 	.word	0x0800e79f
 800e784:	0800e7af 	.word	0x0800e7af
 800e788:	0800e7bf 	.word	0x0800e7bf
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800e78c:	797b      	ldrb	r3, [r7, #5]
 800e78e:	2b01      	cmp	r3, #1
 800e790:	bf0c      	ite	eq
 800e792:	2301      	moveq	r3, #1
 800e794:	2300      	movne	r3, #0
 800e796:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800e798:	230a      	movs	r3, #10
 800e79a:	73fb      	strb	r3, [r7, #15]
            break;
 800e79c:	e013      	b.n	800e7c6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800e79e:	79bb      	ldrb	r3, [r7, #6]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d101      	bne.n	800e7a8 <MQTT_CalculateStateAck+0x5c>
 800e7a4:	2308      	movs	r3, #8
 800e7a6:	e000      	b.n	800e7aa <MQTT_CalculateStateAck+0x5e>
 800e7a8:	2304      	movs	r3, #4
 800e7aa:	73fb      	strb	r3, [r7, #15]
            break;
 800e7ac:	e00b      	b.n	800e7c6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800e7ae:	79bb      	ldrb	r3, [r7, #6]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d101      	bne.n	800e7b8 <MQTT_CalculateStateAck+0x6c>
 800e7b4:	2309      	movs	r3, #9
 800e7b6:	e000      	b.n	800e7ba <MQTT_CalculateStateAck+0x6e>
 800e7b8:	2305      	movs	r3, #5
 800e7ba:	73fb      	strb	r3, [r7, #15]
            break;
 800e7bc:	e003      	b.n	800e7c6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800e7be:	230a      	movs	r3, #10
 800e7c0:	73fb      	strb	r3, [r7, #15]
            break;
 800e7c2:	e000      	b.n	800e7c6 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800e7c4:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800e7c6:	7bbb      	ldrb	r3, [r7, #14]
 800e7c8:	f083 0301 	eor.w	r3, r3, #1
 800e7cc:	b2db      	uxtb	r3, r3
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d001      	beq.n	800e7d6 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800e7d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7d8:	4618      	mov	r0, r3
 800e7da:	3714      	adds	r7, #20
 800e7dc:	46bd      	mov	sp, r7
 800e7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e2:	4770      	bx	lr

0800e7e4 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b088      	sub	sp, #32
 800e7e8:	af02      	add	r7, sp, #8
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	60b9      	str	r1, [r7, #8]
 800e7ee:	607a      	str	r2, [r7, #4]
 800e7f0:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800e7f2:	2308      	movs	r3, #8
 800e7f4:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d106      	bne.n	800e812 <updateStateAck+0x2e>
 800e804:	4b22      	ldr	r3, [pc, #136]	; (800e890 <updateStateAck+0xac>)
 800e806:	4a23      	ldr	r2, [pc, #140]	; (800e894 <updateStateAck+0xb0>)
 800e808:	f240 21ce 	movw	r1, #718	; 0x2ce
 800e80c:	4822      	ldr	r0, [pc, #136]	; (800e898 <updateStateAck+0xb4>)
 800e80e:	f003 fbbd 	bl	8011f8c <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800e812:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e816:	2b0a      	cmp	r3, #10
 800e818:	d003      	beq.n	800e822 <updateStateAck+0x3e>
 800e81a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e81e:	2b04      	cmp	r3, #4
 800e820:	d101      	bne.n	800e826 <updateStateAck+0x42>
 800e822:	2301      	movs	r3, #1
 800e824:	e000      	b.n	800e828 <updateStateAck+0x44>
 800e826:	2300      	movs	r3, #0
 800e828:	75bb      	strb	r3, [r7, #22]
 800e82a:	7dbb      	ldrb	r3, [r7, #22]
 800e82c:	f003 0301 	and.w	r3, r3, #1
 800e830:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800e832:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800e836:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e83a:	4611      	mov	r1, r2
 800e83c:	4618      	mov	r0, r3
 800e83e:	f7ff fcc3 	bl	800e1c8 <validateTransitionAck>
 800e842:	4603      	mov	r3, r0
 800e844:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800e846:	7d7b      	ldrb	r3, [r7, #21]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d01c      	beq.n	800e886 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800e84c:	2300      	movs	r3, #0
 800e84e:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800e850:	f897 2020 	ldrb.w	r2, [r7, #32]
 800e854:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e858:	429a      	cmp	r2, r3
 800e85a:	d014      	beq.n	800e886 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800e85c:	7dbb      	ldrb	r3, [r7, #22]
 800e85e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800e862:	6879      	ldr	r1, [r7, #4]
 800e864:	68f8      	ldr	r0, [r7, #12]
 800e866:	f7ff fe8d 	bl	800e584 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800e86a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e86e:	2b04      	cmp	r3, #4
 800e870:	d109      	bne.n	800e886 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800e872:	887a      	ldrh	r2, [r7, #2]
 800e874:	2304      	movs	r3, #4
 800e876:	9300      	str	r3, [sp, #0]
 800e878:	2302      	movs	r3, #2
 800e87a:	68b9      	ldr	r1, [r7, #8]
 800e87c:	68f8      	ldr	r0, [r7, #12]
 800e87e:	f7ff fdfd 	bl	800e47c <addRecord>
 800e882:	4603      	mov	r3, r0
 800e884:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e886:	7dfb      	ldrb	r3, [r7, #23]
}
 800e888:	4618      	mov	r0, r3
 800e88a:	3718      	adds	r7, #24
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}
 800e890:	08017cf8 	.word	0x08017cf8
 800e894:	08018220 	.word	0x08018220
 800e898:	08017cc8 	.word	0x08017cc8

0800e89c <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800e89c:	b590      	push	{r4, r7, lr}
 800e89e:	b089      	sub	sp, #36	; 0x24
 800e8a0:	af02      	add	r7, sp, #8
 800e8a2:	60f8      	str	r0, [r7, #12]
 800e8a4:	60b9      	str	r1, [r7, #8]
 800e8a6:	4611      	mov	r1, r2
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	80fb      	strh	r3, [r7, #6]
 800e8ae:	4613      	mov	r3, r2
 800e8b0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d106      	bne.n	800e8ce <updateStatePublish+0x32>
 800e8c0:	4b29      	ldr	r3, [pc, #164]	; (800e968 <updateStatePublish+0xcc>)
 800e8c2:	4a2a      	ldr	r2, [pc, #168]	; (800e96c <updateStatePublish+0xd0>)
 800e8c4:	f240 310b 	movw	r1, #779	; 0x30b
 800e8c8:	4829      	ldr	r0, [pc, #164]	; (800e970 <updateStatePublish+0xd4>)
 800e8ca:	f003 fb5f 	bl	8011f8c <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e8ce:	88fb      	ldrh	r3, [r7, #6]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d106      	bne.n	800e8e2 <updateStatePublish+0x46>
 800e8d4:	4b27      	ldr	r3, [pc, #156]	; (800e974 <updateStatePublish+0xd8>)
 800e8d6:	4a25      	ldr	r2, [pc, #148]	; (800e96c <updateStatePublish+0xd0>)
 800e8d8:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800e8dc:	4824      	ldr	r0, [pc, #144]	; (800e970 <updateStatePublish+0xd4>)
 800e8de:	f003 fb55 	bl	8011f8c <__assert_func>
    assert( qos != MQTTQoS0 );
 800e8e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d106      	bne.n	800e8f8 <updateStatePublish+0x5c>
 800e8ea:	4b23      	ldr	r3, [pc, #140]	; (800e978 <updateStatePublish+0xdc>)
 800e8ec:	4a1f      	ldr	r2, [pc, #124]	; (800e96c <updateStatePublish+0xd0>)
 800e8ee:	f240 310d 	movw	r1, #781	; 0x30d
 800e8f2:	481f      	ldr	r0, [pc, #124]	; (800e970 <updateStatePublish+0xd4>)
 800e8f4:	f003 fb4a 	bl	8011f8c <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800e8f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e8fc:	797a      	ldrb	r2, [r7, #5]
 800e8fe:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 800e902:	f897 002c 	ldrb.w	r0, [r7, #44]	; 0x2c
 800e906:	f7ff fbf9 	bl	800e0fc <validateTransitionPublish>
 800e90a:	4603      	mov	r3, r0
 800e90c:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800e90e:	7dbb      	ldrb	r3, [r7, #22]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d021      	beq.n	800e958 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800e914:	797b      	ldrb	r3, [r7, #5]
 800e916:	2b01      	cmp	r3, #1
 800e918:	d10f      	bne.n	800e93a <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800e922:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800e926:	88fa      	ldrh	r2, [r7, #6]
 800e928:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800e92c:	9300      	str	r3, [sp, #0]
 800e92e:	4623      	mov	r3, r4
 800e930:	f7ff fda4 	bl	800e47c <addRecord>
 800e934:	4603      	mov	r3, r0
 800e936:	75fb      	strb	r3, [r7, #23]
 800e938:	e010      	b.n	800e95c <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800e93a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800e93e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800e942:	429a      	cmp	r2, r3
 800e944:	d00a      	beq.n	800e95c <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	6818      	ldr	r0, [r3, #0]
 800e94a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800e94e:	2300      	movs	r3, #0
 800e950:	68b9      	ldr	r1, [r7, #8]
 800e952:	f7ff fe17 	bl	800e584 <updateRecord>
 800e956:	e001      	b.n	800e95c <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800e958:	2308      	movs	r3, #8
 800e95a:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e95c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e95e:	4618      	mov	r0, r3
 800e960:	371c      	adds	r7, #28
 800e962:	46bd      	mov	sp, r7
 800e964:	bd90      	pop	{r4, r7, pc}
 800e966:	bf00      	nop
 800e968:	08017d18 	.word	0x08017d18
 800e96c:	08018230 	.word	0x08018230
 800e970:	08017cc8 	.word	0x08017cc8
 800e974:	08017ca4 	.word	0x08017ca4
 800e978:	08017d08 	.word	0x08017d08

0800e97c <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800e97c:	b590      	push	{r4, r7, lr}
 800e97e:	b087      	sub	sp, #28
 800e980:	af02      	add	r7, sp, #8
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	460b      	mov	r3, r1
 800e986:	807b      	strh	r3, [r7, #2]
 800e988:	4613      	mov	r3, r2
 800e98a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800e98c:	2300      	movs	r3, #0
 800e98e:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800e990:	787b      	ldrb	r3, [r7, #1]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d102      	bne.n	800e99c <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800e996:	2300      	movs	r3, #0
 800e998:	73fb      	strb	r3, [r7, #15]
 800e99a:	e014      	b.n	800e9c6 <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800e99c:	887b      	ldrh	r3, [r7, #2]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d002      	beq.n	800e9a8 <MQTT_ReserveState+0x2c>
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d102      	bne.n	800e9ae <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800e9a8:	2301      	movs	r3, #1
 800e9aa:	73fb      	strb	r3, [r7, #15]
 800e9ac:	e00b      	b.n	800e9c6 <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800e9b6:	787b      	ldrb	r3, [r7, #1]
 800e9b8:	887a      	ldrh	r2, [r7, #2]
 800e9ba:	2401      	movs	r4, #1
 800e9bc:	9400      	str	r4, [sp, #0]
 800e9be:	f7ff fd5d 	bl	800e47c <addRecord>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800e9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3714      	adds	r7, #20
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd90      	pop	{r4, r7, pc}

0800e9d0 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b085      	sub	sp, #20
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	4603      	mov	r3, r0
 800e9d8:	460a      	mov	r2, r1
 800e9da:	71fb      	strb	r3, [r7, #7]
 800e9dc:	4613      	mov	r3, r2
 800e9de:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800e9e4:	79bb      	ldrb	r3, [r7, #6]
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	d011      	beq.n	800ea0e <MQTT_CalculateStatePublish+0x3e>
 800e9ea:	2b02      	cmp	r3, #2
 800e9ec:	dc17      	bgt.n	800ea1e <MQTT_CalculateStatePublish+0x4e>
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d002      	beq.n	800e9f8 <MQTT_CalculateStatePublish+0x28>
 800e9f2:	2b01      	cmp	r3, #1
 800e9f4:	d003      	beq.n	800e9fe <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800e9f6:	e012      	b.n	800ea1e <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800e9f8:	230a      	movs	r3, #10
 800e9fa:	73fb      	strb	r3, [r7, #15]
            break;
 800e9fc:	e010      	b.n	800ea20 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800e9fe:	79fb      	ldrb	r3, [r7, #7]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d101      	bne.n	800ea08 <MQTT_CalculateStatePublish+0x38>
 800ea04:	2306      	movs	r3, #6
 800ea06:	e000      	b.n	800ea0a <MQTT_CalculateStatePublish+0x3a>
 800ea08:	2302      	movs	r3, #2
 800ea0a:	73fb      	strb	r3, [r7, #15]
            break;
 800ea0c:	e008      	b.n	800ea20 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800ea0e:	79fb      	ldrb	r3, [r7, #7]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d101      	bne.n	800ea18 <MQTT_CalculateStatePublish+0x48>
 800ea14:	2307      	movs	r3, #7
 800ea16:	e000      	b.n	800ea1a <MQTT_CalculateStatePublish+0x4a>
 800ea18:	2303      	movs	r3, #3
 800ea1a:	73fb      	strb	r3, [r7, #15]
            break;
 800ea1c:	e000      	b.n	800ea20 <MQTT_CalculateStatePublish+0x50>
            break;
 800ea1e:	bf00      	nop
    }

    return calculatedState;
 800ea20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	3714      	adds	r7, #20
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr

0800ea2e <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800ea2e:	b590      	push	{r4, r7, lr}
 800ea30:	b08b      	sub	sp, #44	; 0x2c
 800ea32:	af04      	add	r7, sp, #16
 800ea34:	6078      	str	r0, [r7, #4]
 800ea36:	4608      	mov	r0, r1
 800ea38:	4611      	mov	r1, r2
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	807b      	strh	r3, [r7, #2]
 800ea40:	460b      	mov	r3, r1
 800ea42:	707b      	strb	r3, [r7, #1]
 800ea44:	4613      	mov	r3, r2
 800ea46:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800ea50:	2300      	movs	r3, #0
 800ea52:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800ea54:	2300      	movs	r3, #0
 800ea56:	43db      	mvns	r3, r3
 800ea58:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d002      	beq.n	800ea6a <MQTT_UpdateStatePublish+0x3c>
 800ea64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d102      	bne.n	800ea70 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	75fb      	strb	r3, [r7, #23]
 800ea6e:	e028      	b.n	800eac2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800ea70:	783b      	ldrb	r3, [r7, #0]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d103      	bne.n	800ea7e <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800ea76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea78:	220a      	movs	r2, #10
 800ea7a:	701a      	strb	r2, [r3, #0]
 800ea7c:	e021      	b.n	800eac2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800ea7e:	887b      	ldrh	r3, [r7, #2]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d102      	bne.n	800ea8a <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800ea84:	2301      	movs	r3, #1
 800ea86:	75fb      	strb	r3, [r7, #23]
 800ea88:	e01b      	b.n	800eac2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800ea8a:	787b      	ldrb	r3, [r7, #1]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d118      	bne.n	800eac2 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800ea98:	f107 040d 	add.w	r4, r7, #13
 800ea9c:	887a      	ldrh	r2, [r7, #2]
 800ea9e:	f107 030e 	add.w	r3, r7, #14
 800eaa2:	9300      	str	r3, [sp, #0]
 800eaa4:	4623      	mov	r3, r4
 800eaa6:	f7ff fc31 	bl	800e30c <findInRecord>
 800eaaa:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800eaac:	2300      	movs	r3, #0
 800eaae:	43db      	mvns	r3, r3
 800eab0:	693a      	ldr	r2, [r7, #16]
 800eab2:	429a      	cmp	r2, r3
 800eab4:	d003      	beq.n	800eabe <MQTT_UpdateStatePublish+0x90>
 800eab6:	7b7b      	ldrb	r3, [r7, #13]
 800eab8:	783a      	ldrb	r2, [r7, #0]
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d001      	beq.n	800eac2 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800eabe:	2301      	movs	r3, #1
 800eac0:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800eac2:	783b      	ldrb	r3, [r7, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d020      	beq.n	800eb0a <MQTT_UpdateStatePublish+0xdc>
 800eac8:	7dfb      	ldrb	r3, [r7, #23]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d11d      	bne.n	800eb0a <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800eace:	783a      	ldrb	r2, [r7, #0]
 800ead0:	787b      	ldrb	r3, [r7, #1]
 800ead2:	4611      	mov	r1, r2
 800ead4:	4618      	mov	r0, r3
 800ead6:	f7ff ff7b 	bl	800e9d0 <MQTT_CalculateStatePublish>
 800eada:	4603      	mov	r3, r0
 800eadc:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800eade:	7bbb      	ldrb	r3, [r7, #14]
 800eae0:	7878      	ldrb	r0, [r7, #1]
 800eae2:	8879      	ldrh	r1, [r7, #2]
 800eae4:	7bfa      	ldrb	r2, [r7, #15]
 800eae6:	9202      	str	r2, [sp, #8]
 800eae8:	9301      	str	r3, [sp, #4]
 800eaea:	783b      	ldrb	r3, [r7, #0]
 800eaec:	9300      	str	r3, [sp, #0]
 800eaee:	4603      	mov	r3, r0
 800eaf0:	460a      	mov	r2, r1
 800eaf2:	6939      	ldr	r1, [r7, #16]
 800eaf4:	6878      	ldr	r0, [r7, #4]
 800eaf6:	f7ff fed1 	bl	800e89c <updateStatePublish>
 800eafa:	4603      	mov	r3, r0
 800eafc:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800eafe:	7dfb      	ldrb	r3, [r7, #23]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d102      	bne.n	800eb0a <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800eb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb06:	7bfa      	ldrb	r2, [r7, #15]
 800eb08:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800eb0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	371c      	adds	r7, #28
 800eb10:	46bd      	mov	sp, r7
 800eb12:	bd90      	pop	{r4, r7, pc}

0800eb14 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b08a      	sub	sp, #40	; 0x28
 800eb18:	af02      	add	r7, sp, #8
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	4608      	mov	r0, r1
 800eb1e:	4611      	mov	r1, r2
 800eb20:	461a      	mov	r2, r3
 800eb22:	4603      	mov	r3, r0
 800eb24:	807b      	strh	r3, [r7, #2]
 800eb26:	460b      	mov	r3, r1
 800eb28:	707b      	strb	r3, [r7, #1]
 800eb2a:	4613      	mov	r3, r2
 800eb2c:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800eb32:	2300      	movs	r3, #0
 800eb34:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800eb36:	783a      	ldrb	r2, [r7, #0]
 800eb38:	787b      	ldrb	r3, [r7, #1]
 800eb3a:	4611      	mov	r1, r2
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f7ff fbb7 	bl	800e2b0 <isPublishOutgoing>
 800eb42:	4603      	mov	r3, r0
 800eb44:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800eb46:	2300      	movs	r3, #0
 800eb48:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	43db      	mvns	r3, r3
 800eb4e:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800eb50:	2300      	movs	r3, #0
 800eb52:	43db      	mvns	r3, r3
 800eb54:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800eb56:	2300      	movs	r3, #0
 800eb58:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800eb5a:	2305      	movs	r3, #5
 800eb5c:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d002      	beq.n	800eb6a <MQTT_UpdateStateAck+0x56>
 800eb64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d102      	bne.n	800eb70 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	74fb      	strb	r3, [r7, #19]
 800eb6e:	e027      	b.n	800ebc0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800eb70:	887b      	ldrh	r3, [r7, #2]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d102      	bne.n	800eb7c <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800eb76:	2301      	movs	r3, #1
 800eb78:	74fb      	strb	r3, [r7, #19]
 800eb7a:	e021      	b.n	800ebc0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800eb7c:	787b      	ldrb	r3, [r7, #1]
 800eb7e:	2b03      	cmp	r3, #3
 800eb80:	d902      	bls.n	800eb88 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800eb82:	2301      	movs	r3, #1
 800eb84:	74fb      	strb	r3, [r7, #19]
 800eb86:	e01b      	b.n	800ebc0 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800eb88:	7c7b      	ldrb	r3, [r7, #17]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d006      	beq.n	800eb9c <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	689b      	ldr	r3, [r3, #8]
 800eb98:	61fb      	str	r3, [r7, #28]
 800eb9a:	e005      	b.n	800eba8 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	685b      	ldr	r3, [r3, #4]
 800eba0:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	68db      	ldr	r3, [r3, #12]
 800eba6:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800eba8:	f107 010f 	add.w	r1, r7, #15
 800ebac:	887a      	ldrh	r2, [r7, #2]
 800ebae:	f107 0310 	add.w	r3, r7, #16
 800ebb2:	9300      	str	r3, [sp, #0]
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	69f9      	ldr	r1, [r7, #28]
 800ebb8:	6978      	ldr	r0, [r7, #20]
 800ebba:	f7ff fba7 	bl	800e30c <findInRecord>
 800ebbe:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	43db      	mvns	r3, r3
 800ebc4:	69ba      	ldr	r2, [r7, #24]
 800ebc6:	429a      	cmp	r2, r3
 800ebc8:	d01a      	beq.n	800ec00 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800ebca:	7bfa      	ldrb	r2, [r7, #15]
 800ebcc:	7839      	ldrb	r1, [r7, #0]
 800ebce:	787b      	ldrb	r3, [r7, #1]
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f7ff fdbb 	bl	800e74c <MQTT_CalculateStateAck>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800ebda:	7c3b      	ldrb	r3, [r7, #16]
 800ebdc:	8879      	ldrh	r1, [r7, #2]
 800ebde:	7cba      	ldrb	r2, [r7, #18]
 800ebe0:	9201      	str	r2, [sp, #4]
 800ebe2:	9300      	str	r3, [sp, #0]
 800ebe4:	460b      	mov	r3, r1
 800ebe6:	69ba      	ldr	r2, [r7, #24]
 800ebe8:	69f9      	ldr	r1, [r7, #28]
 800ebea:	6978      	ldr	r0, [r7, #20]
 800ebec:	f7ff fdfa 	bl	800e7e4 <updateStateAck>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800ebf4:	7cfb      	ldrb	r3, [r7, #19]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d102      	bne.n	800ec00 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800ebfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebfc:	7cba      	ldrb	r2, [r7, #18]
 800ebfe:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800ec00:	7cfb      	ldrb	r3, [r7, #19]
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3720      	adds	r7, #32
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}

0800ec0a <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800ec0a:	b580      	push	{r7, lr}
 800ec0c:	b086      	sub	sp, #24
 800ec0e:	af00      	add	r7, sp, #0
 800ec10:	60f8      	str	r0, [r7, #12]
 800ec12:	60b9      	str	r1, [r7, #8]
 800ec14:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800ec16:	2300      	movs	r3, #0
 800ec18:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d01b      	beq.n	800ec5c <MQTT_PubrelToResend+0x52>
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d018      	beq.n	800ec5c <MQTT_PubrelToResend+0x52>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d015      	beq.n	800ec5c <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800ec30:	8abb      	ldrh	r3, [r7, #20]
 800ec32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ec36:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800ec38:	8abb      	ldrh	r3, [r7, #20]
 800ec3a:	f043 0310 	orr.w	r3, r3, #16
 800ec3e:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800ec40:	8abb      	ldrh	r3, [r7, #20]
 800ec42:	68ba      	ldr	r2, [r7, #8]
 800ec44:	4619      	mov	r1, r3
 800ec46:	68f8      	ldr	r0, [r7, #12]
 800ec48:	f7ff fcd8 	bl	800e5fc <stateSelect>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800ec50:	8afb      	ldrh	r3, [r7, #22]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d002      	beq.n	800ec5c <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2204      	movs	r2, #4
 800ec5a:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800ec5c:	8afb      	ldrh	r3, [r7, #22]
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3718      	adds	r7, #24
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
	...

0800ec68 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 800ec6e:	af02      	add	r7, sp, #8
 800ec70:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ec74:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ec78:	6018      	str	r0, [r3, #0]
 800ec7a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ec7e:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 800ec82:	6019      	str	r1, [r3, #0]
 800ec84:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ec88:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800ec8c:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800ec8e:	2301      	movs	r3, #1
 800ec90:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800ec94:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ec98:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	781a      	ldrb	r2, [r3, #0]
 800eca0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eca4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eca8:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800ecaa:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecae:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	88da      	ldrh	r2, [r3, #6]
 800ecb6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecba:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ecbe:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800ecc0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecc4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ecc8:	2200      	movs	r2, #0
 800ecca:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800eccc:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecd0:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800ecd8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecdc:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	789a      	ldrb	r2, [r3, #2]
 800ece4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ece8:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ecec:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800ecee:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecf2:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	78da      	ldrb	r2, [r3, #3]
 800ecfa:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ecfe:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ed02:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800ed04:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed08:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	791a      	ldrb	r2, [r3, #4]
 800ed10:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed14:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ed18:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800ed1a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed1e:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	795a      	ldrb	r2, [r3, #5]
 800ed26:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed2a:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800ed2e:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800ed30:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed34:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	785b      	ldrb	r3, [r3, #1]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d115      	bne.n	800ed6c <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800ed40:	f107 0314 	add.w	r3, r7, #20
 800ed44:	4619      	mov	r1, r3
 800ed46:	482a      	ldr	r0, [pc, #168]	; (800edf0 <transport_recv+0x188>)
 800ed48:	f7fb fc5e 	bl	800a608 <ES_WIFI_StartClientConnection>
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800ed52:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d001      	beq.n	800ed5e <transport_recv+0xf6>
			return 0;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	e042      	b.n	800ede4 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800ed5e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed62:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	2201      	movs	r2, #1
 800ed6a:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800ed6c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed70:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	7819      	ldrb	r1, [r3, #0]
 800ed78:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed7c:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	b298      	uxth	r0, r3
 800ed84:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ed88:	f5a3 6285 	sub.w	r2, r3, #1064	; 0x428
 800ed8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ed90:	9301      	str	r3, [sp, #4]
 800ed92:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800ed96:	9300      	str	r3, [sp, #0]
 800ed98:	4603      	mov	r3, r0
 800ed9a:	6812      	ldr	r2, [r2, #0]
 800ed9c:	4814      	ldr	r0, [pc, #80]	; (800edf0 <transport_recv+0x188>)
 800ed9e:	f7fb fdd9 	bl	800a954 <ES_WIFI_ReceiveData>
 800eda2:	4603      	mov	r3, r0
 800eda4:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800eda8:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800edac:	2b00      	cmp	r3, #0
 800edae:	d00a      	beq.n	800edc6 <transport_recv+0x15e>
		socketStatus=0;
 800edb0:	2300      	movs	r3, #0
 800edb2:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		pNetworkContext->socket_open=0;
 800edb6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800edba:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	2200      	movs	r2, #0
 800edc2:	705a      	strb	r2, [r3, #1]
 800edc4:	e00c      	b.n	800ede0 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800edc6:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800edca:	461a      	mov	r2, r3
 800edcc:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800edd0:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800edd4:	2100      	movs	r1, #0
 800edd6:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800edd8:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800eddc:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
	}

    return socketStatus;
 800ede0:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	200010d0 	.word	0x200010d0

0800edf4 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b08e      	sub	sp, #56	; 0x38
 800edf8:	af02      	add	r7, sp, #8
 800edfa:	60f8      	str	r0, [r7, #12]
 800edfc:	60b9      	str	r1, [r7, #8]
 800edfe:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800ee00:	2300      	movs	r3, #0
 800ee02:	62fb      	str	r3, [r7, #44]	; 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	88db      	ldrh	r3, [r3, #6]
 800ee0e:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800ee10:	2300      	movs	r3, #0
 800ee12:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800ee14:	2300      	movs	r3, #0
 800ee16:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	789b      	ldrb	r3, [r3, #2]
 800ee1c:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	78db      	ldrb	r3, [r3, #3]
 800ee22:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	791b      	ldrb	r3, [r3, #4]
 800ee28:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	795b      	ldrb	r3, [r3, #5]
 800ee2e:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	785b      	ldrb	r3, [r3, #1]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d111      	bne.n	800ee5c <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800ee38:	f107 0314 	add.w	r3, r7, #20
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	481c      	ldr	r0, [pc, #112]	; (800eeb0 <transport_send+0xbc>)
 800ee40:	f7fb fbe2 	bl	800a608 <ES_WIFI_StartClientConnection>
 800ee44:	4603      	mov	r3, r0
 800ee46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800ee4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d001      	beq.n	800ee56 <transport_send+0x62>
			return 0;
 800ee52:	2300      	movs	r3, #0
 800ee54:	e027      	b.n	800eea6 <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	2201      	movs	r2, #1
 800ee5a:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	7819      	ldrb	r1, [r3, #0]
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	b29a      	uxth	r2, r3
 800ee64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ee68:	9301      	str	r3, [sp, #4]
 800ee6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ee6e:	9300      	str	r3, [sp, #0]
 800ee70:	4613      	mov	r3, r2
 800ee72:	68ba      	ldr	r2, [r7, #8]
 800ee74:	480e      	ldr	r0, [pc, #56]	; (800eeb0 <transport_send+0xbc>)
 800ee76:	f7fb fcb1 	bl	800a7dc <ES_WIFI_SendData>
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800ee80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d00a      	beq.n	800ee9e <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800ee8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ee92:	4619      	mov	r1, r3
 800ee94:	4807      	ldr	r0, [pc, #28]	; (800eeb4 <transport_send+0xc0>)
 800ee96:	f003 ffe1 	bl	8012e5c <iprintf>
		return 0;
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	e003      	b.n	800eea6 <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800ee9e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800eea2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

    return socketStatus;
 800eea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3730      	adds	r7, #48	; 0x30
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}
 800eeae:	bf00      	nop
 800eeb0:	200010d0 	.word	0x200010d0
 800eeb4:	08017e7c 	.word	0x08017e7c

0800eeb8 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800eeb8:	b480      	push	{r7}
 800eeba:	b085      	sub	sp, #20
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	60ba      	str	r2, [r7, #8]
 800eec0:	607b      	str	r3, [r7, #4]
 800eec2:	4603      	mov	r3, r0
 800eec4:	73fb      	strb	r3, [r7, #15]
 800eec6:	460b      	mov	r3, r1
 800eec8:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	7bfa      	ldrb	r2, [r7, #15]
 800eece:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	7bba      	ldrb	r2, [r7, #14]
 800eed4:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	4a08      	ldr	r2, [pc, #32]	; (800eefc <init_transport_from_socket+0x44>)
 800eeda:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	4a08      	ldr	r2, [pc, #32]	; (800ef00 <init_transport_from_socket+0x48>)
 800eee0:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	2200      	movs	r2, #0
 800eee6:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	68ba      	ldr	r2, [r7, #8]
 800eeec:	60da      	str	r2, [r3, #12]
}
 800eeee:	bf00      	nop
 800eef0:	3714      	adds	r7, #20
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr
 800eefa:	bf00      	nop
 800eefc:	0800ec69 	.word	0x0800ec69
 800ef00:	0800edf5 	.word	0x0800edf5

0800ef04 <__NVIC_SetPriority>:
{
 800ef04:	b480      	push	{r7}
 800ef06:	b083      	sub	sp, #12
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	6039      	str	r1, [r7, #0]
 800ef0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ef10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	db0a      	blt.n	800ef2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	b2da      	uxtb	r2, r3
 800ef1c:	490c      	ldr	r1, [pc, #48]	; (800ef50 <__NVIC_SetPriority+0x4c>)
 800ef1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef22:	0112      	lsls	r2, r2, #4
 800ef24:	b2d2      	uxtb	r2, r2
 800ef26:	440b      	add	r3, r1
 800ef28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ef2c:	e00a      	b.n	800ef44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	b2da      	uxtb	r2, r3
 800ef32:	4908      	ldr	r1, [pc, #32]	; (800ef54 <__NVIC_SetPriority+0x50>)
 800ef34:	79fb      	ldrb	r3, [r7, #7]
 800ef36:	f003 030f 	and.w	r3, r3, #15
 800ef3a:	3b04      	subs	r3, #4
 800ef3c:	0112      	lsls	r2, r2, #4
 800ef3e:	b2d2      	uxtb	r2, r2
 800ef40:	440b      	add	r3, r1
 800ef42:	761a      	strb	r2, [r3, #24]
}
 800ef44:	bf00      	nop
 800ef46:	370c      	adds	r7, #12
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4e:	4770      	bx	lr
 800ef50:	e000e100 	.word	0xe000e100
 800ef54:	e000ed00 	.word	0xe000ed00

0800ef58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ef5c:	2100      	movs	r1, #0
 800ef5e:	f06f 0004 	mvn.w	r0, #4
 800ef62:	f7ff ffcf 	bl	800ef04 <__NVIC_SetPriority>
#endif
}
 800ef66:	bf00      	nop
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ef6c:	b480      	push	{r7}
 800ef6e:	b083      	sub	sp, #12
 800ef70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef72:	f3ef 8305 	mrs	r3, IPSR
 800ef76:	603b      	str	r3, [r7, #0]
  return(result);
 800ef78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d003      	beq.n	800ef86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ef7e:	f06f 0305 	mvn.w	r3, #5
 800ef82:	607b      	str	r3, [r7, #4]
 800ef84:	e00c      	b.n	800efa0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ef86:	4b0a      	ldr	r3, [pc, #40]	; (800efb0 <osKernelInitialize+0x44>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d105      	bne.n	800ef9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ef8e:	4b08      	ldr	r3, [pc, #32]	; (800efb0 <osKernelInitialize+0x44>)
 800ef90:	2201      	movs	r2, #1
 800ef92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ef94:	2300      	movs	r3, #0
 800ef96:	607b      	str	r3, [r7, #4]
 800ef98:	e002      	b.n	800efa0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ef9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ef9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800efa0:	687b      	ldr	r3, [r7, #4]
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	370c      	adds	r7, #12
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr
 800efae:	bf00      	nop
 800efb0:	200019d0 	.word	0x200019d0

0800efb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b082      	sub	sp, #8
 800efb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efba:	f3ef 8305 	mrs	r3, IPSR
 800efbe:	603b      	str	r3, [r7, #0]
  return(result);
 800efc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d003      	beq.n	800efce <osKernelStart+0x1a>
    stat = osErrorISR;
 800efc6:	f06f 0305 	mvn.w	r3, #5
 800efca:	607b      	str	r3, [r7, #4]
 800efcc:	e010      	b.n	800eff0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800efce:	4b0b      	ldr	r3, [pc, #44]	; (800effc <osKernelStart+0x48>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	d109      	bne.n	800efea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800efd6:	f7ff ffbf 	bl	800ef58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800efda:	4b08      	ldr	r3, [pc, #32]	; (800effc <osKernelStart+0x48>)
 800efdc:	2202      	movs	r2, #2
 800efde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800efe0:	f001 f934 	bl	801024c <vTaskStartScheduler>
      stat = osOK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	607b      	str	r3, [r7, #4]
 800efe8:	e002      	b.n	800eff0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800efea:	f04f 33ff 	mov.w	r3, #4294967295
 800efee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eff0:	687b      	ldr	r3, [r7, #4]
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	3708      	adds	r7, #8
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bd80      	pop	{r7, pc}
 800effa:	bf00      	nop
 800effc:	200019d0 	.word	0x200019d0

0800f000 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f000:	b580      	push	{r7, lr}
 800f002:	b08e      	sub	sp, #56	; 0x38
 800f004:	af04      	add	r7, sp, #16
 800f006:	60f8      	str	r0, [r7, #12]
 800f008:	60b9      	str	r1, [r7, #8]
 800f00a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f00c:	2300      	movs	r3, #0
 800f00e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f010:	f3ef 8305 	mrs	r3, IPSR
 800f014:	617b      	str	r3, [r7, #20]
  return(result);
 800f016:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d17e      	bne.n	800f11a <osThreadNew+0x11a>
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d07b      	beq.n	800f11a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f022:	2380      	movs	r3, #128	; 0x80
 800f024:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f026:	2318      	movs	r3, #24
 800f028:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f02a:	2300      	movs	r3, #0
 800f02c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f02e:	f04f 33ff 	mov.w	r3, #4294967295
 800f032:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d045      	beq.n	800f0c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d002      	beq.n	800f048 <osThreadNew+0x48>
        name = attr->name;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	699b      	ldr	r3, [r3, #24]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d002      	beq.n	800f056 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f056:	69fb      	ldr	r3, [r7, #28]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d008      	beq.n	800f06e <osThreadNew+0x6e>
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	2b38      	cmp	r3, #56	; 0x38
 800f060:	d805      	bhi.n	800f06e <osThreadNew+0x6e>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	685b      	ldr	r3, [r3, #4]
 800f066:	f003 0301 	and.w	r3, r3, #1
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d001      	beq.n	800f072 <osThreadNew+0x72>
        return (NULL);
 800f06e:	2300      	movs	r3, #0
 800f070:	e054      	b.n	800f11c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	695b      	ldr	r3, [r3, #20]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d003      	beq.n	800f082 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	695b      	ldr	r3, [r3, #20]
 800f07e:	089b      	lsrs	r3, r3, #2
 800f080:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	689b      	ldr	r3, [r3, #8]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d00e      	beq.n	800f0a8 <osThreadNew+0xa8>
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	68db      	ldr	r3, [r3, #12]
 800f08e:	2b5b      	cmp	r3, #91	; 0x5b
 800f090:	d90a      	bls.n	800f0a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f096:	2b00      	cmp	r3, #0
 800f098:	d006      	beq.n	800f0a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	695b      	ldr	r3, [r3, #20]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d002      	beq.n	800f0a8 <osThreadNew+0xa8>
        mem = 1;
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	61bb      	str	r3, [r7, #24]
 800f0a6:	e010      	b.n	800f0ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	689b      	ldr	r3, [r3, #8]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d10c      	bne.n	800f0ca <osThreadNew+0xca>
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	68db      	ldr	r3, [r3, #12]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d108      	bne.n	800f0ca <osThreadNew+0xca>
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	691b      	ldr	r3, [r3, #16]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d104      	bne.n	800f0ca <osThreadNew+0xca>
          mem = 0;
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	61bb      	str	r3, [r7, #24]
 800f0c4:	e001      	b.n	800f0ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d110      	bne.n	800f0f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f0d4:	687a      	ldr	r2, [r7, #4]
 800f0d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f0d8:	9202      	str	r2, [sp, #8]
 800f0da:	9301      	str	r3, [sp, #4]
 800f0dc:	69fb      	ldr	r3, [r7, #28]
 800f0de:	9300      	str	r3, [sp, #0]
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	6a3a      	ldr	r2, [r7, #32]
 800f0e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f0e6:	68f8      	ldr	r0, [r7, #12]
 800f0e8:	f000 feda 	bl	800fea0 <xTaskCreateStatic>
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	613b      	str	r3, [r7, #16]
 800f0f0:	e013      	b.n	800f11a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f0f2:	69bb      	ldr	r3, [r7, #24]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d110      	bne.n	800f11a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f0f8:	6a3b      	ldr	r3, [r7, #32]
 800f0fa:	b29a      	uxth	r2, r3
 800f0fc:	f107 0310 	add.w	r3, r7, #16
 800f100:	9301      	str	r3, [sp, #4]
 800f102:	69fb      	ldr	r3, [r7, #28]
 800f104:	9300      	str	r3, [sp, #0]
 800f106:	68bb      	ldr	r3, [r7, #8]
 800f108:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f10a:	68f8      	ldr	r0, [r7, #12]
 800f10c:	f000 ff25 	bl	800ff5a <xTaskCreate>
 800f110:	4603      	mov	r3, r0
 800f112:	2b01      	cmp	r3, #1
 800f114:	d001      	beq.n	800f11a <osThreadNew+0x11a>
            hTask = NULL;
 800f116:	2300      	movs	r3, #0
 800f118:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f11a:	693b      	ldr	r3, [r7, #16]
}
 800f11c:	4618      	mov	r0, r3
 800f11e:	3728      	adds	r7, #40	; 0x28
 800f120:	46bd      	mov	sp, r7
 800f122:	bd80      	pop	{r7, pc}

0800f124 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800f124:	b580      	push	{r7, lr}
 800f126:	b088      	sub	sp, #32
 800f128:	af02      	add	r7, sp, #8
 800f12a:	6078      	str	r0, [r7, #4]
 800f12c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d002      	beq.n	800f13e <osThreadFlagsSet+0x1a>
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	da03      	bge.n	800f146 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800f13e:	f06f 0303 	mvn.w	r3, #3
 800f142:	60fb      	str	r3, [r7, #12]
 800f144:	e035      	b.n	800f1b2 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800f146:	f04f 33ff 	mov.w	r3, #4294967295
 800f14a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f14c:	f3ef 8305 	mrs	r3, IPSR
 800f150:	613b      	str	r3, [r7, #16]
  return(result);
 800f152:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800f154:	2b00      	cmp	r3, #0
 800f156:	d01f      	beq.n	800f198 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800f158:	2300      	movs	r3, #0
 800f15a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800f15c:	f107 0308 	add.w	r3, r7, #8
 800f160:	9300      	str	r3, [sp, #0]
 800f162:	2300      	movs	r3, #0
 800f164:	2201      	movs	r2, #1
 800f166:	6839      	ldr	r1, [r7, #0]
 800f168:	6978      	ldr	r0, [r7, #20]
 800f16a:	f001 fe55 	bl	8010e18 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800f16e:	f107 030c 	add.w	r3, r7, #12
 800f172:	2200      	movs	r2, #0
 800f174:	9200      	str	r2, [sp, #0]
 800f176:	2200      	movs	r2, #0
 800f178:	2100      	movs	r1, #0
 800f17a:	6978      	ldr	r0, [r7, #20]
 800f17c:	f001 fe4c 	bl	8010e18 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800f180:	68bb      	ldr	r3, [r7, #8]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d015      	beq.n	800f1b2 <osThreadFlagsSet+0x8e>
 800f186:	4b0d      	ldr	r3, [pc, #52]	; (800f1bc <osThreadFlagsSet+0x98>)
 800f188:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f18c:	601a      	str	r2, [r3, #0]
 800f18e:	f3bf 8f4f 	dsb	sy
 800f192:	f3bf 8f6f 	isb	sy
 800f196:	e00c      	b.n	800f1b2 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800f198:	2300      	movs	r3, #0
 800f19a:	2201      	movs	r2, #1
 800f19c:	6839      	ldr	r1, [r7, #0]
 800f19e:	6978      	ldr	r0, [r7, #20]
 800f1a0:	f001 fd82 	bl	8010ca8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800f1a4:	f107 030c 	add.w	r3, r7, #12
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	6978      	ldr	r0, [r7, #20]
 800f1ae:	f001 fd7b 	bl	8010ca8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800f1b2:	68fb      	ldr	r3, [r7, #12]
}
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	3718      	adds	r7, #24
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}
 800f1bc:	e000ed04 	.word	0xe000ed04

0800f1c0 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	b08c      	sub	sp, #48	; 0x30
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	60f8      	str	r0, [r7, #12]
 800f1c8:	60b9      	str	r1, [r7, #8]
 800f1ca:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1cc:	f3ef 8305 	mrs	r3, IPSR
 800f1d0:	617b      	str	r3, [r7, #20]
  return(result);
 800f1d2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d003      	beq.n	800f1e0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800f1d8:	f06f 0305 	mvn.w	r3, #5
 800f1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1de:	e06b      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	da03      	bge.n	800f1ee <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800f1e6:	f06f 0303 	mvn.w	r3, #3
 800f1ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1ec:	e064      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800f1ee:	68bb      	ldr	r3, [r7, #8]
 800f1f0:	f003 0302 	and.w	r3, r3, #2
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d002      	beq.n	800f1fe <osThreadFlagsWait+0x3e>
      clear = 0U;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	62bb      	str	r3, [r7, #40]	; 0x28
 800f1fc:	e001      	b.n	800f202 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800f202:	2300      	movs	r3, #0
 800f204:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800f20a:	f001 f931 	bl	8010470 <xTaskGetTickCount>
 800f20e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800f210:	f107 0210 	add.w	r2, r7, #16
 800f214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f216:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f218:	2000      	movs	r0, #0
 800f21a:	f001 fceb 	bl	8010bf4 <xTaskNotifyWait>
 800f21e:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800f220:	69fb      	ldr	r3, [r7, #28]
 800f222:	2b01      	cmp	r3, #1
 800f224:	d137      	bne.n	800f296 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800f226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	4013      	ands	r3, r2
 800f22c:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800f22e:	693b      	ldr	r3, [r7, #16]
 800f230:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f232:	4313      	orrs	r3, r2
 800f234:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	f003 0301 	and.w	r3, r3, #1
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d00c      	beq.n	800f25a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800f240:	68fa      	ldr	r2, [r7, #12]
 800f242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f244:	4013      	ands	r3, r2
 800f246:	68fa      	ldr	r2, [r7, #12]
 800f248:	429a      	cmp	r2, r3
 800f24a:	d032      	beq.n	800f2b2 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d10f      	bne.n	800f272 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f252:	f06f 0302 	mvn.w	r3, #2
 800f256:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800f258:	e02e      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800f25a:	68fa      	ldr	r2, [r7, #12]
 800f25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25e:	4013      	ands	r3, r2
 800f260:	2b00      	cmp	r3, #0
 800f262:	d128      	bne.n	800f2b6 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d103      	bne.n	800f272 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f26a:	f06f 0302 	mvn.w	r3, #2
 800f26e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800f270:	e022      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800f272:	f001 f8fd 	bl	8010470 <xTaskGetTickCount>
 800f276:	4602      	mov	r2, r0
 800f278:	6a3b      	ldr	r3, [r7, #32]
 800f27a:	1ad3      	subs	r3, r2, r3
 800f27c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800f27e:	69ba      	ldr	r2, [r7, #24]
 800f280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f282:	429a      	cmp	r2, r3
 800f284:	d902      	bls.n	800f28c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800f286:	2300      	movs	r3, #0
 800f288:	627b      	str	r3, [r7, #36]	; 0x24
 800f28a:	e00e      	b.n	800f2aa <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800f28c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f28e:	69bb      	ldr	r3, [r7, #24]
 800f290:	1ad3      	subs	r3, r2, r3
 800f292:	627b      	str	r3, [r7, #36]	; 0x24
 800f294:	e009      	b.n	800f2aa <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d103      	bne.n	800f2a4 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800f29c:	f06f 0302 	mvn.w	r3, #2
 800f2a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f2a2:	e002      	b.n	800f2aa <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800f2a4:	f06f 0301 	mvn.w	r3, #1
 800f2a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800f2aa:	69fb      	ldr	r3, [r7, #28]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d1af      	bne.n	800f210 <osThreadFlagsWait+0x50>
 800f2b0:	e002      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
            break;
 800f2b2:	bf00      	nop
 800f2b4:	e000      	b.n	800f2b8 <osThreadFlagsWait+0xf8>
            break;
 800f2b6:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800f2b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	3730      	adds	r7, #48	; 0x30
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}

0800f2c2 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f2c2:	b580      	push	{r7, lr}
 800f2c4:	b084      	sub	sp, #16
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2ca:	f3ef 8305 	mrs	r3, IPSR
 800f2ce:	60bb      	str	r3, [r7, #8]
  return(result);
 800f2d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d003      	beq.n	800f2de <osDelay+0x1c>
    stat = osErrorISR;
 800f2d6:	f06f 0305 	mvn.w	r3, #5
 800f2da:	60fb      	str	r3, [r7, #12]
 800f2dc:	e007      	b.n	800f2ee <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f2de:	2300      	movs	r3, #0
 800f2e0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d002      	beq.n	800f2ee <osDelay+0x2c>
      vTaskDelay(ticks);
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 ff7b 	bl	80101e4 <vTaskDelay>
    }
  }

  return (stat);
 800f2ee:	68fb      	ldr	r3, [r7, #12]
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3710      	adds	r7, #16
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}

0800f2f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f2f8:	b480      	push	{r7}
 800f2fa:	b085      	sub	sp, #20
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	60f8      	str	r0, [r7, #12]
 800f300:	60b9      	str	r1, [r7, #8]
 800f302:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	4a07      	ldr	r2, [pc, #28]	; (800f324 <vApplicationGetIdleTaskMemory+0x2c>)
 800f308:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	4a06      	ldr	r2, [pc, #24]	; (800f328 <vApplicationGetIdleTaskMemory+0x30>)
 800f30e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2280      	movs	r2, #128	; 0x80
 800f314:	601a      	str	r2, [r3, #0]
}
 800f316:	bf00      	nop
 800f318:	3714      	adds	r7, #20
 800f31a:	46bd      	mov	sp, r7
 800f31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f320:	4770      	bx	lr
 800f322:	bf00      	nop
 800f324:	200019d4 	.word	0x200019d4
 800f328:	20001a30 	.word	0x20001a30

0800f32c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f32c:	b480      	push	{r7}
 800f32e:	b085      	sub	sp, #20
 800f330:	af00      	add	r7, sp, #0
 800f332:	60f8      	str	r0, [r7, #12]
 800f334:	60b9      	str	r1, [r7, #8]
 800f336:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	4a07      	ldr	r2, [pc, #28]	; (800f358 <vApplicationGetTimerTaskMemory+0x2c>)
 800f33c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	4a06      	ldr	r2, [pc, #24]	; (800f35c <vApplicationGetTimerTaskMemory+0x30>)
 800f342:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f34a:	601a      	str	r2, [r3, #0]
}
 800f34c:	bf00      	nop
 800f34e:	3714      	adds	r7, #20
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr
 800f358:	20001c30 	.word	0x20001c30
 800f35c:	20001c8c 	.word	0x20001c8c

0800f360 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f360:	b480      	push	{r7}
 800f362:	b083      	sub	sp, #12
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f103 0208 	add.w	r2, r3, #8
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f04f 32ff 	mov.w	r2, #4294967295
 800f378:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f103 0208 	add.w	r2, r3, #8
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f103 0208 	add.w	r2, r3, #8
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2200      	movs	r2, #0
 800f392:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f394:	bf00      	nop
 800f396:	370c      	adds	r7, #12
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b083      	sub	sp, #12
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f3ae:	bf00      	nop
 800f3b0:	370c      	adds	r7, #12
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b8:	4770      	bx	lr

0800f3ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f3ba:	b480      	push	{r7}
 800f3bc:	b085      	sub	sp, #20
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
 800f3c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	685b      	ldr	r3, [r3, #4]
 800f3c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	68fa      	ldr	r2, [r7, #12]
 800f3ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	689a      	ldr	r2, [r3, #8]
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	689b      	ldr	r3, [r3, #8]
 800f3dc:	683a      	ldr	r2, [r7, #0]
 800f3de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	683a      	ldr	r2, [r7, #0]
 800f3e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	687a      	ldr	r2, [r7, #4]
 800f3ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	1c5a      	adds	r2, r3, #1
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	601a      	str	r2, [r3, #0]
}
 800f3f6:	bf00      	nop
 800f3f8:	3714      	adds	r7, #20
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f400:	4770      	bx	lr

0800f402 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f402:	b480      	push	{r7}
 800f404:	b085      	sub	sp, #20
 800f406:	af00      	add	r7, sp, #0
 800f408:	6078      	str	r0, [r7, #4]
 800f40a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f418:	d103      	bne.n	800f422 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	691b      	ldr	r3, [r3, #16]
 800f41e:	60fb      	str	r3, [r7, #12]
 800f420:	e00c      	b.n	800f43c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	3308      	adds	r3, #8
 800f426:	60fb      	str	r3, [r7, #12]
 800f428:	e002      	b.n	800f430 <vListInsert+0x2e>
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	685b      	ldr	r3, [r3, #4]
 800f42e:	60fb      	str	r3, [r7, #12]
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	68ba      	ldr	r2, [r7, #8]
 800f438:	429a      	cmp	r2, r3
 800f43a:	d2f6      	bcs.n	800f42a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	685a      	ldr	r2, [r3, #4]
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	685b      	ldr	r3, [r3, #4]
 800f448:	683a      	ldr	r2, [r7, #0]
 800f44a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	68fa      	ldr	r2, [r7, #12]
 800f450:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	683a      	ldr	r2, [r7, #0]
 800f456:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	687a      	ldr	r2, [r7, #4]
 800f45c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	1c5a      	adds	r2, r3, #1
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	601a      	str	r2, [r3, #0]
}
 800f468:	bf00      	nop
 800f46a:	3714      	adds	r7, #20
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f474:	b480      	push	{r7}
 800f476:	b085      	sub	sp, #20
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	691b      	ldr	r3, [r3, #16]
 800f480:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	685b      	ldr	r3, [r3, #4]
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	6892      	ldr	r2, [r2, #8]
 800f48a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	689b      	ldr	r3, [r3, #8]
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	6852      	ldr	r2, [r2, #4]
 800f494:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	685b      	ldr	r3, [r3, #4]
 800f49a:	687a      	ldr	r2, [r7, #4]
 800f49c:	429a      	cmp	r2, r3
 800f49e:	d103      	bne.n	800f4a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	689a      	ldr	r2, [r3, #8]
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	1e5a      	subs	r2, r3, #1
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	681b      	ldr	r3, [r3, #0]
}
 800f4bc:	4618      	mov	r0, r3
 800f4be:	3714      	adds	r7, #20
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c6:	4770      	bx	lr

0800f4c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b084      	sub	sp, #16
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d10a      	bne.n	800f4f2 <xQueueGenericReset+0x2a>
	__asm volatile
 800f4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4e0:	f383 8811 	msr	BASEPRI, r3
 800f4e4:	f3bf 8f6f 	isb	sy
 800f4e8:	f3bf 8f4f 	dsb	sy
 800f4ec:	60bb      	str	r3, [r7, #8]
}
 800f4ee:	bf00      	nop
 800f4f0:	e7fe      	b.n	800f4f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f4f2:	f002 fa3f 	bl	8011974 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	681a      	ldr	r2, [r3, #0]
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4fe:	68f9      	ldr	r1, [r7, #12]
 800f500:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f502:	fb01 f303 	mul.w	r3, r1, r3
 800f506:	441a      	add	r2, r3
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	2200      	movs	r2, #0
 800f510:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	681a      	ldr	r2, [r3, #0]
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	681a      	ldr	r2, [r3, #0]
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f522:	3b01      	subs	r3, #1
 800f524:	68f9      	ldr	r1, [r7, #12]
 800f526:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f528:	fb01 f303 	mul.w	r3, r1, r3
 800f52c:	441a      	add	r2, r3
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	22ff      	movs	r2, #255	; 0xff
 800f536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	22ff      	movs	r2, #255	; 0xff
 800f53e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d114      	bne.n	800f572 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	691b      	ldr	r3, [r3, #16]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d01a      	beq.n	800f586 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	3310      	adds	r3, #16
 800f554:	4618      	mov	r0, r3
 800f556:	f001 f903 	bl	8010760 <xTaskRemoveFromEventList>
 800f55a:	4603      	mov	r3, r0
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d012      	beq.n	800f586 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f560:	4b0c      	ldr	r3, [pc, #48]	; (800f594 <xQueueGenericReset+0xcc>)
 800f562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f566:	601a      	str	r2, [r3, #0]
 800f568:	f3bf 8f4f 	dsb	sy
 800f56c:	f3bf 8f6f 	isb	sy
 800f570:	e009      	b.n	800f586 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	3310      	adds	r3, #16
 800f576:	4618      	mov	r0, r3
 800f578:	f7ff fef2 	bl	800f360 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	3324      	adds	r3, #36	; 0x24
 800f580:	4618      	mov	r0, r3
 800f582:	f7ff feed 	bl	800f360 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f586:	f002 fa25 	bl	80119d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f58a:	2301      	movs	r3, #1
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3710      	adds	r7, #16
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}
 800f594:	e000ed04 	.word	0xe000ed04

0800f598 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b08e      	sub	sp, #56	; 0x38
 800f59c:	af02      	add	r7, sp, #8
 800f59e:	60f8      	str	r0, [r7, #12]
 800f5a0:	60b9      	str	r1, [r7, #8]
 800f5a2:	607a      	str	r2, [r7, #4]
 800f5a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d10a      	bne.n	800f5c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5b0:	f383 8811 	msr	BASEPRI, r3
 800f5b4:	f3bf 8f6f 	isb	sy
 800f5b8:	f3bf 8f4f 	dsb	sy
 800f5bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f5be:	bf00      	nop
 800f5c0:	e7fe      	b.n	800f5c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d10a      	bne.n	800f5de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f5c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5cc:	f383 8811 	msr	BASEPRI, r3
 800f5d0:	f3bf 8f6f 	isb	sy
 800f5d4:	f3bf 8f4f 	dsb	sy
 800f5d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f5da:	bf00      	nop
 800f5dc:	e7fe      	b.n	800f5dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d002      	beq.n	800f5ea <xQueueGenericCreateStatic+0x52>
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d001      	beq.n	800f5ee <xQueueGenericCreateStatic+0x56>
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	e000      	b.n	800f5f0 <xQueueGenericCreateStatic+0x58>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d10a      	bne.n	800f60a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5f8:	f383 8811 	msr	BASEPRI, r3
 800f5fc:	f3bf 8f6f 	isb	sy
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	623b      	str	r3, [r7, #32]
}
 800f606:	bf00      	nop
 800f608:	e7fe      	b.n	800f608 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d102      	bne.n	800f616 <xQueueGenericCreateStatic+0x7e>
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d101      	bne.n	800f61a <xQueueGenericCreateStatic+0x82>
 800f616:	2301      	movs	r3, #1
 800f618:	e000      	b.n	800f61c <xQueueGenericCreateStatic+0x84>
 800f61a:	2300      	movs	r3, #0
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d10a      	bne.n	800f636 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f624:	f383 8811 	msr	BASEPRI, r3
 800f628:	f3bf 8f6f 	isb	sy
 800f62c:	f3bf 8f4f 	dsb	sy
 800f630:	61fb      	str	r3, [r7, #28]
}
 800f632:	bf00      	nop
 800f634:	e7fe      	b.n	800f634 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f636:	2350      	movs	r3, #80	; 0x50
 800f638:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f63a:	697b      	ldr	r3, [r7, #20]
 800f63c:	2b50      	cmp	r3, #80	; 0x50
 800f63e:	d00a      	beq.n	800f656 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f644:	f383 8811 	msr	BASEPRI, r3
 800f648:	f3bf 8f6f 	isb	sy
 800f64c:	f3bf 8f4f 	dsb	sy
 800f650:	61bb      	str	r3, [r7, #24]
}
 800f652:	bf00      	nop
 800f654:	e7fe      	b.n	800f654 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f656:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f658:	683b      	ldr	r3, [r7, #0]
 800f65a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d00d      	beq.n	800f67e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f664:	2201      	movs	r2, #1
 800f666:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f66a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f670:	9300      	str	r3, [sp, #0]
 800f672:	4613      	mov	r3, r2
 800f674:	687a      	ldr	r2, [r7, #4]
 800f676:	68b9      	ldr	r1, [r7, #8]
 800f678:	68f8      	ldr	r0, [r7, #12]
 800f67a:	f000 f805 	bl	800f688 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f680:	4618      	mov	r0, r3
 800f682:	3730      	adds	r7, #48	; 0x30
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}

0800f688 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	60f8      	str	r0, [r7, #12]
 800f690:	60b9      	str	r1, [r7, #8]
 800f692:	607a      	str	r2, [r7, #4]
 800f694:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d103      	bne.n	800f6a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f69c:	69bb      	ldr	r3, [r7, #24]
 800f69e:	69ba      	ldr	r2, [r7, #24]
 800f6a0:	601a      	str	r2, [r3, #0]
 800f6a2:	e002      	b.n	800f6aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f6a4:	69bb      	ldr	r3, [r7, #24]
 800f6a6:	687a      	ldr	r2, [r7, #4]
 800f6a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f6aa:	69bb      	ldr	r3, [r7, #24]
 800f6ac:	68fa      	ldr	r2, [r7, #12]
 800f6ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f6b0:	69bb      	ldr	r3, [r7, #24]
 800f6b2:	68ba      	ldr	r2, [r7, #8]
 800f6b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f6b6:	2101      	movs	r1, #1
 800f6b8:	69b8      	ldr	r0, [r7, #24]
 800f6ba:	f7ff ff05 	bl	800f4c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f6be:	69bb      	ldr	r3, [r7, #24]
 800f6c0:	78fa      	ldrb	r2, [r7, #3]
 800f6c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f6c6:	bf00      	nop
 800f6c8:	3710      	adds	r7, #16
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	bd80      	pop	{r7, pc}
	...

0800f6d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b08e      	sub	sp, #56	; 0x38
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	607a      	str	r2, [r7, #4]
 800f6dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d10a      	bne.n	800f702 <xQueueGenericSend+0x32>
	__asm volatile
 800f6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6f0:	f383 8811 	msr	BASEPRI, r3
 800f6f4:	f3bf 8f6f 	isb	sy
 800f6f8:	f3bf 8f4f 	dsb	sy
 800f6fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f6fe:	bf00      	nop
 800f700:	e7fe      	b.n	800f700 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d103      	bne.n	800f710 <xQueueGenericSend+0x40>
 800f708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d101      	bne.n	800f714 <xQueueGenericSend+0x44>
 800f710:	2301      	movs	r3, #1
 800f712:	e000      	b.n	800f716 <xQueueGenericSend+0x46>
 800f714:	2300      	movs	r3, #0
 800f716:	2b00      	cmp	r3, #0
 800f718:	d10a      	bne.n	800f730 <xQueueGenericSend+0x60>
	__asm volatile
 800f71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f71e:	f383 8811 	msr	BASEPRI, r3
 800f722:	f3bf 8f6f 	isb	sy
 800f726:	f3bf 8f4f 	dsb	sy
 800f72a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f72c:	bf00      	nop
 800f72e:	e7fe      	b.n	800f72e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	2b02      	cmp	r3, #2
 800f734:	d103      	bne.n	800f73e <xQueueGenericSend+0x6e>
 800f736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f73a:	2b01      	cmp	r3, #1
 800f73c:	d101      	bne.n	800f742 <xQueueGenericSend+0x72>
 800f73e:	2301      	movs	r3, #1
 800f740:	e000      	b.n	800f744 <xQueueGenericSend+0x74>
 800f742:	2300      	movs	r3, #0
 800f744:	2b00      	cmp	r3, #0
 800f746:	d10a      	bne.n	800f75e <xQueueGenericSend+0x8e>
	__asm volatile
 800f748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f74c:	f383 8811 	msr	BASEPRI, r3
 800f750:	f3bf 8f6f 	isb	sy
 800f754:	f3bf 8f4f 	dsb	sy
 800f758:	623b      	str	r3, [r7, #32]
}
 800f75a:	bf00      	nop
 800f75c:	e7fe      	b.n	800f75c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f75e:	f001 f9bd 	bl	8010adc <xTaskGetSchedulerState>
 800f762:	4603      	mov	r3, r0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d102      	bne.n	800f76e <xQueueGenericSend+0x9e>
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d101      	bne.n	800f772 <xQueueGenericSend+0xa2>
 800f76e:	2301      	movs	r3, #1
 800f770:	e000      	b.n	800f774 <xQueueGenericSend+0xa4>
 800f772:	2300      	movs	r3, #0
 800f774:	2b00      	cmp	r3, #0
 800f776:	d10a      	bne.n	800f78e <xQueueGenericSend+0xbe>
	__asm volatile
 800f778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f77c:	f383 8811 	msr	BASEPRI, r3
 800f780:	f3bf 8f6f 	isb	sy
 800f784:	f3bf 8f4f 	dsb	sy
 800f788:	61fb      	str	r3, [r7, #28]
}
 800f78a:	bf00      	nop
 800f78c:	e7fe      	b.n	800f78c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f78e:	f002 f8f1 	bl	8011974 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f79a:	429a      	cmp	r2, r3
 800f79c:	d302      	bcc.n	800f7a4 <xQueueGenericSend+0xd4>
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	2b02      	cmp	r3, #2
 800f7a2:	d129      	bne.n	800f7f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7a4:	683a      	ldr	r2, [r7, #0]
 800f7a6:	68b9      	ldr	r1, [r7, #8]
 800f7a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7aa:	f000 fa0b 	bl	800fbc4 <prvCopyDataToQueue>
 800f7ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d010      	beq.n	800f7da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ba:	3324      	adds	r3, #36	; 0x24
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f000 ffcf 	bl	8010760 <xTaskRemoveFromEventList>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d013      	beq.n	800f7f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f7c8:	4b3f      	ldr	r3, [pc, #252]	; (800f8c8 <xQueueGenericSend+0x1f8>)
 800f7ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7ce:	601a      	str	r2, [r3, #0]
 800f7d0:	f3bf 8f4f 	dsb	sy
 800f7d4:	f3bf 8f6f 	isb	sy
 800f7d8:	e00a      	b.n	800f7f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f7da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d007      	beq.n	800f7f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f7e0:	4b39      	ldr	r3, [pc, #228]	; (800f8c8 <xQueueGenericSend+0x1f8>)
 800f7e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7e6:	601a      	str	r2, [r3, #0]
 800f7e8:	f3bf 8f4f 	dsb	sy
 800f7ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f7f0:	f002 f8f0 	bl	80119d4 <vPortExitCritical>
				return pdPASS;
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	e063      	b.n	800f8c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d103      	bne.n	800f806 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f7fe:	f002 f8e9 	bl	80119d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f802:	2300      	movs	r3, #0
 800f804:	e05c      	b.n	800f8c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d106      	bne.n	800f81a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f80c:	f107 0314 	add.w	r3, r7, #20
 800f810:	4618      	mov	r0, r3
 800f812:	f001 f809 	bl	8010828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f816:	2301      	movs	r3, #1
 800f818:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f81a:	f002 f8db 	bl	80119d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f81e:	f000 fd7b 	bl	8010318 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f822:	f002 f8a7 	bl	8011974 <vPortEnterCritical>
 800f826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f828:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f82c:	b25b      	sxtb	r3, r3
 800f82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f832:	d103      	bne.n	800f83c <xQueueGenericSend+0x16c>
 800f834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f836:	2200      	movs	r2, #0
 800f838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f83e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f842:	b25b      	sxtb	r3, r3
 800f844:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f848:	d103      	bne.n	800f852 <xQueueGenericSend+0x182>
 800f84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f84c:	2200      	movs	r2, #0
 800f84e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f852:	f002 f8bf 	bl	80119d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f856:	1d3a      	adds	r2, r7, #4
 800f858:	f107 0314 	add.w	r3, r7, #20
 800f85c:	4611      	mov	r1, r2
 800f85e:	4618      	mov	r0, r3
 800f860:	f000 fff8 	bl	8010854 <xTaskCheckForTimeOut>
 800f864:	4603      	mov	r3, r0
 800f866:	2b00      	cmp	r3, #0
 800f868:	d124      	bne.n	800f8b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f86a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f86c:	f000 faa2 	bl	800fdb4 <prvIsQueueFull>
 800f870:	4603      	mov	r3, r0
 800f872:	2b00      	cmp	r3, #0
 800f874:	d018      	beq.n	800f8a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f878:	3310      	adds	r3, #16
 800f87a:	687a      	ldr	r2, [r7, #4]
 800f87c:	4611      	mov	r1, r2
 800f87e:	4618      	mov	r0, r3
 800f880:	f000 ff1e 	bl	80106c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f884:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f886:	f000 fa2d 	bl	800fce4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f88a:	f000 fd53 	bl	8010334 <xTaskResumeAll>
 800f88e:	4603      	mov	r3, r0
 800f890:	2b00      	cmp	r3, #0
 800f892:	f47f af7c 	bne.w	800f78e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f896:	4b0c      	ldr	r3, [pc, #48]	; (800f8c8 <xQueueGenericSend+0x1f8>)
 800f898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f89c:	601a      	str	r2, [r3, #0]
 800f89e:	f3bf 8f4f 	dsb	sy
 800f8a2:	f3bf 8f6f 	isb	sy
 800f8a6:	e772      	b.n	800f78e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f8a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8aa:	f000 fa1b 	bl	800fce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f8ae:	f000 fd41 	bl	8010334 <xTaskResumeAll>
 800f8b2:	e76c      	b.n	800f78e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f8b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8b6:	f000 fa15 	bl	800fce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f8ba:	f000 fd3b 	bl	8010334 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f8be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3738      	adds	r7, #56	; 0x38
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	e000ed04 	.word	0xe000ed04

0800f8cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b090      	sub	sp, #64	; 0x40
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	60f8      	str	r0, [r7, #12]
 800f8d4:	60b9      	str	r1, [r7, #8]
 800f8d6:	607a      	str	r2, [r7, #4]
 800f8d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d10a      	bne.n	800f8fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8e8:	f383 8811 	msr	BASEPRI, r3
 800f8ec:	f3bf 8f6f 	isb	sy
 800f8f0:	f3bf 8f4f 	dsb	sy
 800f8f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f8f6:	bf00      	nop
 800f8f8:	e7fe      	b.n	800f8f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d103      	bne.n	800f908 <xQueueGenericSendFromISR+0x3c>
 800f900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f904:	2b00      	cmp	r3, #0
 800f906:	d101      	bne.n	800f90c <xQueueGenericSendFromISR+0x40>
 800f908:	2301      	movs	r3, #1
 800f90a:	e000      	b.n	800f90e <xQueueGenericSendFromISR+0x42>
 800f90c:	2300      	movs	r3, #0
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d10a      	bne.n	800f928 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f916:	f383 8811 	msr	BASEPRI, r3
 800f91a:	f3bf 8f6f 	isb	sy
 800f91e:	f3bf 8f4f 	dsb	sy
 800f922:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f924:	bf00      	nop
 800f926:	e7fe      	b.n	800f926 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f928:	683b      	ldr	r3, [r7, #0]
 800f92a:	2b02      	cmp	r3, #2
 800f92c:	d103      	bne.n	800f936 <xQueueGenericSendFromISR+0x6a>
 800f92e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f932:	2b01      	cmp	r3, #1
 800f934:	d101      	bne.n	800f93a <xQueueGenericSendFromISR+0x6e>
 800f936:	2301      	movs	r3, #1
 800f938:	e000      	b.n	800f93c <xQueueGenericSendFromISR+0x70>
 800f93a:	2300      	movs	r3, #0
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d10a      	bne.n	800f956 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f944:	f383 8811 	msr	BASEPRI, r3
 800f948:	f3bf 8f6f 	isb	sy
 800f94c:	f3bf 8f4f 	dsb	sy
 800f950:	623b      	str	r3, [r7, #32]
}
 800f952:	bf00      	nop
 800f954:	e7fe      	b.n	800f954 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f956:	f002 f8ef 	bl	8011b38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f95a:	f3ef 8211 	mrs	r2, BASEPRI
 800f95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f962:	f383 8811 	msr	BASEPRI, r3
 800f966:	f3bf 8f6f 	isb	sy
 800f96a:	f3bf 8f4f 	dsb	sy
 800f96e:	61fa      	str	r2, [r7, #28]
 800f970:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f972:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f974:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f97c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f97e:	429a      	cmp	r2, r3
 800f980:	d302      	bcc.n	800f988 <xQueueGenericSendFromISR+0xbc>
 800f982:	683b      	ldr	r3, [r7, #0]
 800f984:	2b02      	cmp	r3, #2
 800f986:	d12f      	bne.n	800f9e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f98a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f98e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f996:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f998:	683a      	ldr	r2, [r7, #0]
 800f99a:	68b9      	ldr	r1, [r7, #8]
 800f99c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f99e:	f000 f911 	bl	800fbc4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f9a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9aa:	d112      	bne.n	800f9d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d016      	beq.n	800f9e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9b6:	3324      	adds	r3, #36	; 0x24
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f000 fed1 	bl	8010760 <xTaskRemoveFromEventList>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d00e      	beq.n	800f9e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d00b      	beq.n	800f9e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	601a      	str	r2, [r3, #0]
 800f9d0:	e007      	b.n	800f9e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f9d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f9d6:	3301      	adds	r3, #1
 800f9d8:	b2db      	uxtb	r3, r3
 800f9da:	b25a      	sxtb	r2, r3
 800f9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f9e2:	2301      	movs	r3, #1
 800f9e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f9e6:	e001      	b.n	800f9ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f9ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f9ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f9f0:	697b      	ldr	r3, [r7, #20]
 800f9f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f9f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f9f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3740      	adds	r7, #64	; 0x40
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}
	...

0800fa04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b08c      	sub	sp, #48	; 0x30
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	60f8      	str	r0, [r7, #12]
 800fa0c:	60b9      	str	r1, [r7, #8]
 800fa0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fa10:	2300      	movs	r3, #0
 800fa12:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fa18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d10a      	bne.n	800fa34 <xQueueReceive+0x30>
	__asm volatile
 800fa1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa22:	f383 8811 	msr	BASEPRI, r3
 800fa26:	f3bf 8f6f 	isb	sy
 800fa2a:	f3bf 8f4f 	dsb	sy
 800fa2e:	623b      	str	r3, [r7, #32]
}
 800fa30:	bf00      	nop
 800fa32:	e7fe      	b.n	800fa32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa34:	68bb      	ldr	r3, [r7, #8]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d103      	bne.n	800fa42 <xQueueReceive+0x3e>
 800fa3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d101      	bne.n	800fa46 <xQueueReceive+0x42>
 800fa42:	2301      	movs	r3, #1
 800fa44:	e000      	b.n	800fa48 <xQueueReceive+0x44>
 800fa46:	2300      	movs	r3, #0
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d10a      	bne.n	800fa62 <xQueueReceive+0x5e>
	__asm volatile
 800fa4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa50:	f383 8811 	msr	BASEPRI, r3
 800fa54:	f3bf 8f6f 	isb	sy
 800fa58:	f3bf 8f4f 	dsb	sy
 800fa5c:	61fb      	str	r3, [r7, #28]
}
 800fa5e:	bf00      	nop
 800fa60:	e7fe      	b.n	800fa60 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fa62:	f001 f83b 	bl	8010adc <xTaskGetSchedulerState>
 800fa66:	4603      	mov	r3, r0
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d102      	bne.n	800fa72 <xQueueReceive+0x6e>
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d101      	bne.n	800fa76 <xQueueReceive+0x72>
 800fa72:	2301      	movs	r3, #1
 800fa74:	e000      	b.n	800fa78 <xQueueReceive+0x74>
 800fa76:	2300      	movs	r3, #0
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d10a      	bne.n	800fa92 <xQueueReceive+0x8e>
	__asm volatile
 800fa7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa80:	f383 8811 	msr	BASEPRI, r3
 800fa84:	f3bf 8f6f 	isb	sy
 800fa88:	f3bf 8f4f 	dsb	sy
 800fa8c:	61bb      	str	r3, [r7, #24]
}
 800fa8e:	bf00      	nop
 800fa90:	e7fe      	b.n	800fa90 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa92:	f001 ff6f 	bl	8011974 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa9a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d01f      	beq.n	800fae2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800faa2:	68b9      	ldr	r1, [r7, #8]
 800faa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800faa6:	f000 f8f7 	bl	800fc98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800faaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faac:	1e5a      	subs	r2, r3, #1
 800faae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fab0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fab4:	691b      	ldr	r3, [r3, #16]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00f      	beq.n	800fada <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800faba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fabc:	3310      	adds	r3, #16
 800fabe:	4618      	mov	r0, r3
 800fac0:	f000 fe4e 	bl	8010760 <xTaskRemoveFromEventList>
 800fac4:	4603      	mov	r3, r0
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d007      	beq.n	800fada <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800faca:	4b3d      	ldr	r3, [pc, #244]	; (800fbc0 <xQueueReceive+0x1bc>)
 800facc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fad0:	601a      	str	r2, [r3, #0]
 800fad2:	f3bf 8f4f 	dsb	sy
 800fad6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fada:	f001 ff7b 	bl	80119d4 <vPortExitCritical>
				return pdPASS;
 800fade:	2301      	movs	r3, #1
 800fae0:	e069      	b.n	800fbb6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d103      	bne.n	800faf0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fae8:	f001 ff74 	bl	80119d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800faec:	2300      	movs	r3, #0
 800faee:	e062      	b.n	800fbb6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800faf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d106      	bne.n	800fb04 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800faf6:	f107 0310 	add.w	r3, r7, #16
 800fafa:	4618      	mov	r0, r3
 800fafc:	f000 fe94 	bl	8010828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb00:	2301      	movs	r3, #1
 800fb02:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fb04:	f001 ff66 	bl	80119d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fb08:	f000 fc06 	bl	8010318 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fb0c:	f001 ff32 	bl	8011974 <vPortEnterCritical>
 800fb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb16:	b25b      	sxtb	r3, r3
 800fb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb1c:	d103      	bne.n	800fb26 <xQueueReceive+0x122>
 800fb1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb20:	2200      	movs	r2, #0
 800fb22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb2c:	b25b      	sxtb	r3, r3
 800fb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb32:	d103      	bne.n	800fb3c <xQueueReceive+0x138>
 800fb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb36:	2200      	movs	r2, #0
 800fb38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb3c:	f001 ff4a 	bl	80119d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fb40:	1d3a      	adds	r2, r7, #4
 800fb42:	f107 0310 	add.w	r3, r7, #16
 800fb46:	4611      	mov	r1, r2
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f000 fe83 	bl	8010854 <xTaskCheckForTimeOut>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d123      	bne.n	800fb9c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb56:	f000 f917 	bl	800fd88 <prvIsQueueEmpty>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d017      	beq.n	800fb90 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fb60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb62:	3324      	adds	r3, #36	; 0x24
 800fb64:	687a      	ldr	r2, [r7, #4]
 800fb66:	4611      	mov	r1, r2
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f000 fda9 	bl	80106c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fb6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb70:	f000 f8b8 	bl	800fce4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fb74:	f000 fbde 	bl	8010334 <xTaskResumeAll>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d189      	bne.n	800fa92 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800fb7e:	4b10      	ldr	r3, [pc, #64]	; (800fbc0 <xQueueReceive+0x1bc>)
 800fb80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb84:	601a      	str	r2, [r3, #0]
 800fb86:	f3bf 8f4f 	dsb	sy
 800fb8a:	f3bf 8f6f 	isb	sy
 800fb8e:	e780      	b.n	800fa92 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fb90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb92:	f000 f8a7 	bl	800fce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fb96:	f000 fbcd 	bl	8010334 <xTaskResumeAll>
 800fb9a:	e77a      	b.n	800fa92 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fb9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb9e:	f000 f8a1 	bl	800fce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fba2:	f000 fbc7 	bl	8010334 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fba6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fba8:	f000 f8ee 	bl	800fd88 <prvIsQueueEmpty>
 800fbac:	4603      	mov	r3, r0
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	f43f af6f 	beq.w	800fa92 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fbb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3730      	adds	r7, #48	; 0x30
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}
 800fbbe:	bf00      	nop
 800fbc0:	e000ed04 	.word	0xe000ed04

0800fbc4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b086      	sub	sp, #24
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbd8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d10d      	bne.n	800fbfe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d14d      	bne.n	800fc86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	689b      	ldr	r3, [r3, #8]
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f000 ff92 	bl	8010b18 <xTaskPriorityDisinherit>
 800fbf4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	609a      	str	r2, [r3, #8]
 800fbfc:	e043      	b.n	800fc86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d119      	bne.n	800fc38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	6858      	ldr	r0, [r3, #4]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc0c:	461a      	mov	r2, r3
 800fc0e:	68b9      	ldr	r1, [r7, #8]
 800fc10:	f003 fbff 	bl	8013412 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	685a      	ldr	r2, [r3, #4]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc1c:	441a      	add	r2, r3
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	685a      	ldr	r2, [r3, #4]
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	689b      	ldr	r3, [r3, #8]
 800fc2a:	429a      	cmp	r2, r3
 800fc2c:	d32b      	bcc.n	800fc86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	681a      	ldr	r2, [r3, #0]
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	605a      	str	r2, [r3, #4]
 800fc36:	e026      	b.n	800fc86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	68d8      	ldr	r0, [r3, #12]
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc40:	461a      	mov	r2, r3
 800fc42:	68b9      	ldr	r1, [r7, #8]
 800fc44:	f003 fbe5 	bl	8013412 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	68da      	ldr	r2, [r3, #12]
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc50:	425b      	negs	r3, r3
 800fc52:	441a      	add	r2, r3
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	68da      	ldr	r2, [r3, #12]
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	429a      	cmp	r2, r3
 800fc62:	d207      	bcs.n	800fc74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	689a      	ldr	r2, [r3, #8]
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc6c:	425b      	negs	r3, r3
 800fc6e:	441a      	add	r2, r3
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2b02      	cmp	r3, #2
 800fc78:	d105      	bne.n	800fc86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fc7a:	693b      	ldr	r3, [r7, #16]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d002      	beq.n	800fc86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fc80:	693b      	ldr	r3, [r7, #16]
 800fc82:	3b01      	subs	r3, #1
 800fc84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fc86:	693b      	ldr	r3, [r7, #16]
 800fc88:	1c5a      	adds	r2, r3, #1
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fc8e:	697b      	ldr	r3, [r7, #20]
}
 800fc90:	4618      	mov	r0, r3
 800fc92:	3718      	adds	r7, #24
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}

0800fc98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b082      	sub	sp, #8
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	6078      	str	r0, [r7, #4]
 800fca0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d018      	beq.n	800fcdc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	68da      	ldr	r2, [r3, #12]
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fcb2:	441a      	add	r2, r3
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	68da      	ldr	r2, [r3, #12]
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	689b      	ldr	r3, [r3, #8]
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d303      	bcc.n	800fccc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681a      	ldr	r2, [r3, #0]
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	68d9      	ldr	r1, [r3, #12]
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fcd4:	461a      	mov	r2, r3
 800fcd6:	6838      	ldr	r0, [r7, #0]
 800fcd8:	f003 fb9b 	bl	8013412 <memcpy>
	}
}
 800fcdc:	bf00      	nop
 800fcde:	3708      	adds	r7, #8
 800fce0:	46bd      	mov	sp, r7
 800fce2:	bd80      	pop	{r7, pc}

0800fce4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b084      	sub	sp, #16
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fcec:	f001 fe42 	bl	8011974 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fcf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fcf8:	e011      	b.n	800fd1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d012      	beq.n	800fd28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	3324      	adds	r3, #36	; 0x24
 800fd06:	4618      	mov	r0, r3
 800fd08:	f000 fd2a 	bl	8010760 <xTaskRemoveFromEventList>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d001      	beq.n	800fd16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fd12:	f000 fe01 	bl	8010918 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fd16:	7bfb      	ldrb	r3, [r7, #15]
 800fd18:	3b01      	subs	r3, #1
 800fd1a:	b2db      	uxtb	r3, r3
 800fd1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fd1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	dce9      	bgt.n	800fcfa <prvUnlockQueue+0x16>
 800fd26:	e000      	b.n	800fd2a <prvUnlockQueue+0x46>
					break;
 800fd28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	22ff      	movs	r2, #255	; 0xff
 800fd2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fd32:	f001 fe4f 	bl	80119d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fd36:	f001 fe1d 	bl	8011974 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fd40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fd42:	e011      	b.n	800fd68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	691b      	ldr	r3, [r3, #16]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d012      	beq.n	800fd72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	3310      	adds	r3, #16
 800fd50:	4618      	mov	r0, r3
 800fd52:	f000 fd05 	bl	8010760 <xTaskRemoveFromEventList>
 800fd56:	4603      	mov	r3, r0
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d001      	beq.n	800fd60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fd5c:	f000 fddc 	bl	8010918 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fd60:	7bbb      	ldrb	r3, [r7, #14]
 800fd62:	3b01      	subs	r3, #1
 800fd64:	b2db      	uxtb	r3, r3
 800fd66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fd68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	dce9      	bgt.n	800fd44 <prvUnlockQueue+0x60>
 800fd70:	e000      	b.n	800fd74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fd72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	22ff      	movs	r2, #255	; 0xff
 800fd78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fd7c:	f001 fe2a 	bl	80119d4 <vPortExitCritical>
}
 800fd80:	bf00      	nop
 800fd82:	3710      	adds	r7, #16
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fd90:	f001 fdf0 	bl	8011974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d102      	bne.n	800fda2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	60fb      	str	r3, [r7, #12]
 800fda0:	e001      	b.n	800fda6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fda2:	2300      	movs	r3, #0
 800fda4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fda6:	f001 fe15 	bl	80119d4 <vPortExitCritical>

	return xReturn;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
}
 800fdac:	4618      	mov	r0, r3
 800fdae:	3710      	adds	r7, #16
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bd80      	pop	{r7, pc}

0800fdb4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b084      	sub	sp, #16
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fdbc:	f001 fdda 	bl	8011974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d102      	bne.n	800fdd2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fdcc:	2301      	movs	r3, #1
 800fdce:	60fb      	str	r3, [r7, #12]
 800fdd0:	e001      	b.n	800fdd6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fdd6:	f001 fdfd 	bl	80119d4 <vPortExitCritical>

	return xReturn;
 800fdda:	68fb      	ldr	r3, [r7, #12]
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	3710      	adds	r7, #16
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}

0800fde4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fde4:	b480      	push	{r7}
 800fde6:	b085      	sub	sp, #20
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	6078      	str	r0, [r7, #4]
 800fdec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fdee:	2300      	movs	r3, #0
 800fdf0:	60fb      	str	r3, [r7, #12]
 800fdf2:	e014      	b.n	800fe1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fdf4:	4a0f      	ldr	r2, [pc, #60]	; (800fe34 <vQueueAddToRegistry+0x50>)
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d10b      	bne.n	800fe18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fe00:	490c      	ldr	r1, [pc, #48]	; (800fe34 <vQueueAddToRegistry+0x50>)
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	683a      	ldr	r2, [r7, #0]
 800fe06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fe0a:	4a0a      	ldr	r2, [pc, #40]	; (800fe34 <vQueueAddToRegistry+0x50>)
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	00db      	lsls	r3, r3, #3
 800fe10:	4413      	add	r3, r2
 800fe12:	687a      	ldr	r2, [r7, #4]
 800fe14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fe16:	e006      	b.n	800fe26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	3301      	adds	r3, #1
 800fe1c:	60fb      	str	r3, [r7, #12]
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	2b07      	cmp	r3, #7
 800fe22:	d9e7      	bls.n	800fdf4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fe24:	bf00      	nop
 800fe26:	bf00      	nop
 800fe28:	3714      	adds	r7, #20
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe30:	4770      	bx	lr
 800fe32:	bf00      	nop
 800fe34:	2000208c 	.word	0x2000208c

0800fe38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b086      	sub	sp, #24
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	60f8      	str	r0, [r7, #12]
 800fe40:	60b9      	str	r1, [r7, #8]
 800fe42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fe48:	f001 fd94 	bl	8011974 <vPortEnterCritical>
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fe52:	b25b      	sxtb	r3, r3
 800fe54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe58:	d103      	bne.n	800fe62 <vQueueWaitForMessageRestricted+0x2a>
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fe62:	697b      	ldr	r3, [r7, #20]
 800fe64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fe68:	b25b      	sxtb	r3, r3
 800fe6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe6e:	d103      	bne.n	800fe78 <vQueueWaitForMessageRestricted+0x40>
 800fe70:	697b      	ldr	r3, [r7, #20]
 800fe72:	2200      	movs	r2, #0
 800fe74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fe78:	f001 fdac 	bl	80119d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d106      	bne.n	800fe92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	3324      	adds	r3, #36	; 0x24
 800fe88:	687a      	ldr	r2, [r7, #4]
 800fe8a:	68b9      	ldr	r1, [r7, #8]
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f000 fc3b 	bl	8010708 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fe92:	6978      	ldr	r0, [r7, #20]
 800fe94:	f7ff ff26 	bl	800fce4 <prvUnlockQueue>
	}
 800fe98:	bf00      	nop
 800fe9a:	3718      	adds	r7, #24
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	bd80      	pop	{r7, pc}

0800fea0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b08e      	sub	sp, #56	; 0x38
 800fea4:	af04      	add	r7, sp, #16
 800fea6:	60f8      	str	r0, [r7, #12]
 800fea8:	60b9      	str	r1, [r7, #8]
 800feaa:	607a      	str	r2, [r7, #4]
 800feac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800feae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d10a      	bne.n	800feca <xTaskCreateStatic+0x2a>
	__asm volatile
 800feb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feb8:	f383 8811 	msr	BASEPRI, r3
 800febc:	f3bf 8f6f 	isb	sy
 800fec0:	f3bf 8f4f 	dsb	sy
 800fec4:	623b      	str	r3, [r7, #32]
}
 800fec6:	bf00      	nop
 800fec8:	e7fe      	b.n	800fec8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800feca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d10a      	bne.n	800fee6 <xTaskCreateStatic+0x46>
	__asm volatile
 800fed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fed4:	f383 8811 	msr	BASEPRI, r3
 800fed8:	f3bf 8f6f 	isb	sy
 800fedc:	f3bf 8f4f 	dsb	sy
 800fee0:	61fb      	str	r3, [r7, #28]
}
 800fee2:	bf00      	nop
 800fee4:	e7fe      	b.n	800fee4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fee6:	235c      	movs	r3, #92	; 0x5c
 800fee8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800feea:	693b      	ldr	r3, [r7, #16]
 800feec:	2b5c      	cmp	r3, #92	; 0x5c
 800feee:	d00a      	beq.n	800ff06 <xTaskCreateStatic+0x66>
	__asm volatile
 800fef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fef4:	f383 8811 	msr	BASEPRI, r3
 800fef8:	f3bf 8f6f 	isb	sy
 800fefc:	f3bf 8f4f 	dsb	sy
 800ff00:	61bb      	str	r3, [r7, #24]
}
 800ff02:	bf00      	nop
 800ff04:	e7fe      	b.n	800ff04 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ff06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ff08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d01e      	beq.n	800ff4c <xTaskCreateStatic+0xac>
 800ff0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d01b      	beq.n	800ff4c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ff14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff16:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ff18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff1c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ff1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff20:	2202      	movs	r2, #2
 800ff22:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ff26:	2300      	movs	r3, #0
 800ff28:	9303      	str	r3, [sp, #12]
 800ff2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2c:	9302      	str	r3, [sp, #8]
 800ff2e:	f107 0314 	add.w	r3, r7, #20
 800ff32:	9301      	str	r3, [sp, #4]
 800ff34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff36:	9300      	str	r3, [sp, #0]
 800ff38:	683b      	ldr	r3, [r7, #0]
 800ff3a:	687a      	ldr	r2, [r7, #4]
 800ff3c:	68b9      	ldr	r1, [r7, #8]
 800ff3e:	68f8      	ldr	r0, [r7, #12]
 800ff40:	f000 f850 	bl	800ffe4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ff44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ff46:	f000 f8dd 	bl	8010104 <prvAddNewTaskToReadyList>
 800ff4a:	e001      	b.n	800ff50 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ff50:	697b      	ldr	r3, [r7, #20]
	}
 800ff52:	4618      	mov	r0, r3
 800ff54:	3728      	adds	r7, #40	; 0x28
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}

0800ff5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ff5a:	b580      	push	{r7, lr}
 800ff5c:	b08c      	sub	sp, #48	; 0x30
 800ff5e:	af04      	add	r7, sp, #16
 800ff60:	60f8      	str	r0, [r7, #12]
 800ff62:	60b9      	str	r1, [r7, #8]
 800ff64:	603b      	str	r3, [r7, #0]
 800ff66:	4613      	mov	r3, r2
 800ff68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ff6a:	88fb      	ldrh	r3, [r7, #6]
 800ff6c:	009b      	lsls	r3, r3, #2
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f001 fe22 	bl	8011bb8 <pvPortMalloc>
 800ff74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ff76:	697b      	ldr	r3, [r7, #20]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00e      	beq.n	800ff9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ff7c:	205c      	movs	r0, #92	; 0x5c
 800ff7e:	f001 fe1b 	bl	8011bb8 <pvPortMalloc>
 800ff82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ff84:	69fb      	ldr	r3, [r7, #28]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d003      	beq.n	800ff92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ff8a:	69fb      	ldr	r3, [r7, #28]
 800ff8c:	697a      	ldr	r2, [r7, #20]
 800ff8e:	631a      	str	r2, [r3, #48]	; 0x30
 800ff90:	e005      	b.n	800ff9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ff92:	6978      	ldr	r0, [r7, #20]
 800ff94:	f001 fedc 	bl	8011d50 <vPortFree>
 800ff98:	e001      	b.n	800ff9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ff9e:	69fb      	ldr	r3, [r7, #28]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d017      	beq.n	800ffd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ffa4:	69fb      	ldr	r3, [r7, #28]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ffac:	88fa      	ldrh	r2, [r7, #6]
 800ffae:	2300      	movs	r3, #0
 800ffb0:	9303      	str	r3, [sp, #12]
 800ffb2:	69fb      	ldr	r3, [r7, #28]
 800ffb4:	9302      	str	r3, [sp, #8]
 800ffb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffb8:	9301      	str	r3, [sp, #4]
 800ffba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffbc:	9300      	str	r3, [sp, #0]
 800ffbe:	683b      	ldr	r3, [r7, #0]
 800ffc0:	68b9      	ldr	r1, [r7, #8]
 800ffc2:	68f8      	ldr	r0, [r7, #12]
 800ffc4:	f000 f80e 	bl	800ffe4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ffc8:	69f8      	ldr	r0, [r7, #28]
 800ffca:	f000 f89b 	bl	8010104 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ffce:	2301      	movs	r3, #1
 800ffd0:	61bb      	str	r3, [r7, #24]
 800ffd2:	e002      	b.n	800ffda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ffd4:	f04f 33ff 	mov.w	r3, #4294967295
 800ffd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ffda:	69bb      	ldr	r3, [r7, #24]
	}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3720      	adds	r7, #32
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}

0800ffe4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b088      	sub	sp, #32
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	607a      	str	r2, [r7, #4]
 800fff0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fff4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	461a      	mov	r2, r3
 800fffc:	21a5      	movs	r1, #165	; 0xa5
 800fffe:	f003 f8f1 	bl	80131e4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010004:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801000c:	3b01      	subs	r3, #1
 801000e:	009b      	lsls	r3, r3, #2
 8010010:	4413      	add	r3, r2
 8010012:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010014:	69bb      	ldr	r3, [r7, #24]
 8010016:	f023 0307 	bic.w	r3, r3, #7
 801001a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801001c:	69bb      	ldr	r3, [r7, #24]
 801001e:	f003 0307 	and.w	r3, r3, #7
 8010022:	2b00      	cmp	r3, #0
 8010024:	d00a      	beq.n	801003c <prvInitialiseNewTask+0x58>
	__asm volatile
 8010026:	f04f 0350 	mov.w	r3, #80	; 0x50
 801002a:	f383 8811 	msr	BASEPRI, r3
 801002e:	f3bf 8f6f 	isb	sy
 8010032:	f3bf 8f4f 	dsb	sy
 8010036:	617b      	str	r3, [r7, #20]
}
 8010038:	bf00      	nop
 801003a:	e7fe      	b.n	801003a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d01f      	beq.n	8010082 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010042:	2300      	movs	r3, #0
 8010044:	61fb      	str	r3, [r7, #28]
 8010046:	e012      	b.n	801006e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010048:	68ba      	ldr	r2, [r7, #8]
 801004a:	69fb      	ldr	r3, [r7, #28]
 801004c:	4413      	add	r3, r2
 801004e:	7819      	ldrb	r1, [r3, #0]
 8010050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010052:	69fb      	ldr	r3, [r7, #28]
 8010054:	4413      	add	r3, r2
 8010056:	3334      	adds	r3, #52	; 0x34
 8010058:	460a      	mov	r2, r1
 801005a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801005c:	68ba      	ldr	r2, [r7, #8]
 801005e:	69fb      	ldr	r3, [r7, #28]
 8010060:	4413      	add	r3, r2
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d006      	beq.n	8010076 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010068:	69fb      	ldr	r3, [r7, #28]
 801006a:	3301      	adds	r3, #1
 801006c:	61fb      	str	r3, [r7, #28]
 801006e:	69fb      	ldr	r3, [r7, #28]
 8010070:	2b0f      	cmp	r3, #15
 8010072:	d9e9      	bls.n	8010048 <prvInitialiseNewTask+0x64>
 8010074:	e000      	b.n	8010078 <prvInitialiseNewTask+0x94>
			{
				break;
 8010076:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801007a:	2200      	movs	r2, #0
 801007c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010080:	e003      	b.n	801008a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010084:	2200      	movs	r2, #0
 8010086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801008a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801008c:	2b37      	cmp	r3, #55	; 0x37
 801008e:	d901      	bls.n	8010094 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010090:	2337      	movs	r3, #55	; 0x37
 8010092:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010096:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010098:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801009a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801009c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801009e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80100a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100a2:	2200      	movs	r2, #0
 80100a4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80100a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100a8:	3304      	adds	r3, #4
 80100aa:	4618      	mov	r0, r3
 80100ac:	f7ff f978 	bl	800f3a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80100b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100b2:	3318      	adds	r3, #24
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7ff f973 	bl	800f3a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80100ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80100c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80100c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80100ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100ce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80100d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100d2:	2200      	movs	r2, #0
 80100d4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80100d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100d8:	2200      	movs	r2, #0
 80100da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80100de:	683a      	ldr	r2, [r7, #0]
 80100e0:	68f9      	ldr	r1, [r7, #12]
 80100e2:	69b8      	ldr	r0, [r7, #24]
 80100e4:	f001 fb16 	bl	8011714 <pxPortInitialiseStack>
 80100e8:	4602      	mov	r2, r0
 80100ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80100ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d002      	beq.n	80100fa <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80100f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100fa:	bf00      	nop
 80100fc:	3720      	adds	r7, #32
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
	...

08010104 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801010c:	f001 fc32 	bl	8011974 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010110:	4b2d      	ldr	r3, [pc, #180]	; (80101c8 <prvAddNewTaskToReadyList+0xc4>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	3301      	adds	r3, #1
 8010116:	4a2c      	ldr	r2, [pc, #176]	; (80101c8 <prvAddNewTaskToReadyList+0xc4>)
 8010118:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801011a:	4b2c      	ldr	r3, [pc, #176]	; (80101cc <prvAddNewTaskToReadyList+0xc8>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d109      	bne.n	8010136 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010122:	4a2a      	ldr	r2, [pc, #168]	; (80101cc <prvAddNewTaskToReadyList+0xc8>)
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010128:	4b27      	ldr	r3, [pc, #156]	; (80101c8 <prvAddNewTaskToReadyList+0xc4>)
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	2b01      	cmp	r3, #1
 801012e:	d110      	bne.n	8010152 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010130:	f000 fc16 	bl	8010960 <prvInitialiseTaskLists>
 8010134:	e00d      	b.n	8010152 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010136:	4b26      	ldr	r3, [pc, #152]	; (80101d0 <prvAddNewTaskToReadyList+0xcc>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d109      	bne.n	8010152 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801013e:	4b23      	ldr	r3, [pc, #140]	; (80101cc <prvAddNewTaskToReadyList+0xc8>)
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010148:	429a      	cmp	r2, r3
 801014a:	d802      	bhi.n	8010152 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801014c:	4a1f      	ldr	r2, [pc, #124]	; (80101cc <prvAddNewTaskToReadyList+0xc8>)
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010152:	4b20      	ldr	r3, [pc, #128]	; (80101d4 <prvAddNewTaskToReadyList+0xd0>)
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3301      	adds	r3, #1
 8010158:	4a1e      	ldr	r2, [pc, #120]	; (80101d4 <prvAddNewTaskToReadyList+0xd0>)
 801015a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801015c:	4b1d      	ldr	r3, [pc, #116]	; (80101d4 <prvAddNewTaskToReadyList+0xd0>)
 801015e:	681a      	ldr	r2, [r3, #0]
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010168:	4b1b      	ldr	r3, [pc, #108]	; (80101d8 <prvAddNewTaskToReadyList+0xd4>)
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	429a      	cmp	r2, r3
 801016e:	d903      	bls.n	8010178 <prvAddNewTaskToReadyList+0x74>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010174:	4a18      	ldr	r2, [pc, #96]	; (80101d8 <prvAddNewTaskToReadyList+0xd4>)
 8010176:	6013      	str	r3, [r2, #0]
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801017c:	4613      	mov	r3, r2
 801017e:	009b      	lsls	r3, r3, #2
 8010180:	4413      	add	r3, r2
 8010182:	009b      	lsls	r3, r3, #2
 8010184:	4a15      	ldr	r2, [pc, #84]	; (80101dc <prvAddNewTaskToReadyList+0xd8>)
 8010186:	441a      	add	r2, r3
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	3304      	adds	r3, #4
 801018c:	4619      	mov	r1, r3
 801018e:	4610      	mov	r0, r2
 8010190:	f7ff f913 	bl	800f3ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010194:	f001 fc1e 	bl	80119d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010198:	4b0d      	ldr	r3, [pc, #52]	; (80101d0 <prvAddNewTaskToReadyList+0xcc>)
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d00e      	beq.n	80101be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80101a0:	4b0a      	ldr	r3, [pc, #40]	; (80101cc <prvAddNewTaskToReadyList+0xc8>)
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101aa:	429a      	cmp	r2, r3
 80101ac:	d207      	bcs.n	80101be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80101ae:	4b0c      	ldr	r3, [pc, #48]	; (80101e0 <prvAddNewTaskToReadyList+0xdc>)
 80101b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101b4:	601a      	str	r2, [r3, #0]
 80101b6:	f3bf 8f4f 	dsb	sy
 80101ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80101be:	bf00      	nop
 80101c0:	3708      	adds	r7, #8
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	200025a0 	.word	0x200025a0
 80101cc:	200020cc 	.word	0x200020cc
 80101d0:	200025ac 	.word	0x200025ac
 80101d4:	200025bc 	.word	0x200025bc
 80101d8:	200025a8 	.word	0x200025a8
 80101dc:	200020d0 	.word	0x200020d0
 80101e0:	e000ed04 	.word	0xe000ed04

080101e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b084      	sub	sp, #16
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80101ec:	2300      	movs	r3, #0
 80101ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d017      	beq.n	8010226 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80101f6:	4b13      	ldr	r3, [pc, #76]	; (8010244 <vTaskDelay+0x60>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d00a      	beq.n	8010214 <vTaskDelay+0x30>
	__asm volatile
 80101fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010202:	f383 8811 	msr	BASEPRI, r3
 8010206:	f3bf 8f6f 	isb	sy
 801020a:	f3bf 8f4f 	dsb	sy
 801020e:	60bb      	str	r3, [r7, #8]
}
 8010210:	bf00      	nop
 8010212:	e7fe      	b.n	8010212 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010214:	f000 f880 	bl	8010318 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010218:	2100      	movs	r1, #0
 801021a:	6878      	ldr	r0, [r7, #4]
 801021c:	f000 fed8 	bl	8010fd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010220:	f000 f888 	bl	8010334 <xTaskResumeAll>
 8010224:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d107      	bne.n	801023c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801022c:	4b06      	ldr	r3, [pc, #24]	; (8010248 <vTaskDelay+0x64>)
 801022e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010232:	601a      	str	r2, [r3, #0]
 8010234:	f3bf 8f4f 	dsb	sy
 8010238:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801023c:	bf00      	nop
 801023e:	3710      	adds	r7, #16
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}
 8010244:	200025c8 	.word	0x200025c8
 8010248:	e000ed04 	.word	0xe000ed04

0801024c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b08a      	sub	sp, #40	; 0x28
 8010250:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010252:	2300      	movs	r3, #0
 8010254:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010256:	2300      	movs	r3, #0
 8010258:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801025a:	463a      	mov	r2, r7
 801025c:	1d39      	adds	r1, r7, #4
 801025e:	f107 0308 	add.w	r3, r7, #8
 8010262:	4618      	mov	r0, r3
 8010264:	f7ff f848 	bl	800f2f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010268:	6839      	ldr	r1, [r7, #0]
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	68ba      	ldr	r2, [r7, #8]
 801026e:	9202      	str	r2, [sp, #8]
 8010270:	9301      	str	r3, [sp, #4]
 8010272:	2300      	movs	r3, #0
 8010274:	9300      	str	r3, [sp, #0]
 8010276:	2300      	movs	r3, #0
 8010278:	460a      	mov	r2, r1
 801027a:	4921      	ldr	r1, [pc, #132]	; (8010300 <vTaskStartScheduler+0xb4>)
 801027c:	4821      	ldr	r0, [pc, #132]	; (8010304 <vTaskStartScheduler+0xb8>)
 801027e:	f7ff fe0f 	bl	800fea0 <xTaskCreateStatic>
 8010282:	4603      	mov	r3, r0
 8010284:	4a20      	ldr	r2, [pc, #128]	; (8010308 <vTaskStartScheduler+0xbc>)
 8010286:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010288:	4b1f      	ldr	r3, [pc, #124]	; (8010308 <vTaskStartScheduler+0xbc>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d002      	beq.n	8010296 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010290:	2301      	movs	r3, #1
 8010292:	617b      	str	r3, [r7, #20]
 8010294:	e001      	b.n	801029a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010296:	2300      	movs	r3, #0
 8010298:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	2b01      	cmp	r3, #1
 801029e:	d102      	bne.n	80102a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80102a0:	f000 feea 	bl	8011078 <xTimerCreateTimerTask>
 80102a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	2b01      	cmp	r3, #1
 80102aa:	d116      	bne.n	80102da <vTaskStartScheduler+0x8e>
	__asm volatile
 80102ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b0:	f383 8811 	msr	BASEPRI, r3
 80102b4:	f3bf 8f6f 	isb	sy
 80102b8:	f3bf 8f4f 	dsb	sy
 80102bc:	613b      	str	r3, [r7, #16]
}
 80102be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80102c0:	4b12      	ldr	r3, [pc, #72]	; (801030c <vTaskStartScheduler+0xc0>)
 80102c2:	f04f 32ff 	mov.w	r2, #4294967295
 80102c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80102c8:	4b11      	ldr	r3, [pc, #68]	; (8010310 <vTaskStartScheduler+0xc4>)
 80102ca:	2201      	movs	r2, #1
 80102cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80102ce:	4b11      	ldr	r3, [pc, #68]	; (8010314 <vTaskStartScheduler+0xc8>)
 80102d0:	2200      	movs	r2, #0
 80102d2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80102d4:	f001 faac 	bl	8011830 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80102d8:	e00e      	b.n	80102f8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80102da:	697b      	ldr	r3, [r7, #20]
 80102dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102e0:	d10a      	bne.n	80102f8 <vTaskStartScheduler+0xac>
	__asm volatile
 80102e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102e6:	f383 8811 	msr	BASEPRI, r3
 80102ea:	f3bf 8f6f 	isb	sy
 80102ee:	f3bf 8f4f 	dsb	sy
 80102f2:	60fb      	str	r3, [r7, #12]
}
 80102f4:	bf00      	nop
 80102f6:	e7fe      	b.n	80102f6 <vTaskStartScheduler+0xaa>
}
 80102f8:	bf00      	nop
 80102fa:	3718      	adds	r7, #24
 80102fc:	46bd      	mov	sp, r7
 80102fe:	bd80      	pop	{r7, pc}
 8010300:	08017eac 	.word	0x08017eac
 8010304:	08010931 	.word	0x08010931
 8010308:	200025c4 	.word	0x200025c4
 801030c:	200025c0 	.word	0x200025c0
 8010310:	200025ac 	.word	0x200025ac
 8010314:	200025a4 	.word	0x200025a4

08010318 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010318:	b480      	push	{r7}
 801031a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801031c:	4b04      	ldr	r3, [pc, #16]	; (8010330 <vTaskSuspendAll+0x18>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	3301      	adds	r3, #1
 8010322:	4a03      	ldr	r2, [pc, #12]	; (8010330 <vTaskSuspendAll+0x18>)
 8010324:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010326:	bf00      	nop
 8010328:	46bd      	mov	sp, r7
 801032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032e:	4770      	bx	lr
 8010330:	200025c8 	.word	0x200025c8

08010334 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b084      	sub	sp, #16
 8010338:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801033a:	2300      	movs	r3, #0
 801033c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801033e:	2300      	movs	r3, #0
 8010340:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010342:	4b42      	ldr	r3, [pc, #264]	; (801044c <xTaskResumeAll+0x118>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d10a      	bne.n	8010360 <xTaskResumeAll+0x2c>
	__asm volatile
 801034a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801034e:	f383 8811 	msr	BASEPRI, r3
 8010352:	f3bf 8f6f 	isb	sy
 8010356:	f3bf 8f4f 	dsb	sy
 801035a:	603b      	str	r3, [r7, #0]
}
 801035c:	bf00      	nop
 801035e:	e7fe      	b.n	801035e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010360:	f001 fb08 	bl	8011974 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010364:	4b39      	ldr	r3, [pc, #228]	; (801044c <xTaskResumeAll+0x118>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	3b01      	subs	r3, #1
 801036a:	4a38      	ldr	r2, [pc, #224]	; (801044c <xTaskResumeAll+0x118>)
 801036c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801036e:	4b37      	ldr	r3, [pc, #220]	; (801044c <xTaskResumeAll+0x118>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d162      	bne.n	801043c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010376:	4b36      	ldr	r3, [pc, #216]	; (8010450 <xTaskResumeAll+0x11c>)
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d05e      	beq.n	801043c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801037e:	e02f      	b.n	80103e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010380:	4b34      	ldr	r3, [pc, #208]	; (8010454 <xTaskResumeAll+0x120>)
 8010382:	68db      	ldr	r3, [r3, #12]
 8010384:	68db      	ldr	r3, [r3, #12]
 8010386:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	3318      	adds	r3, #24
 801038c:	4618      	mov	r0, r3
 801038e:	f7ff f871 	bl	800f474 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	3304      	adds	r3, #4
 8010396:	4618      	mov	r0, r3
 8010398:	f7ff f86c 	bl	800f474 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103a0:	4b2d      	ldr	r3, [pc, #180]	; (8010458 <xTaskResumeAll+0x124>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	429a      	cmp	r2, r3
 80103a6:	d903      	bls.n	80103b0 <xTaskResumeAll+0x7c>
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ac:	4a2a      	ldr	r2, [pc, #168]	; (8010458 <xTaskResumeAll+0x124>)
 80103ae:	6013      	str	r3, [r2, #0]
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103b4:	4613      	mov	r3, r2
 80103b6:	009b      	lsls	r3, r3, #2
 80103b8:	4413      	add	r3, r2
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	4a27      	ldr	r2, [pc, #156]	; (801045c <xTaskResumeAll+0x128>)
 80103be:	441a      	add	r2, r3
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	3304      	adds	r3, #4
 80103c4:	4619      	mov	r1, r3
 80103c6:	4610      	mov	r0, r2
 80103c8:	f7fe fff7 	bl	800f3ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d0:	4b23      	ldr	r3, [pc, #140]	; (8010460 <xTaskResumeAll+0x12c>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d302      	bcc.n	80103e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80103da:	4b22      	ldr	r3, [pc, #136]	; (8010464 <xTaskResumeAll+0x130>)
 80103dc:	2201      	movs	r2, #1
 80103de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80103e0:	4b1c      	ldr	r3, [pc, #112]	; (8010454 <xTaskResumeAll+0x120>)
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d1cb      	bne.n	8010380 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d001      	beq.n	80103f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80103ee:	f000 fb55 	bl	8010a9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80103f2:	4b1d      	ldr	r3, [pc, #116]	; (8010468 <xTaskResumeAll+0x134>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d010      	beq.n	8010420 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80103fe:	f000 f847 	bl	8010490 <xTaskIncrementTick>
 8010402:	4603      	mov	r3, r0
 8010404:	2b00      	cmp	r3, #0
 8010406:	d002      	beq.n	801040e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010408:	4b16      	ldr	r3, [pc, #88]	; (8010464 <xTaskResumeAll+0x130>)
 801040a:	2201      	movs	r2, #1
 801040c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	3b01      	subs	r3, #1
 8010412:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d1f1      	bne.n	80103fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801041a:	4b13      	ldr	r3, [pc, #76]	; (8010468 <xTaskResumeAll+0x134>)
 801041c:	2200      	movs	r2, #0
 801041e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010420:	4b10      	ldr	r3, [pc, #64]	; (8010464 <xTaskResumeAll+0x130>)
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d009      	beq.n	801043c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010428:	2301      	movs	r3, #1
 801042a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801042c:	4b0f      	ldr	r3, [pc, #60]	; (801046c <xTaskResumeAll+0x138>)
 801042e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010432:	601a      	str	r2, [r3, #0]
 8010434:	f3bf 8f4f 	dsb	sy
 8010438:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801043c:	f001 faca 	bl	80119d4 <vPortExitCritical>

	return xAlreadyYielded;
 8010440:	68bb      	ldr	r3, [r7, #8]
}
 8010442:	4618      	mov	r0, r3
 8010444:	3710      	adds	r7, #16
 8010446:	46bd      	mov	sp, r7
 8010448:	bd80      	pop	{r7, pc}
 801044a:	bf00      	nop
 801044c:	200025c8 	.word	0x200025c8
 8010450:	200025a0 	.word	0x200025a0
 8010454:	20002560 	.word	0x20002560
 8010458:	200025a8 	.word	0x200025a8
 801045c:	200020d0 	.word	0x200020d0
 8010460:	200020cc 	.word	0x200020cc
 8010464:	200025b4 	.word	0x200025b4
 8010468:	200025b0 	.word	0x200025b0
 801046c:	e000ed04 	.word	0xe000ed04

08010470 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010470:	b480      	push	{r7}
 8010472:	b083      	sub	sp, #12
 8010474:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010476:	4b05      	ldr	r3, [pc, #20]	; (801048c <xTaskGetTickCount+0x1c>)
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801047c:	687b      	ldr	r3, [r7, #4]
}
 801047e:	4618      	mov	r0, r3
 8010480:	370c      	adds	r7, #12
 8010482:	46bd      	mov	sp, r7
 8010484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010488:	4770      	bx	lr
 801048a:	bf00      	nop
 801048c:	200025a4 	.word	0x200025a4

08010490 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b086      	sub	sp, #24
 8010494:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010496:	2300      	movs	r3, #0
 8010498:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801049a:	4b4f      	ldr	r3, [pc, #316]	; (80105d8 <xTaskIncrementTick+0x148>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	f040 808f 	bne.w	80105c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80104a4:	4b4d      	ldr	r3, [pc, #308]	; (80105dc <xTaskIncrementTick+0x14c>)
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	3301      	adds	r3, #1
 80104aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80104ac:	4a4b      	ldr	r2, [pc, #300]	; (80105dc <xTaskIncrementTick+0x14c>)
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80104b2:	693b      	ldr	r3, [r7, #16]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d120      	bne.n	80104fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80104b8:	4b49      	ldr	r3, [pc, #292]	; (80105e0 <xTaskIncrementTick+0x150>)
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d00a      	beq.n	80104d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80104c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104c6:	f383 8811 	msr	BASEPRI, r3
 80104ca:	f3bf 8f6f 	isb	sy
 80104ce:	f3bf 8f4f 	dsb	sy
 80104d2:	603b      	str	r3, [r7, #0]
}
 80104d4:	bf00      	nop
 80104d6:	e7fe      	b.n	80104d6 <xTaskIncrementTick+0x46>
 80104d8:	4b41      	ldr	r3, [pc, #260]	; (80105e0 <xTaskIncrementTick+0x150>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	60fb      	str	r3, [r7, #12]
 80104de:	4b41      	ldr	r3, [pc, #260]	; (80105e4 <xTaskIncrementTick+0x154>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	4a3f      	ldr	r2, [pc, #252]	; (80105e0 <xTaskIncrementTick+0x150>)
 80104e4:	6013      	str	r3, [r2, #0]
 80104e6:	4a3f      	ldr	r2, [pc, #252]	; (80105e4 <xTaskIncrementTick+0x154>)
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	6013      	str	r3, [r2, #0]
 80104ec:	4b3e      	ldr	r3, [pc, #248]	; (80105e8 <xTaskIncrementTick+0x158>)
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	3301      	adds	r3, #1
 80104f2:	4a3d      	ldr	r2, [pc, #244]	; (80105e8 <xTaskIncrementTick+0x158>)
 80104f4:	6013      	str	r3, [r2, #0]
 80104f6:	f000 fad1 	bl	8010a9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80104fa:	4b3c      	ldr	r3, [pc, #240]	; (80105ec <xTaskIncrementTick+0x15c>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	693a      	ldr	r2, [r7, #16]
 8010500:	429a      	cmp	r2, r3
 8010502:	d349      	bcc.n	8010598 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010504:	4b36      	ldr	r3, [pc, #216]	; (80105e0 <xTaskIncrementTick+0x150>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d104      	bne.n	8010518 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801050e:	4b37      	ldr	r3, [pc, #220]	; (80105ec <xTaskIncrementTick+0x15c>)
 8010510:	f04f 32ff 	mov.w	r2, #4294967295
 8010514:	601a      	str	r2, [r3, #0]
					break;
 8010516:	e03f      	b.n	8010598 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010518:	4b31      	ldr	r3, [pc, #196]	; (80105e0 <xTaskIncrementTick+0x150>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	68db      	ldr	r3, [r3, #12]
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	685b      	ldr	r3, [r3, #4]
 8010526:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010528:	693a      	ldr	r2, [r7, #16]
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	429a      	cmp	r2, r3
 801052e:	d203      	bcs.n	8010538 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010530:	4a2e      	ldr	r2, [pc, #184]	; (80105ec <xTaskIncrementTick+0x15c>)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010536:	e02f      	b.n	8010598 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010538:	68bb      	ldr	r3, [r7, #8]
 801053a:	3304      	adds	r3, #4
 801053c:	4618      	mov	r0, r3
 801053e:	f7fe ff99 	bl	800f474 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010542:	68bb      	ldr	r3, [r7, #8]
 8010544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010546:	2b00      	cmp	r3, #0
 8010548:	d004      	beq.n	8010554 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801054a:	68bb      	ldr	r3, [r7, #8]
 801054c:	3318      	adds	r3, #24
 801054e:	4618      	mov	r0, r3
 8010550:	f7fe ff90 	bl	800f474 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010558:	4b25      	ldr	r3, [pc, #148]	; (80105f0 <xTaskIncrementTick+0x160>)
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	429a      	cmp	r2, r3
 801055e:	d903      	bls.n	8010568 <xTaskIncrementTick+0xd8>
 8010560:	68bb      	ldr	r3, [r7, #8]
 8010562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010564:	4a22      	ldr	r2, [pc, #136]	; (80105f0 <xTaskIncrementTick+0x160>)
 8010566:	6013      	str	r3, [r2, #0]
 8010568:	68bb      	ldr	r3, [r7, #8]
 801056a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801056c:	4613      	mov	r3, r2
 801056e:	009b      	lsls	r3, r3, #2
 8010570:	4413      	add	r3, r2
 8010572:	009b      	lsls	r3, r3, #2
 8010574:	4a1f      	ldr	r2, [pc, #124]	; (80105f4 <xTaskIncrementTick+0x164>)
 8010576:	441a      	add	r2, r3
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	3304      	adds	r3, #4
 801057c:	4619      	mov	r1, r3
 801057e:	4610      	mov	r0, r2
 8010580:	f7fe ff1b 	bl	800f3ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010588:	4b1b      	ldr	r3, [pc, #108]	; (80105f8 <xTaskIncrementTick+0x168>)
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801058e:	429a      	cmp	r2, r3
 8010590:	d3b8      	bcc.n	8010504 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8010592:	2301      	movs	r3, #1
 8010594:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010596:	e7b5      	b.n	8010504 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010598:	4b17      	ldr	r3, [pc, #92]	; (80105f8 <xTaskIncrementTick+0x168>)
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801059e:	4915      	ldr	r1, [pc, #84]	; (80105f4 <xTaskIncrementTick+0x164>)
 80105a0:	4613      	mov	r3, r2
 80105a2:	009b      	lsls	r3, r3, #2
 80105a4:	4413      	add	r3, r2
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	440b      	add	r3, r1
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	2b01      	cmp	r3, #1
 80105ae:	d901      	bls.n	80105b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80105b0:	2301      	movs	r3, #1
 80105b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80105b4:	4b11      	ldr	r3, [pc, #68]	; (80105fc <xTaskIncrementTick+0x16c>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d007      	beq.n	80105cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80105bc:	2301      	movs	r3, #1
 80105be:	617b      	str	r3, [r7, #20]
 80105c0:	e004      	b.n	80105cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80105c2:	4b0f      	ldr	r3, [pc, #60]	; (8010600 <xTaskIncrementTick+0x170>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	3301      	adds	r3, #1
 80105c8:	4a0d      	ldr	r2, [pc, #52]	; (8010600 <xTaskIncrementTick+0x170>)
 80105ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80105cc:	697b      	ldr	r3, [r7, #20]
}
 80105ce:	4618      	mov	r0, r3
 80105d0:	3718      	adds	r7, #24
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
 80105d6:	bf00      	nop
 80105d8:	200025c8 	.word	0x200025c8
 80105dc:	200025a4 	.word	0x200025a4
 80105e0:	20002558 	.word	0x20002558
 80105e4:	2000255c 	.word	0x2000255c
 80105e8:	200025b8 	.word	0x200025b8
 80105ec:	200025c0 	.word	0x200025c0
 80105f0:	200025a8 	.word	0x200025a8
 80105f4:	200020d0 	.word	0x200020d0
 80105f8:	200020cc 	.word	0x200020cc
 80105fc:	200025b4 	.word	0x200025b4
 8010600:	200025b0 	.word	0x200025b0

08010604 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010604:	b480      	push	{r7}
 8010606:	b085      	sub	sp, #20
 8010608:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801060a:	4b28      	ldr	r3, [pc, #160]	; (80106ac <vTaskSwitchContext+0xa8>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d003      	beq.n	801061a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010612:	4b27      	ldr	r3, [pc, #156]	; (80106b0 <vTaskSwitchContext+0xac>)
 8010614:	2201      	movs	r2, #1
 8010616:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010618:	e041      	b.n	801069e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 801061a:	4b25      	ldr	r3, [pc, #148]	; (80106b0 <vTaskSwitchContext+0xac>)
 801061c:	2200      	movs	r2, #0
 801061e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010620:	4b24      	ldr	r3, [pc, #144]	; (80106b4 <vTaskSwitchContext+0xb0>)
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	60fb      	str	r3, [r7, #12]
 8010626:	e010      	b.n	801064a <vTaskSwitchContext+0x46>
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d10a      	bne.n	8010644 <vTaskSwitchContext+0x40>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	607b      	str	r3, [r7, #4]
}
 8010640:	bf00      	nop
 8010642:	e7fe      	b.n	8010642 <vTaskSwitchContext+0x3e>
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	3b01      	subs	r3, #1
 8010648:	60fb      	str	r3, [r7, #12]
 801064a:	491b      	ldr	r1, [pc, #108]	; (80106b8 <vTaskSwitchContext+0xb4>)
 801064c:	68fa      	ldr	r2, [r7, #12]
 801064e:	4613      	mov	r3, r2
 8010650:	009b      	lsls	r3, r3, #2
 8010652:	4413      	add	r3, r2
 8010654:	009b      	lsls	r3, r3, #2
 8010656:	440b      	add	r3, r1
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d0e4      	beq.n	8010628 <vTaskSwitchContext+0x24>
 801065e:	68fa      	ldr	r2, [r7, #12]
 8010660:	4613      	mov	r3, r2
 8010662:	009b      	lsls	r3, r3, #2
 8010664:	4413      	add	r3, r2
 8010666:	009b      	lsls	r3, r3, #2
 8010668:	4a13      	ldr	r2, [pc, #76]	; (80106b8 <vTaskSwitchContext+0xb4>)
 801066a:	4413      	add	r3, r2
 801066c:	60bb      	str	r3, [r7, #8]
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	685a      	ldr	r2, [r3, #4]
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	605a      	str	r2, [r3, #4]
 8010678:	68bb      	ldr	r3, [r7, #8]
 801067a:	685a      	ldr	r2, [r3, #4]
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	3308      	adds	r3, #8
 8010680:	429a      	cmp	r2, r3
 8010682:	d104      	bne.n	801068e <vTaskSwitchContext+0x8a>
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	685b      	ldr	r3, [r3, #4]
 8010688:	685a      	ldr	r2, [r3, #4]
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	605a      	str	r2, [r3, #4]
 801068e:	68bb      	ldr	r3, [r7, #8]
 8010690:	685b      	ldr	r3, [r3, #4]
 8010692:	68db      	ldr	r3, [r3, #12]
 8010694:	4a09      	ldr	r2, [pc, #36]	; (80106bc <vTaskSwitchContext+0xb8>)
 8010696:	6013      	str	r3, [r2, #0]
 8010698:	4a06      	ldr	r2, [pc, #24]	; (80106b4 <vTaskSwitchContext+0xb0>)
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	6013      	str	r3, [r2, #0]
}
 801069e:	bf00      	nop
 80106a0:	3714      	adds	r7, #20
 80106a2:	46bd      	mov	sp, r7
 80106a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a8:	4770      	bx	lr
 80106aa:	bf00      	nop
 80106ac:	200025c8 	.word	0x200025c8
 80106b0:	200025b4 	.word	0x200025b4
 80106b4:	200025a8 	.word	0x200025a8
 80106b8:	200020d0 	.word	0x200020d0
 80106bc:	200020cc 	.word	0x200020cc

080106c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d10a      	bne.n	80106e6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80106d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d4:	f383 8811 	msr	BASEPRI, r3
 80106d8:	f3bf 8f6f 	isb	sy
 80106dc:	f3bf 8f4f 	dsb	sy
 80106e0:	60fb      	str	r3, [r7, #12]
}
 80106e2:	bf00      	nop
 80106e4:	e7fe      	b.n	80106e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80106e6:	4b07      	ldr	r3, [pc, #28]	; (8010704 <vTaskPlaceOnEventList+0x44>)
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	3318      	adds	r3, #24
 80106ec:	4619      	mov	r1, r3
 80106ee:	6878      	ldr	r0, [r7, #4]
 80106f0:	f7fe fe87 	bl	800f402 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80106f4:	2101      	movs	r1, #1
 80106f6:	6838      	ldr	r0, [r7, #0]
 80106f8:	f000 fc6a 	bl	8010fd0 <prvAddCurrentTaskToDelayedList>
}
 80106fc:	bf00      	nop
 80106fe:	3710      	adds	r7, #16
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}
 8010704:	200020cc 	.word	0x200020cc

08010708 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010708:	b580      	push	{r7, lr}
 801070a:	b086      	sub	sp, #24
 801070c:	af00      	add	r7, sp, #0
 801070e:	60f8      	str	r0, [r7, #12]
 8010710:	60b9      	str	r1, [r7, #8]
 8010712:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d10a      	bne.n	8010730 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801071a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801071e:	f383 8811 	msr	BASEPRI, r3
 8010722:	f3bf 8f6f 	isb	sy
 8010726:	f3bf 8f4f 	dsb	sy
 801072a:	617b      	str	r3, [r7, #20]
}
 801072c:	bf00      	nop
 801072e:	e7fe      	b.n	801072e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010730:	4b0a      	ldr	r3, [pc, #40]	; (801075c <vTaskPlaceOnEventListRestricted+0x54>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	3318      	adds	r3, #24
 8010736:	4619      	mov	r1, r3
 8010738:	68f8      	ldr	r0, [r7, #12]
 801073a:	f7fe fe3e 	bl	800f3ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d002      	beq.n	801074a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8010744:	f04f 33ff 	mov.w	r3, #4294967295
 8010748:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801074a:	6879      	ldr	r1, [r7, #4]
 801074c:	68b8      	ldr	r0, [r7, #8]
 801074e:	f000 fc3f 	bl	8010fd0 <prvAddCurrentTaskToDelayedList>
	}
 8010752:	bf00      	nop
 8010754:	3718      	adds	r7, #24
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}
 801075a:	bf00      	nop
 801075c:	200020cc 	.word	0x200020cc

08010760 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b086      	sub	sp, #24
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	68db      	ldr	r3, [r3, #12]
 801076c:	68db      	ldr	r3, [r3, #12]
 801076e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010770:	693b      	ldr	r3, [r7, #16]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d10a      	bne.n	801078c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8010776:	f04f 0350 	mov.w	r3, #80	; 0x50
 801077a:	f383 8811 	msr	BASEPRI, r3
 801077e:	f3bf 8f6f 	isb	sy
 8010782:	f3bf 8f4f 	dsb	sy
 8010786:	60fb      	str	r3, [r7, #12]
}
 8010788:	bf00      	nop
 801078a:	e7fe      	b.n	801078a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801078c:	693b      	ldr	r3, [r7, #16]
 801078e:	3318      	adds	r3, #24
 8010790:	4618      	mov	r0, r3
 8010792:	f7fe fe6f 	bl	800f474 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010796:	4b1e      	ldr	r3, [pc, #120]	; (8010810 <xTaskRemoveFromEventList+0xb0>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d11d      	bne.n	80107da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	3304      	adds	r3, #4
 80107a2:	4618      	mov	r0, r3
 80107a4:	f7fe fe66 	bl	800f474 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80107a8:	693b      	ldr	r3, [r7, #16]
 80107aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107ac:	4b19      	ldr	r3, [pc, #100]	; (8010814 <xTaskRemoveFromEventList+0xb4>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	429a      	cmp	r2, r3
 80107b2:	d903      	bls.n	80107bc <xTaskRemoveFromEventList+0x5c>
 80107b4:	693b      	ldr	r3, [r7, #16]
 80107b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107b8:	4a16      	ldr	r2, [pc, #88]	; (8010814 <xTaskRemoveFromEventList+0xb4>)
 80107ba:	6013      	str	r3, [r2, #0]
 80107bc:	693b      	ldr	r3, [r7, #16]
 80107be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107c0:	4613      	mov	r3, r2
 80107c2:	009b      	lsls	r3, r3, #2
 80107c4:	4413      	add	r3, r2
 80107c6:	009b      	lsls	r3, r3, #2
 80107c8:	4a13      	ldr	r2, [pc, #76]	; (8010818 <xTaskRemoveFromEventList+0xb8>)
 80107ca:	441a      	add	r2, r3
 80107cc:	693b      	ldr	r3, [r7, #16]
 80107ce:	3304      	adds	r3, #4
 80107d0:	4619      	mov	r1, r3
 80107d2:	4610      	mov	r0, r2
 80107d4:	f7fe fdf1 	bl	800f3ba <vListInsertEnd>
 80107d8:	e005      	b.n	80107e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	3318      	adds	r3, #24
 80107de:	4619      	mov	r1, r3
 80107e0:	480e      	ldr	r0, [pc, #56]	; (801081c <xTaskRemoveFromEventList+0xbc>)
 80107e2:	f7fe fdea 	bl	800f3ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107ea:	4b0d      	ldr	r3, [pc, #52]	; (8010820 <xTaskRemoveFromEventList+0xc0>)
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107f0:	429a      	cmp	r2, r3
 80107f2:	d905      	bls.n	8010800 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80107f4:	2301      	movs	r3, #1
 80107f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80107f8:	4b0a      	ldr	r3, [pc, #40]	; (8010824 <xTaskRemoveFromEventList+0xc4>)
 80107fa:	2201      	movs	r2, #1
 80107fc:	601a      	str	r2, [r3, #0]
 80107fe:	e001      	b.n	8010804 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010800:	2300      	movs	r3, #0
 8010802:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010804:	697b      	ldr	r3, [r7, #20]
}
 8010806:	4618      	mov	r0, r3
 8010808:	3718      	adds	r7, #24
 801080a:	46bd      	mov	sp, r7
 801080c:	bd80      	pop	{r7, pc}
 801080e:	bf00      	nop
 8010810:	200025c8 	.word	0x200025c8
 8010814:	200025a8 	.word	0x200025a8
 8010818:	200020d0 	.word	0x200020d0
 801081c:	20002560 	.word	0x20002560
 8010820:	200020cc 	.word	0x200020cc
 8010824:	200025b4 	.word	0x200025b4

08010828 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010828:	b480      	push	{r7}
 801082a:	b083      	sub	sp, #12
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010830:	4b06      	ldr	r3, [pc, #24]	; (801084c <vTaskInternalSetTimeOutState+0x24>)
 8010832:	681a      	ldr	r2, [r3, #0]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010838:	4b05      	ldr	r3, [pc, #20]	; (8010850 <vTaskInternalSetTimeOutState+0x28>)
 801083a:	681a      	ldr	r2, [r3, #0]
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	605a      	str	r2, [r3, #4]
}
 8010840:	bf00      	nop
 8010842:	370c      	adds	r7, #12
 8010844:	46bd      	mov	sp, r7
 8010846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084a:	4770      	bx	lr
 801084c:	200025b8 	.word	0x200025b8
 8010850:	200025a4 	.word	0x200025a4

08010854 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b088      	sub	sp, #32
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
 801085c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d10a      	bne.n	801087a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8010864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010868:	f383 8811 	msr	BASEPRI, r3
 801086c:	f3bf 8f6f 	isb	sy
 8010870:	f3bf 8f4f 	dsb	sy
 8010874:	613b      	str	r3, [r7, #16]
}
 8010876:	bf00      	nop
 8010878:	e7fe      	b.n	8010878 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d10a      	bne.n	8010896 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010884:	f383 8811 	msr	BASEPRI, r3
 8010888:	f3bf 8f6f 	isb	sy
 801088c:	f3bf 8f4f 	dsb	sy
 8010890:	60fb      	str	r3, [r7, #12]
}
 8010892:	bf00      	nop
 8010894:	e7fe      	b.n	8010894 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8010896:	f001 f86d 	bl	8011974 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801089a:	4b1d      	ldr	r3, [pc, #116]	; (8010910 <xTaskCheckForTimeOut+0xbc>)
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	685b      	ldr	r3, [r3, #4]
 80108a4:	69ba      	ldr	r2, [r7, #24]
 80108a6:	1ad3      	subs	r3, r2, r3
 80108a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80108aa:	683b      	ldr	r3, [r7, #0]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108b2:	d102      	bne.n	80108ba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80108b4:	2300      	movs	r3, #0
 80108b6:	61fb      	str	r3, [r7, #28]
 80108b8:	e023      	b.n	8010902 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	681a      	ldr	r2, [r3, #0]
 80108be:	4b15      	ldr	r3, [pc, #84]	; (8010914 <xTaskCheckForTimeOut+0xc0>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	429a      	cmp	r2, r3
 80108c4:	d007      	beq.n	80108d6 <xTaskCheckForTimeOut+0x82>
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	685b      	ldr	r3, [r3, #4]
 80108ca:	69ba      	ldr	r2, [r7, #24]
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d302      	bcc.n	80108d6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80108d0:	2301      	movs	r3, #1
 80108d2:	61fb      	str	r3, [r7, #28]
 80108d4:	e015      	b.n	8010902 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	697a      	ldr	r2, [r7, #20]
 80108dc:	429a      	cmp	r2, r3
 80108de:	d20b      	bcs.n	80108f8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80108e0:	683b      	ldr	r3, [r7, #0]
 80108e2:	681a      	ldr	r2, [r3, #0]
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	1ad2      	subs	r2, r2, r3
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80108ec:	6878      	ldr	r0, [r7, #4]
 80108ee:	f7ff ff9b 	bl	8010828 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80108f2:	2300      	movs	r3, #0
 80108f4:	61fb      	str	r3, [r7, #28]
 80108f6:	e004      	b.n	8010902 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80108f8:	683b      	ldr	r3, [r7, #0]
 80108fa:	2200      	movs	r2, #0
 80108fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80108fe:	2301      	movs	r3, #1
 8010900:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010902:	f001 f867 	bl	80119d4 <vPortExitCritical>

	return xReturn;
 8010906:	69fb      	ldr	r3, [r7, #28]
}
 8010908:	4618      	mov	r0, r3
 801090a:	3720      	adds	r7, #32
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}
 8010910:	200025a4 	.word	0x200025a4
 8010914:	200025b8 	.word	0x200025b8

08010918 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010918:	b480      	push	{r7}
 801091a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801091c:	4b03      	ldr	r3, [pc, #12]	; (801092c <vTaskMissedYield+0x14>)
 801091e:	2201      	movs	r2, #1
 8010920:	601a      	str	r2, [r3, #0]
}
 8010922:	bf00      	nop
 8010924:	46bd      	mov	sp, r7
 8010926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092a:	4770      	bx	lr
 801092c:	200025b4 	.word	0x200025b4

08010930 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b082      	sub	sp, #8
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010938:	f000 f852 	bl	80109e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801093c:	4b06      	ldr	r3, [pc, #24]	; (8010958 <prvIdleTask+0x28>)
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	2b01      	cmp	r3, #1
 8010942:	d9f9      	bls.n	8010938 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010944:	4b05      	ldr	r3, [pc, #20]	; (801095c <prvIdleTask+0x2c>)
 8010946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801094a:	601a      	str	r2, [r3, #0]
 801094c:	f3bf 8f4f 	dsb	sy
 8010950:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010954:	e7f0      	b.n	8010938 <prvIdleTask+0x8>
 8010956:	bf00      	nop
 8010958:	200020d0 	.word	0x200020d0
 801095c:	e000ed04 	.word	0xe000ed04

08010960 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b082      	sub	sp, #8
 8010964:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010966:	2300      	movs	r3, #0
 8010968:	607b      	str	r3, [r7, #4]
 801096a:	e00c      	b.n	8010986 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801096c:	687a      	ldr	r2, [r7, #4]
 801096e:	4613      	mov	r3, r2
 8010970:	009b      	lsls	r3, r3, #2
 8010972:	4413      	add	r3, r2
 8010974:	009b      	lsls	r3, r3, #2
 8010976:	4a12      	ldr	r2, [pc, #72]	; (80109c0 <prvInitialiseTaskLists+0x60>)
 8010978:	4413      	add	r3, r2
 801097a:	4618      	mov	r0, r3
 801097c:	f7fe fcf0 	bl	800f360 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	3301      	adds	r3, #1
 8010984:	607b      	str	r3, [r7, #4]
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	2b37      	cmp	r3, #55	; 0x37
 801098a:	d9ef      	bls.n	801096c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801098c:	480d      	ldr	r0, [pc, #52]	; (80109c4 <prvInitialiseTaskLists+0x64>)
 801098e:	f7fe fce7 	bl	800f360 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010992:	480d      	ldr	r0, [pc, #52]	; (80109c8 <prvInitialiseTaskLists+0x68>)
 8010994:	f7fe fce4 	bl	800f360 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010998:	480c      	ldr	r0, [pc, #48]	; (80109cc <prvInitialiseTaskLists+0x6c>)
 801099a:	f7fe fce1 	bl	800f360 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801099e:	480c      	ldr	r0, [pc, #48]	; (80109d0 <prvInitialiseTaskLists+0x70>)
 80109a0:	f7fe fcde 	bl	800f360 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80109a4:	480b      	ldr	r0, [pc, #44]	; (80109d4 <prvInitialiseTaskLists+0x74>)
 80109a6:	f7fe fcdb 	bl	800f360 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80109aa:	4b0b      	ldr	r3, [pc, #44]	; (80109d8 <prvInitialiseTaskLists+0x78>)
 80109ac:	4a05      	ldr	r2, [pc, #20]	; (80109c4 <prvInitialiseTaskLists+0x64>)
 80109ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80109b0:	4b0a      	ldr	r3, [pc, #40]	; (80109dc <prvInitialiseTaskLists+0x7c>)
 80109b2:	4a05      	ldr	r2, [pc, #20]	; (80109c8 <prvInitialiseTaskLists+0x68>)
 80109b4:	601a      	str	r2, [r3, #0]
}
 80109b6:	bf00      	nop
 80109b8:	3708      	adds	r7, #8
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bd80      	pop	{r7, pc}
 80109be:	bf00      	nop
 80109c0:	200020d0 	.word	0x200020d0
 80109c4:	20002530 	.word	0x20002530
 80109c8:	20002544 	.word	0x20002544
 80109cc:	20002560 	.word	0x20002560
 80109d0:	20002574 	.word	0x20002574
 80109d4:	2000258c 	.word	0x2000258c
 80109d8:	20002558 	.word	0x20002558
 80109dc:	2000255c 	.word	0x2000255c

080109e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b082      	sub	sp, #8
 80109e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80109e6:	e019      	b.n	8010a1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80109e8:	f000 ffc4 	bl	8011974 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109ec:	4b10      	ldr	r3, [pc, #64]	; (8010a30 <prvCheckTasksWaitingTermination+0x50>)
 80109ee:	68db      	ldr	r3, [r3, #12]
 80109f0:	68db      	ldr	r3, [r3, #12]
 80109f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	3304      	adds	r3, #4
 80109f8:	4618      	mov	r0, r3
 80109fa:	f7fe fd3b 	bl	800f474 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80109fe:	4b0d      	ldr	r3, [pc, #52]	; (8010a34 <prvCheckTasksWaitingTermination+0x54>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	3b01      	subs	r3, #1
 8010a04:	4a0b      	ldr	r2, [pc, #44]	; (8010a34 <prvCheckTasksWaitingTermination+0x54>)
 8010a06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010a08:	4b0b      	ldr	r3, [pc, #44]	; (8010a38 <prvCheckTasksWaitingTermination+0x58>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	3b01      	subs	r3, #1
 8010a0e:	4a0a      	ldr	r2, [pc, #40]	; (8010a38 <prvCheckTasksWaitingTermination+0x58>)
 8010a10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010a12:	f000 ffdf 	bl	80119d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010a16:	6878      	ldr	r0, [r7, #4]
 8010a18:	f000 f810 	bl	8010a3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010a1c:	4b06      	ldr	r3, [pc, #24]	; (8010a38 <prvCheckTasksWaitingTermination+0x58>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d1e1      	bne.n	80109e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010a24:	bf00      	nop
 8010a26:	bf00      	nop
 8010a28:	3708      	adds	r7, #8
 8010a2a:	46bd      	mov	sp, r7
 8010a2c:	bd80      	pop	{r7, pc}
 8010a2e:	bf00      	nop
 8010a30:	20002574 	.word	0x20002574
 8010a34:	200025a0 	.word	0x200025a0
 8010a38:	20002588 	.word	0x20002588

08010a3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d108      	bne.n	8010a60 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a52:	4618      	mov	r0, r3
 8010a54:	f001 f97c 	bl	8011d50 <vPortFree>
				vPortFree( pxTCB );
 8010a58:	6878      	ldr	r0, [r7, #4]
 8010a5a:	f001 f979 	bl	8011d50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010a5e:	e018      	b.n	8010a92 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010a66:	2b01      	cmp	r3, #1
 8010a68:	d103      	bne.n	8010a72 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f001 f970 	bl	8011d50 <vPortFree>
	}
 8010a70:	e00f      	b.n	8010a92 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010a78:	2b02      	cmp	r3, #2
 8010a7a:	d00a      	beq.n	8010a92 <prvDeleteTCB+0x56>
	__asm volatile
 8010a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a80:	f383 8811 	msr	BASEPRI, r3
 8010a84:	f3bf 8f6f 	isb	sy
 8010a88:	f3bf 8f4f 	dsb	sy
 8010a8c:	60fb      	str	r3, [r7, #12]
}
 8010a8e:	bf00      	nop
 8010a90:	e7fe      	b.n	8010a90 <prvDeleteTCB+0x54>
	}
 8010a92:	bf00      	nop
 8010a94:	3710      	adds	r7, #16
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}
	...

08010a9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b083      	sub	sp, #12
 8010aa0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010aa2:	4b0c      	ldr	r3, [pc, #48]	; (8010ad4 <prvResetNextTaskUnblockTime+0x38>)
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d104      	bne.n	8010ab6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010aac:	4b0a      	ldr	r3, [pc, #40]	; (8010ad8 <prvResetNextTaskUnblockTime+0x3c>)
 8010aae:	f04f 32ff 	mov.w	r2, #4294967295
 8010ab2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010ab4:	e008      	b.n	8010ac8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ab6:	4b07      	ldr	r3, [pc, #28]	; (8010ad4 <prvResetNextTaskUnblockTime+0x38>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	68db      	ldr	r3, [r3, #12]
 8010abc:	68db      	ldr	r3, [r3, #12]
 8010abe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	685b      	ldr	r3, [r3, #4]
 8010ac4:	4a04      	ldr	r2, [pc, #16]	; (8010ad8 <prvResetNextTaskUnblockTime+0x3c>)
 8010ac6:	6013      	str	r3, [r2, #0]
}
 8010ac8:	bf00      	nop
 8010aca:	370c      	adds	r7, #12
 8010acc:	46bd      	mov	sp, r7
 8010ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad2:	4770      	bx	lr
 8010ad4:	20002558 	.word	0x20002558
 8010ad8:	200025c0 	.word	0x200025c0

08010adc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010adc:	b480      	push	{r7}
 8010ade:	b083      	sub	sp, #12
 8010ae0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010ae2:	4b0b      	ldr	r3, [pc, #44]	; (8010b10 <xTaskGetSchedulerState+0x34>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d102      	bne.n	8010af0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010aea:	2301      	movs	r3, #1
 8010aec:	607b      	str	r3, [r7, #4]
 8010aee:	e008      	b.n	8010b02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010af0:	4b08      	ldr	r3, [pc, #32]	; (8010b14 <xTaskGetSchedulerState+0x38>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d102      	bne.n	8010afe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010af8:	2302      	movs	r3, #2
 8010afa:	607b      	str	r3, [r7, #4]
 8010afc:	e001      	b.n	8010b02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010afe:	2300      	movs	r3, #0
 8010b00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010b02:	687b      	ldr	r3, [r7, #4]
	}
 8010b04:	4618      	mov	r0, r3
 8010b06:	370c      	adds	r7, #12
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0e:	4770      	bx	lr
 8010b10:	200025ac 	.word	0x200025ac
 8010b14:	200025c8 	.word	0x200025c8

08010b18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b086      	sub	sp, #24
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010b24:	2300      	movs	r3, #0
 8010b26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d056      	beq.n	8010bdc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010b2e:	4b2e      	ldr	r3, [pc, #184]	; (8010be8 <xTaskPriorityDisinherit+0xd0>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	693a      	ldr	r2, [r7, #16]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d00a      	beq.n	8010b4e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8010b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b3c:	f383 8811 	msr	BASEPRI, r3
 8010b40:	f3bf 8f6f 	isb	sy
 8010b44:	f3bf 8f4f 	dsb	sy
 8010b48:	60fb      	str	r3, [r7, #12]
}
 8010b4a:	bf00      	nop
 8010b4c:	e7fe      	b.n	8010b4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010b4e:	693b      	ldr	r3, [r7, #16]
 8010b50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d10a      	bne.n	8010b6c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8010b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b5a:	f383 8811 	msr	BASEPRI, r3
 8010b5e:	f3bf 8f6f 	isb	sy
 8010b62:	f3bf 8f4f 	dsb	sy
 8010b66:	60bb      	str	r3, [r7, #8]
}
 8010b68:	bf00      	nop
 8010b6a:	e7fe      	b.n	8010b6a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8010b6c:	693b      	ldr	r3, [r7, #16]
 8010b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b70:	1e5a      	subs	r2, r3, #1
 8010b72:	693b      	ldr	r3, [r7, #16]
 8010b74:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010b76:	693b      	ldr	r3, [r7, #16]
 8010b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010b7e:	429a      	cmp	r2, r3
 8010b80:	d02c      	beq.n	8010bdc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010b82:	693b      	ldr	r3, [r7, #16]
 8010b84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d128      	bne.n	8010bdc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b8a:	693b      	ldr	r3, [r7, #16]
 8010b8c:	3304      	adds	r3, #4
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f7fe fc70 	bl	800f474 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010b94:	693b      	ldr	r3, [r7, #16]
 8010b96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010b98:	693b      	ldr	r3, [r7, #16]
 8010b9a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b9c:	693b      	ldr	r3, [r7, #16]
 8010b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ba0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010ba4:	693b      	ldr	r3, [r7, #16]
 8010ba6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bac:	4b0f      	ldr	r3, [pc, #60]	; (8010bec <xTaskPriorityDisinherit+0xd4>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	d903      	bls.n	8010bbc <xTaskPriorityDisinherit+0xa4>
 8010bb4:	693b      	ldr	r3, [r7, #16]
 8010bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bb8:	4a0c      	ldr	r2, [pc, #48]	; (8010bec <xTaskPriorityDisinherit+0xd4>)
 8010bba:	6013      	str	r3, [r2, #0]
 8010bbc:	693b      	ldr	r3, [r7, #16]
 8010bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bc0:	4613      	mov	r3, r2
 8010bc2:	009b      	lsls	r3, r3, #2
 8010bc4:	4413      	add	r3, r2
 8010bc6:	009b      	lsls	r3, r3, #2
 8010bc8:	4a09      	ldr	r2, [pc, #36]	; (8010bf0 <xTaskPriorityDisinherit+0xd8>)
 8010bca:	441a      	add	r2, r3
 8010bcc:	693b      	ldr	r3, [r7, #16]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	4619      	mov	r1, r3
 8010bd2:	4610      	mov	r0, r2
 8010bd4:	f7fe fbf1 	bl	800f3ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010bdc:	697b      	ldr	r3, [r7, #20]
	}
 8010bde:	4618      	mov	r0, r3
 8010be0:	3718      	adds	r7, #24
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
 8010be6:	bf00      	nop
 8010be8:	200020cc 	.word	0x200020cc
 8010bec:	200025a8 	.word	0x200025a8
 8010bf0:	200020d0 	.word	0x200020d0

08010bf4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	b086      	sub	sp, #24
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	60f8      	str	r0, [r7, #12]
 8010bfc:	60b9      	str	r1, [r7, #8]
 8010bfe:	607a      	str	r2, [r7, #4]
 8010c00:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010c02:	f000 feb7 	bl	8011974 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010c06:	4b26      	ldr	r3, [pc, #152]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010c0e:	b2db      	uxtb	r3, r3
 8010c10:	2b02      	cmp	r3, #2
 8010c12:	d01a      	beq.n	8010c4a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010c14:	4b22      	ldr	r3, [pc, #136]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010c1a:	68fa      	ldr	r2, [r7, #12]
 8010c1c:	43d2      	mvns	r2, r2
 8010c1e:	400a      	ands	r2, r1
 8010c20:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010c22:	4b1f      	ldr	r3, [pc, #124]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	2201      	movs	r2, #1
 8010c28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d00b      	beq.n	8010c4a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010c32:	2101      	movs	r1, #1
 8010c34:	6838      	ldr	r0, [r7, #0]
 8010c36:	f000 f9cb 	bl	8010fd0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010c3a:	4b1a      	ldr	r3, [pc, #104]	; (8010ca4 <xTaskNotifyWait+0xb0>)
 8010c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c40:	601a      	str	r2, [r3, #0]
 8010c42:	f3bf 8f4f 	dsb	sy
 8010c46:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010c4a:	f000 fec3 	bl	80119d4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8010c4e:	f000 fe91 	bl	8011974 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d004      	beq.n	8010c62 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010c58:	4b11      	ldr	r3, [pc, #68]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010c62:	4b0f      	ldr	r3, [pc, #60]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010c6a:	b2db      	uxtb	r3, r3
 8010c6c:	2b02      	cmp	r3, #2
 8010c6e:	d002      	beq.n	8010c76 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8010c70:	2300      	movs	r3, #0
 8010c72:	617b      	str	r3, [r7, #20]
 8010c74:	e008      	b.n	8010c88 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010c76:	4b0a      	ldr	r3, [pc, #40]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010c7c:	68ba      	ldr	r2, [r7, #8]
 8010c7e:	43d2      	mvns	r2, r2
 8010c80:	400a      	ands	r2, r1
 8010c82:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8010c84:	2301      	movs	r3, #1
 8010c86:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010c88:	4b05      	ldr	r3, [pc, #20]	; (8010ca0 <xTaskNotifyWait+0xac>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8010c92:	f000 fe9f 	bl	80119d4 <vPortExitCritical>

		return xReturn;
 8010c96:	697b      	ldr	r3, [r7, #20]
	}
 8010c98:	4618      	mov	r0, r3
 8010c9a:	3718      	adds	r7, #24
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	bd80      	pop	{r7, pc}
 8010ca0:	200020cc 	.word	0x200020cc
 8010ca4:	e000ed04 	.word	0xe000ed04

08010ca8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010ca8:	b580      	push	{r7, lr}
 8010caa:	b08a      	sub	sp, #40	; 0x28
 8010cac:	af00      	add	r7, sp, #0
 8010cae:	60f8      	str	r0, [r7, #12]
 8010cb0:	60b9      	str	r1, [r7, #8]
 8010cb2:	603b      	str	r3, [r7, #0]
 8010cb4:	4613      	mov	r3, r2
 8010cb6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010cb8:	2301      	movs	r3, #1
 8010cba:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d10a      	bne.n	8010cd8 <xTaskGenericNotify+0x30>
	__asm volatile
 8010cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cc6:	f383 8811 	msr	BASEPRI, r3
 8010cca:	f3bf 8f6f 	isb	sy
 8010cce:	f3bf 8f4f 	dsb	sy
 8010cd2:	61bb      	str	r3, [r7, #24]
}
 8010cd4:	bf00      	nop
 8010cd6:	e7fe      	b.n	8010cd6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8010cdc:	f000 fe4a 	bl	8011974 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d003      	beq.n	8010cee <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010ce6:	6a3b      	ldr	r3, [r7, #32]
 8010ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010cea:	683b      	ldr	r3, [r7, #0]
 8010cec:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010cee:	6a3b      	ldr	r3, [r7, #32]
 8010cf0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010cf4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010cf6:	6a3b      	ldr	r3, [r7, #32]
 8010cf8:	2202      	movs	r2, #2
 8010cfa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8010cfe:	79fb      	ldrb	r3, [r7, #7]
 8010d00:	2b04      	cmp	r3, #4
 8010d02:	d828      	bhi.n	8010d56 <xTaskGenericNotify+0xae>
 8010d04:	a201      	add	r2, pc, #4	; (adr r2, 8010d0c <xTaskGenericNotify+0x64>)
 8010d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d0a:	bf00      	nop
 8010d0c:	08010d77 	.word	0x08010d77
 8010d10:	08010d21 	.word	0x08010d21
 8010d14:	08010d2f 	.word	0x08010d2f
 8010d18:	08010d3b 	.word	0x08010d3b
 8010d1c:	08010d43 	.word	0x08010d43
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010d20:	6a3b      	ldr	r3, [r7, #32]
 8010d22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	431a      	orrs	r2, r3
 8010d28:	6a3b      	ldr	r3, [r7, #32]
 8010d2a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010d2c:	e026      	b.n	8010d7c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010d2e:	6a3b      	ldr	r3, [r7, #32]
 8010d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d32:	1c5a      	adds	r2, r3, #1
 8010d34:	6a3b      	ldr	r3, [r7, #32]
 8010d36:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010d38:	e020      	b.n	8010d7c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010d3a:	6a3b      	ldr	r3, [r7, #32]
 8010d3c:	68ba      	ldr	r2, [r7, #8]
 8010d3e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010d40:	e01c      	b.n	8010d7c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010d42:	7ffb      	ldrb	r3, [r7, #31]
 8010d44:	2b02      	cmp	r3, #2
 8010d46:	d003      	beq.n	8010d50 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010d48:	6a3b      	ldr	r3, [r7, #32]
 8010d4a:	68ba      	ldr	r2, [r7, #8]
 8010d4c:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010d4e:	e015      	b.n	8010d7c <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8010d50:	2300      	movs	r3, #0
 8010d52:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8010d54:	e012      	b.n	8010d7c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010d56:	6a3b      	ldr	r3, [r7, #32]
 8010d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d5e:	d00c      	beq.n	8010d7a <xTaskGenericNotify+0xd2>
	__asm volatile
 8010d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d64:	f383 8811 	msr	BASEPRI, r3
 8010d68:	f3bf 8f6f 	isb	sy
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	617b      	str	r3, [r7, #20]
}
 8010d72:	bf00      	nop
 8010d74:	e7fe      	b.n	8010d74 <xTaskGenericNotify+0xcc>
					break;
 8010d76:	bf00      	nop
 8010d78:	e000      	b.n	8010d7c <xTaskGenericNotify+0xd4>

					break;
 8010d7a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010d7c:	7ffb      	ldrb	r3, [r7, #31]
 8010d7e:	2b01      	cmp	r3, #1
 8010d80:	d13a      	bne.n	8010df8 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010d82:	6a3b      	ldr	r3, [r7, #32]
 8010d84:	3304      	adds	r3, #4
 8010d86:	4618      	mov	r0, r3
 8010d88:	f7fe fb74 	bl	800f474 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010d8c:	6a3b      	ldr	r3, [r7, #32]
 8010d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d90:	4b1d      	ldr	r3, [pc, #116]	; (8010e08 <xTaskGenericNotify+0x160>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d903      	bls.n	8010da0 <xTaskGenericNotify+0xf8>
 8010d98:	6a3b      	ldr	r3, [r7, #32]
 8010d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d9c:	4a1a      	ldr	r2, [pc, #104]	; (8010e08 <xTaskGenericNotify+0x160>)
 8010d9e:	6013      	str	r3, [r2, #0]
 8010da0:	6a3b      	ldr	r3, [r7, #32]
 8010da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010da4:	4613      	mov	r3, r2
 8010da6:	009b      	lsls	r3, r3, #2
 8010da8:	4413      	add	r3, r2
 8010daa:	009b      	lsls	r3, r3, #2
 8010dac:	4a17      	ldr	r2, [pc, #92]	; (8010e0c <xTaskGenericNotify+0x164>)
 8010dae:	441a      	add	r2, r3
 8010db0:	6a3b      	ldr	r3, [r7, #32]
 8010db2:	3304      	adds	r3, #4
 8010db4:	4619      	mov	r1, r3
 8010db6:	4610      	mov	r0, r2
 8010db8:	f7fe faff 	bl	800f3ba <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010dbc:	6a3b      	ldr	r3, [r7, #32]
 8010dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d00a      	beq.n	8010dda <xTaskGenericNotify+0x132>
	__asm volatile
 8010dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dc8:	f383 8811 	msr	BASEPRI, r3
 8010dcc:	f3bf 8f6f 	isb	sy
 8010dd0:	f3bf 8f4f 	dsb	sy
 8010dd4:	613b      	str	r3, [r7, #16]
}
 8010dd6:	bf00      	nop
 8010dd8:	e7fe      	b.n	8010dd8 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010dda:	6a3b      	ldr	r3, [r7, #32]
 8010ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dde:	4b0c      	ldr	r3, [pc, #48]	; (8010e10 <xTaskGenericNotify+0x168>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de4:	429a      	cmp	r2, r3
 8010de6:	d907      	bls.n	8010df8 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8010de8:	4b0a      	ldr	r3, [pc, #40]	; (8010e14 <xTaskGenericNotify+0x16c>)
 8010dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010dee:	601a      	str	r2, [r3, #0]
 8010df0:	f3bf 8f4f 	dsb	sy
 8010df4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010df8:	f000 fdec 	bl	80119d4 <vPortExitCritical>

		return xReturn;
 8010dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3728      	adds	r7, #40	; 0x28
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd80      	pop	{r7, pc}
 8010e06:	bf00      	nop
 8010e08:	200025a8 	.word	0x200025a8
 8010e0c:	200020d0 	.word	0x200020d0
 8010e10:	200020cc 	.word	0x200020cc
 8010e14:	e000ed04 	.word	0xe000ed04

08010e18 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b08e      	sub	sp, #56	; 0x38
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	60f8      	str	r0, [r7, #12]
 8010e20:	60b9      	str	r1, [r7, #8]
 8010e22:	603b      	str	r3, [r7, #0]
 8010e24:	4613      	mov	r3, r2
 8010e26:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010e28:	2301      	movs	r3, #1
 8010e2a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d10a      	bne.n	8010e48 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8010e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e36:	f383 8811 	msr	BASEPRI, r3
 8010e3a:	f3bf 8f6f 	isb	sy
 8010e3e:	f3bf 8f4f 	dsb	sy
 8010e42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010e44:	bf00      	nop
 8010e46:	e7fe      	b.n	8010e46 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e48:	f000 fe76 	bl	8011b38 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8010e50:	f3ef 8211 	mrs	r2, BASEPRI
 8010e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e58:	f383 8811 	msr	BASEPRI, r3
 8010e5c:	f3bf 8f6f 	isb	sy
 8010e60:	f3bf 8f4f 	dsb	sy
 8010e64:	623a      	str	r2, [r7, #32]
 8010e66:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8010e68:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d003      	beq.n	8010e7a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e7c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010e80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e86:	2202      	movs	r2, #2
 8010e88:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8010e8c:	79fb      	ldrb	r3, [r7, #7]
 8010e8e:	2b04      	cmp	r3, #4
 8010e90:	d828      	bhi.n	8010ee4 <xTaskGenericNotifyFromISR+0xcc>
 8010e92:	a201      	add	r2, pc, #4	; (adr r2, 8010e98 <xTaskGenericNotifyFromISR+0x80>)
 8010e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e98:	08010f05 	.word	0x08010f05
 8010e9c:	08010ead 	.word	0x08010ead
 8010ea0:	08010ebb 	.word	0x08010ebb
 8010ea4:	08010ec7 	.word	0x08010ec7
 8010ea8:	08010ecf 	.word	0x08010ecf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010eb0:	68bb      	ldr	r3, [r7, #8]
 8010eb2:	431a      	orrs	r2, r3
 8010eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eb6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010eb8:	e027      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ebe:	1c5a      	adds	r2, r3, #1
 8010ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ec2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010ec4:	e021      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ec8:	68ba      	ldr	r2, [r7, #8]
 8010eca:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8010ecc:	e01d      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010ece:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010ed2:	2b02      	cmp	r3, #2
 8010ed4:	d003      	beq.n	8010ede <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ed8:	68ba      	ldr	r2, [r7, #8]
 8010eda:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010edc:	e015      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8010ede:	2300      	movs	r3, #0
 8010ee0:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8010ee2:	e012      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eec:	d00c      	beq.n	8010f08 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8010eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ef2:	f383 8811 	msr	BASEPRI, r3
 8010ef6:	f3bf 8f6f 	isb	sy
 8010efa:	f3bf 8f4f 	dsb	sy
 8010efe:	61bb      	str	r3, [r7, #24]
}
 8010f00:	bf00      	nop
 8010f02:	e7fe      	b.n	8010f02 <xTaskGenericNotifyFromISR+0xea>
					break;
 8010f04:	bf00      	nop
 8010f06:	e000      	b.n	8010f0a <xTaskGenericNotifyFromISR+0xf2>
					break;
 8010f08:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010f0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010f0e:	2b01      	cmp	r3, #1
 8010f10:	d146      	bne.n	8010fa0 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d00a      	beq.n	8010f30 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8010f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f1e:	f383 8811 	msr	BASEPRI, r3
 8010f22:	f3bf 8f6f 	isb	sy
 8010f26:	f3bf 8f4f 	dsb	sy
 8010f2a:	617b      	str	r3, [r7, #20]
}
 8010f2c:	bf00      	nop
 8010f2e:	e7fe      	b.n	8010f2e <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f30:	4b21      	ldr	r3, [pc, #132]	; (8010fb8 <xTaskGenericNotifyFromISR+0x1a0>)
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d11d      	bne.n	8010f74 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f3a:	3304      	adds	r3, #4
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f7fe fa99 	bl	800f474 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f46:	4b1d      	ldr	r3, [pc, #116]	; (8010fbc <xTaskGenericNotifyFromISR+0x1a4>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	d903      	bls.n	8010f56 <xTaskGenericNotifyFromISR+0x13e>
 8010f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f52:	4a1a      	ldr	r2, [pc, #104]	; (8010fbc <xTaskGenericNotifyFromISR+0x1a4>)
 8010f54:	6013      	str	r3, [r2, #0]
 8010f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f5a:	4613      	mov	r3, r2
 8010f5c:	009b      	lsls	r3, r3, #2
 8010f5e:	4413      	add	r3, r2
 8010f60:	009b      	lsls	r3, r3, #2
 8010f62:	4a17      	ldr	r2, [pc, #92]	; (8010fc0 <xTaskGenericNotifyFromISR+0x1a8>)
 8010f64:	441a      	add	r2, r3
 8010f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f68:	3304      	adds	r3, #4
 8010f6a:	4619      	mov	r1, r3
 8010f6c:	4610      	mov	r0, r2
 8010f6e:	f7fe fa24 	bl	800f3ba <vListInsertEnd>
 8010f72:	e005      	b.n	8010f80 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f76:	3318      	adds	r3, #24
 8010f78:	4619      	mov	r1, r3
 8010f7a:	4812      	ldr	r0, [pc, #72]	; (8010fc4 <xTaskGenericNotifyFromISR+0x1ac>)
 8010f7c:	f7fe fa1d 	bl	800f3ba <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f84:	4b10      	ldr	r3, [pc, #64]	; (8010fc8 <xTaskGenericNotifyFromISR+0x1b0>)
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f8a:	429a      	cmp	r2, r3
 8010f8c:	d908      	bls.n	8010fa0 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d002      	beq.n	8010f9a <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010f94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010f96:	2201      	movs	r2, #1
 8010f98:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010f9a:	4b0c      	ldr	r3, [pc, #48]	; (8010fcc <xTaskGenericNotifyFromISR+0x1b4>)
 8010f9c:	2201      	movs	r2, #1
 8010f9e:	601a      	str	r2, [r3, #0]
 8010fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fa2:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010fa4:	693b      	ldr	r3, [r7, #16]
 8010fa6:	f383 8811 	msr	BASEPRI, r3
}
 8010faa:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8010fae:	4618      	mov	r0, r3
 8010fb0:	3738      	adds	r7, #56	; 0x38
 8010fb2:	46bd      	mov	sp, r7
 8010fb4:	bd80      	pop	{r7, pc}
 8010fb6:	bf00      	nop
 8010fb8:	200025c8 	.word	0x200025c8
 8010fbc:	200025a8 	.word	0x200025a8
 8010fc0:	200020d0 	.word	0x200020d0
 8010fc4:	20002560 	.word	0x20002560
 8010fc8:	200020cc 	.word	0x200020cc
 8010fcc:	200025b4 	.word	0x200025b4

08010fd0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b084      	sub	sp, #16
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	6078      	str	r0, [r7, #4]
 8010fd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010fda:	4b21      	ldr	r3, [pc, #132]	; (8011060 <prvAddCurrentTaskToDelayedList+0x90>)
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010fe0:	4b20      	ldr	r3, [pc, #128]	; (8011064 <prvAddCurrentTaskToDelayedList+0x94>)
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	3304      	adds	r3, #4
 8010fe6:	4618      	mov	r0, r3
 8010fe8:	f7fe fa44 	bl	800f474 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ff2:	d10a      	bne.n	801100a <prvAddCurrentTaskToDelayedList+0x3a>
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d007      	beq.n	801100a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ffa:	4b1a      	ldr	r3, [pc, #104]	; (8011064 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	3304      	adds	r3, #4
 8011000:	4619      	mov	r1, r3
 8011002:	4819      	ldr	r0, [pc, #100]	; (8011068 <prvAddCurrentTaskToDelayedList+0x98>)
 8011004:	f7fe f9d9 	bl	800f3ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011008:	e026      	b.n	8011058 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801100a:	68fa      	ldr	r2, [r7, #12]
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	4413      	add	r3, r2
 8011010:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011012:	4b14      	ldr	r3, [pc, #80]	; (8011064 <prvAddCurrentTaskToDelayedList+0x94>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	68ba      	ldr	r2, [r7, #8]
 8011018:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801101a:	68ba      	ldr	r2, [r7, #8]
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	429a      	cmp	r2, r3
 8011020:	d209      	bcs.n	8011036 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011022:	4b12      	ldr	r3, [pc, #72]	; (801106c <prvAddCurrentTaskToDelayedList+0x9c>)
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	4b0f      	ldr	r3, [pc, #60]	; (8011064 <prvAddCurrentTaskToDelayedList+0x94>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	3304      	adds	r3, #4
 801102c:	4619      	mov	r1, r3
 801102e:	4610      	mov	r0, r2
 8011030:	f7fe f9e7 	bl	800f402 <vListInsert>
}
 8011034:	e010      	b.n	8011058 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011036:	4b0e      	ldr	r3, [pc, #56]	; (8011070 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011038:	681a      	ldr	r2, [r3, #0]
 801103a:	4b0a      	ldr	r3, [pc, #40]	; (8011064 <prvAddCurrentTaskToDelayedList+0x94>)
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	3304      	adds	r3, #4
 8011040:	4619      	mov	r1, r3
 8011042:	4610      	mov	r0, r2
 8011044:	f7fe f9dd 	bl	800f402 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011048:	4b0a      	ldr	r3, [pc, #40]	; (8011074 <prvAddCurrentTaskToDelayedList+0xa4>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	68ba      	ldr	r2, [r7, #8]
 801104e:	429a      	cmp	r2, r3
 8011050:	d202      	bcs.n	8011058 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011052:	4a08      	ldr	r2, [pc, #32]	; (8011074 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011054:	68bb      	ldr	r3, [r7, #8]
 8011056:	6013      	str	r3, [r2, #0]
}
 8011058:	bf00      	nop
 801105a:	3710      	adds	r7, #16
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}
 8011060:	200025a4 	.word	0x200025a4
 8011064:	200020cc 	.word	0x200020cc
 8011068:	2000258c 	.word	0x2000258c
 801106c:	2000255c 	.word	0x2000255c
 8011070:	20002558 	.word	0x20002558
 8011074:	200025c0 	.word	0x200025c0

08011078 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011078:	b580      	push	{r7, lr}
 801107a:	b08a      	sub	sp, #40	; 0x28
 801107c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801107e:	2300      	movs	r3, #0
 8011080:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011082:	f000 fb07 	bl	8011694 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011086:	4b1c      	ldr	r3, [pc, #112]	; (80110f8 <xTimerCreateTimerTask+0x80>)
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d021      	beq.n	80110d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801108e:	2300      	movs	r3, #0
 8011090:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011092:	2300      	movs	r3, #0
 8011094:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011096:	1d3a      	adds	r2, r7, #4
 8011098:	f107 0108 	add.w	r1, r7, #8
 801109c:	f107 030c 	add.w	r3, r7, #12
 80110a0:	4618      	mov	r0, r3
 80110a2:	f7fe f943 	bl	800f32c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80110a6:	6879      	ldr	r1, [r7, #4]
 80110a8:	68bb      	ldr	r3, [r7, #8]
 80110aa:	68fa      	ldr	r2, [r7, #12]
 80110ac:	9202      	str	r2, [sp, #8]
 80110ae:	9301      	str	r3, [sp, #4]
 80110b0:	2302      	movs	r3, #2
 80110b2:	9300      	str	r3, [sp, #0]
 80110b4:	2300      	movs	r3, #0
 80110b6:	460a      	mov	r2, r1
 80110b8:	4910      	ldr	r1, [pc, #64]	; (80110fc <xTimerCreateTimerTask+0x84>)
 80110ba:	4811      	ldr	r0, [pc, #68]	; (8011100 <xTimerCreateTimerTask+0x88>)
 80110bc:	f7fe fef0 	bl	800fea0 <xTaskCreateStatic>
 80110c0:	4603      	mov	r3, r0
 80110c2:	4a10      	ldr	r2, [pc, #64]	; (8011104 <xTimerCreateTimerTask+0x8c>)
 80110c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80110c6:	4b0f      	ldr	r3, [pc, #60]	; (8011104 <xTimerCreateTimerTask+0x8c>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d001      	beq.n	80110d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80110ce:	2301      	movs	r3, #1
 80110d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d10a      	bne.n	80110ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 80110d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110dc:	f383 8811 	msr	BASEPRI, r3
 80110e0:	f3bf 8f6f 	isb	sy
 80110e4:	f3bf 8f4f 	dsb	sy
 80110e8:	613b      	str	r3, [r7, #16]
}
 80110ea:	bf00      	nop
 80110ec:	e7fe      	b.n	80110ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80110ee:	697b      	ldr	r3, [r7, #20]
}
 80110f0:	4618      	mov	r0, r3
 80110f2:	3718      	adds	r7, #24
 80110f4:	46bd      	mov	sp, r7
 80110f6:	bd80      	pop	{r7, pc}
 80110f8:	200025fc 	.word	0x200025fc
 80110fc:	08017eb4 	.word	0x08017eb4
 8011100:	0801123d 	.word	0x0801123d
 8011104:	20002600 	.word	0x20002600

08011108 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b08a      	sub	sp, #40	; 0x28
 801110c:	af00      	add	r7, sp, #0
 801110e:	60f8      	str	r0, [r7, #12]
 8011110:	60b9      	str	r1, [r7, #8]
 8011112:	607a      	str	r2, [r7, #4]
 8011114:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011116:	2300      	movs	r3, #0
 8011118:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d10a      	bne.n	8011136 <xTimerGenericCommand+0x2e>
	__asm volatile
 8011120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011124:	f383 8811 	msr	BASEPRI, r3
 8011128:	f3bf 8f6f 	isb	sy
 801112c:	f3bf 8f4f 	dsb	sy
 8011130:	623b      	str	r3, [r7, #32]
}
 8011132:	bf00      	nop
 8011134:	e7fe      	b.n	8011134 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011136:	4b1a      	ldr	r3, [pc, #104]	; (80111a0 <xTimerGenericCommand+0x98>)
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d02a      	beq.n	8011194 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801113e:	68bb      	ldr	r3, [r7, #8]
 8011140:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801114a:	68bb      	ldr	r3, [r7, #8]
 801114c:	2b05      	cmp	r3, #5
 801114e:	dc18      	bgt.n	8011182 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011150:	f7ff fcc4 	bl	8010adc <xTaskGetSchedulerState>
 8011154:	4603      	mov	r3, r0
 8011156:	2b02      	cmp	r3, #2
 8011158:	d109      	bne.n	801116e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801115a:	4b11      	ldr	r3, [pc, #68]	; (80111a0 <xTimerGenericCommand+0x98>)
 801115c:	6818      	ldr	r0, [r3, #0]
 801115e:	f107 0110 	add.w	r1, r7, #16
 8011162:	2300      	movs	r3, #0
 8011164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011166:	f7fe fab3 	bl	800f6d0 <xQueueGenericSend>
 801116a:	6278      	str	r0, [r7, #36]	; 0x24
 801116c:	e012      	b.n	8011194 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801116e:	4b0c      	ldr	r3, [pc, #48]	; (80111a0 <xTimerGenericCommand+0x98>)
 8011170:	6818      	ldr	r0, [r3, #0]
 8011172:	f107 0110 	add.w	r1, r7, #16
 8011176:	2300      	movs	r3, #0
 8011178:	2200      	movs	r2, #0
 801117a:	f7fe faa9 	bl	800f6d0 <xQueueGenericSend>
 801117e:	6278      	str	r0, [r7, #36]	; 0x24
 8011180:	e008      	b.n	8011194 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011182:	4b07      	ldr	r3, [pc, #28]	; (80111a0 <xTimerGenericCommand+0x98>)
 8011184:	6818      	ldr	r0, [r3, #0]
 8011186:	f107 0110 	add.w	r1, r7, #16
 801118a:	2300      	movs	r3, #0
 801118c:	683a      	ldr	r2, [r7, #0]
 801118e:	f7fe fb9d 	bl	800f8cc <xQueueGenericSendFromISR>
 8011192:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011196:	4618      	mov	r0, r3
 8011198:	3728      	adds	r7, #40	; 0x28
 801119a:	46bd      	mov	sp, r7
 801119c:	bd80      	pop	{r7, pc}
 801119e:	bf00      	nop
 80111a0:	200025fc 	.word	0x200025fc

080111a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80111a4:	b580      	push	{r7, lr}
 80111a6:	b088      	sub	sp, #32
 80111a8:	af02      	add	r7, sp, #8
 80111aa:	6078      	str	r0, [r7, #4]
 80111ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111ae:	4b22      	ldr	r3, [pc, #136]	; (8011238 <prvProcessExpiredTimer+0x94>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	68db      	ldr	r3, [r3, #12]
 80111b4:	68db      	ldr	r3, [r3, #12]
 80111b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80111b8:	697b      	ldr	r3, [r7, #20]
 80111ba:	3304      	adds	r3, #4
 80111bc:	4618      	mov	r0, r3
 80111be:	f7fe f959 	bl	800f474 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80111c2:	697b      	ldr	r3, [r7, #20]
 80111c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80111c8:	f003 0304 	and.w	r3, r3, #4
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d022      	beq.n	8011216 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	699a      	ldr	r2, [r3, #24]
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	18d1      	adds	r1, r2, r3
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	683a      	ldr	r2, [r7, #0]
 80111dc:	6978      	ldr	r0, [r7, #20]
 80111de:	f000 f8d1 	bl	8011384 <prvInsertTimerInActiveList>
 80111e2:	4603      	mov	r3, r0
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d01f      	beq.n	8011228 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80111e8:	2300      	movs	r3, #0
 80111ea:	9300      	str	r3, [sp, #0]
 80111ec:	2300      	movs	r3, #0
 80111ee:	687a      	ldr	r2, [r7, #4]
 80111f0:	2100      	movs	r1, #0
 80111f2:	6978      	ldr	r0, [r7, #20]
 80111f4:	f7ff ff88 	bl	8011108 <xTimerGenericCommand>
 80111f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80111fa:	693b      	ldr	r3, [r7, #16]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d113      	bne.n	8011228 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011204:	f383 8811 	msr	BASEPRI, r3
 8011208:	f3bf 8f6f 	isb	sy
 801120c:	f3bf 8f4f 	dsb	sy
 8011210:	60fb      	str	r3, [r7, #12]
}
 8011212:	bf00      	nop
 8011214:	e7fe      	b.n	8011214 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011216:	697b      	ldr	r3, [r7, #20]
 8011218:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801121c:	f023 0301 	bic.w	r3, r3, #1
 8011220:	b2da      	uxtb	r2, r3
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011228:	697b      	ldr	r3, [r7, #20]
 801122a:	6a1b      	ldr	r3, [r3, #32]
 801122c:	6978      	ldr	r0, [r7, #20]
 801122e:	4798      	blx	r3
}
 8011230:	bf00      	nop
 8011232:	3718      	adds	r7, #24
 8011234:	46bd      	mov	sp, r7
 8011236:	bd80      	pop	{r7, pc}
 8011238:	200025f4 	.word	0x200025f4

0801123c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b084      	sub	sp, #16
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011244:	f107 0308 	add.w	r3, r7, #8
 8011248:	4618      	mov	r0, r3
 801124a:	f000 f857 	bl	80112fc <prvGetNextExpireTime>
 801124e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011250:	68bb      	ldr	r3, [r7, #8]
 8011252:	4619      	mov	r1, r3
 8011254:	68f8      	ldr	r0, [r7, #12]
 8011256:	f000 f803 	bl	8011260 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801125a:	f000 f8d5 	bl	8011408 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801125e:	e7f1      	b.n	8011244 <prvTimerTask+0x8>

08011260 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011260:	b580      	push	{r7, lr}
 8011262:	b084      	sub	sp, #16
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]
 8011268:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801126a:	f7ff f855 	bl	8010318 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801126e:	f107 0308 	add.w	r3, r7, #8
 8011272:	4618      	mov	r0, r3
 8011274:	f000 f866 	bl	8011344 <prvSampleTimeNow>
 8011278:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801127a:	68bb      	ldr	r3, [r7, #8]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d130      	bne.n	80112e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011280:	683b      	ldr	r3, [r7, #0]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d10a      	bne.n	801129c <prvProcessTimerOrBlockTask+0x3c>
 8011286:	687a      	ldr	r2, [r7, #4]
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	429a      	cmp	r2, r3
 801128c:	d806      	bhi.n	801129c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801128e:	f7ff f851 	bl	8010334 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011292:	68f9      	ldr	r1, [r7, #12]
 8011294:	6878      	ldr	r0, [r7, #4]
 8011296:	f7ff ff85 	bl	80111a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801129a:	e024      	b.n	80112e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d008      	beq.n	80112b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80112a2:	4b13      	ldr	r3, [pc, #76]	; (80112f0 <prvProcessTimerOrBlockTask+0x90>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d101      	bne.n	80112b0 <prvProcessTimerOrBlockTask+0x50>
 80112ac:	2301      	movs	r3, #1
 80112ae:	e000      	b.n	80112b2 <prvProcessTimerOrBlockTask+0x52>
 80112b0:	2300      	movs	r3, #0
 80112b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80112b4:	4b0f      	ldr	r3, [pc, #60]	; (80112f4 <prvProcessTimerOrBlockTask+0x94>)
 80112b6:	6818      	ldr	r0, [r3, #0]
 80112b8:	687a      	ldr	r2, [r7, #4]
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	1ad3      	subs	r3, r2, r3
 80112be:	683a      	ldr	r2, [r7, #0]
 80112c0:	4619      	mov	r1, r3
 80112c2:	f7fe fdb9 	bl	800fe38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80112c6:	f7ff f835 	bl	8010334 <xTaskResumeAll>
 80112ca:	4603      	mov	r3, r0
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d10a      	bne.n	80112e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80112d0:	4b09      	ldr	r3, [pc, #36]	; (80112f8 <prvProcessTimerOrBlockTask+0x98>)
 80112d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80112d6:	601a      	str	r2, [r3, #0]
 80112d8:	f3bf 8f4f 	dsb	sy
 80112dc:	f3bf 8f6f 	isb	sy
}
 80112e0:	e001      	b.n	80112e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80112e2:	f7ff f827 	bl	8010334 <xTaskResumeAll>
}
 80112e6:	bf00      	nop
 80112e8:	3710      	adds	r7, #16
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
 80112ee:	bf00      	nop
 80112f0:	200025f8 	.word	0x200025f8
 80112f4:	200025fc 	.word	0x200025fc
 80112f8:	e000ed04 	.word	0xe000ed04

080112fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80112fc:	b480      	push	{r7}
 80112fe:	b085      	sub	sp, #20
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011304:	4b0e      	ldr	r3, [pc, #56]	; (8011340 <prvGetNextExpireTime+0x44>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d101      	bne.n	8011312 <prvGetNextExpireTime+0x16>
 801130e:	2201      	movs	r2, #1
 8011310:	e000      	b.n	8011314 <prvGetNextExpireTime+0x18>
 8011312:	2200      	movs	r2, #0
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d105      	bne.n	801132c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011320:	4b07      	ldr	r3, [pc, #28]	; (8011340 <prvGetNextExpireTime+0x44>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	68db      	ldr	r3, [r3, #12]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	60fb      	str	r3, [r7, #12]
 801132a:	e001      	b.n	8011330 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801132c:	2300      	movs	r3, #0
 801132e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011330:	68fb      	ldr	r3, [r7, #12]
}
 8011332:	4618      	mov	r0, r3
 8011334:	3714      	adds	r7, #20
 8011336:	46bd      	mov	sp, r7
 8011338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133c:	4770      	bx	lr
 801133e:	bf00      	nop
 8011340:	200025f4 	.word	0x200025f4

08011344 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b084      	sub	sp, #16
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801134c:	f7ff f890 	bl	8010470 <xTaskGetTickCount>
 8011350:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011352:	4b0b      	ldr	r3, [pc, #44]	; (8011380 <prvSampleTimeNow+0x3c>)
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	68fa      	ldr	r2, [r7, #12]
 8011358:	429a      	cmp	r2, r3
 801135a:	d205      	bcs.n	8011368 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801135c:	f000 f936 	bl	80115cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2201      	movs	r2, #1
 8011364:	601a      	str	r2, [r3, #0]
 8011366:	e002      	b.n	801136e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	2200      	movs	r2, #0
 801136c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801136e:	4a04      	ldr	r2, [pc, #16]	; (8011380 <prvSampleTimeNow+0x3c>)
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011374:	68fb      	ldr	r3, [r7, #12]
}
 8011376:	4618      	mov	r0, r3
 8011378:	3710      	adds	r7, #16
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}
 801137e:	bf00      	nop
 8011380:	20002604 	.word	0x20002604

08011384 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b086      	sub	sp, #24
 8011388:	af00      	add	r7, sp, #0
 801138a:	60f8      	str	r0, [r7, #12]
 801138c:	60b9      	str	r1, [r7, #8]
 801138e:	607a      	str	r2, [r7, #4]
 8011390:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011392:	2300      	movs	r3, #0
 8011394:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	68ba      	ldr	r2, [r7, #8]
 801139a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	68fa      	ldr	r2, [r7, #12]
 80113a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80113a2:	68ba      	ldr	r2, [r7, #8]
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	429a      	cmp	r2, r3
 80113a8:	d812      	bhi.n	80113d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	1ad2      	subs	r2, r2, r3
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	699b      	ldr	r3, [r3, #24]
 80113b4:	429a      	cmp	r2, r3
 80113b6:	d302      	bcc.n	80113be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80113b8:	2301      	movs	r3, #1
 80113ba:	617b      	str	r3, [r7, #20]
 80113bc:	e01b      	b.n	80113f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80113be:	4b10      	ldr	r3, [pc, #64]	; (8011400 <prvInsertTimerInActiveList+0x7c>)
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	3304      	adds	r3, #4
 80113c6:	4619      	mov	r1, r3
 80113c8:	4610      	mov	r0, r2
 80113ca:	f7fe f81a 	bl	800f402 <vListInsert>
 80113ce:	e012      	b.n	80113f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80113d0:	687a      	ldr	r2, [r7, #4]
 80113d2:	683b      	ldr	r3, [r7, #0]
 80113d4:	429a      	cmp	r2, r3
 80113d6:	d206      	bcs.n	80113e6 <prvInsertTimerInActiveList+0x62>
 80113d8:	68ba      	ldr	r2, [r7, #8]
 80113da:	683b      	ldr	r3, [r7, #0]
 80113dc:	429a      	cmp	r2, r3
 80113de:	d302      	bcc.n	80113e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80113e0:	2301      	movs	r3, #1
 80113e2:	617b      	str	r3, [r7, #20]
 80113e4:	e007      	b.n	80113f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80113e6:	4b07      	ldr	r3, [pc, #28]	; (8011404 <prvInsertTimerInActiveList+0x80>)
 80113e8:	681a      	ldr	r2, [r3, #0]
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	3304      	adds	r3, #4
 80113ee:	4619      	mov	r1, r3
 80113f0:	4610      	mov	r0, r2
 80113f2:	f7fe f806 	bl	800f402 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80113f6:	697b      	ldr	r3, [r7, #20]
}
 80113f8:	4618      	mov	r0, r3
 80113fa:	3718      	adds	r7, #24
 80113fc:	46bd      	mov	sp, r7
 80113fe:	bd80      	pop	{r7, pc}
 8011400:	200025f8 	.word	0x200025f8
 8011404:	200025f4 	.word	0x200025f4

08011408 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b08e      	sub	sp, #56	; 0x38
 801140c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801140e:	e0ca      	b.n	80115a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	2b00      	cmp	r3, #0
 8011414:	da18      	bge.n	8011448 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011416:	1d3b      	adds	r3, r7, #4
 8011418:	3304      	adds	r3, #4
 801141a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801141c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801141e:	2b00      	cmp	r3, #0
 8011420:	d10a      	bne.n	8011438 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011426:	f383 8811 	msr	BASEPRI, r3
 801142a:	f3bf 8f6f 	isb	sy
 801142e:	f3bf 8f4f 	dsb	sy
 8011432:	61fb      	str	r3, [r7, #28]
}
 8011434:	bf00      	nop
 8011436:	e7fe      	b.n	8011436 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801143e:	6850      	ldr	r0, [r2, #4]
 8011440:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011442:	6892      	ldr	r2, [r2, #8]
 8011444:	4611      	mov	r1, r2
 8011446:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	2b00      	cmp	r3, #0
 801144c:	f2c0 80ab 	blt.w	80115a6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011456:	695b      	ldr	r3, [r3, #20]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d004      	beq.n	8011466 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801145c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801145e:	3304      	adds	r3, #4
 8011460:	4618      	mov	r0, r3
 8011462:	f7fe f807 	bl	800f474 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011466:	463b      	mov	r3, r7
 8011468:	4618      	mov	r0, r3
 801146a:	f7ff ff6b 	bl	8011344 <prvSampleTimeNow>
 801146e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2b09      	cmp	r3, #9
 8011474:	f200 8096 	bhi.w	80115a4 <prvProcessReceivedCommands+0x19c>
 8011478:	a201      	add	r2, pc, #4	; (adr r2, 8011480 <prvProcessReceivedCommands+0x78>)
 801147a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801147e:	bf00      	nop
 8011480:	080114a9 	.word	0x080114a9
 8011484:	080114a9 	.word	0x080114a9
 8011488:	080114a9 	.word	0x080114a9
 801148c:	0801151d 	.word	0x0801151d
 8011490:	08011531 	.word	0x08011531
 8011494:	0801157b 	.word	0x0801157b
 8011498:	080114a9 	.word	0x080114a9
 801149c:	080114a9 	.word	0x080114a9
 80114a0:	0801151d 	.word	0x0801151d
 80114a4:	08011531 	.word	0x08011531
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80114a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80114ae:	f043 0301 	orr.w	r3, r3, #1
 80114b2:	b2da      	uxtb	r2, r3
 80114b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80114ba:	68ba      	ldr	r2, [r7, #8]
 80114bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114be:	699b      	ldr	r3, [r3, #24]
 80114c0:	18d1      	adds	r1, r2, r3
 80114c2:	68bb      	ldr	r3, [r7, #8]
 80114c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80114c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114c8:	f7ff ff5c 	bl	8011384 <prvInsertTimerInActiveList>
 80114cc:	4603      	mov	r3, r0
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d069      	beq.n	80115a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80114d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114d4:	6a1b      	ldr	r3, [r3, #32]
 80114d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80114da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80114e0:	f003 0304 	and.w	r3, r3, #4
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d05e      	beq.n	80115a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80114e8:	68ba      	ldr	r2, [r7, #8]
 80114ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ec:	699b      	ldr	r3, [r3, #24]
 80114ee:	441a      	add	r2, r3
 80114f0:	2300      	movs	r3, #0
 80114f2:	9300      	str	r3, [sp, #0]
 80114f4:	2300      	movs	r3, #0
 80114f6:	2100      	movs	r1, #0
 80114f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114fa:	f7ff fe05 	bl	8011108 <xTimerGenericCommand>
 80114fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011500:	6a3b      	ldr	r3, [r7, #32]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d14f      	bne.n	80115a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011506:	f04f 0350 	mov.w	r3, #80	; 0x50
 801150a:	f383 8811 	msr	BASEPRI, r3
 801150e:	f3bf 8f6f 	isb	sy
 8011512:	f3bf 8f4f 	dsb	sy
 8011516:	61bb      	str	r3, [r7, #24]
}
 8011518:	bf00      	nop
 801151a:	e7fe      	b.n	801151a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801151c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801151e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011522:	f023 0301 	bic.w	r3, r3, #1
 8011526:	b2da      	uxtb	r2, r3
 8011528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801152a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801152e:	e03a      	b.n	80115a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011532:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011536:	f043 0301 	orr.w	r3, r3, #1
 801153a:	b2da      	uxtb	r2, r3
 801153c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801153e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011542:	68ba      	ldr	r2, [r7, #8]
 8011544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011546:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801154a:	699b      	ldr	r3, [r3, #24]
 801154c:	2b00      	cmp	r3, #0
 801154e:	d10a      	bne.n	8011566 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8011550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011554:	f383 8811 	msr	BASEPRI, r3
 8011558:	f3bf 8f6f 	isb	sy
 801155c:	f3bf 8f4f 	dsb	sy
 8011560:	617b      	str	r3, [r7, #20]
}
 8011562:	bf00      	nop
 8011564:	e7fe      	b.n	8011564 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011568:	699a      	ldr	r2, [r3, #24]
 801156a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801156c:	18d1      	adds	r1, r2, r3
 801156e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011572:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011574:	f7ff ff06 	bl	8011384 <prvInsertTimerInActiveList>
					break;
 8011578:	e015      	b.n	80115a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801157a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801157c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011580:	f003 0302 	and.w	r3, r3, #2
 8011584:	2b00      	cmp	r3, #0
 8011586:	d103      	bne.n	8011590 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801158a:	f000 fbe1 	bl	8011d50 <vPortFree>
 801158e:	e00a      	b.n	80115a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011592:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011596:	f023 0301 	bic.w	r3, r3, #1
 801159a:	b2da      	uxtb	r2, r3
 801159c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801159e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80115a2:	e000      	b.n	80115a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80115a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80115a6:	4b08      	ldr	r3, [pc, #32]	; (80115c8 <prvProcessReceivedCommands+0x1c0>)
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	1d39      	adds	r1, r7, #4
 80115ac:	2200      	movs	r2, #0
 80115ae:	4618      	mov	r0, r3
 80115b0:	f7fe fa28 	bl	800fa04 <xQueueReceive>
 80115b4:	4603      	mov	r3, r0
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	f47f af2a 	bne.w	8011410 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80115bc:	bf00      	nop
 80115be:	bf00      	nop
 80115c0:	3730      	adds	r7, #48	; 0x30
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd80      	pop	{r7, pc}
 80115c6:	bf00      	nop
 80115c8:	200025fc 	.word	0x200025fc

080115cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b088      	sub	sp, #32
 80115d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80115d2:	e048      	b.n	8011666 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80115d4:	4b2d      	ldr	r3, [pc, #180]	; (801168c <prvSwitchTimerLists+0xc0>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	68db      	ldr	r3, [r3, #12]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80115de:	4b2b      	ldr	r3, [pc, #172]	; (801168c <prvSwitchTimerLists+0xc0>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	68db      	ldr	r3, [r3, #12]
 80115e4:	68db      	ldr	r3, [r3, #12]
 80115e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	3304      	adds	r3, #4
 80115ec:	4618      	mov	r0, r3
 80115ee:	f7fd ff41 	bl	800f474 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	6a1b      	ldr	r3, [r3, #32]
 80115f6:	68f8      	ldr	r0, [r7, #12]
 80115f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011600:	f003 0304 	and.w	r3, r3, #4
 8011604:	2b00      	cmp	r3, #0
 8011606:	d02e      	beq.n	8011666 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	699b      	ldr	r3, [r3, #24]
 801160c:	693a      	ldr	r2, [r7, #16]
 801160e:	4413      	add	r3, r2
 8011610:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011612:	68ba      	ldr	r2, [r7, #8]
 8011614:	693b      	ldr	r3, [r7, #16]
 8011616:	429a      	cmp	r2, r3
 8011618:	d90e      	bls.n	8011638 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	68ba      	ldr	r2, [r7, #8]
 801161e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	68fa      	ldr	r2, [r7, #12]
 8011624:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011626:	4b19      	ldr	r3, [pc, #100]	; (801168c <prvSwitchTimerLists+0xc0>)
 8011628:	681a      	ldr	r2, [r3, #0]
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	3304      	adds	r3, #4
 801162e:	4619      	mov	r1, r3
 8011630:	4610      	mov	r0, r2
 8011632:	f7fd fee6 	bl	800f402 <vListInsert>
 8011636:	e016      	b.n	8011666 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011638:	2300      	movs	r3, #0
 801163a:	9300      	str	r3, [sp, #0]
 801163c:	2300      	movs	r3, #0
 801163e:	693a      	ldr	r2, [r7, #16]
 8011640:	2100      	movs	r1, #0
 8011642:	68f8      	ldr	r0, [r7, #12]
 8011644:	f7ff fd60 	bl	8011108 <xTimerGenericCommand>
 8011648:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	2b00      	cmp	r3, #0
 801164e:	d10a      	bne.n	8011666 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8011650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011654:	f383 8811 	msr	BASEPRI, r3
 8011658:	f3bf 8f6f 	isb	sy
 801165c:	f3bf 8f4f 	dsb	sy
 8011660:	603b      	str	r3, [r7, #0]
}
 8011662:	bf00      	nop
 8011664:	e7fe      	b.n	8011664 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011666:	4b09      	ldr	r3, [pc, #36]	; (801168c <prvSwitchTimerLists+0xc0>)
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d1b1      	bne.n	80115d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011670:	4b06      	ldr	r3, [pc, #24]	; (801168c <prvSwitchTimerLists+0xc0>)
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011676:	4b06      	ldr	r3, [pc, #24]	; (8011690 <prvSwitchTimerLists+0xc4>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	4a04      	ldr	r2, [pc, #16]	; (801168c <prvSwitchTimerLists+0xc0>)
 801167c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801167e:	4a04      	ldr	r2, [pc, #16]	; (8011690 <prvSwitchTimerLists+0xc4>)
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	6013      	str	r3, [r2, #0]
}
 8011684:	bf00      	nop
 8011686:	3718      	adds	r7, #24
 8011688:	46bd      	mov	sp, r7
 801168a:	bd80      	pop	{r7, pc}
 801168c:	200025f4 	.word	0x200025f4
 8011690:	200025f8 	.word	0x200025f8

08011694 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b082      	sub	sp, #8
 8011698:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801169a:	f000 f96b 	bl	8011974 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801169e:	4b15      	ldr	r3, [pc, #84]	; (80116f4 <prvCheckForValidListAndQueue+0x60>)
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d120      	bne.n	80116e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80116a6:	4814      	ldr	r0, [pc, #80]	; (80116f8 <prvCheckForValidListAndQueue+0x64>)
 80116a8:	f7fd fe5a 	bl	800f360 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80116ac:	4813      	ldr	r0, [pc, #76]	; (80116fc <prvCheckForValidListAndQueue+0x68>)
 80116ae:	f7fd fe57 	bl	800f360 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80116b2:	4b13      	ldr	r3, [pc, #76]	; (8011700 <prvCheckForValidListAndQueue+0x6c>)
 80116b4:	4a10      	ldr	r2, [pc, #64]	; (80116f8 <prvCheckForValidListAndQueue+0x64>)
 80116b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80116b8:	4b12      	ldr	r3, [pc, #72]	; (8011704 <prvCheckForValidListAndQueue+0x70>)
 80116ba:	4a10      	ldr	r2, [pc, #64]	; (80116fc <prvCheckForValidListAndQueue+0x68>)
 80116bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80116be:	2300      	movs	r3, #0
 80116c0:	9300      	str	r3, [sp, #0]
 80116c2:	4b11      	ldr	r3, [pc, #68]	; (8011708 <prvCheckForValidListAndQueue+0x74>)
 80116c4:	4a11      	ldr	r2, [pc, #68]	; (801170c <prvCheckForValidListAndQueue+0x78>)
 80116c6:	2110      	movs	r1, #16
 80116c8:	200a      	movs	r0, #10
 80116ca:	f7fd ff65 	bl	800f598 <xQueueGenericCreateStatic>
 80116ce:	4603      	mov	r3, r0
 80116d0:	4a08      	ldr	r2, [pc, #32]	; (80116f4 <prvCheckForValidListAndQueue+0x60>)
 80116d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80116d4:	4b07      	ldr	r3, [pc, #28]	; (80116f4 <prvCheckForValidListAndQueue+0x60>)
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d005      	beq.n	80116e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80116dc:	4b05      	ldr	r3, [pc, #20]	; (80116f4 <prvCheckForValidListAndQueue+0x60>)
 80116de:	681b      	ldr	r3, [r3, #0]
 80116e0:	490b      	ldr	r1, [pc, #44]	; (8011710 <prvCheckForValidListAndQueue+0x7c>)
 80116e2:	4618      	mov	r0, r3
 80116e4:	f7fe fb7e 	bl	800fde4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80116e8:	f000 f974 	bl	80119d4 <vPortExitCritical>
}
 80116ec:	bf00      	nop
 80116ee:	46bd      	mov	sp, r7
 80116f0:	bd80      	pop	{r7, pc}
 80116f2:	bf00      	nop
 80116f4:	200025fc 	.word	0x200025fc
 80116f8:	200025cc 	.word	0x200025cc
 80116fc:	200025e0 	.word	0x200025e0
 8011700:	200025f4 	.word	0x200025f4
 8011704:	200025f8 	.word	0x200025f8
 8011708:	200026a8 	.word	0x200026a8
 801170c:	20002608 	.word	0x20002608
 8011710:	08017ebc 	.word	0x08017ebc

08011714 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011714:	b480      	push	{r7}
 8011716:	b085      	sub	sp, #20
 8011718:	af00      	add	r7, sp, #0
 801171a:	60f8      	str	r0, [r7, #12]
 801171c:	60b9      	str	r1, [r7, #8]
 801171e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	3b04      	subs	r3, #4
 8011724:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801172c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	3b04      	subs	r3, #4
 8011732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	f023 0201 	bic.w	r2, r3, #1
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	3b04      	subs	r3, #4
 8011742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011744:	4a0c      	ldr	r2, [pc, #48]	; (8011778 <pxPortInitialiseStack+0x64>)
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	3b14      	subs	r3, #20
 801174e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011750:	687a      	ldr	r2, [r7, #4]
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	3b04      	subs	r3, #4
 801175a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	f06f 0202 	mvn.w	r2, #2
 8011762:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	3b20      	subs	r3, #32
 8011768:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801176a:	68fb      	ldr	r3, [r7, #12]
}
 801176c:	4618      	mov	r0, r3
 801176e:	3714      	adds	r7, #20
 8011770:	46bd      	mov	sp, r7
 8011772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011776:	4770      	bx	lr
 8011778:	0801177d 	.word	0x0801177d

0801177c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801177c:	b480      	push	{r7}
 801177e:	b085      	sub	sp, #20
 8011780:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011782:	2300      	movs	r3, #0
 8011784:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011786:	4b12      	ldr	r3, [pc, #72]	; (80117d0 <prvTaskExitError+0x54>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801178e:	d00a      	beq.n	80117a6 <prvTaskExitError+0x2a>
	__asm volatile
 8011790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011794:	f383 8811 	msr	BASEPRI, r3
 8011798:	f3bf 8f6f 	isb	sy
 801179c:	f3bf 8f4f 	dsb	sy
 80117a0:	60fb      	str	r3, [r7, #12]
}
 80117a2:	bf00      	nop
 80117a4:	e7fe      	b.n	80117a4 <prvTaskExitError+0x28>
	__asm volatile
 80117a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117aa:	f383 8811 	msr	BASEPRI, r3
 80117ae:	f3bf 8f6f 	isb	sy
 80117b2:	f3bf 8f4f 	dsb	sy
 80117b6:	60bb      	str	r3, [r7, #8]
}
 80117b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80117ba:	bf00      	nop
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d0fc      	beq.n	80117bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80117c2:	bf00      	nop
 80117c4:	bf00      	nop
 80117c6:	3714      	adds	r7, #20
 80117c8:	46bd      	mov	sp, r7
 80117ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ce:	4770      	bx	lr
 80117d0:	20000118 	.word	0x20000118
	...

080117e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80117e0:	4b07      	ldr	r3, [pc, #28]	; (8011800 <pxCurrentTCBConst2>)
 80117e2:	6819      	ldr	r1, [r3, #0]
 80117e4:	6808      	ldr	r0, [r1, #0]
 80117e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ea:	f380 8809 	msr	PSP, r0
 80117ee:	f3bf 8f6f 	isb	sy
 80117f2:	f04f 0000 	mov.w	r0, #0
 80117f6:	f380 8811 	msr	BASEPRI, r0
 80117fa:	4770      	bx	lr
 80117fc:	f3af 8000 	nop.w

08011800 <pxCurrentTCBConst2>:
 8011800:	200020cc 	.word	0x200020cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011804:	bf00      	nop
 8011806:	bf00      	nop

08011808 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011808:	4808      	ldr	r0, [pc, #32]	; (801182c <prvPortStartFirstTask+0x24>)
 801180a:	6800      	ldr	r0, [r0, #0]
 801180c:	6800      	ldr	r0, [r0, #0]
 801180e:	f380 8808 	msr	MSP, r0
 8011812:	f04f 0000 	mov.w	r0, #0
 8011816:	f380 8814 	msr	CONTROL, r0
 801181a:	b662      	cpsie	i
 801181c:	b661      	cpsie	f
 801181e:	f3bf 8f4f 	dsb	sy
 8011822:	f3bf 8f6f 	isb	sy
 8011826:	df00      	svc	0
 8011828:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801182a:	bf00      	nop
 801182c:	e000ed08 	.word	0xe000ed08

08011830 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b086      	sub	sp, #24
 8011834:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011836:	4b46      	ldr	r3, [pc, #280]	; (8011950 <xPortStartScheduler+0x120>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	4a46      	ldr	r2, [pc, #280]	; (8011954 <xPortStartScheduler+0x124>)
 801183c:	4293      	cmp	r3, r2
 801183e:	d10a      	bne.n	8011856 <xPortStartScheduler+0x26>
	__asm volatile
 8011840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011844:	f383 8811 	msr	BASEPRI, r3
 8011848:	f3bf 8f6f 	isb	sy
 801184c:	f3bf 8f4f 	dsb	sy
 8011850:	613b      	str	r3, [r7, #16]
}
 8011852:	bf00      	nop
 8011854:	e7fe      	b.n	8011854 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011856:	4b3e      	ldr	r3, [pc, #248]	; (8011950 <xPortStartScheduler+0x120>)
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	4a3f      	ldr	r2, [pc, #252]	; (8011958 <xPortStartScheduler+0x128>)
 801185c:	4293      	cmp	r3, r2
 801185e:	d10a      	bne.n	8011876 <xPortStartScheduler+0x46>
	__asm volatile
 8011860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011864:	f383 8811 	msr	BASEPRI, r3
 8011868:	f3bf 8f6f 	isb	sy
 801186c:	f3bf 8f4f 	dsb	sy
 8011870:	60fb      	str	r3, [r7, #12]
}
 8011872:	bf00      	nop
 8011874:	e7fe      	b.n	8011874 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011876:	4b39      	ldr	r3, [pc, #228]	; (801195c <xPortStartScheduler+0x12c>)
 8011878:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801187a:	697b      	ldr	r3, [r7, #20]
 801187c:	781b      	ldrb	r3, [r3, #0]
 801187e:	b2db      	uxtb	r3, r3
 8011880:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011882:	697b      	ldr	r3, [r7, #20]
 8011884:	22ff      	movs	r2, #255	; 0xff
 8011886:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	781b      	ldrb	r3, [r3, #0]
 801188c:	b2db      	uxtb	r3, r3
 801188e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011890:	78fb      	ldrb	r3, [r7, #3]
 8011892:	b2db      	uxtb	r3, r3
 8011894:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011898:	b2da      	uxtb	r2, r3
 801189a:	4b31      	ldr	r3, [pc, #196]	; (8011960 <xPortStartScheduler+0x130>)
 801189c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801189e:	4b31      	ldr	r3, [pc, #196]	; (8011964 <xPortStartScheduler+0x134>)
 80118a0:	2207      	movs	r2, #7
 80118a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80118a4:	e009      	b.n	80118ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80118a6:	4b2f      	ldr	r3, [pc, #188]	; (8011964 <xPortStartScheduler+0x134>)
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	3b01      	subs	r3, #1
 80118ac:	4a2d      	ldr	r2, [pc, #180]	; (8011964 <xPortStartScheduler+0x134>)
 80118ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80118b0:	78fb      	ldrb	r3, [r7, #3]
 80118b2:	b2db      	uxtb	r3, r3
 80118b4:	005b      	lsls	r3, r3, #1
 80118b6:	b2db      	uxtb	r3, r3
 80118b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80118ba:	78fb      	ldrb	r3, [r7, #3]
 80118bc:	b2db      	uxtb	r3, r3
 80118be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80118c2:	2b80      	cmp	r3, #128	; 0x80
 80118c4:	d0ef      	beq.n	80118a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80118c6:	4b27      	ldr	r3, [pc, #156]	; (8011964 <xPortStartScheduler+0x134>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	f1c3 0307 	rsb	r3, r3, #7
 80118ce:	2b04      	cmp	r3, #4
 80118d0:	d00a      	beq.n	80118e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80118d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118d6:	f383 8811 	msr	BASEPRI, r3
 80118da:	f3bf 8f6f 	isb	sy
 80118de:	f3bf 8f4f 	dsb	sy
 80118e2:	60bb      	str	r3, [r7, #8]
}
 80118e4:	bf00      	nop
 80118e6:	e7fe      	b.n	80118e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80118e8:	4b1e      	ldr	r3, [pc, #120]	; (8011964 <xPortStartScheduler+0x134>)
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	021b      	lsls	r3, r3, #8
 80118ee:	4a1d      	ldr	r2, [pc, #116]	; (8011964 <xPortStartScheduler+0x134>)
 80118f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80118f2:	4b1c      	ldr	r3, [pc, #112]	; (8011964 <xPortStartScheduler+0x134>)
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80118fa:	4a1a      	ldr	r2, [pc, #104]	; (8011964 <xPortStartScheduler+0x134>)
 80118fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	b2da      	uxtb	r2, r3
 8011902:	697b      	ldr	r3, [r7, #20]
 8011904:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011906:	4b18      	ldr	r3, [pc, #96]	; (8011968 <xPortStartScheduler+0x138>)
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	4a17      	ldr	r2, [pc, #92]	; (8011968 <xPortStartScheduler+0x138>)
 801190c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011910:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011912:	4b15      	ldr	r3, [pc, #84]	; (8011968 <xPortStartScheduler+0x138>)
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	4a14      	ldr	r2, [pc, #80]	; (8011968 <xPortStartScheduler+0x138>)
 8011918:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801191c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801191e:	f000 f8dd 	bl	8011adc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011922:	4b12      	ldr	r3, [pc, #72]	; (801196c <xPortStartScheduler+0x13c>)
 8011924:	2200      	movs	r2, #0
 8011926:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011928:	f000 f8fc 	bl	8011b24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801192c:	4b10      	ldr	r3, [pc, #64]	; (8011970 <xPortStartScheduler+0x140>)
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	4a0f      	ldr	r2, [pc, #60]	; (8011970 <xPortStartScheduler+0x140>)
 8011932:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011936:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011938:	f7ff ff66 	bl	8011808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801193c:	f7fe fe62 	bl	8010604 <vTaskSwitchContext>
	prvTaskExitError();
 8011940:	f7ff ff1c 	bl	801177c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011944:	2300      	movs	r3, #0
}
 8011946:	4618      	mov	r0, r3
 8011948:	3718      	adds	r7, #24
 801194a:	46bd      	mov	sp, r7
 801194c:	bd80      	pop	{r7, pc}
 801194e:	bf00      	nop
 8011950:	e000ed00 	.word	0xe000ed00
 8011954:	410fc271 	.word	0x410fc271
 8011958:	410fc270 	.word	0x410fc270
 801195c:	e000e400 	.word	0xe000e400
 8011960:	200026f8 	.word	0x200026f8
 8011964:	200026fc 	.word	0x200026fc
 8011968:	e000ed20 	.word	0xe000ed20
 801196c:	20000118 	.word	0x20000118
 8011970:	e000ef34 	.word	0xe000ef34

08011974 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011974:	b480      	push	{r7}
 8011976:	b083      	sub	sp, #12
 8011978:	af00      	add	r7, sp, #0
	__asm volatile
 801197a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801197e:	f383 8811 	msr	BASEPRI, r3
 8011982:	f3bf 8f6f 	isb	sy
 8011986:	f3bf 8f4f 	dsb	sy
 801198a:	607b      	str	r3, [r7, #4]
}
 801198c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801198e:	4b0f      	ldr	r3, [pc, #60]	; (80119cc <vPortEnterCritical+0x58>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	3301      	adds	r3, #1
 8011994:	4a0d      	ldr	r2, [pc, #52]	; (80119cc <vPortEnterCritical+0x58>)
 8011996:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011998:	4b0c      	ldr	r3, [pc, #48]	; (80119cc <vPortEnterCritical+0x58>)
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	2b01      	cmp	r3, #1
 801199e:	d10f      	bne.n	80119c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80119a0:	4b0b      	ldr	r3, [pc, #44]	; (80119d0 <vPortEnterCritical+0x5c>)
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	b2db      	uxtb	r3, r3
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d00a      	beq.n	80119c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80119aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119ae:	f383 8811 	msr	BASEPRI, r3
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	f3bf 8f4f 	dsb	sy
 80119ba:	603b      	str	r3, [r7, #0]
}
 80119bc:	bf00      	nop
 80119be:	e7fe      	b.n	80119be <vPortEnterCritical+0x4a>
	}
}
 80119c0:	bf00      	nop
 80119c2:	370c      	adds	r7, #12
 80119c4:	46bd      	mov	sp, r7
 80119c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ca:	4770      	bx	lr
 80119cc:	20000118 	.word	0x20000118
 80119d0:	e000ed04 	.word	0xe000ed04

080119d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80119d4:	b480      	push	{r7}
 80119d6:	b083      	sub	sp, #12
 80119d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80119da:	4b12      	ldr	r3, [pc, #72]	; (8011a24 <vPortExitCritical+0x50>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d10a      	bne.n	80119f8 <vPortExitCritical+0x24>
	__asm volatile
 80119e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119e6:	f383 8811 	msr	BASEPRI, r3
 80119ea:	f3bf 8f6f 	isb	sy
 80119ee:	f3bf 8f4f 	dsb	sy
 80119f2:	607b      	str	r3, [r7, #4]
}
 80119f4:	bf00      	nop
 80119f6:	e7fe      	b.n	80119f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80119f8:	4b0a      	ldr	r3, [pc, #40]	; (8011a24 <vPortExitCritical+0x50>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	3b01      	subs	r3, #1
 80119fe:	4a09      	ldr	r2, [pc, #36]	; (8011a24 <vPortExitCritical+0x50>)
 8011a00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011a02:	4b08      	ldr	r3, [pc, #32]	; (8011a24 <vPortExitCritical+0x50>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d105      	bne.n	8011a16 <vPortExitCritical+0x42>
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011a0e:	683b      	ldr	r3, [r7, #0]
 8011a10:	f383 8811 	msr	BASEPRI, r3
}
 8011a14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011a16:	bf00      	nop
 8011a18:	370c      	adds	r7, #12
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a20:	4770      	bx	lr
 8011a22:	bf00      	nop
 8011a24:	20000118 	.word	0x20000118
	...

08011a30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011a30:	f3ef 8009 	mrs	r0, PSP
 8011a34:	f3bf 8f6f 	isb	sy
 8011a38:	4b15      	ldr	r3, [pc, #84]	; (8011a90 <pxCurrentTCBConst>)
 8011a3a:	681a      	ldr	r2, [r3, #0]
 8011a3c:	f01e 0f10 	tst.w	lr, #16
 8011a40:	bf08      	it	eq
 8011a42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011a46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a4a:	6010      	str	r0, [r2, #0]
 8011a4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011a50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011a54:	f380 8811 	msr	BASEPRI, r0
 8011a58:	f3bf 8f4f 	dsb	sy
 8011a5c:	f3bf 8f6f 	isb	sy
 8011a60:	f7fe fdd0 	bl	8010604 <vTaskSwitchContext>
 8011a64:	f04f 0000 	mov.w	r0, #0
 8011a68:	f380 8811 	msr	BASEPRI, r0
 8011a6c:	bc09      	pop	{r0, r3}
 8011a6e:	6819      	ldr	r1, [r3, #0]
 8011a70:	6808      	ldr	r0, [r1, #0]
 8011a72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a76:	f01e 0f10 	tst.w	lr, #16
 8011a7a:	bf08      	it	eq
 8011a7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011a80:	f380 8809 	msr	PSP, r0
 8011a84:	f3bf 8f6f 	isb	sy
 8011a88:	4770      	bx	lr
 8011a8a:	bf00      	nop
 8011a8c:	f3af 8000 	nop.w

08011a90 <pxCurrentTCBConst>:
 8011a90:	200020cc 	.word	0x200020cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011a94:	bf00      	nop
 8011a96:	bf00      	nop

08011a98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	b082      	sub	sp, #8
 8011a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8011a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aa2:	f383 8811 	msr	BASEPRI, r3
 8011aa6:	f3bf 8f6f 	isb	sy
 8011aaa:	f3bf 8f4f 	dsb	sy
 8011aae:	607b      	str	r3, [r7, #4]
}
 8011ab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011ab2:	f7fe fced 	bl	8010490 <xTaskIncrementTick>
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d003      	beq.n	8011ac4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011abc:	4b06      	ldr	r3, [pc, #24]	; (8011ad8 <xPortSysTickHandler+0x40>)
 8011abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ac2:	601a      	str	r2, [r3, #0]
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	f383 8811 	msr	BASEPRI, r3
}
 8011ace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011ad0:	bf00      	nop
 8011ad2:	3708      	adds	r7, #8
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	bd80      	pop	{r7, pc}
 8011ad8:	e000ed04 	.word	0xe000ed04

08011adc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011adc:	b480      	push	{r7}
 8011ade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011ae0:	4b0b      	ldr	r3, [pc, #44]	; (8011b10 <vPortSetupTimerInterrupt+0x34>)
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011ae6:	4b0b      	ldr	r3, [pc, #44]	; (8011b14 <vPortSetupTimerInterrupt+0x38>)
 8011ae8:	2200      	movs	r2, #0
 8011aea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011aec:	4b0a      	ldr	r3, [pc, #40]	; (8011b18 <vPortSetupTimerInterrupt+0x3c>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	4a0a      	ldr	r2, [pc, #40]	; (8011b1c <vPortSetupTimerInterrupt+0x40>)
 8011af2:	fba2 2303 	umull	r2, r3, r2, r3
 8011af6:	099b      	lsrs	r3, r3, #6
 8011af8:	4a09      	ldr	r2, [pc, #36]	; (8011b20 <vPortSetupTimerInterrupt+0x44>)
 8011afa:	3b01      	subs	r3, #1
 8011afc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011afe:	4b04      	ldr	r3, [pc, #16]	; (8011b10 <vPortSetupTimerInterrupt+0x34>)
 8011b00:	2207      	movs	r2, #7
 8011b02:	601a      	str	r2, [r3, #0]
}
 8011b04:	bf00      	nop
 8011b06:	46bd      	mov	sp, r7
 8011b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0c:	4770      	bx	lr
 8011b0e:	bf00      	nop
 8011b10:	e000e010 	.word	0xe000e010
 8011b14:	e000e018 	.word	0xe000e018
 8011b18:	200000ac 	.word	0x200000ac
 8011b1c:	10624dd3 	.word	0x10624dd3
 8011b20:	e000e014 	.word	0xe000e014

08011b24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011b24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011b34 <vPortEnableVFP+0x10>
 8011b28:	6801      	ldr	r1, [r0, #0]
 8011b2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011b2e:	6001      	str	r1, [r0, #0]
 8011b30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011b32:	bf00      	nop
 8011b34:	e000ed88 	.word	0xe000ed88

08011b38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011b38:	b480      	push	{r7}
 8011b3a:	b085      	sub	sp, #20
 8011b3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011b3e:	f3ef 8305 	mrs	r3, IPSR
 8011b42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2b0f      	cmp	r3, #15
 8011b48:	d914      	bls.n	8011b74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011b4a:	4a17      	ldr	r2, [pc, #92]	; (8011ba8 <vPortValidateInterruptPriority+0x70>)
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	4413      	add	r3, r2
 8011b50:	781b      	ldrb	r3, [r3, #0]
 8011b52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011b54:	4b15      	ldr	r3, [pc, #84]	; (8011bac <vPortValidateInterruptPriority+0x74>)
 8011b56:	781b      	ldrb	r3, [r3, #0]
 8011b58:	7afa      	ldrb	r2, [r7, #11]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d20a      	bcs.n	8011b74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8011b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b62:	f383 8811 	msr	BASEPRI, r3
 8011b66:	f3bf 8f6f 	isb	sy
 8011b6a:	f3bf 8f4f 	dsb	sy
 8011b6e:	607b      	str	r3, [r7, #4]
}
 8011b70:	bf00      	nop
 8011b72:	e7fe      	b.n	8011b72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011b74:	4b0e      	ldr	r3, [pc, #56]	; (8011bb0 <vPortValidateInterruptPriority+0x78>)
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011b7c:	4b0d      	ldr	r3, [pc, #52]	; (8011bb4 <vPortValidateInterruptPriority+0x7c>)
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	429a      	cmp	r2, r3
 8011b82:	d90a      	bls.n	8011b9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b88:	f383 8811 	msr	BASEPRI, r3
 8011b8c:	f3bf 8f6f 	isb	sy
 8011b90:	f3bf 8f4f 	dsb	sy
 8011b94:	603b      	str	r3, [r7, #0]
}
 8011b96:	bf00      	nop
 8011b98:	e7fe      	b.n	8011b98 <vPortValidateInterruptPriority+0x60>
	}
 8011b9a:	bf00      	nop
 8011b9c:	3714      	adds	r7, #20
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba4:	4770      	bx	lr
 8011ba6:	bf00      	nop
 8011ba8:	e000e3f0 	.word	0xe000e3f0
 8011bac:	200026f8 	.word	0x200026f8
 8011bb0:	e000ed0c 	.word	0xe000ed0c
 8011bb4:	200026fc 	.word	0x200026fc

08011bb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b08a      	sub	sp, #40	; 0x28
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011bc4:	f7fe fba8 	bl	8010318 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011bc8:	4b5b      	ldr	r3, [pc, #364]	; (8011d38 <pvPortMalloc+0x180>)
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d101      	bne.n	8011bd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011bd0:	f000 f920 	bl	8011e14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011bd4:	4b59      	ldr	r3, [pc, #356]	; (8011d3c <pvPortMalloc+0x184>)
 8011bd6:	681a      	ldr	r2, [r3, #0]
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	4013      	ands	r3, r2
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	f040 8093 	bne.w	8011d08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d01d      	beq.n	8011c24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011be8:	2208      	movs	r2, #8
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	4413      	add	r3, r2
 8011bee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	f003 0307 	and.w	r3, r3, #7
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d014      	beq.n	8011c24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	f023 0307 	bic.w	r3, r3, #7
 8011c00:	3308      	adds	r3, #8
 8011c02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	f003 0307 	and.w	r3, r3, #7
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d00a      	beq.n	8011c24 <pvPortMalloc+0x6c>
	__asm volatile
 8011c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c12:	f383 8811 	msr	BASEPRI, r3
 8011c16:	f3bf 8f6f 	isb	sy
 8011c1a:	f3bf 8f4f 	dsb	sy
 8011c1e:	617b      	str	r3, [r7, #20]
}
 8011c20:	bf00      	nop
 8011c22:	e7fe      	b.n	8011c22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d06e      	beq.n	8011d08 <pvPortMalloc+0x150>
 8011c2a:	4b45      	ldr	r3, [pc, #276]	; (8011d40 <pvPortMalloc+0x188>)
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	687a      	ldr	r2, [r7, #4]
 8011c30:	429a      	cmp	r2, r3
 8011c32:	d869      	bhi.n	8011d08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011c34:	4b43      	ldr	r3, [pc, #268]	; (8011d44 <pvPortMalloc+0x18c>)
 8011c36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011c38:	4b42      	ldr	r3, [pc, #264]	; (8011d44 <pvPortMalloc+0x18c>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011c3e:	e004      	b.n	8011c4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c4c:	685b      	ldr	r3, [r3, #4]
 8011c4e:	687a      	ldr	r2, [r7, #4]
 8011c50:	429a      	cmp	r2, r3
 8011c52:	d903      	bls.n	8011c5c <pvPortMalloc+0xa4>
 8011c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d1f1      	bne.n	8011c40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011c5c:	4b36      	ldr	r3, [pc, #216]	; (8011d38 <pvPortMalloc+0x180>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c62:	429a      	cmp	r2, r3
 8011c64:	d050      	beq.n	8011d08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011c66:	6a3b      	ldr	r3, [r7, #32]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	2208      	movs	r2, #8
 8011c6c:	4413      	add	r3, r2
 8011c6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c72:	681a      	ldr	r2, [r3, #0]
 8011c74:	6a3b      	ldr	r3, [r7, #32]
 8011c76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c7a:	685a      	ldr	r2, [r3, #4]
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	1ad2      	subs	r2, r2, r3
 8011c80:	2308      	movs	r3, #8
 8011c82:	005b      	lsls	r3, r3, #1
 8011c84:	429a      	cmp	r2, r3
 8011c86:	d91f      	bls.n	8011cc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	4413      	add	r3, r2
 8011c8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011c90:	69bb      	ldr	r3, [r7, #24]
 8011c92:	f003 0307 	and.w	r3, r3, #7
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d00a      	beq.n	8011cb0 <pvPortMalloc+0xf8>
	__asm volatile
 8011c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c9e:	f383 8811 	msr	BASEPRI, r3
 8011ca2:	f3bf 8f6f 	isb	sy
 8011ca6:	f3bf 8f4f 	dsb	sy
 8011caa:	613b      	str	r3, [r7, #16]
}
 8011cac:	bf00      	nop
 8011cae:	e7fe      	b.n	8011cae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cb2:	685a      	ldr	r2, [r3, #4]
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	1ad2      	subs	r2, r2, r3
 8011cb8:	69bb      	ldr	r3, [r7, #24]
 8011cba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cbe:	687a      	ldr	r2, [r7, #4]
 8011cc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011cc2:	69b8      	ldr	r0, [r7, #24]
 8011cc4:	f000 f908 	bl	8011ed8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011cc8:	4b1d      	ldr	r3, [pc, #116]	; (8011d40 <pvPortMalloc+0x188>)
 8011cca:	681a      	ldr	r2, [r3, #0]
 8011ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cce:	685b      	ldr	r3, [r3, #4]
 8011cd0:	1ad3      	subs	r3, r2, r3
 8011cd2:	4a1b      	ldr	r2, [pc, #108]	; (8011d40 <pvPortMalloc+0x188>)
 8011cd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011cd6:	4b1a      	ldr	r3, [pc, #104]	; (8011d40 <pvPortMalloc+0x188>)
 8011cd8:	681a      	ldr	r2, [r3, #0]
 8011cda:	4b1b      	ldr	r3, [pc, #108]	; (8011d48 <pvPortMalloc+0x190>)
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	429a      	cmp	r2, r3
 8011ce0:	d203      	bcs.n	8011cea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011ce2:	4b17      	ldr	r3, [pc, #92]	; (8011d40 <pvPortMalloc+0x188>)
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	4a18      	ldr	r2, [pc, #96]	; (8011d48 <pvPortMalloc+0x190>)
 8011ce8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cec:	685a      	ldr	r2, [r3, #4]
 8011cee:	4b13      	ldr	r3, [pc, #76]	; (8011d3c <pvPortMalloc+0x184>)
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	431a      	orrs	r2, r3
 8011cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011cfe:	4b13      	ldr	r3, [pc, #76]	; (8011d4c <pvPortMalloc+0x194>)
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	3301      	adds	r3, #1
 8011d04:	4a11      	ldr	r2, [pc, #68]	; (8011d4c <pvPortMalloc+0x194>)
 8011d06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011d08:	f7fe fb14 	bl	8010334 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011d0c:	69fb      	ldr	r3, [r7, #28]
 8011d0e:	f003 0307 	and.w	r3, r3, #7
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d00a      	beq.n	8011d2c <pvPortMalloc+0x174>
	__asm volatile
 8011d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d1a:	f383 8811 	msr	BASEPRI, r3
 8011d1e:	f3bf 8f6f 	isb	sy
 8011d22:	f3bf 8f4f 	dsb	sy
 8011d26:	60fb      	str	r3, [r7, #12]
}
 8011d28:	bf00      	nop
 8011d2a:	e7fe      	b.n	8011d2a <pvPortMalloc+0x172>
	return pvReturn;
 8011d2c:	69fb      	ldr	r3, [r7, #28]
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	3728      	adds	r7, #40	; 0x28
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd80      	pop	{r7, pc}
 8011d36:	bf00      	nop
 8011d38:	20003a90 	.word	0x20003a90
 8011d3c:	20003aa4 	.word	0x20003aa4
 8011d40:	20003a94 	.word	0x20003a94
 8011d44:	20003a88 	.word	0x20003a88
 8011d48:	20003a98 	.word	0x20003a98
 8011d4c:	20003a9c 	.word	0x20003a9c

08011d50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b086      	sub	sp, #24
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d04d      	beq.n	8011dfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011d62:	2308      	movs	r3, #8
 8011d64:	425b      	negs	r3, r3
 8011d66:	697a      	ldr	r2, [r7, #20]
 8011d68:	4413      	add	r3, r2
 8011d6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011d6c:	697b      	ldr	r3, [r7, #20]
 8011d6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011d70:	693b      	ldr	r3, [r7, #16]
 8011d72:	685a      	ldr	r2, [r3, #4]
 8011d74:	4b24      	ldr	r3, [pc, #144]	; (8011e08 <vPortFree+0xb8>)
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	4013      	ands	r3, r2
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d10a      	bne.n	8011d94 <vPortFree+0x44>
	__asm volatile
 8011d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d82:	f383 8811 	msr	BASEPRI, r3
 8011d86:	f3bf 8f6f 	isb	sy
 8011d8a:	f3bf 8f4f 	dsb	sy
 8011d8e:	60fb      	str	r3, [r7, #12]
}
 8011d90:	bf00      	nop
 8011d92:	e7fe      	b.n	8011d92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d00a      	beq.n	8011db2 <vPortFree+0x62>
	__asm volatile
 8011d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011da0:	f383 8811 	msr	BASEPRI, r3
 8011da4:	f3bf 8f6f 	isb	sy
 8011da8:	f3bf 8f4f 	dsb	sy
 8011dac:	60bb      	str	r3, [r7, #8]
}
 8011dae:	bf00      	nop
 8011db0:	e7fe      	b.n	8011db0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011db2:	693b      	ldr	r3, [r7, #16]
 8011db4:	685a      	ldr	r2, [r3, #4]
 8011db6:	4b14      	ldr	r3, [pc, #80]	; (8011e08 <vPortFree+0xb8>)
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	4013      	ands	r3, r2
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d01e      	beq.n	8011dfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011dc0:	693b      	ldr	r3, [r7, #16]
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d11a      	bne.n	8011dfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011dc8:	693b      	ldr	r3, [r7, #16]
 8011dca:	685a      	ldr	r2, [r3, #4]
 8011dcc:	4b0e      	ldr	r3, [pc, #56]	; (8011e08 <vPortFree+0xb8>)
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	43db      	mvns	r3, r3
 8011dd2:	401a      	ands	r2, r3
 8011dd4:	693b      	ldr	r3, [r7, #16]
 8011dd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011dd8:	f7fe fa9e 	bl	8010318 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011ddc:	693b      	ldr	r3, [r7, #16]
 8011dde:	685a      	ldr	r2, [r3, #4]
 8011de0:	4b0a      	ldr	r3, [pc, #40]	; (8011e0c <vPortFree+0xbc>)
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	4413      	add	r3, r2
 8011de6:	4a09      	ldr	r2, [pc, #36]	; (8011e0c <vPortFree+0xbc>)
 8011de8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011dea:	6938      	ldr	r0, [r7, #16]
 8011dec:	f000 f874 	bl	8011ed8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011df0:	4b07      	ldr	r3, [pc, #28]	; (8011e10 <vPortFree+0xc0>)
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	3301      	adds	r3, #1
 8011df6:	4a06      	ldr	r2, [pc, #24]	; (8011e10 <vPortFree+0xc0>)
 8011df8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011dfa:	f7fe fa9b 	bl	8010334 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011dfe:	bf00      	nop
 8011e00:	3718      	adds	r7, #24
 8011e02:	46bd      	mov	sp, r7
 8011e04:	bd80      	pop	{r7, pc}
 8011e06:	bf00      	nop
 8011e08:	20003aa4 	.word	0x20003aa4
 8011e0c:	20003a94 	.word	0x20003a94
 8011e10:	20003aa0 	.word	0x20003aa0

08011e14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011e14:	b480      	push	{r7}
 8011e16:	b085      	sub	sp, #20
 8011e18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011e1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8011e1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011e20:	4b27      	ldr	r3, [pc, #156]	; (8011ec0 <prvHeapInit+0xac>)
 8011e22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	f003 0307 	and.w	r3, r3, #7
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d00c      	beq.n	8011e48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	3307      	adds	r3, #7
 8011e32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	f023 0307 	bic.w	r3, r3, #7
 8011e3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011e3c:	68ba      	ldr	r2, [r7, #8]
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	1ad3      	subs	r3, r2, r3
 8011e42:	4a1f      	ldr	r2, [pc, #124]	; (8011ec0 <prvHeapInit+0xac>)
 8011e44:	4413      	add	r3, r2
 8011e46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011e4c:	4a1d      	ldr	r2, [pc, #116]	; (8011ec4 <prvHeapInit+0xb0>)
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011e52:	4b1c      	ldr	r3, [pc, #112]	; (8011ec4 <prvHeapInit+0xb0>)
 8011e54:	2200      	movs	r2, #0
 8011e56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	68ba      	ldr	r2, [r7, #8]
 8011e5c:	4413      	add	r3, r2
 8011e5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011e60:	2208      	movs	r2, #8
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	1a9b      	subs	r3, r3, r2
 8011e66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	f023 0307 	bic.w	r3, r3, #7
 8011e6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	4a15      	ldr	r2, [pc, #84]	; (8011ec8 <prvHeapInit+0xb4>)
 8011e74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011e76:	4b14      	ldr	r3, [pc, #80]	; (8011ec8 <prvHeapInit+0xb4>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011e7e:	4b12      	ldr	r3, [pc, #72]	; (8011ec8 <prvHeapInit+0xb4>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	2200      	movs	r2, #0
 8011e84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	68fa      	ldr	r2, [r7, #12]
 8011e8e:	1ad2      	subs	r2, r2, r3
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011e94:	4b0c      	ldr	r3, [pc, #48]	; (8011ec8 <prvHeapInit+0xb4>)
 8011e96:	681a      	ldr	r2, [r3, #0]
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	4a0a      	ldr	r2, [pc, #40]	; (8011ecc <prvHeapInit+0xb8>)
 8011ea2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	685b      	ldr	r3, [r3, #4]
 8011ea8:	4a09      	ldr	r2, [pc, #36]	; (8011ed0 <prvHeapInit+0xbc>)
 8011eaa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011eac:	4b09      	ldr	r3, [pc, #36]	; (8011ed4 <prvHeapInit+0xc0>)
 8011eae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011eb2:	601a      	str	r2, [r3, #0]
}
 8011eb4:	bf00      	nop
 8011eb6:	3714      	adds	r7, #20
 8011eb8:	46bd      	mov	sp, r7
 8011eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ebe:	4770      	bx	lr
 8011ec0:	20002700 	.word	0x20002700
 8011ec4:	20003a88 	.word	0x20003a88
 8011ec8:	20003a90 	.word	0x20003a90
 8011ecc:	20003a98 	.word	0x20003a98
 8011ed0:	20003a94 	.word	0x20003a94
 8011ed4:	20003aa4 	.word	0x20003aa4

08011ed8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011ed8:	b480      	push	{r7}
 8011eda:	b085      	sub	sp, #20
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011ee0:	4b28      	ldr	r3, [pc, #160]	; (8011f84 <prvInsertBlockIntoFreeList+0xac>)
 8011ee2:	60fb      	str	r3, [r7, #12]
 8011ee4:	e002      	b.n	8011eec <prvInsertBlockIntoFreeList+0x14>
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	60fb      	str	r3, [r7, #12]
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	687a      	ldr	r2, [r7, #4]
 8011ef2:	429a      	cmp	r2, r3
 8011ef4:	d8f7      	bhi.n	8011ee6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	685b      	ldr	r3, [r3, #4]
 8011efe:	68ba      	ldr	r2, [r7, #8]
 8011f00:	4413      	add	r3, r2
 8011f02:	687a      	ldr	r2, [r7, #4]
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d108      	bne.n	8011f1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	685a      	ldr	r2, [r3, #4]
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	685b      	ldr	r3, [r3, #4]
 8011f10:	441a      	add	r2, r3
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	685b      	ldr	r3, [r3, #4]
 8011f22:	68ba      	ldr	r2, [r7, #8]
 8011f24:	441a      	add	r2, r3
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	429a      	cmp	r2, r3
 8011f2c:	d118      	bne.n	8011f60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	681a      	ldr	r2, [r3, #0]
 8011f32:	4b15      	ldr	r3, [pc, #84]	; (8011f88 <prvInsertBlockIntoFreeList+0xb0>)
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	429a      	cmp	r2, r3
 8011f38:	d00d      	beq.n	8011f56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	685a      	ldr	r2, [r3, #4]
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	685b      	ldr	r3, [r3, #4]
 8011f44:	441a      	add	r2, r3
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	681a      	ldr	r2, [r3, #0]
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	601a      	str	r2, [r3, #0]
 8011f54:	e008      	b.n	8011f68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011f56:	4b0c      	ldr	r3, [pc, #48]	; (8011f88 <prvInsertBlockIntoFreeList+0xb0>)
 8011f58:	681a      	ldr	r2, [r3, #0]
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	601a      	str	r2, [r3, #0]
 8011f5e:	e003      	b.n	8011f68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	681a      	ldr	r2, [r3, #0]
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011f68:	68fa      	ldr	r2, [r7, #12]
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d002      	beq.n	8011f76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	687a      	ldr	r2, [r7, #4]
 8011f74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011f76:	bf00      	nop
 8011f78:	3714      	adds	r7, #20
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f80:	4770      	bx	lr
 8011f82:	bf00      	nop
 8011f84:	20003a88 	.word	0x20003a88
 8011f88:	20003a90 	.word	0x20003a90

08011f8c <__assert_func>:
 8011f8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011f8e:	4614      	mov	r4, r2
 8011f90:	461a      	mov	r2, r3
 8011f92:	4b09      	ldr	r3, [pc, #36]	; (8011fb8 <__assert_func+0x2c>)
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	4605      	mov	r5, r0
 8011f98:	68d8      	ldr	r0, [r3, #12]
 8011f9a:	b14c      	cbz	r4, 8011fb0 <__assert_func+0x24>
 8011f9c:	4b07      	ldr	r3, [pc, #28]	; (8011fbc <__assert_func+0x30>)
 8011f9e:	9100      	str	r1, [sp, #0]
 8011fa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011fa4:	4906      	ldr	r1, [pc, #24]	; (8011fc0 <__assert_func+0x34>)
 8011fa6:	462b      	mov	r3, r5
 8011fa8:	f000 ff28 	bl	8012dfc <fiprintf>
 8011fac:	f001 fa46 	bl	801343c <abort>
 8011fb0:	4b04      	ldr	r3, [pc, #16]	; (8011fc4 <__assert_func+0x38>)
 8011fb2:	461c      	mov	r4, r3
 8011fb4:	e7f3      	b.n	8011f9e <__assert_func+0x12>
 8011fb6:	bf00      	nop
 8011fb8:	20000174 	.word	0x20000174
 8011fbc:	08018243 	.word	0x08018243
 8011fc0:	08018250 	.word	0x08018250
 8011fc4:	0801827e 	.word	0x0801827e

08011fc8 <__cvt>:
 8011fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011fcc:	ec55 4b10 	vmov	r4, r5, d0
 8011fd0:	2d00      	cmp	r5, #0
 8011fd2:	460e      	mov	r6, r1
 8011fd4:	4619      	mov	r1, r3
 8011fd6:	462b      	mov	r3, r5
 8011fd8:	bfbb      	ittet	lt
 8011fda:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011fde:	461d      	movlt	r5, r3
 8011fe0:	2300      	movge	r3, #0
 8011fe2:	232d      	movlt	r3, #45	; 0x2d
 8011fe4:	700b      	strb	r3, [r1, #0]
 8011fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011fe8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011fec:	4691      	mov	r9, r2
 8011fee:	f023 0820 	bic.w	r8, r3, #32
 8011ff2:	bfbc      	itt	lt
 8011ff4:	4622      	movlt	r2, r4
 8011ff6:	4614      	movlt	r4, r2
 8011ff8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011ffc:	d005      	beq.n	801200a <__cvt+0x42>
 8011ffe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012002:	d100      	bne.n	8012006 <__cvt+0x3e>
 8012004:	3601      	adds	r6, #1
 8012006:	2102      	movs	r1, #2
 8012008:	e000      	b.n	801200c <__cvt+0x44>
 801200a:	2103      	movs	r1, #3
 801200c:	ab03      	add	r3, sp, #12
 801200e:	9301      	str	r3, [sp, #4]
 8012010:	ab02      	add	r3, sp, #8
 8012012:	9300      	str	r3, [sp, #0]
 8012014:	ec45 4b10 	vmov	d0, r4, r5
 8012018:	4653      	mov	r3, sl
 801201a:	4632      	mov	r2, r6
 801201c:	f001 faa0 	bl	8013560 <_dtoa_r>
 8012020:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012024:	4607      	mov	r7, r0
 8012026:	d102      	bne.n	801202e <__cvt+0x66>
 8012028:	f019 0f01 	tst.w	r9, #1
 801202c:	d022      	beq.n	8012074 <__cvt+0xac>
 801202e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012032:	eb07 0906 	add.w	r9, r7, r6
 8012036:	d110      	bne.n	801205a <__cvt+0x92>
 8012038:	783b      	ldrb	r3, [r7, #0]
 801203a:	2b30      	cmp	r3, #48	; 0x30
 801203c:	d10a      	bne.n	8012054 <__cvt+0x8c>
 801203e:	2200      	movs	r2, #0
 8012040:	2300      	movs	r3, #0
 8012042:	4620      	mov	r0, r4
 8012044:	4629      	mov	r1, r5
 8012046:	f7ee fd3f 	bl	8000ac8 <__aeabi_dcmpeq>
 801204a:	b918      	cbnz	r0, 8012054 <__cvt+0x8c>
 801204c:	f1c6 0601 	rsb	r6, r6, #1
 8012050:	f8ca 6000 	str.w	r6, [sl]
 8012054:	f8da 3000 	ldr.w	r3, [sl]
 8012058:	4499      	add	r9, r3
 801205a:	2200      	movs	r2, #0
 801205c:	2300      	movs	r3, #0
 801205e:	4620      	mov	r0, r4
 8012060:	4629      	mov	r1, r5
 8012062:	f7ee fd31 	bl	8000ac8 <__aeabi_dcmpeq>
 8012066:	b108      	cbz	r0, 801206c <__cvt+0xa4>
 8012068:	f8cd 900c 	str.w	r9, [sp, #12]
 801206c:	2230      	movs	r2, #48	; 0x30
 801206e:	9b03      	ldr	r3, [sp, #12]
 8012070:	454b      	cmp	r3, r9
 8012072:	d307      	bcc.n	8012084 <__cvt+0xbc>
 8012074:	9b03      	ldr	r3, [sp, #12]
 8012076:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012078:	1bdb      	subs	r3, r3, r7
 801207a:	4638      	mov	r0, r7
 801207c:	6013      	str	r3, [r2, #0]
 801207e:	b004      	add	sp, #16
 8012080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012084:	1c59      	adds	r1, r3, #1
 8012086:	9103      	str	r1, [sp, #12]
 8012088:	701a      	strb	r2, [r3, #0]
 801208a:	e7f0      	b.n	801206e <__cvt+0xa6>

0801208c <__exponent>:
 801208c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801208e:	4603      	mov	r3, r0
 8012090:	2900      	cmp	r1, #0
 8012092:	bfb8      	it	lt
 8012094:	4249      	neglt	r1, r1
 8012096:	f803 2b02 	strb.w	r2, [r3], #2
 801209a:	bfb4      	ite	lt
 801209c:	222d      	movlt	r2, #45	; 0x2d
 801209e:	222b      	movge	r2, #43	; 0x2b
 80120a0:	2909      	cmp	r1, #9
 80120a2:	7042      	strb	r2, [r0, #1]
 80120a4:	dd2a      	ble.n	80120fc <__exponent+0x70>
 80120a6:	f10d 0207 	add.w	r2, sp, #7
 80120aa:	4617      	mov	r7, r2
 80120ac:	260a      	movs	r6, #10
 80120ae:	4694      	mov	ip, r2
 80120b0:	fb91 f5f6 	sdiv	r5, r1, r6
 80120b4:	fb06 1415 	mls	r4, r6, r5, r1
 80120b8:	3430      	adds	r4, #48	; 0x30
 80120ba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80120be:	460c      	mov	r4, r1
 80120c0:	2c63      	cmp	r4, #99	; 0x63
 80120c2:	f102 32ff 	add.w	r2, r2, #4294967295
 80120c6:	4629      	mov	r1, r5
 80120c8:	dcf1      	bgt.n	80120ae <__exponent+0x22>
 80120ca:	3130      	adds	r1, #48	; 0x30
 80120cc:	f1ac 0402 	sub.w	r4, ip, #2
 80120d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80120d4:	1c41      	adds	r1, r0, #1
 80120d6:	4622      	mov	r2, r4
 80120d8:	42ba      	cmp	r2, r7
 80120da:	d30a      	bcc.n	80120f2 <__exponent+0x66>
 80120dc:	f10d 0209 	add.w	r2, sp, #9
 80120e0:	eba2 020c 	sub.w	r2, r2, ip
 80120e4:	42bc      	cmp	r4, r7
 80120e6:	bf88      	it	hi
 80120e8:	2200      	movhi	r2, #0
 80120ea:	4413      	add	r3, r2
 80120ec:	1a18      	subs	r0, r3, r0
 80120ee:	b003      	add	sp, #12
 80120f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120f2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80120f6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80120fa:	e7ed      	b.n	80120d8 <__exponent+0x4c>
 80120fc:	2330      	movs	r3, #48	; 0x30
 80120fe:	3130      	adds	r1, #48	; 0x30
 8012100:	7083      	strb	r3, [r0, #2]
 8012102:	70c1      	strb	r1, [r0, #3]
 8012104:	1d03      	adds	r3, r0, #4
 8012106:	e7f1      	b.n	80120ec <__exponent+0x60>

08012108 <_printf_float>:
 8012108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801210c:	ed2d 8b02 	vpush	{d8}
 8012110:	b08d      	sub	sp, #52	; 0x34
 8012112:	460c      	mov	r4, r1
 8012114:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012118:	4616      	mov	r6, r2
 801211a:	461f      	mov	r7, r3
 801211c:	4605      	mov	r5, r0
 801211e:	f001 f901 	bl	8013324 <_localeconv_r>
 8012122:	f8d0 a000 	ldr.w	sl, [r0]
 8012126:	4650      	mov	r0, sl
 8012128:	f7ee f8a2 	bl	8000270 <strlen>
 801212c:	2300      	movs	r3, #0
 801212e:	930a      	str	r3, [sp, #40]	; 0x28
 8012130:	6823      	ldr	r3, [r4, #0]
 8012132:	9305      	str	r3, [sp, #20]
 8012134:	f8d8 3000 	ldr.w	r3, [r8]
 8012138:	f894 b018 	ldrb.w	fp, [r4, #24]
 801213c:	3307      	adds	r3, #7
 801213e:	f023 0307 	bic.w	r3, r3, #7
 8012142:	f103 0208 	add.w	r2, r3, #8
 8012146:	f8c8 2000 	str.w	r2, [r8]
 801214a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801214e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012152:	9307      	str	r3, [sp, #28]
 8012154:	f8cd 8018 	str.w	r8, [sp, #24]
 8012158:	ee08 0a10 	vmov	s16, r0
 801215c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8012160:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012164:	4b9e      	ldr	r3, [pc, #632]	; (80123e0 <_printf_float+0x2d8>)
 8012166:	f04f 32ff 	mov.w	r2, #4294967295
 801216a:	f7ee fcdf 	bl	8000b2c <__aeabi_dcmpun>
 801216e:	bb88      	cbnz	r0, 80121d4 <_printf_float+0xcc>
 8012170:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012174:	4b9a      	ldr	r3, [pc, #616]	; (80123e0 <_printf_float+0x2d8>)
 8012176:	f04f 32ff 	mov.w	r2, #4294967295
 801217a:	f7ee fcb9 	bl	8000af0 <__aeabi_dcmple>
 801217e:	bb48      	cbnz	r0, 80121d4 <_printf_float+0xcc>
 8012180:	2200      	movs	r2, #0
 8012182:	2300      	movs	r3, #0
 8012184:	4640      	mov	r0, r8
 8012186:	4649      	mov	r1, r9
 8012188:	f7ee fca8 	bl	8000adc <__aeabi_dcmplt>
 801218c:	b110      	cbz	r0, 8012194 <_printf_float+0x8c>
 801218e:	232d      	movs	r3, #45	; 0x2d
 8012190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012194:	4a93      	ldr	r2, [pc, #588]	; (80123e4 <_printf_float+0x2dc>)
 8012196:	4b94      	ldr	r3, [pc, #592]	; (80123e8 <_printf_float+0x2e0>)
 8012198:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801219c:	bf94      	ite	ls
 801219e:	4690      	movls	r8, r2
 80121a0:	4698      	movhi	r8, r3
 80121a2:	2303      	movs	r3, #3
 80121a4:	6123      	str	r3, [r4, #16]
 80121a6:	9b05      	ldr	r3, [sp, #20]
 80121a8:	f023 0304 	bic.w	r3, r3, #4
 80121ac:	6023      	str	r3, [r4, #0]
 80121ae:	f04f 0900 	mov.w	r9, #0
 80121b2:	9700      	str	r7, [sp, #0]
 80121b4:	4633      	mov	r3, r6
 80121b6:	aa0b      	add	r2, sp, #44	; 0x2c
 80121b8:	4621      	mov	r1, r4
 80121ba:	4628      	mov	r0, r5
 80121bc:	f000 f9da 	bl	8012574 <_printf_common>
 80121c0:	3001      	adds	r0, #1
 80121c2:	f040 8090 	bne.w	80122e6 <_printf_float+0x1de>
 80121c6:	f04f 30ff 	mov.w	r0, #4294967295
 80121ca:	b00d      	add	sp, #52	; 0x34
 80121cc:	ecbd 8b02 	vpop	{d8}
 80121d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121d4:	4642      	mov	r2, r8
 80121d6:	464b      	mov	r3, r9
 80121d8:	4640      	mov	r0, r8
 80121da:	4649      	mov	r1, r9
 80121dc:	f7ee fca6 	bl	8000b2c <__aeabi_dcmpun>
 80121e0:	b140      	cbz	r0, 80121f4 <_printf_float+0xec>
 80121e2:	464b      	mov	r3, r9
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	bfbc      	itt	lt
 80121e8:	232d      	movlt	r3, #45	; 0x2d
 80121ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80121ee:	4a7f      	ldr	r2, [pc, #508]	; (80123ec <_printf_float+0x2e4>)
 80121f0:	4b7f      	ldr	r3, [pc, #508]	; (80123f0 <_printf_float+0x2e8>)
 80121f2:	e7d1      	b.n	8012198 <_printf_float+0x90>
 80121f4:	6863      	ldr	r3, [r4, #4]
 80121f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80121fa:	9206      	str	r2, [sp, #24]
 80121fc:	1c5a      	adds	r2, r3, #1
 80121fe:	d13f      	bne.n	8012280 <_printf_float+0x178>
 8012200:	2306      	movs	r3, #6
 8012202:	6063      	str	r3, [r4, #4]
 8012204:	9b05      	ldr	r3, [sp, #20]
 8012206:	6861      	ldr	r1, [r4, #4]
 8012208:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801220c:	2300      	movs	r3, #0
 801220e:	9303      	str	r3, [sp, #12]
 8012210:	ab0a      	add	r3, sp, #40	; 0x28
 8012212:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012216:	ab09      	add	r3, sp, #36	; 0x24
 8012218:	ec49 8b10 	vmov	d0, r8, r9
 801221c:	9300      	str	r3, [sp, #0]
 801221e:	6022      	str	r2, [r4, #0]
 8012220:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012224:	4628      	mov	r0, r5
 8012226:	f7ff fecf 	bl	8011fc8 <__cvt>
 801222a:	9b06      	ldr	r3, [sp, #24]
 801222c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801222e:	2b47      	cmp	r3, #71	; 0x47
 8012230:	4680      	mov	r8, r0
 8012232:	d108      	bne.n	8012246 <_printf_float+0x13e>
 8012234:	1cc8      	adds	r0, r1, #3
 8012236:	db02      	blt.n	801223e <_printf_float+0x136>
 8012238:	6863      	ldr	r3, [r4, #4]
 801223a:	4299      	cmp	r1, r3
 801223c:	dd41      	ble.n	80122c2 <_printf_float+0x1ba>
 801223e:	f1ab 0302 	sub.w	r3, fp, #2
 8012242:	fa5f fb83 	uxtb.w	fp, r3
 8012246:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801224a:	d820      	bhi.n	801228e <_printf_float+0x186>
 801224c:	3901      	subs	r1, #1
 801224e:	465a      	mov	r2, fp
 8012250:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012254:	9109      	str	r1, [sp, #36]	; 0x24
 8012256:	f7ff ff19 	bl	801208c <__exponent>
 801225a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801225c:	1813      	adds	r3, r2, r0
 801225e:	2a01      	cmp	r2, #1
 8012260:	4681      	mov	r9, r0
 8012262:	6123      	str	r3, [r4, #16]
 8012264:	dc02      	bgt.n	801226c <_printf_float+0x164>
 8012266:	6822      	ldr	r2, [r4, #0]
 8012268:	07d2      	lsls	r2, r2, #31
 801226a:	d501      	bpl.n	8012270 <_printf_float+0x168>
 801226c:	3301      	adds	r3, #1
 801226e:	6123      	str	r3, [r4, #16]
 8012270:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012274:	2b00      	cmp	r3, #0
 8012276:	d09c      	beq.n	80121b2 <_printf_float+0xaa>
 8012278:	232d      	movs	r3, #45	; 0x2d
 801227a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801227e:	e798      	b.n	80121b2 <_printf_float+0xaa>
 8012280:	9a06      	ldr	r2, [sp, #24]
 8012282:	2a47      	cmp	r2, #71	; 0x47
 8012284:	d1be      	bne.n	8012204 <_printf_float+0xfc>
 8012286:	2b00      	cmp	r3, #0
 8012288:	d1bc      	bne.n	8012204 <_printf_float+0xfc>
 801228a:	2301      	movs	r3, #1
 801228c:	e7b9      	b.n	8012202 <_printf_float+0xfa>
 801228e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012292:	d118      	bne.n	80122c6 <_printf_float+0x1be>
 8012294:	2900      	cmp	r1, #0
 8012296:	6863      	ldr	r3, [r4, #4]
 8012298:	dd0b      	ble.n	80122b2 <_printf_float+0x1aa>
 801229a:	6121      	str	r1, [r4, #16]
 801229c:	b913      	cbnz	r3, 80122a4 <_printf_float+0x19c>
 801229e:	6822      	ldr	r2, [r4, #0]
 80122a0:	07d0      	lsls	r0, r2, #31
 80122a2:	d502      	bpl.n	80122aa <_printf_float+0x1a2>
 80122a4:	3301      	adds	r3, #1
 80122a6:	440b      	add	r3, r1
 80122a8:	6123      	str	r3, [r4, #16]
 80122aa:	65a1      	str	r1, [r4, #88]	; 0x58
 80122ac:	f04f 0900 	mov.w	r9, #0
 80122b0:	e7de      	b.n	8012270 <_printf_float+0x168>
 80122b2:	b913      	cbnz	r3, 80122ba <_printf_float+0x1b2>
 80122b4:	6822      	ldr	r2, [r4, #0]
 80122b6:	07d2      	lsls	r2, r2, #31
 80122b8:	d501      	bpl.n	80122be <_printf_float+0x1b6>
 80122ba:	3302      	adds	r3, #2
 80122bc:	e7f4      	b.n	80122a8 <_printf_float+0x1a0>
 80122be:	2301      	movs	r3, #1
 80122c0:	e7f2      	b.n	80122a8 <_printf_float+0x1a0>
 80122c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80122c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122c8:	4299      	cmp	r1, r3
 80122ca:	db05      	blt.n	80122d8 <_printf_float+0x1d0>
 80122cc:	6823      	ldr	r3, [r4, #0]
 80122ce:	6121      	str	r1, [r4, #16]
 80122d0:	07d8      	lsls	r0, r3, #31
 80122d2:	d5ea      	bpl.n	80122aa <_printf_float+0x1a2>
 80122d4:	1c4b      	adds	r3, r1, #1
 80122d6:	e7e7      	b.n	80122a8 <_printf_float+0x1a0>
 80122d8:	2900      	cmp	r1, #0
 80122da:	bfd4      	ite	le
 80122dc:	f1c1 0202 	rsble	r2, r1, #2
 80122e0:	2201      	movgt	r2, #1
 80122e2:	4413      	add	r3, r2
 80122e4:	e7e0      	b.n	80122a8 <_printf_float+0x1a0>
 80122e6:	6823      	ldr	r3, [r4, #0]
 80122e8:	055a      	lsls	r2, r3, #21
 80122ea:	d407      	bmi.n	80122fc <_printf_float+0x1f4>
 80122ec:	6923      	ldr	r3, [r4, #16]
 80122ee:	4642      	mov	r2, r8
 80122f0:	4631      	mov	r1, r6
 80122f2:	4628      	mov	r0, r5
 80122f4:	47b8      	blx	r7
 80122f6:	3001      	adds	r0, #1
 80122f8:	d12c      	bne.n	8012354 <_printf_float+0x24c>
 80122fa:	e764      	b.n	80121c6 <_printf_float+0xbe>
 80122fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012300:	f240 80e0 	bls.w	80124c4 <_printf_float+0x3bc>
 8012304:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012308:	2200      	movs	r2, #0
 801230a:	2300      	movs	r3, #0
 801230c:	f7ee fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8012310:	2800      	cmp	r0, #0
 8012312:	d034      	beq.n	801237e <_printf_float+0x276>
 8012314:	4a37      	ldr	r2, [pc, #220]	; (80123f4 <_printf_float+0x2ec>)
 8012316:	2301      	movs	r3, #1
 8012318:	4631      	mov	r1, r6
 801231a:	4628      	mov	r0, r5
 801231c:	47b8      	blx	r7
 801231e:	3001      	adds	r0, #1
 8012320:	f43f af51 	beq.w	80121c6 <_printf_float+0xbe>
 8012324:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012328:	429a      	cmp	r2, r3
 801232a:	db02      	blt.n	8012332 <_printf_float+0x22a>
 801232c:	6823      	ldr	r3, [r4, #0]
 801232e:	07d8      	lsls	r0, r3, #31
 8012330:	d510      	bpl.n	8012354 <_printf_float+0x24c>
 8012332:	ee18 3a10 	vmov	r3, s16
 8012336:	4652      	mov	r2, sl
 8012338:	4631      	mov	r1, r6
 801233a:	4628      	mov	r0, r5
 801233c:	47b8      	blx	r7
 801233e:	3001      	adds	r0, #1
 8012340:	f43f af41 	beq.w	80121c6 <_printf_float+0xbe>
 8012344:	f04f 0800 	mov.w	r8, #0
 8012348:	f104 091a 	add.w	r9, r4, #26
 801234c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801234e:	3b01      	subs	r3, #1
 8012350:	4543      	cmp	r3, r8
 8012352:	dc09      	bgt.n	8012368 <_printf_float+0x260>
 8012354:	6823      	ldr	r3, [r4, #0]
 8012356:	079b      	lsls	r3, r3, #30
 8012358:	f100 8107 	bmi.w	801256a <_printf_float+0x462>
 801235c:	68e0      	ldr	r0, [r4, #12]
 801235e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012360:	4298      	cmp	r0, r3
 8012362:	bfb8      	it	lt
 8012364:	4618      	movlt	r0, r3
 8012366:	e730      	b.n	80121ca <_printf_float+0xc2>
 8012368:	2301      	movs	r3, #1
 801236a:	464a      	mov	r2, r9
 801236c:	4631      	mov	r1, r6
 801236e:	4628      	mov	r0, r5
 8012370:	47b8      	blx	r7
 8012372:	3001      	adds	r0, #1
 8012374:	f43f af27 	beq.w	80121c6 <_printf_float+0xbe>
 8012378:	f108 0801 	add.w	r8, r8, #1
 801237c:	e7e6      	b.n	801234c <_printf_float+0x244>
 801237e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012380:	2b00      	cmp	r3, #0
 8012382:	dc39      	bgt.n	80123f8 <_printf_float+0x2f0>
 8012384:	4a1b      	ldr	r2, [pc, #108]	; (80123f4 <_printf_float+0x2ec>)
 8012386:	2301      	movs	r3, #1
 8012388:	4631      	mov	r1, r6
 801238a:	4628      	mov	r0, r5
 801238c:	47b8      	blx	r7
 801238e:	3001      	adds	r0, #1
 8012390:	f43f af19 	beq.w	80121c6 <_printf_float+0xbe>
 8012394:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012398:	4313      	orrs	r3, r2
 801239a:	d102      	bne.n	80123a2 <_printf_float+0x29a>
 801239c:	6823      	ldr	r3, [r4, #0]
 801239e:	07d9      	lsls	r1, r3, #31
 80123a0:	d5d8      	bpl.n	8012354 <_printf_float+0x24c>
 80123a2:	ee18 3a10 	vmov	r3, s16
 80123a6:	4652      	mov	r2, sl
 80123a8:	4631      	mov	r1, r6
 80123aa:	4628      	mov	r0, r5
 80123ac:	47b8      	blx	r7
 80123ae:	3001      	adds	r0, #1
 80123b0:	f43f af09 	beq.w	80121c6 <_printf_float+0xbe>
 80123b4:	f04f 0900 	mov.w	r9, #0
 80123b8:	f104 0a1a 	add.w	sl, r4, #26
 80123bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123be:	425b      	negs	r3, r3
 80123c0:	454b      	cmp	r3, r9
 80123c2:	dc01      	bgt.n	80123c8 <_printf_float+0x2c0>
 80123c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123c6:	e792      	b.n	80122ee <_printf_float+0x1e6>
 80123c8:	2301      	movs	r3, #1
 80123ca:	4652      	mov	r2, sl
 80123cc:	4631      	mov	r1, r6
 80123ce:	4628      	mov	r0, r5
 80123d0:	47b8      	blx	r7
 80123d2:	3001      	adds	r0, #1
 80123d4:	f43f aef7 	beq.w	80121c6 <_printf_float+0xbe>
 80123d8:	f109 0901 	add.w	r9, r9, #1
 80123dc:	e7ee      	b.n	80123bc <_printf_float+0x2b4>
 80123de:	bf00      	nop
 80123e0:	7fefffff 	.word	0x7fefffff
 80123e4:	0801827f 	.word	0x0801827f
 80123e8:	08018283 	.word	0x08018283
 80123ec:	08018287 	.word	0x08018287
 80123f0:	0801828b 	.word	0x0801828b
 80123f4:	0801828f 	.word	0x0801828f
 80123f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80123fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80123fc:	429a      	cmp	r2, r3
 80123fe:	bfa8      	it	ge
 8012400:	461a      	movge	r2, r3
 8012402:	2a00      	cmp	r2, #0
 8012404:	4691      	mov	r9, r2
 8012406:	dc37      	bgt.n	8012478 <_printf_float+0x370>
 8012408:	f04f 0b00 	mov.w	fp, #0
 801240c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012410:	f104 021a 	add.w	r2, r4, #26
 8012414:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012416:	9305      	str	r3, [sp, #20]
 8012418:	eba3 0309 	sub.w	r3, r3, r9
 801241c:	455b      	cmp	r3, fp
 801241e:	dc33      	bgt.n	8012488 <_printf_float+0x380>
 8012420:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012424:	429a      	cmp	r2, r3
 8012426:	db3b      	blt.n	80124a0 <_printf_float+0x398>
 8012428:	6823      	ldr	r3, [r4, #0]
 801242a:	07da      	lsls	r2, r3, #31
 801242c:	d438      	bmi.n	80124a0 <_printf_float+0x398>
 801242e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012432:	eba2 0903 	sub.w	r9, r2, r3
 8012436:	9b05      	ldr	r3, [sp, #20]
 8012438:	1ad2      	subs	r2, r2, r3
 801243a:	4591      	cmp	r9, r2
 801243c:	bfa8      	it	ge
 801243e:	4691      	movge	r9, r2
 8012440:	f1b9 0f00 	cmp.w	r9, #0
 8012444:	dc35      	bgt.n	80124b2 <_printf_float+0x3aa>
 8012446:	f04f 0800 	mov.w	r8, #0
 801244a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801244e:	f104 0a1a 	add.w	sl, r4, #26
 8012452:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012456:	1a9b      	subs	r3, r3, r2
 8012458:	eba3 0309 	sub.w	r3, r3, r9
 801245c:	4543      	cmp	r3, r8
 801245e:	f77f af79 	ble.w	8012354 <_printf_float+0x24c>
 8012462:	2301      	movs	r3, #1
 8012464:	4652      	mov	r2, sl
 8012466:	4631      	mov	r1, r6
 8012468:	4628      	mov	r0, r5
 801246a:	47b8      	blx	r7
 801246c:	3001      	adds	r0, #1
 801246e:	f43f aeaa 	beq.w	80121c6 <_printf_float+0xbe>
 8012472:	f108 0801 	add.w	r8, r8, #1
 8012476:	e7ec      	b.n	8012452 <_printf_float+0x34a>
 8012478:	4613      	mov	r3, r2
 801247a:	4631      	mov	r1, r6
 801247c:	4642      	mov	r2, r8
 801247e:	4628      	mov	r0, r5
 8012480:	47b8      	blx	r7
 8012482:	3001      	adds	r0, #1
 8012484:	d1c0      	bne.n	8012408 <_printf_float+0x300>
 8012486:	e69e      	b.n	80121c6 <_printf_float+0xbe>
 8012488:	2301      	movs	r3, #1
 801248a:	4631      	mov	r1, r6
 801248c:	4628      	mov	r0, r5
 801248e:	9205      	str	r2, [sp, #20]
 8012490:	47b8      	blx	r7
 8012492:	3001      	adds	r0, #1
 8012494:	f43f ae97 	beq.w	80121c6 <_printf_float+0xbe>
 8012498:	9a05      	ldr	r2, [sp, #20]
 801249a:	f10b 0b01 	add.w	fp, fp, #1
 801249e:	e7b9      	b.n	8012414 <_printf_float+0x30c>
 80124a0:	ee18 3a10 	vmov	r3, s16
 80124a4:	4652      	mov	r2, sl
 80124a6:	4631      	mov	r1, r6
 80124a8:	4628      	mov	r0, r5
 80124aa:	47b8      	blx	r7
 80124ac:	3001      	adds	r0, #1
 80124ae:	d1be      	bne.n	801242e <_printf_float+0x326>
 80124b0:	e689      	b.n	80121c6 <_printf_float+0xbe>
 80124b2:	9a05      	ldr	r2, [sp, #20]
 80124b4:	464b      	mov	r3, r9
 80124b6:	4442      	add	r2, r8
 80124b8:	4631      	mov	r1, r6
 80124ba:	4628      	mov	r0, r5
 80124bc:	47b8      	blx	r7
 80124be:	3001      	adds	r0, #1
 80124c0:	d1c1      	bne.n	8012446 <_printf_float+0x33e>
 80124c2:	e680      	b.n	80121c6 <_printf_float+0xbe>
 80124c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80124c6:	2a01      	cmp	r2, #1
 80124c8:	dc01      	bgt.n	80124ce <_printf_float+0x3c6>
 80124ca:	07db      	lsls	r3, r3, #31
 80124cc:	d53a      	bpl.n	8012544 <_printf_float+0x43c>
 80124ce:	2301      	movs	r3, #1
 80124d0:	4642      	mov	r2, r8
 80124d2:	4631      	mov	r1, r6
 80124d4:	4628      	mov	r0, r5
 80124d6:	47b8      	blx	r7
 80124d8:	3001      	adds	r0, #1
 80124da:	f43f ae74 	beq.w	80121c6 <_printf_float+0xbe>
 80124de:	ee18 3a10 	vmov	r3, s16
 80124e2:	4652      	mov	r2, sl
 80124e4:	4631      	mov	r1, r6
 80124e6:	4628      	mov	r0, r5
 80124e8:	47b8      	blx	r7
 80124ea:	3001      	adds	r0, #1
 80124ec:	f43f ae6b 	beq.w	80121c6 <_printf_float+0xbe>
 80124f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80124f4:	2200      	movs	r2, #0
 80124f6:	2300      	movs	r3, #0
 80124f8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80124fc:	f7ee fae4 	bl	8000ac8 <__aeabi_dcmpeq>
 8012500:	b9d8      	cbnz	r0, 801253a <_printf_float+0x432>
 8012502:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012506:	f108 0201 	add.w	r2, r8, #1
 801250a:	4631      	mov	r1, r6
 801250c:	4628      	mov	r0, r5
 801250e:	47b8      	blx	r7
 8012510:	3001      	adds	r0, #1
 8012512:	d10e      	bne.n	8012532 <_printf_float+0x42a>
 8012514:	e657      	b.n	80121c6 <_printf_float+0xbe>
 8012516:	2301      	movs	r3, #1
 8012518:	4652      	mov	r2, sl
 801251a:	4631      	mov	r1, r6
 801251c:	4628      	mov	r0, r5
 801251e:	47b8      	blx	r7
 8012520:	3001      	adds	r0, #1
 8012522:	f43f ae50 	beq.w	80121c6 <_printf_float+0xbe>
 8012526:	f108 0801 	add.w	r8, r8, #1
 801252a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801252c:	3b01      	subs	r3, #1
 801252e:	4543      	cmp	r3, r8
 8012530:	dcf1      	bgt.n	8012516 <_printf_float+0x40e>
 8012532:	464b      	mov	r3, r9
 8012534:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012538:	e6da      	b.n	80122f0 <_printf_float+0x1e8>
 801253a:	f04f 0800 	mov.w	r8, #0
 801253e:	f104 0a1a 	add.w	sl, r4, #26
 8012542:	e7f2      	b.n	801252a <_printf_float+0x422>
 8012544:	2301      	movs	r3, #1
 8012546:	4642      	mov	r2, r8
 8012548:	e7df      	b.n	801250a <_printf_float+0x402>
 801254a:	2301      	movs	r3, #1
 801254c:	464a      	mov	r2, r9
 801254e:	4631      	mov	r1, r6
 8012550:	4628      	mov	r0, r5
 8012552:	47b8      	blx	r7
 8012554:	3001      	adds	r0, #1
 8012556:	f43f ae36 	beq.w	80121c6 <_printf_float+0xbe>
 801255a:	f108 0801 	add.w	r8, r8, #1
 801255e:	68e3      	ldr	r3, [r4, #12]
 8012560:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012562:	1a5b      	subs	r3, r3, r1
 8012564:	4543      	cmp	r3, r8
 8012566:	dcf0      	bgt.n	801254a <_printf_float+0x442>
 8012568:	e6f8      	b.n	801235c <_printf_float+0x254>
 801256a:	f04f 0800 	mov.w	r8, #0
 801256e:	f104 0919 	add.w	r9, r4, #25
 8012572:	e7f4      	b.n	801255e <_printf_float+0x456>

08012574 <_printf_common>:
 8012574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012578:	4616      	mov	r6, r2
 801257a:	4699      	mov	r9, r3
 801257c:	688a      	ldr	r2, [r1, #8]
 801257e:	690b      	ldr	r3, [r1, #16]
 8012580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012584:	4293      	cmp	r3, r2
 8012586:	bfb8      	it	lt
 8012588:	4613      	movlt	r3, r2
 801258a:	6033      	str	r3, [r6, #0]
 801258c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012590:	4607      	mov	r7, r0
 8012592:	460c      	mov	r4, r1
 8012594:	b10a      	cbz	r2, 801259a <_printf_common+0x26>
 8012596:	3301      	adds	r3, #1
 8012598:	6033      	str	r3, [r6, #0]
 801259a:	6823      	ldr	r3, [r4, #0]
 801259c:	0699      	lsls	r1, r3, #26
 801259e:	bf42      	ittt	mi
 80125a0:	6833      	ldrmi	r3, [r6, #0]
 80125a2:	3302      	addmi	r3, #2
 80125a4:	6033      	strmi	r3, [r6, #0]
 80125a6:	6825      	ldr	r5, [r4, #0]
 80125a8:	f015 0506 	ands.w	r5, r5, #6
 80125ac:	d106      	bne.n	80125bc <_printf_common+0x48>
 80125ae:	f104 0a19 	add.w	sl, r4, #25
 80125b2:	68e3      	ldr	r3, [r4, #12]
 80125b4:	6832      	ldr	r2, [r6, #0]
 80125b6:	1a9b      	subs	r3, r3, r2
 80125b8:	42ab      	cmp	r3, r5
 80125ba:	dc26      	bgt.n	801260a <_printf_common+0x96>
 80125bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80125c0:	1e13      	subs	r3, r2, #0
 80125c2:	6822      	ldr	r2, [r4, #0]
 80125c4:	bf18      	it	ne
 80125c6:	2301      	movne	r3, #1
 80125c8:	0692      	lsls	r2, r2, #26
 80125ca:	d42b      	bmi.n	8012624 <_printf_common+0xb0>
 80125cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80125d0:	4649      	mov	r1, r9
 80125d2:	4638      	mov	r0, r7
 80125d4:	47c0      	blx	r8
 80125d6:	3001      	adds	r0, #1
 80125d8:	d01e      	beq.n	8012618 <_printf_common+0xa4>
 80125da:	6823      	ldr	r3, [r4, #0]
 80125dc:	6922      	ldr	r2, [r4, #16]
 80125de:	f003 0306 	and.w	r3, r3, #6
 80125e2:	2b04      	cmp	r3, #4
 80125e4:	bf02      	ittt	eq
 80125e6:	68e5      	ldreq	r5, [r4, #12]
 80125e8:	6833      	ldreq	r3, [r6, #0]
 80125ea:	1aed      	subeq	r5, r5, r3
 80125ec:	68a3      	ldr	r3, [r4, #8]
 80125ee:	bf0c      	ite	eq
 80125f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80125f4:	2500      	movne	r5, #0
 80125f6:	4293      	cmp	r3, r2
 80125f8:	bfc4      	itt	gt
 80125fa:	1a9b      	subgt	r3, r3, r2
 80125fc:	18ed      	addgt	r5, r5, r3
 80125fe:	2600      	movs	r6, #0
 8012600:	341a      	adds	r4, #26
 8012602:	42b5      	cmp	r5, r6
 8012604:	d11a      	bne.n	801263c <_printf_common+0xc8>
 8012606:	2000      	movs	r0, #0
 8012608:	e008      	b.n	801261c <_printf_common+0xa8>
 801260a:	2301      	movs	r3, #1
 801260c:	4652      	mov	r2, sl
 801260e:	4649      	mov	r1, r9
 8012610:	4638      	mov	r0, r7
 8012612:	47c0      	blx	r8
 8012614:	3001      	adds	r0, #1
 8012616:	d103      	bne.n	8012620 <_printf_common+0xac>
 8012618:	f04f 30ff 	mov.w	r0, #4294967295
 801261c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012620:	3501      	adds	r5, #1
 8012622:	e7c6      	b.n	80125b2 <_printf_common+0x3e>
 8012624:	18e1      	adds	r1, r4, r3
 8012626:	1c5a      	adds	r2, r3, #1
 8012628:	2030      	movs	r0, #48	; 0x30
 801262a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801262e:	4422      	add	r2, r4
 8012630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012638:	3302      	adds	r3, #2
 801263a:	e7c7      	b.n	80125cc <_printf_common+0x58>
 801263c:	2301      	movs	r3, #1
 801263e:	4622      	mov	r2, r4
 8012640:	4649      	mov	r1, r9
 8012642:	4638      	mov	r0, r7
 8012644:	47c0      	blx	r8
 8012646:	3001      	adds	r0, #1
 8012648:	d0e6      	beq.n	8012618 <_printf_common+0xa4>
 801264a:	3601      	adds	r6, #1
 801264c:	e7d9      	b.n	8012602 <_printf_common+0x8e>
	...

08012650 <_printf_i>:
 8012650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012654:	7e0f      	ldrb	r7, [r1, #24]
 8012656:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012658:	2f78      	cmp	r7, #120	; 0x78
 801265a:	4691      	mov	r9, r2
 801265c:	4680      	mov	r8, r0
 801265e:	460c      	mov	r4, r1
 8012660:	469a      	mov	sl, r3
 8012662:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012666:	d807      	bhi.n	8012678 <_printf_i+0x28>
 8012668:	2f62      	cmp	r7, #98	; 0x62
 801266a:	d80a      	bhi.n	8012682 <_printf_i+0x32>
 801266c:	2f00      	cmp	r7, #0
 801266e:	f000 80d4 	beq.w	801281a <_printf_i+0x1ca>
 8012672:	2f58      	cmp	r7, #88	; 0x58
 8012674:	f000 80c0 	beq.w	80127f8 <_printf_i+0x1a8>
 8012678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801267c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012680:	e03a      	b.n	80126f8 <_printf_i+0xa8>
 8012682:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012686:	2b15      	cmp	r3, #21
 8012688:	d8f6      	bhi.n	8012678 <_printf_i+0x28>
 801268a:	a101      	add	r1, pc, #4	; (adr r1, 8012690 <_printf_i+0x40>)
 801268c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012690:	080126e9 	.word	0x080126e9
 8012694:	080126fd 	.word	0x080126fd
 8012698:	08012679 	.word	0x08012679
 801269c:	08012679 	.word	0x08012679
 80126a0:	08012679 	.word	0x08012679
 80126a4:	08012679 	.word	0x08012679
 80126a8:	080126fd 	.word	0x080126fd
 80126ac:	08012679 	.word	0x08012679
 80126b0:	08012679 	.word	0x08012679
 80126b4:	08012679 	.word	0x08012679
 80126b8:	08012679 	.word	0x08012679
 80126bc:	08012801 	.word	0x08012801
 80126c0:	08012729 	.word	0x08012729
 80126c4:	080127bb 	.word	0x080127bb
 80126c8:	08012679 	.word	0x08012679
 80126cc:	08012679 	.word	0x08012679
 80126d0:	08012823 	.word	0x08012823
 80126d4:	08012679 	.word	0x08012679
 80126d8:	08012729 	.word	0x08012729
 80126dc:	08012679 	.word	0x08012679
 80126e0:	08012679 	.word	0x08012679
 80126e4:	080127c3 	.word	0x080127c3
 80126e8:	682b      	ldr	r3, [r5, #0]
 80126ea:	1d1a      	adds	r2, r3, #4
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	602a      	str	r2, [r5, #0]
 80126f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80126f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80126f8:	2301      	movs	r3, #1
 80126fa:	e09f      	b.n	801283c <_printf_i+0x1ec>
 80126fc:	6820      	ldr	r0, [r4, #0]
 80126fe:	682b      	ldr	r3, [r5, #0]
 8012700:	0607      	lsls	r7, r0, #24
 8012702:	f103 0104 	add.w	r1, r3, #4
 8012706:	6029      	str	r1, [r5, #0]
 8012708:	d501      	bpl.n	801270e <_printf_i+0xbe>
 801270a:	681e      	ldr	r6, [r3, #0]
 801270c:	e003      	b.n	8012716 <_printf_i+0xc6>
 801270e:	0646      	lsls	r6, r0, #25
 8012710:	d5fb      	bpl.n	801270a <_printf_i+0xba>
 8012712:	f9b3 6000 	ldrsh.w	r6, [r3]
 8012716:	2e00      	cmp	r6, #0
 8012718:	da03      	bge.n	8012722 <_printf_i+0xd2>
 801271a:	232d      	movs	r3, #45	; 0x2d
 801271c:	4276      	negs	r6, r6
 801271e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012722:	485a      	ldr	r0, [pc, #360]	; (801288c <_printf_i+0x23c>)
 8012724:	230a      	movs	r3, #10
 8012726:	e012      	b.n	801274e <_printf_i+0xfe>
 8012728:	682b      	ldr	r3, [r5, #0]
 801272a:	6820      	ldr	r0, [r4, #0]
 801272c:	1d19      	adds	r1, r3, #4
 801272e:	6029      	str	r1, [r5, #0]
 8012730:	0605      	lsls	r5, r0, #24
 8012732:	d501      	bpl.n	8012738 <_printf_i+0xe8>
 8012734:	681e      	ldr	r6, [r3, #0]
 8012736:	e002      	b.n	801273e <_printf_i+0xee>
 8012738:	0641      	lsls	r1, r0, #25
 801273a:	d5fb      	bpl.n	8012734 <_printf_i+0xe4>
 801273c:	881e      	ldrh	r6, [r3, #0]
 801273e:	4853      	ldr	r0, [pc, #332]	; (801288c <_printf_i+0x23c>)
 8012740:	2f6f      	cmp	r7, #111	; 0x6f
 8012742:	bf0c      	ite	eq
 8012744:	2308      	moveq	r3, #8
 8012746:	230a      	movne	r3, #10
 8012748:	2100      	movs	r1, #0
 801274a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801274e:	6865      	ldr	r5, [r4, #4]
 8012750:	60a5      	str	r5, [r4, #8]
 8012752:	2d00      	cmp	r5, #0
 8012754:	bfa2      	ittt	ge
 8012756:	6821      	ldrge	r1, [r4, #0]
 8012758:	f021 0104 	bicge.w	r1, r1, #4
 801275c:	6021      	strge	r1, [r4, #0]
 801275e:	b90e      	cbnz	r6, 8012764 <_printf_i+0x114>
 8012760:	2d00      	cmp	r5, #0
 8012762:	d04b      	beq.n	80127fc <_printf_i+0x1ac>
 8012764:	4615      	mov	r5, r2
 8012766:	fbb6 f1f3 	udiv	r1, r6, r3
 801276a:	fb03 6711 	mls	r7, r3, r1, r6
 801276e:	5dc7      	ldrb	r7, [r0, r7]
 8012770:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012774:	4637      	mov	r7, r6
 8012776:	42bb      	cmp	r3, r7
 8012778:	460e      	mov	r6, r1
 801277a:	d9f4      	bls.n	8012766 <_printf_i+0x116>
 801277c:	2b08      	cmp	r3, #8
 801277e:	d10b      	bne.n	8012798 <_printf_i+0x148>
 8012780:	6823      	ldr	r3, [r4, #0]
 8012782:	07de      	lsls	r6, r3, #31
 8012784:	d508      	bpl.n	8012798 <_printf_i+0x148>
 8012786:	6923      	ldr	r3, [r4, #16]
 8012788:	6861      	ldr	r1, [r4, #4]
 801278a:	4299      	cmp	r1, r3
 801278c:	bfde      	ittt	le
 801278e:	2330      	movle	r3, #48	; 0x30
 8012790:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012794:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012798:	1b52      	subs	r2, r2, r5
 801279a:	6122      	str	r2, [r4, #16]
 801279c:	f8cd a000 	str.w	sl, [sp]
 80127a0:	464b      	mov	r3, r9
 80127a2:	aa03      	add	r2, sp, #12
 80127a4:	4621      	mov	r1, r4
 80127a6:	4640      	mov	r0, r8
 80127a8:	f7ff fee4 	bl	8012574 <_printf_common>
 80127ac:	3001      	adds	r0, #1
 80127ae:	d14a      	bne.n	8012846 <_printf_i+0x1f6>
 80127b0:	f04f 30ff 	mov.w	r0, #4294967295
 80127b4:	b004      	add	sp, #16
 80127b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127ba:	6823      	ldr	r3, [r4, #0]
 80127bc:	f043 0320 	orr.w	r3, r3, #32
 80127c0:	6023      	str	r3, [r4, #0]
 80127c2:	4833      	ldr	r0, [pc, #204]	; (8012890 <_printf_i+0x240>)
 80127c4:	2778      	movs	r7, #120	; 0x78
 80127c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80127ca:	6823      	ldr	r3, [r4, #0]
 80127cc:	6829      	ldr	r1, [r5, #0]
 80127ce:	061f      	lsls	r7, r3, #24
 80127d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80127d4:	d402      	bmi.n	80127dc <_printf_i+0x18c>
 80127d6:	065f      	lsls	r7, r3, #25
 80127d8:	bf48      	it	mi
 80127da:	b2b6      	uxthmi	r6, r6
 80127dc:	07df      	lsls	r7, r3, #31
 80127de:	bf48      	it	mi
 80127e0:	f043 0320 	orrmi.w	r3, r3, #32
 80127e4:	6029      	str	r1, [r5, #0]
 80127e6:	bf48      	it	mi
 80127e8:	6023      	strmi	r3, [r4, #0]
 80127ea:	b91e      	cbnz	r6, 80127f4 <_printf_i+0x1a4>
 80127ec:	6823      	ldr	r3, [r4, #0]
 80127ee:	f023 0320 	bic.w	r3, r3, #32
 80127f2:	6023      	str	r3, [r4, #0]
 80127f4:	2310      	movs	r3, #16
 80127f6:	e7a7      	b.n	8012748 <_printf_i+0xf8>
 80127f8:	4824      	ldr	r0, [pc, #144]	; (801288c <_printf_i+0x23c>)
 80127fa:	e7e4      	b.n	80127c6 <_printf_i+0x176>
 80127fc:	4615      	mov	r5, r2
 80127fe:	e7bd      	b.n	801277c <_printf_i+0x12c>
 8012800:	682b      	ldr	r3, [r5, #0]
 8012802:	6826      	ldr	r6, [r4, #0]
 8012804:	6961      	ldr	r1, [r4, #20]
 8012806:	1d18      	adds	r0, r3, #4
 8012808:	6028      	str	r0, [r5, #0]
 801280a:	0635      	lsls	r5, r6, #24
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	d501      	bpl.n	8012814 <_printf_i+0x1c4>
 8012810:	6019      	str	r1, [r3, #0]
 8012812:	e002      	b.n	801281a <_printf_i+0x1ca>
 8012814:	0670      	lsls	r0, r6, #25
 8012816:	d5fb      	bpl.n	8012810 <_printf_i+0x1c0>
 8012818:	8019      	strh	r1, [r3, #0]
 801281a:	2300      	movs	r3, #0
 801281c:	6123      	str	r3, [r4, #16]
 801281e:	4615      	mov	r5, r2
 8012820:	e7bc      	b.n	801279c <_printf_i+0x14c>
 8012822:	682b      	ldr	r3, [r5, #0]
 8012824:	1d1a      	adds	r2, r3, #4
 8012826:	602a      	str	r2, [r5, #0]
 8012828:	681d      	ldr	r5, [r3, #0]
 801282a:	6862      	ldr	r2, [r4, #4]
 801282c:	2100      	movs	r1, #0
 801282e:	4628      	mov	r0, r5
 8012830:	f7ed fcce 	bl	80001d0 <memchr>
 8012834:	b108      	cbz	r0, 801283a <_printf_i+0x1ea>
 8012836:	1b40      	subs	r0, r0, r5
 8012838:	6060      	str	r0, [r4, #4]
 801283a:	6863      	ldr	r3, [r4, #4]
 801283c:	6123      	str	r3, [r4, #16]
 801283e:	2300      	movs	r3, #0
 8012840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012844:	e7aa      	b.n	801279c <_printf_i+0x14c>
 8012846:	6923      	ldr	r3, [r4, #16]
 8012848:	462a      	mov	r2, r5
 801284a:	4649      	mov	r1, r9
 801284c:	4640      	mov	r0, r8
 801284e:	47d0      	blx	sl
 8012850:	3001      	adds	r0, #1
 8012852:	d0ad      	beq.n	80127b0 <_printf_i+0x160>
 8012854:	6823      	ldr	r3, [r4, #0]
 8012856:	079b      	lsls	r3, r3, #30
 8012858:	d413      	bmi.n	8012882 <_printf_i+0x232>
 801285a:	68e0      	ldr	r0, [r4, #12]
 801285c:	9b03      	ldr	r3, [sp, #12]
 801285e:	4298      	cmp	r0, r3
 8012860:	bfb8      	it	lt
 8012862:	4618      	movlt	r0, r3
 8012864:	e7a6      	b.n	80127b4 <_printf_i+0x164>
 8012866:	2301      	movs	r3, #1
 8012868:	4632      	mov	r2, r6
 801286a:	4649      	mov	r1, r9
 801286c:	4640      	mov	r0, r8
 801286e:	47d0      	blx	sl
 8012870:	3001      	adds	r0, #1
 8012872:	d09d      	beq.n	80127b0 <_printf_i+0x160>
 8012874:	3501      	adds	r5, #1
 8012876:	68e3      	ldr	r3, [r4, #12]
 8012878:	9903      	ldr	r1, [sp, #12]
 801287a:	1a5b      	subs	r3, r3, r1
 801287c:	42ab      	cmp	r3, r5
 801287e:	dcf2      	bgt.n	8012866 <_printf_i+0x216>
 8012880:	e7eb      	b.n	801285a <_printf_i+0x20a>
 8012882:	2500      	movs	r5, #0
 8012884:	f104 0619 	add.w	r6, r4, #25
 8012888:	e7f5      	b.n	8012876 <_printf_i+0x226>
 801288a:	bf00      	nop
 801288c:	08018291 	.word	0x08018291
 8012890:	080182a2 	.word	0x080182a2

08012894 <_scanf_float>:
 8012894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012898:	b087      	sub	sp, #28
 801289a:	4617      	mov	r7, r2
 801289c:	9303      	str	r3, [sp, #12]
 801289e:	688b      	ldr	r3, [r1, #8]
 80128a0:	1e5a      	subs	r2, r3, #1
 80128a2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80128a6:	bf83      	ittte	hi
 80128a8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80128ac:	195b      	addhi	r3, r3, r5
 80128ae:	9302      	strhi	r3, [sp, #8]
 80128b0:	2300      	movls	r3, #0
 80128b2:	bf86      	itte	hi
 80128b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80128b8:	608b      	strhi	r3, [r1, #8]
 80128ba:	9302      	strls	r3, [sp, #8]
 80128bc:	680b      	ldr	r3, [r1, #0]
 80128be:	468b      	mov	fp, r1
 80128c0:	2500      	movs	r5, #0
 80128c2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80128c6:	f84b 3b1c 	str.w	r3, [fp], #28
 80128ca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80128ce:	4680      	mov	r8, r0
 80128d0:	460c      	mov	r4, r1
 80128d2:	465e      	mov	r6, fp
 80128d4:	46aa      	mov	sl, r5
 80128d6:	46a9      	mov	r9, r5
 80128d8:	9501      	str	r5, [sp, #4]
 80128da:	68a2      	ldr	r2, [r4, #8]
 80128dc:	b152      	cbz	r2, 80128f4 <_scanf_float+0x60>
 80128de:	683b      	ldr	r3, [r7, #0]
 80128e0:	781b      	ldrb	r3, [r3, #0]
 80128e2:	2b4e      	cmp	r3, #78	; 0x4e
 80128e4:	d864      	bhi.n	80129b0 <_scanf_float+0x11c>
 80128e6:	2b40      	cmp	r3, #64	; 0x40
 80128e8:	d83c      	bhi.n	8012964 <_scanf_float+0xd0>
 80128ea:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80128ee:	b2c8      	uxtb	r0, r1
 80128f0:	280e      	cmp	r0, #14
 80128f2:	d93a      	bls.n	801296a <_scanf_float+0xd6>
 80128f4:	f1b9 0f00 	cmp.w	r9, #0
 80128f8:	d003      	beq.n	8012902 <_scanf_float+0x6e>
 80128fa:	6823      	ldr	r3, [r4, #0]
 80128fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012900:	6023      	str	r3, [r4, #0]
 8012902:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012906:	f1ba 0f01 	cmp.w	sl, #1
 801290a:	f200 8113 	bhi.w	8012b34 <_scanf_float+0x2a0>
 801290e:	455e      	cmp	r6, fp
 8012910:	f200 8105 	bhi.w	8012b1e <_scanf_float+0x28a>
 8012914:	2501      	movs	r5, #1
 8012916:	4628      	mov	r0, r5
 8012918:	b007      	add	sp, #28
 801291a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801291e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8012922:	2a0d      	cmp	r2, #13
 8012924:	d8e6      	bhi.n	80128f4 <_scanf_float+0x60>
 8012926:	a101      	add	r1, pc, #4	; (adr r1, 801292c <_scanf_float+0x98>)
 8012928:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801292c:	08012a6b 	.word	0x08012a6b
 8012930:	080128f5 	.word	0x080128f5
 8012934:	080128f5 	.word	0x080128f5
 8012938:	080128f5 	.word	0x080128f5
 801293c:	08012acb 	.word	0x08012acb
 8012940:	08012aa3 	.word	0x08012aa3
 8012944:	080128f5 	.word	0x080128f5
 8012948:	080128f5 	.word	0x080128f5
 801294c:	08012a79 	.word	0x08012a79
 8012950:	080128f5 	.word	0x080128f5
 8012954:	080128f5 	.word	0x080128f5
 8012958:	080128f5 	.word	0x080128f5
 801295c:	080128f5 	.word	0x080128f5
 8012960:	08012a31 	.word	0x08012a31
 8012964:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8012968:	e7db      	b.n	8012922 <_scanf_float+0x8e>
 801296a:	290e      	cmp	r1, #14
 801296c:	d8c2      	bhi.n	80128f4 <_scanf_float+0x60>
 801296e:	a001      	add	r0, pc, #4	; (adr r0, 8012974 <_scanf_float+0xe0>)
 8012970:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012974:	08012a23 	.word	0x08012a23
 8012978:	080128f5 	.word	0x080128f5
 801297c:	08012a23 	.word	0x08012a23
 8012980:	08012ab7 	.word	0x08012ab7
 8012984:	080128f5 	.word	0x080128f5
 8012988:	080129d1 	.word	0x080129d1
 801298c:	08012a0d 	.word	0x08012a0d
 8012990:	08012a0d 	.word	0x08012a0d
 8012994:	08012a0d 	.word	0x08012a0d
 8012998:	08012a0d 	.word	0x08012a0d
 801299c:	08012a0d 	.word	0x08012a0d
 80129a0:	08012a0d 	.word	0x08012a0d
 80129a4:	08012a0d 	.word	0x08012a0d
 80129a8:	08012a0d 	.word	0x08012a0d
 80129ac:	08012a0d 	.word	0x08012a0d
 80129b0:	2b6e      	cmp	r3, #110	; 0x6e
 80129b2:	d809      	bhi.n	80129c8 <_scanf_float+0x134>
 80129b4:	2b60      	cmp	r3, #96	; 0x60
 80129b6:	d8b2      	bhi.n	801291e <_scanf_float+0x8a>
 80129b8:	2b54      	cmp	r3, #84	; 0x54
 80129ba:	d077      	beq.n	8012aac <_scanf_float+0x218>
 80129bc:	2b59      	cmp	r3, #89	; 0x59
 80129be:	d199      	bne.n	80128f4 <_scanf_float+0x60>
 80129c0:	2d07      	cmp	r5, #7
 80129c2:	d197      	bne.n	80128f4 <_scanf_float+0x60>
 80129c4:	2508      	movs	r5, #8
 80129c6:	e029      	b.n	8012a1c <_scanf_float+0x188>
 80129c8:	2b74      	cmp	r3, #116	; 0x74
 80129ca:	d06f      	beq.n	8012aac <_scanf_float+0x218>
 80129cc:	2b79      	cmp	r3, #121	; 0x79
 80129ce:	e7f6      	b.n	80129be <_scanf_float+0x12a>
 80129d0:	6821      	ldr	r1, [r4, #0]
 80129d2:	05c8      	lsls	r0, r1, #23
 80129d4:	d51a      	bpl.n	8012a0c <_scanf_float+0x178>
 80129d6:	9b02      	ldr	r3, [sp, #8]
 80129d8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80129dc:	6021      	str	r1, [r4, #0]
 80129de:	f109 0901 	add.w	r9, r9, #1
 80129e2:	b11b      	cbz	r3, 80129ec <_scanf_float+0x158>
 80129e4:	3b01      	subs	r3, #1
 80129e6:	3201      	adds	r2, #1
 80129e8:	9302      	str	r3, [sp, #8]
 80129ea:	60a2      	str	r2, [r4, #8]
 80129ec:	68a3      	ldr	r3, [r4, #8]
 80129ee:	3b01      	subs	r3, #1
 80129f0:	60a3      	str	r3, [r4, #8]
 80129f2:	6923      	ldr	r3, [r4, #16]
 80129f4:	3301      	adds	r3, #1
 80129f6:	6123      	str	r3, [r4, #16]
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	3b01      	subs	r3, #1
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	607b      	str	r3, [r7, #4]
 8012a00:	f340 8084 	ble.w	8012b0c <_scanf_float+0x278>
 8012a04:	683b      	ldr	r3, [r7, #0]
 8012a06:	3301      	adds	r3, #1
 8012a08:	603b      	str	r3, [r7, #0]
 8012a0a:	e766      	b.n	80128da <_scanf_float+0x46>
 8012a0c:	eb1a 0f05 	cmn.w	sl, r5
 8012a10:	f47f af70 	bne.w	80128f4 <_scanf_float+0x60>
 8012a14:	6822      	ldr	r2, [r4, #0]
 8012a16:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8012a1a:	6022      	str	r2, [r4, #0]
 8012a1c:	f806 3b01 	strb.w	r3, [r6], #1
 8012a20:	e7e4      	b.n	80129ec <_scanf_float+0x158>
 8012a22:	6822      	ldr	r2, [r4, #0]
 8012a24:	0610      	lsls	r0, r2, #24
 8012a26:	f57f af65 	bpl.w	80128f4 <_scanf_float+0x60>
 8012a2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012a2e:	e7f4      	b.n	8012a1a <_scanf_float+0x186>
 8012a30:	f1ba 0f00 	cmp.w	sl, #0
 8012a34:	d10e      	bne.n	8012a54 <_scanf_float+0x1c0>
 8012a36:	f1b9 0f00 	cmp.w	r9, #0
 8012a3a:	d10e      	bne.n	8012a5a <_scanf_float+0x1c6>
 8012a3c:	6822      	ldr	r2, [r4, #0]
 8012a3e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8012a42:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012a46:	d108      	bne.n	8012a5a <_scanf_float+0x1c6>
 8012a48:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012a4c:	6022      	str	r2, [r4, #0]
 8012a4e:	f04f 0a01 	mov.w	sl, #1
 8012a52:	e7e3      	b.n	8012a1c <_scanf_float+0x188>
 8012a54:	f1ba 0f02 	cmp.w	sl, #2
 8012a58:	d055      	beq.n	8012b06 <_scanf_float+0x272>
 8012a5a:	2d01      	cmp	r5, #1
 8012a5c:	d002      	beq.n	8012a64 <_scanf_float+0x1d0>
 8012a5e:	2d04      	cmp	r5, #4
 8012a60:	f47f af48 	bne.w	80128f4 <_scanf_float+0x60>
 8012a64:	3501      	adds	r5, #1
 8012a66:	b2ed      	uxtb	r5, r5
 8012a68:	e7d8      	b.n	8012a1c <_scanf_float+0x188>
 8012a6a:	f1ba 0f01 	cmp.w	sl, #1
 8012a6e:	f47f af41 	bne.w	80128f4 <_scanf_float+0x60>
 8012a72:	f04f 0a02 	mov.w	sl, #2
 8012a76:	e7d1      	b.n	8012a1c <_scanf_float+0x188>
 8012a78:	b97d      	cbnz	r5, 8012a9a <_scanf_float+0x206>
 8012a7a:	f1b9 0f00 	cmp.w	r9, #0
 8012a7e:	f47f af3c 	bne.w	80128fa <_scanf_float+0x66>
 8012a82:	6822      	ldr	r2, [r4, #0]
 8012a84:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8012a88:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012a8c:	f47f af39 	bne.w	8012902 <_scanf_float+0x6e>
 8012a90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012a94:	6022      	str	r2, [r4, #0]
 8012a96:	2501      	movs	r5, #1
 8012a98:	e7c0      	b.n	8012a1c <_scanf_float+0x188>
 8012a9a:	2d03      	cmp	r5, #3
 8012a9c:	d0e2      	beq.n	8012a64 <_scanf_float+0x1d0>
 8012a9e:	2d05      	cmp	r5, #5
 8012aa0:	e7de      	b.n	8012a60 <_scanf_float+0x1cc>
 8012aa2:	2d02      	cmp	r5, #2
 8012aa4:	f47f af26 	bne.w	80128f4 <_scanf_float+0x60>
 8012aa8:	2503      	movs	r5, #3
 8012aaa:	e7b7      	b.n	8012a1c <_scanf_float+0x188>
 8012aac:	2d06      	cmp	r5, #6
 8012aae:	f47f af21 	bne.w	80128f4 <_scanf_float+0x60>
 8012ab2:	2507      	movs	r5, #7
 8012ab4:	e7b2      	b.n	8012a1c <_scanf_float+0x188>
 8012ab6:	6822      	ldr	r2, [r4, #0]
 8012ab8:	0591      	lsls	r1, r2, #22
 8012aba:	f57f af1b 	bpl.w	80128f4 <_scanf_float+0x60>
 8012abe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8012ac2:	6022      	str	r2, [r4, #0]
 8012ac4:	f8cd 9004 	str.w	r9, [sp, #4]
 8012ac8:	e7a8      	b.n	8012a1c <_scanf_float+0x188>
 8012aca:	6822      	ldr	r2, [r4, #0]
 8012acc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8012ad0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8012ad4:	d006      	beq.n	8012ae4 <_scanf_float+0x250>
 8012ad6:	0550      	lsls	r0, r2, #21
 8012ad8:	f57f af0c 	bpl.w	80128f4 <_scanf_float+0x60>
 8012adc:	f1b9 0f00 	cmp.w	r9, #0
 8012ae0:	f43f af0f 	beq.w	8012902 <_scanf_float+0x6e>
 8012ae4:	0591      	lsls	r1, r2, #22
 8012ae6:	bf58      	it	pl
 8012ae8:	9901      	ldrpl	r1, [sp, #4]
 8012aea:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012aee:	bf58      	it	pl
 8012af0:	eba9 0101 	subpl.w	r1, r9, r1
 8012af4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8012af8:	bf58      	it	pl
 8012afa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012afe:	6022      	str	r2, [r4, #0]
 8012b00:	f04f 0900 	mov.w	r9, #0
 8012b04:	e78a      	b.n	8012a1c <_scanf_float+0x188>
 8012b06:	f04f 0a03 	mov.w	sl, #3
 8012b0a:	e787      	b.n	8012a1c <_scanf_float+0x188>
 8012b0c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012b10:	4639      	mov	r1, r7
 8012b12:	4640      	mov	r0, r8
 8012b14:	4798      	blx	r3
 8012b16:	2800      	cmp	r0, #0
 8012b18:	f43f aedf 	beq.w	80128da <_scanf_float+0x46>
 8012b1c:	e6ea      	b.n	80128f4 <_scanf_float+0x60>
 8012b1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012b26:	463a      	mov	r2, r7
 8012b28:	4640      	mov	r0, r8
 8012b2a:	4798      	blx	r3
 8012b2c:	6923      	ldr	r3, [r4, #16]
 8012b2e:	3b01      	subs	r3, #1
 8012b30:	6123      	str	r3, [r4, #16]
 8012b32:	e6ec      	b.n	801290e <_scanf_float+0x7a>
 8012b34:	1e6b      	subs	r3, r5, #1
 8012b36:	2b06      	cmp	r3, #6
 8012b38:	d825      	bhi.n	8012b86 <_scanf_float+0x2f2>
 8012b3a:	2d02      	cmp	r5, #2
 8012b3c:	d836      	bhi.n	8012bac <_scanf_float+0x318>
 8012b3e:	455e      	cmp	r6, fp
 8012b40:	f67f aee8 	bls.w	8012914 <_scanf_float+0x80>
 8012b44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b48:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012b4c:	463a      	mov	r2, r7
 8012b4e:	4640      	mov	r0, r8
 8012b50:	4798      	blx	r3
 8012b52:	6923      	ldr	r3, [r4, #16]
 8012b54:	3b01      	subs	r3, #1
 8012b56:	6123      	str	r3, [r4, #16]
 8012b58:	e7f1      	b.n	8012b3e <_scanf_float+0x2aa>
 8012b5a:	9802      	ldr	r0, [sp, #8]
 8012b5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b60:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8012b64:	9002      	str	r0, [sp, #8]
 8012b66:	463a      	mov	r2, r7
 8012b68:	4640      	mov	r0, r8
 8012b6a:	4798      	blx	r3
 8012b6c:	6923      	ldr	r3, [r4, #16]
 8012b6e:	3b01      	subs	r3, #1
 8012b70:	6123      	str	r3, [r4, #16]
 8012b72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b76:	fa5f fa8a 	uxtb.w	sl, sl
 8012b7a:	f1ba 0f02 	cmp.w	sl, #2
 8012b7e:	d1ec      	bne.n	8012b5a <_scanf_float+0x2c6>
 8012b80:	3d03      	subs	r5, #3
 8012b82:	b2ed      	uxtb	r5, r5
 8012b84:	1b76      	subs	r6, r6, r5
 8012b86:	6823      	ldr	r3, [r4, #0]
 8012b88:	05da      	lsls	r2, r3, #23
 8012b8a:	d52f      	bpl.n	8012bec <_scanf_float+0x358>
 8012b8c:	055b      	lsls	r3, r3, #21
 8012b8e:	d510      	bpl.n	8012bb2 <_scanf_float+0x31e>
 8012b90:	455e      	cmp	r6, fp
 8012b92:	f67f aebf 	bls.w	8012914 <_scanf_float+0x80>
 8012b96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012b9e:	463a      	mov	r2, r7
 8012ba0:	4640      	mov	r0, r8
 8012ba2:	4798      	blx	r3
 8012ba4:	6923      	ldr	r3, [r4, #16]
 8012ba6:	3b01      	subs	r3, #1
 8012ba8:	6123      	str	r3, [r4, #16]
 8012baa:	e7f1      	b.n	8012b90 <_scanf_float+0x2fc>
 8012bac:	46aa      	mov	sl, r5
 8012bae:	9602      	str	r6, [sp, #8]
 8012bb0:	e7df      	b.n	8012b72 <_scanf_float+0x2de>
 8012bb2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012bb6:	6923      	ldr	r3, [r4, #16]
 8012bb8:	2965      	cmp	r1, #101	; 0x65
 8012bba:	f103 33ff 	add.w	r3, r3, #4294967295
 8012bbe:	f106 35ff 	add.w	r5, r6, #4294967295
 8012bc2:	6123      	str	r3, [r4, #16]
 8012bc4:	d00c      	beq.n	8012be0 <_scanf_float+0x34c>
 8012bc6:	2945      	cmp	r1, #69	; 0x45
 8012bc8:	d00a      	beq.n	8012be0 <_scanf_float+0x34c>
 8012bca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012bce:	463a      	mov	r2, r7
 8012bd0:	4640      	mov	r0, r8
 8012bd2:	4798      	blx	r3
 8012bd4:	6923      	ldr	r3, [r4, #16]
 8012bd6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012bda:	3b01      	subs	r3, #1
 8012bdc:	1eb5      	subs	r5, r6, #2
 8012bde:	6123      	str	r3, [r4, #16]
 8012be0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012be4:	463a      	mov	r2, r7
 8012be6:	4640      	mov	r0, r8
 8012be8:	4798      	blx	r3
 8012bea:	462e      	mov	r6, r5
 8012bec:	6825      	ldr	r5, [r4, #0]
 8012bee:	f015 0510 	ands.w	r5, r5, #16
 8012bf2:	d158      	bne.n	8012ca6 <_scanf_float+0x412>
 8012bf4:	7035      	strb	r5, [r6, #0]
 8012bf6:	6823      	ldr	r3, [r4, #0]
 8012bf8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012c00:	d11c      	bne.n	8012c3c <_scanf_float+0x3a8>
 8012c02:	9b01      	ldr	r3, [sp, #4]
 8012c04:	454b      	cmp	r3, r9
 8012c06:	eba3 0209 	sub.w	r2, r3, r9
 8012c0a:	d124      	bne.n	8012c56 <_scanf_float+0x3c2>
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	4659      	mov	r1, fp
 8012c10:	4640      	mov	r0, r8
 8012c12:	f002 fe51 	bl	80158b8 <_strtod_r>
 8012c16:	9b03      	ldr	r3, [sp, #12]
 8012c18:	6821      	ldr	r1, [r4, #0]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	f011 0f02 	tst.w	r1, #2
 8012c20:	ec57 6b10 	vmov	r6, r7, d0
 8012c24:	f103 0204 	add.w	r2, r3, #4
 8012c28:	d020      	beq.n	8012c6c <_scanf_float+0x3d8>
 8012c2a:	9903      	ldr	r1, [sp, #12]
 8012c2c:	600a      	str	r2, [r1, #0]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	e9c3 6700 	strd	r6, r7, [r3]
 8012c34:	68e3      	ldr	r3, [r4, #12]
 8012c36:	3301      	adds	r3, #1
 8012c38:	60e3      	str	r3, [r4, #12]
 8012c3a:	e66c      	b.n	8012916 <_scanf_float+0x82>
 8012c3c:	9b04      	ldr	r3, [sp, #16]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d0e4      	beq.n	8012c0c <_scanf_float+0x378>
 8012c42:	9905      	ldr	r1, [sp, #20]
 8012c44:	230a      	movs	r3, #10
 8012c46:	462a      	mov	r2, r5
 8012c48:	3101      	adds	r1, #1
 8012c4a:	4640      	mov	r0, r8
 8012c4c:	f002 febc 	bl	80159c8 <_strtol_r>
 8012c50:	9b04      	ldr	r3, [sp, #16]
 8012c52:	9e05      	ldr	r6, [sp, #20]
 8012c54:	1ac2      	subs	r2, r0, r3
 8012c56:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8012c5a:	429e      	cmp	r6, r3
 8012c5c:	bf28      	it	cs
 8012c5e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8012c62:	4912      	ldr	r1, [pc, #72]	; (8012cac <_scanf_float+0x418>)
 8012c64:	4630      	mov	r0, r6
 8012c66:	f000 f99b 	bl	8012fa0 <siprintf>
 8012c6a:	e7cf      	b.n	8012c0c <_scanf_float+0x378>
 8012c6c:	f011 0f04 	tst.w	r1, #4
 8012c70:	9903      	ldr	r1, [sp, #12]
 8012c72:	600a      	str	r2, [r1, #0]
 8012c74:	d1db      	bne.n	8012c2e <_scanf_float+0x39a>
 8012c76:	f8d3 8000 	ldr.w	r8, [r3]
 8012c7a:	ee10 2a10 	vmov	r2, s0
 8012c7e:	ee10 0a10 	vmov	r0, s0
 8012c82:	463b      	mov	r3, r7
 8012c84:	4639      	mov	r1, r7
 8012c86:	f7ed ff51 	bl	8000b2c <__aeabi_dcmpun>
 8012c8a:	b128      	cbz	r0, 8012c98 <_scanf_float+0x404>
 8012c8c:	4808      	ldr	r0, [pc, #32]	; (8012cb0 <_scanf_float+0x41c>)
 8012c8e:	f000 fbcf 	bl	8013430 <nanf>
 8012c92:	ed88 0a00 	vstr	s0, [r8]
 8012c96:	e7cd      	b.n	8012c34 <_scanf_float+0x3a0>
 8012c98:	4630      	mov	r0, r6
 8012c9a:	4639      	mov	r1, r7
 8012c9c:	f7ed ffa4 	bl	8000be8 <__aeabi_d2f>
 8012ca0:	f8c8 0000 	str.w	r0, [r8]
 8012ca4:	e7c6      	b.n	8012c34 <_scanf_float+0x3a0>
 8012ca6:	2500      	movs	r5, #0
 8012ca8:	e635      	b.n	8012916 <_scanf_float+0x82>
 8012caa:	bf00      	nop
 8012cac:	080182b3 	.word	0x080182b3
 8012cb0:	0801827e 	.word	0x0801827e

08012cb4 <std>:
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	b510      	push	{r4, lr}
 8012cb8:	4604      	mov	r4, r0
 8012cba:	e9c0 3300 	strd	r3, r3, [r0]
 8012cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012cc2:	6083      	str	r3, [r0, #8]
 8012cc4:	8181      	strh	r1, [r0, #12]
 8012cc6:	6643      	str	r3, [r0, #100]	; 0x64
 8012cc8:	81c2      	strh	r2, [r0, #14]
 8012cca:	6183      	str	r3, [r0, #24]
 8012ccc:	4619      	mov	r1, r3
 8012cce:	2208      	movs	r2, #8
 8012cd0:	305c      	adds	r0, #92	; 0x5c
 8012cd2:	f000 fa87 	bl	80131e4 <memset>
 8012cd6:	4b0d      	ldr	r3, [pc, #52]	; (8012d0c <std+0x58>)
 8012cd8:	6263      	str	r3, [r4, #36]	; 0x24
 8012cda:	4b0d      	ldr	r3, [pc, #52]	; (8012d10 <std+0x5c>)
 8012cdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8012cde:	4b0d      	ldr	r3, [pc, #52]	; (8012d14 <std+0x60>)
 8012ce0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012ce2:	4b0d      	ldr	r3, [pc, #52]	; (8012d18 <std+0x64>)
 8012ce4:	6323      	str	r3, [r4, #48]	; 0x30
 8012ce6:	4b0d      	ldr	r3, [pc, #52]	; (8012d1c <std+0x68>)
 8012ce8:	6224      	str	r4, [r4, #32]
 8012cea:	429c      	cmp	r4, r3
 8012cec:	d006      	beq.n	8012cfc <std+0x48>
 8012cee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8012cf2:	4294      	cmp	r4, r2
 8012cf4:	d002      	beq.n	8012cfc <std+0x48>
 8012cf6:	33d0      	adds	r3, #208	; 0xd0
 8012cf8:	429c      	cmp	r4, r3
 8012cfa:	d105      	bne.n	8012d08 <std+0x54>
 8012cfc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d04:	f000 bb82 	b.w	801340c <__retarget_lock_init_recursive>
 8012d08:	bd10      	pop	{r4, pc}
 8012d0a:	bf00      	nop
 8012d0c:	08012fe1 	.word	0x08012fe1
 8012d10:	08013003 	.word	0x08013003
 8012d14:	0801303b 	.word	0x0801303b
 8012d18:	0801305f 	.word	0x0801305f
 8012d1c:	20003aa8 	.word	0x20003aa8

08012d20 <stdio_exit_handler>:
 8012d20:	4a02      	ldr	r2, [pc, #8]	; (8012d2c <stdio_exit_handler+0xc>)
 8012d22:	4903      	ldr	r1, [pc, #12]	; (8012d30 <stdio_exit_handler+0x10>)
 8012d24:	4803      	ldr	r0, [pc, #12]	; (8012d34 <stdio_exit_handler+0x14>)
 8012d26:	f000 b87b 	b.w	8012e20 <_fwalk_sglue>
 8012d2a:	bf00      	nop
 8012d2c:	2000011c 	.word	0x2000011c
 8012d30:	08016011 	.word	0x08016011
 8012d34:	20000128 	.word	0x20000128

08012d38 <cleanup_stdio>:
 8012d38:	6841      	ldr	r1, [r0, #4]
 8012d3a:	4b0c      	ldr	r3, [pc, #48]	; (8012d6c <cleanup_stdio+0x34>)
 8012d3c:	4299      	cmp	r1, r3
 8012d3e:	b510      	push	{r4, lr}
 8012d40:	4604      	mov	r4, r0
 8012d42:	d001      	beq.n	8012d48 <cleanup_stdio+0x10>
 8012d44:	f003 f964 	bl	8016010 <_fflush_r>
 8012d48:	68a1      	ldr	r1, [r4, #8]
 8012d4a:	4b09      	ldr	r3, [pc, #36]	; (8012d70 <cleanup_stdio+0x38>)
 8012d4c:	4299      	cmp	r1, r3
 8012d4e:	d002      	beq.n	8012d56 <cleanup_stdio+0x1e>
 8012d50:	4620      	mov	r0, r4
 8012d52:	f003 f95d 	bl	8016010 <_fflush_r>
 8012d56:	68e1      	ldr	r1, [r4, #12]
 8012d58:	4b06      	ldr	r3, [pc, #24]	; (8012d74 <cleanup_stdio+0x3c>)
 8012d5a:	4299      	cmp	r1, r3
 8012d5c:	d004      	beq.n	8012d68 <cleanup_stdio+0x30>
 8012d5e:	4620      	mov	r0, r4
 8012d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d64:	f003 b954 	b.w	8016010 <_fflush_r>
 8012d68:	bd10      	pop	{r4, pc}
 8012d6a:	bf00      	nop
 8012d6c:	20003aa8 	.word	0x20003aa8
 8012d70:	20003b10 	.word	0x20003b10
 8012d74:	20003b78 	.word	0x20003b78

08012d78 <global_stdio_init.part.0>:
 8012d78:	b510      	push	{r4, lr}
 8012d7a:	4b0b      	ldr	r3, [pc, #44]	; (8012da8 <global_stdio_init.part.0+0x30>)
 8012d7c:	4c0b      	ldr	r4, [pc, #44]	; (8012dac <global_stdio_init.part.0+0x34>)
 8012d7e:	4a0c      	ldr	r2, [pc, #48]	; (8012db0 <global_stdio_init.part.0+0x38>)
 8012d80:	601a      	str	r2, [r3, #0]
 8012d82:	4620      	mov	r0, r4
 8012d84:	2200      	movs	r2, #0
 8012d86:	2104      	movs	r1, #4
 8012d88:	f7ff ff94 	bl	8012cb4 <std>
 8012d8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8012d90:	2201      	movs	r2, #1
 8012d92:	2109      	movs	r1, #9
 8012d94:	f7ff ff8e 	bl	8012cb4 <std>
 8012d98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8012d9c:	2202      	movs	r2, #2
 8012d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012da2:	2112      	movs	r1, #18
 8012da4:	f7ff bf86 	b.w	8012cb4 <std>
 8012da8:	20003be0 	.word	0x20003be0
 8012dac:	20003aa8 	.word	0x20003aa8
 8012db0:	08012d21 	.word	0x08012d21

08012db4 <__sfp_lock_acquire>:
 8012db4:	4801      	ldr	r0, [pc, #4]	; (8012dbc <__sfp_lock_acquire+0x8>)
 8012db6:	f000 bb2a 	b.w	801340e <__retarget_lock_acquire_recursive>
 8012dba:	bf00      	nop
 8012dbc:	20003be9 	.word	0x20003be9

08012dc0 <__sfp_lock_release>:
 8012dc0:	4801      	ldr	r0, [pc, #4]	; (8012dc8 <__sfp_lock_release+0x8>)
 8012dc2:	f000 bb25 	b.w	8013410 <__retarget_lock_release_recursive>
 8012dc6:	bf00      	nop
 8012dc8:	20003be9 	.word	0x20003be9

08012dcc <__sinit>:
 8012dcc:	b510      	push	{r4, lr}
 8012dce:	4604      	mov	r4, r0
 8012dd0:	f7ff fff0 	bl	8012db4 <__sfp_lock_acquire>
 8012dd4:	6a23      	ldr	r3, [r4, #32]
 8012dd6:	b11b      	cbz	r3, 8012de0 <__sinit+0x14>
 8012dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ddc:	f7ff bff0 	b.w	8012dc0 <__sfp_lock_release>
 8012de0:	4b04      	ldr	r3, [pc, #16]	; (8012df4 <__sinit+0x28>)
 8012de2:	6223      	str	r3, [r4, #32]
 8012de4:	4b04      	ldr	r3, [pc, #16]	; (8012df8 <__sinit+0x2c>)
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d1f5      	bne.n	8012dd8 <__sinit+0xc>
 8012dec:	f7ff ffc4 	bl	8012d78 <global_stdio_init.part.0>
 8012df0:	e7f2      	b.n	8012dd8 <__sinit+0xc>
 8012df2:	bf00      	nop
 8012df4:	08012d39 	.word	0x08012d39
 8012df8:	20003be0 	.word	0x20003be0

08012dfc <fiprintf>:
 8012dfc:	b40e      	push	{r1, r2, r3}
 8012dfe:	b503      	push	{r0, r1, lr}
 8012e00:	4601      	mov	r1, r0
 8012e02:	ab03      	add	r3, sp, #12
 8012e04:	4805      	ldr	r0, [pc, #20]	; (8012e1c <fiprintf+0x20>)
 8012e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e0a:	6800      	ldr	r0, [r0, #0]
 8012e0c:	9301      	str	r3, [sp, #4]
 8012e0e:	f002 ff5f 	bl	8015cd0 <_vfiprintf_r>
 8012e12:	b002      	add	sp, #8
 8012e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e18:	b003      	add	sp, #12
 8012e1a:	4770      	bx	lr
 8012e1c:	20000174 	.word	0x20000174

08012e20 <_fwalk_sglue>:
 8012e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e24:	4607      	mov	r7, r0
 8012e26:	4688      	mov	r8, r1
 8012e28:	4614      	mov	r4, r2
 8012e2a:	2600      	movs	r6, #0
 8012e2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012e30:	f1b9 0901 	subs.w	r9, r9, #1
 8012e34:	d505      	bpl.n	8012e42 <_fwalk_sglue+0x22>
 8012e36:	6824      	ldr	r4, [r4, #0]
 8012e38:	2c00      	cmp	r4, #0
 8012e3a:	d1f7      	bne.n	8012e2c <_fwalk_sglue+0xc>
 8012e3c:	4630      	mov	r0, r6
 8012e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e42:	89ab      	ldrh	r3, [r5, #12]
 8012e44:	2b01      	cmp	r3, #1
 8012e46:	d907      	bls.n	8012e58 <_fwalk_sglue+0x38>
 8012e48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012e4c:	3301      	adds	r3, #1
 8012e4e:	d003      	beq.n	8012e58 <_fwalk_sglue+0x38>
 8012e50:	4629      	mov	r1, r5
 8012e52:	4638      	mov	r0, r7
 8012e54:	47c0      	blx	r8
 8012e56:	4306      	orrs	r6, r0
 8012e58:	3568      	adds	r5, #104	; 0x68
 8012e5a:	e7e9      	b.n	8012e30 <_fwalk_sglue+0x10>

08012e5c <iprintf>:
 8012e5c:	b40f      	push	{r0, r1, r2, r3}
 8012e5e:	b507      	push	{r0, r1, r2, lr}
 8012e60:	4906      	ldr	r1, [pc, #24]	; (8012e7c <iprintf+0x20>)
 8012e62:	ab04      	add	r3, sp, #16
 8012e64:	6808      	ldr	r0, [r1, #0]
 8012e66:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e6a:	6881      	ldr	r1, [r0, #8]
 8012e6c:	9301      	str	r3, [sp, #4]
 8012e6e:	f002 ff2f 	bl	8015cd0 <_vfiprintf_r>
 8012e72:	b003      	add	sp, #12
 8012e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e78:	b004      	add	sp, #16
 8012e7a:	4770      	bx	lr
 8012e7c:	20000174 	.word	0x20000174

08012e80 <_puts_r>:
 8012e80:	6a03      	ldr	r3, [r0, #32]
 8012e82:	b570      	push	{r4, r5, r6, lr}
 8012e84:	6884      	ldr	r4, [r0, #8]
 8012e86:	4605      	mov	r5, r0
 8012e88:	460e      	mov	r6, r1
 8012e8a:	b90b      	cbnz	r3, 8012e90 <_puts_r+0x10>
 8012e8c:	f7ff ff9e 	bl	8012dcc <__sinit>
 8012e90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012e92:	07db      	lsls	r3, r3, #31
 8012e94:	d405      	bmi.n	8012ea2 <_puts_r+0x22>
 8012e96:	89a3      	ldrh	r3, [r4, #12]
 8012e98:	0598      	lsls	r0, r3, #22
 8012e9a:	d402      	bmi.n	8012ea2 <_puts_r+0x22>
 8012e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e9e:	f000 fab6 	bl	801340e <__retarget_lock_acquire_recursive>
 8012ea2:	89a3      	ldrh	r3, [r4, #12]
 8012ea4:	0719      	lsls	r1, r3, #28
 8012ea6:	d513      	bpl.n	8012ed0 <_puts_r+0x50>
 8012ea8:	6923      	ldr	r3, [r4, #16]
 8012eaa:	b18b      	cbz	r3, 8012ed0 <_puts_r+0x50>
 8012eac:	3e01      	subs	r6, #1
 8012eae:	68a3      	ldr	r3, [r4, #8]
 8012eb0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012eb4:	3b01      	subs	r3, #1
 8012eb6:	60a3      	str	r3, [r4, #8]
 8012eb8:	b9e9      	cbnz	r1, 8012ef6 <_puts_r+0x76>
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	da2e      	bge.n	8012f1c <_puts_r+0x9c>
 8012ebe:	4622      	mov	r2, r4
 8012ec0:	210a      	movs	r1, #10
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	f000 f8cf 	bl	8013066 <__swbuf_r>
 8012ec8:	3001      	adds	r0, #1
 8012eca:	d007      	beq.n	8012edc <_puts_r+0x5c>
 8012ecc:	250a      	movs	r5, #10
 8012ece:	e007      	b.n	8012ee0 <_puts_r+0x60>
 8012ed0:	4621      	mov	r1, r4
 8012ed2:	4628      	mov	r0, r5
 8012ed4:	f000 f904 	bl	80130e0 <__swsetup_r>
 8012ed8:	2800      	cmp	r0, #0
 8012eda:	d0e7      	beq.n	8012eac <_puts_r+0x2c>
 8012edc:	f04f 35ff 	mov.w	r5, #4294967295
 8012ee0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012ee2:	07da      	lsls	r2, r3, #31
 8012ee4:	d405      	bmi.n	8012ef2 <_puts_r+0x72>
 8012ee6:	89a3      	ldrh	r3, [r4, #12]
 8012ee8:	059b      	lsls	r3, r3, #22
 8012eea:	d402      	bmi.n	8012ef2 <_puts_r+0x72>
 8012eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012eee:	f000 fa8f 	bl	8013410 <__retarget_lock_release_recursive>
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	bd70      	pop	{r4, r5, r6, pc}
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	da04      	bge.n	8012f04 <_puts_r+0x84>
 8012efa:	69a2      	ldr	r2, [r4, #24]
 8012efc:	429a      	cmp	r2, r3
 8012efe:	dc06      	bgt.n	8012f0e <_puts_r+0x8e>
 8012f00:	290a      	cmp	r1, #10
 8012f02:	d004      	beq.n	8012f0e <_puts_r+0x8e>
 8012f04:	6823      	ldr	r3, [r4, #0]
 8012f06:	1c5a      	adds	r2, r3, #1
 8012f08:	6022      	str	r2, [r4, #0]
 8012f0a:	7019      	strb	r1, [r3, #0]
 8012f0c:	e7cf      	b.n	8012eae <_puts_r+0x2e>
 8012f0e:	4622      	mov	r2, r4
 8012f10:	4628      	mov	r0, r5
 8012f12:	f000 f8a8 	bl	8013066 <__swbuf_r>
 8012f16:	3001      	adds	r0, #1
 8012f18:	d1c9      	bne.n	8012eae <_puts_r+0x2e>
 8012f1a:	e7df      	b.n	8012edc <_puts_r+0x5c>
 8012f1c:	6823      	ldr	r3, [r4, #0]
 8012f1e:	250a      	movs	r5, #10
 8012f20:	1c5a      	adds	r2, r3, #1
 8012f22:	6022      	str	r2, [r4, #0]
 8012f24:	701d      	strb	r5, [r3, #0]
 8012f26:	e7db      	b.n	8012ee0 <_puts_r+0x60>

08012f28 <puts>:
 8012f28:	4b02      	ldr	r3, [pc, #8]	; (8012f34 <puts+0xc>)
 8012f2a:	4601      	mov	r1, r0
 8012f2c:	6818      	ldr	r0, [r3, #0]
 8012f2e:	f7ff bfa7 	b.w	8012e80 <_puts_r>
 8012f32:	bf00      	nop
 8012f34:	20000174 	.word	0x20000174

08012f38 <sniprintf>:
 8012f38:	b40c      	push	{r2, r3}
 8012f3a:	b530      	push	{r4, r5, lr}
 8012f3c:	4b17      	ldr	r3, [pc, #92]	; (8012f9c <sniprintf+0x64>)
 8012f3e:	1e0c      	subs	r4, r1, #0
 8012f40:	681d      	ldr	r5, [r3, #0]
 8012f42:	b09d      	sub	sp, #116	; 0x74
 8012f44:	da08      	bge.n	8012f58 <sniprintf+0x20>
 8012f46:	238b      	movs	r3, #139	; 0x8b
 8012f48:	602b      	str	r3, [r5, #0]
 8012f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8012f4e:	b01d      	add	sp, #116	; 0x74
 8012f50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012f54:	b002      	add	sp, #8
 8012f56:	4770      	bx	lr
 8012f58:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012f5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012f60:	bf14      	ite	ne
 8012f62:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012f66:	4623      	moveq	r3, r4
 8012f68:	9304      	str	r3, [sp, #16]
 8012f6a:	9307      	str	r3, [sp, #28]
 8012f6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012f70:	9002      	str	r0, [sp, #8]
 8012f72:	9006      	str	r0, [sp, #24]
 8012f74:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012f78:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012f7a:	ab21      	add	r3, sp, #132	; 0x84
 8012f7c:	a902      	add	r1, sp, #8
 8012f7e:	4628      	mov	r0, r5
 8012f80:	9301      	str	r3, [sp, #4]
 8012f82:	f002 fd7d 	bl	8015a80 <_svfiprintf_r>
 8012f86:	1c43      	adds	r3, r0, #1
 8012f88:	bfbc      	itt	lt
 8012f8a:	238b      	movlt	r3, #139	; 0x8b
 8012f8c:	602b      	strlt	r3, [r5, #0]
 8012f8e:	2c00      	cmp	r4, #0
 8012f90:	d0dd      	beq.n	8012f4e <sniprintf+0x16>
 8012f92:	9b02      	ldr	r3, [sp, #8]
 8012f94:	2200      	movs	r2, #0
 8012f96:	701a      	strb	r2, [r3, #0]
 8012f98:	e7d9      	b.n	8012f4e <sniprintf+0x16>
 8012f9a:	bf00      	nop
 8012f9c:	20000174 	.word	0x20000174

08012fa0 <siprintf>:
 8012fa0:	b40e      	push	{r1, r2, r3}
 8012fa2:	b500      	push	{lr}
 8012fa4:	b09c      	sub	sp, #112	; 0x70
 8012fa6:	ab1d      	add	r3, sp, #116	; 0x74
 8012fa8:	9002      	str	r0, [sp, #8]
 8012faa:	9006      	str	r0, [sp, #24]
 8012fac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012fb0:	4809      	ldr	r0, [pc, #36]	; (8012fd8 <siprintf+0x38>)
 8012fb2:	9107      	str	r1, [sp, #28]
 8012fb4:	9104      	str	r1, [sp, #16]
 8012fb6:	4909      	ldr	r1, [pc, #36]	; (8012fdc <siprintf+0x3c>)
 8012fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fbc:	9105      	str	r1, [sp, #20]
 8012fbe:	6800      	ldr	r0, [r0, #0]
 8012fc0:	9301      	str	r3, [sp, #4]
 8012fc2:	a902      	add	r1, sp, #8
 8012fc4:	f002 fd5c 	bl	8015a80 <_svfiprintf_r>
 8012fc8:	9b02      	ldr	r3, [sp, #8]
 8012fca:	2200      	movs	r2, #0
 8012fcc:	701a      	strb	r2, [r3, #0]
 8012fce:	b01c      	add	sp, #112	; 0x70
 8012fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8012fd4:	b003      	add	sp, #12
 8012fd6:	4770      	bx	lr
 8012fd8:	20000174 	.word	0x20000174
 8012fdc:	ffff0208 	.word	0xffff0208

08012fe0 <__sread>:
 8012fe0:	b510      	push	{r4, lr}
 8012fe2:	460c      	mov	r4, r1
 8012fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fe8:	f000 f9c2 	bl	8013370 <_read_r>
 8012fec:	2800      	cmp	r0, #0
 8012fee:	bfab      	itete	ge
 8012ff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8012ff4:	181b      	addge	r3, r3, r0
 8012ff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012ffa:	bfac      	ite	ge
 8012ffc:	6563      	strge	r3, [r4, #84]	; 0x54
 8012ffe:	81a3      	strhlt	r3, [r4, #12]
 8013000:	bd10      	pop	{r4, pc}

08013002 <__swrite>:
 8013002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013006:	461f      	mov	r7, r3
 8013008:	898b      	ldrh	r3, [r1, #12]
 801300a:	05db      	lsls	r3, r3, #23
 801300c:	4605      	mov	r5, r0
 801300e:	460c      	mov	r4, r1
 8013010:	4616      	mov	r6, r2
 8013012:	d505      	bpl.n	8013020 <__swrite+0x1e>
 8013014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013018:	2302      	movs	r3, #2
 801301a:	2200      	movs	r2, #0
 801301c:	f000 f996 	bl	801334c <_lseek_r>
 8013020:	89a3      	ldrh	r3, [r4, #12]
 8013022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801302a:	81a3      	strh	r3, [r4, #12]
 801302c:	4632      	mov	r2, r6
 801302e:	463b      	mov	r3, r7
 8013030:	4628      	mov	r0, r5
 8013032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013036:	f000 b9ad 	b.w	8013394 <_write_r>

0801303a <__sseek>:
 801303a:	b510      	push	{r4, lr}
 801303c:	460c      	mov	r4, r1
 801303e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013042:	f000 f983 	bl	801334c <_lseek_r>
 8013046:	1c43      	adds	r3, r0, #1
 8013048:	89a3      	ldrh	r3, [r4, #12]
 801304a:	bf15      	itete	ne
 801304c:	6560      	strne	r0, [r4, #84]	; 0x54
 801304e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013056:	81a3      	strheq	r3, [r4, #12]
 8013058:	bf18      	it	ne
 801305a:	81a3      	strhne	r3, [r4, #12]
 801305c:	bd10      	pop	{r4, pc}

0801305e <__sclose>:
 801305e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013062:	f000 b963 	b.w	801332c <_close_r>

08013066 <__swbuf_r>:
 8013066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013068:	460e      	mov	r6, r1
 801306a:	4614      	mov	r4, r2
 801306c:	4605      	mov	r5, r0
 801306e:	b118      	cbz	r0, 8013078 <__swbuf_r+0x12>
 8013070:	6a03      	ldr	r3, [r0, #32]
 8013072:	b90b      	cbnz	r3, 8013078 <__swbuf_r+0x12>
 8013074:	f7ff feaa 	bl	8012dcc <__sinit>
 8013078:	69a3      	ldr	r3, [r4, #24]
 801307a:	60a3      	str	r3, [r4, #8]
 801307c:	89a3      	ldrh	r3, [r4, #12]
 801307e:	071a      	lsls	r2, r3, #28
 8013080:	d525      	bpl.n	80130ce <__swbuf_r+0x68>
 8013082:	6923      	ldr	r3, [r4, #16]
 8013084:	b31b      	cbz	r3, 80130ce <__swbuf_r+0x68>
 8013086:	6823      	ldr	r3, [r4, #0]
 8013088:	6922      	ldr	r2, [r4, #16]
 801308a:	1a98      	subs	r0, r3, r2
 801308c:	6963      	ldr	r3, [r4, #20]
 801308e:	b2f6      	uxtb	r6, r6
 8013090:	4283      	cmp	r3, r0
 8013092:	4637      	mov	r7, r6
 8013094:	dc04      	bgt.n	80130a0 <__swbuf_r+0x3a>
 8013096:	4621      	mov	r1, r4
 8013098:	4628      	mov	r0, r5
 801309a:	f002 ffb9 	bl	8016010 <_fflush_r>
 801309e:	b9e0      	cbnz	r0, 80130da <__swbuf_r+0x74>
 80130a0:	68a3      	ldr	r3, [r4, #8]
 80130a2:	3b01      	subs	r3, #1
 80130a4:	60a3      	str	r3, [r4, #8]
 80130a6:	6823      	ldr	r3, [r4, #0]
 80130a8:	1c5a      	adds	r2, r3, #1
 80130aa:	6022      	str	r2, [r4, #0]
 80130ac:	701e      	strb	r6, [r3, #0]
 80130ae:	6962      	ldr	r2, [r4, #20]
 80130b0:	1c43      	adds	r3, r0, #1
 80130b2:	429a      	cmp	r2, r3
 80130b4:	d004      	beq.n	80130c0 <__swbuf_r+0x5a>
 80130b6:	89a3      	ldrh	r3, [r4, #12]
 80130b8:	07db      	lsls	r3, r3, #31
 80130ba:	d506      	bpl.n	80130ca <__swbuf_r+0x64>
 80130bc:	2e0a      	cmp	r6, #10
 80130be:	d104      	bne.n	80130ca <__swbuf_r+0x64>
 80130c0:	4621      	mov	r1, r4
 80130c2:	4628      	mov	r0, r5
 80130c4:	f002 ffa4 	bl	8016010 <_fflush_r>
 80130c8:	b938      	cbnz	r0, 80130da <__swbuf_r+0x74>
 80130ca:	4638      	mov	r0, r7
 80130cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80130ce:	4621      	mov	r1, r4
 80130d0:	4628      	mov	r0, r5
 80130d2:	f000 f805 	bl	80130e0 <__swsetup_r>
 80130d6:	2800      	cmp	r0, #0
 80130d8:	d0d5      	beq.n	8013086 <__swbuf_r+0x20>
 80130da:	f04f 37ff 	mov.w	r7, #4294967295
 80130de:	e7f4      	b.n	80130ca <__swbuf_r+0x64>

080130e0 <__swsetup_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	4b2a      	ldr	r3, [pc, #168]	; (801318c <__swsetup_r+0xac>)
 80130e4:	4605      	mov	r5, r0
 80130e6:	6818      	ldr	r0, [r3, #0]
 80130e8:	460c      	mov	r4, r1
 80130ea:	b118      	cbz	r0, 80130f4 <__swsetup_r+0x14>
 80130ec:	6a03      	ldr	r3, [r0, #32]
 80130ee:	b90b      	cbnz	r3, 80130f4 <__swsetup_r+0x14>
 80130f0:	f7ff fe6c 	bl	8012dcc <__sinit>
 80130f4:	89a3      	ldrh	r3, [r4, #12]
 80130f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80130fa:	0718      	lsls	r0, r3, #28
 80130fc:	d422      	bmi.n	8013144 <__swsetup_r+0x64>
 80130fe:	06d9      	lsls	r1, r3, #27
 8013100:	d407      	bmi.n	8013112 <__swsetup_r+0x32>
 8013102:	2309      	movs	r3, #9
 8013104:	602b      	str	r3, [r5, #0]
 8013106:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801310a:	81a3      	strh	r3, [r4, #12]
 801310c:	f04f 30ff 	mov.w	r0, #4294967295
 8013110:	e034      	b.n	801317c <__swsetup_r+0x9c>
 8013112:	0758      	lsls	r0, r3, #29
 8013114:	d512      	bpl.n	801313c <__swsetup_r+0x5c>
 8013116:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013118:	b141      	cbz	r1, 801312c <__swsetup_r+0x4c>
 801311a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801311e:	4299      	cmp	r1, r3
 8013120:	d002      	beq.n	8013128 <__swsetup_r+0x48>
 8013122:	4628      	mov	r0, r5
 8013124:	f001 f80e 	bl	8014144 <_free_r>
 8013128:	2300      	movs	r3, #0
 801312a:	6363      	str	r3, [r4, #52]	; 0x34
 801312c:	89a3      	ldrh	r3, [r4, #12]
 801312e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013132:	81a3      	strh	r3, [r4, #12]
 8013134:	2300      	movs	r3, #0
 8013136:	6063      	str	r3, [r4, #4]
 8013138:	6923      	ldr	r3, [r4, #16]
 801313a:	6023      	str	r3, [r4, #0]
 801313c:	89a3      	ldrh	r3, [r4, #12]
 801313e:	f043 0308 	orr.w	r3, r3, #8
 8013142:	81a3      	strh	r3, [r4, #12]
 8013144:	6923      	ldr	r3, [r4, #16]
 8013146:	b94b      	cbnz	r3, 801315c <__swsetup_r+0x7c>
 8013148:	89a3      	ldrh	r3, [r4, #12]
 801314a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801314e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013152:	d003      	beq.n	801315c <__swsetup_r+0x7c>
 8013154:	4621      	mov	r1, r4
 8013156:	4628      	mov	r0, r5
 8013158:	f002 ffa8 	bl	80160ac <__smakebuf_r>
 801315c:	89a0      	ldrh	r0, [r4, #12]
 801315e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013162:	f010 0301 	ands.w	r3, r0, #1
 8013166:	d00a      	beq.n	801317e <__swsetup_r+0x9e>
 8013168:	2300      	movs	r3, #0
 801316a:	60a3      	str	r3, [r4, #8]
 801316c:	6963      	ldr	r3, [r4, #20]
 801316e:	425b      	negs	r3, r3
 8013170:	61a3      	str	r3, [r4, #24]
 8013172:	6923      	ldr	r3, [r4, #16]
 8013174:	b943      	cbnz	r3, 8013188 <__swsetup_r+0xa8>
 8013176:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801317a:	d1c4      	bne.n	8013106 <__swsetup_r+0x26>
 801317c:	bd38      	pop	{r3, r4, r5, pc}
 801317e:	0781      	lsls	r1, r0, #30
 8013180:	bf58      	it	pl
 8013182:	6963      	ldrpl	r3, [r4, #20]
 8013184:	60a3      	str	r3, [r4, #8]
 8013186:	e7f4      	b.n	8013172 <__swsetup_r+0x92>
 8013188:	2000      	movs	r0, #0
 801318a:	e7f7      	b.n	801317c <__swsetup_r+0x9c>
 801318c:	20000174 	.word	0x20000174

08013190 <memcmp>:
 8013190:	b510      	push	{r4, lr}
 8013192:	3901      	subs	r1, #1
 8013194:	4402      	add	r2, r0
 8013196:	4290      	cmp	r0, r2
 8013198:	d101      	bne.n	801319e <memcmp+0xe>
 801319a:	2000      	movs	r0, #0
 801319c:	e005      	b.n	80131aa <memcmp+0x1a>
 801319e:	7803      	ldrb	r3, [r0, #0]
 80131a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80131a4:	42a3      	cmp	r3, r4
 80131a6:	d001      	beq.n	80131ac <memcmp+0x1c>
 80131a8:	1b18      	subs	r0, r3, r4
 80131aa:	bd10      	pop	{r4, pc}
 80131ac:	3001      	adds	r0, #1
 80131ae:	e7f2      	b.n	8013196 <memcmp+0x6>

080131b0 <memmove>:
 80131b0:	4288      	cmp	r0, r1
 80131b2:	b510      	push	{r4, lr}
 80131b4:	eb01 0402 	add.w	r4, r1, r2
 80131b8:	d902      	bls.n	80131c0 <memmove+0x10>
 80131ba:	4284      	cmp	r4, r0
 80131bc:	4623      	mov	r3, r4
 80131be:	d807      	bhi.n	80131d0 <memmove+0x20>
 80131c0:	1e43      	subs	r3, r0, #1
 80131c2:	42a1      	cmp	r1, r4
 80131c4:	d008      	beq.n	80131d8 <memmove+0x28>
 80131c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80131ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80131ce:	e7f8      	b.n	80131c2 <memmove+0x12>
 80131d0:	4402      	add	r2, r0
 80131d2:	4601      	mov	r1, r0
 80131d4:	428a      	cmp	r2, r1
 80131d6:	d100      	bne.n	80131da <memmove+0x2a>
 80131d8:	bd10      	pop	{r4, pc}
 80131da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80131de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80131e2:	e7f7      	b.n	80131d4 <memmove+0x24>

080131e4 <memset>:
 80131e4:	4402      	add	r2, r0
 80131e6:	4603      	mov	r3, r0
 80131e8:	4293      	cmp	r3, r2
 80131ea:	d100      	bne.n	80131ee <memset+0xa>
 80131ec:	4770      	bx	lr
 80131ee:	f803 1b01 	strb.w	r1, [r3], #1
 80131f2:	e7f9      	b.n	80131e8 <memset+0x4>

080131f4 <strncmp>:
 80131f4:	b510      	push	{r4, lr}
 80131f6:	b16a      	cbz	r2, 8013214 <strncmp+0x20>
 80131f8:	3901      	subs	r1, #1
 80131fa:	1884      	adds	r4, r0, r2
 80131fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013200:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013204:	429a      	cmp	r2, r3
 8013206:	d103      	bne.n	8013210 <strncmp+0x1c>
 8013208:	42a0      	cmp	r0, r4
 801320a:	d001      	beq.n	8013210 <strncmp+0x1c>
 801320c:	2a00      	cmp	r2, #0
 801320e:	d1f5      	bne.n	80131fc <strncmp+0x8>
 8013210:	1ad0      	subs	r0, r2, r3
 8013212:	bd10      	pop	{r4, pc}
 8013214:	4610      	mov	r0, r2
 8013216:	e7fc      	b.n	8013212 <strncmp+0x1e>

08013218 <strncpy>:
 8013218:	b510      	push	{r4, lr}
 801321a:	3901      	subs	r1, #1
 801321c:	4603      	mov	r3, r0
 801321e:	b132      	cbz	r2, 801322e <strncpy+0x16>
 8013220:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013224:	f803 4b01 	strb.w	r4, [r3], #1
 8013228:	3a01      	subs	r2, #1
 801322a:	2c00      	cmp	r4, #0
 801322c:	d1f7      	bne.n	801321e <strncpy+0x6>
 801322e:	441a      	add	r2, r3
 8013230:	2100      	movs	r1, #0
 8013232:	4293      	cmp	r3, r2
 8013234:	d100      	bne.n	8013238 <strncpy+0x20>
 8013236:	bd10      	pop	{r4, pc}
 8013238:	f803 1b01 	strb.w	r1, [r3], #1
 801323c:	e7f9      	b.n	8013232 <strncpy+0x1a>
	...

08013240 <strtok>:
 8013240:	4b16      	ldr	r3, [pc, #88]	; (801329c <strtok+0x5c>)
 8013242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013244:	681e      	ldr	r6, [r3, #0]
 8013246:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8013248:	4605      	mov	r5, r0
 801324a:	b9fc      	cbnz	r4, 801328c <strtok+0x4c>
 801324c:	2050      	movs	r0, #80	; 0x50
 801324e:	9101      	str	r1, [sp, #4]
 8013250:	f000 ffc4 	bl	80141dc <malloc>
 8013254:	9901      	ldr	r1, [sp, #4]
 8013256:	6470      	str	r0, [r6, #68]	; 0x44
 8013258:	4602      	mov	r2, r0
 801325a:	b920      	cbnz	r0, 8013266 <strtok+0x26>
 801325c:	4b10      	ldr	r3, [pc, #64]	; (80132a0 <strtok+0x60>)
 801325e:	4811      	ldr	r0, [pc, #68]	; (80132a4 <strtok+0x64>)
 8013260:	215b      	movs	r1, #91	; 0x5b
 8013262:	f7fe fe93 	bl	8011f8c <__assert_func>
 8013266:	e9c0 4400 	strd	r4, r4, [r0]
 801326a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801326e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013272:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8013276:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801327a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801327e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8013282:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8013286:	6184      	str	r4, [r0, #24]
 8013288:	7704      	strb	r4, [r0, #28]
 801328a:	6244      	str	r4, [r0, #36]	; 0x24
 801328c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 801328e:	2301      	movs	r3, #1
 8013290:	4628      	mov	r0, r5
 8013292:	b002      	add	sp, #8
 8013294:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013298:	f000 b806 	b.w	80132a8 <__strtok_r>
 801329c:	20000174 	.word	0x20000174
 80132a0:	080182b8 	.word	0x080182b8
 80132a4:	080182cf 	.word	0x080182cf

080132a8 <__strtok_r>:
 80132a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80132aa:	b908      	cbnz	r0, 80132b0 <__strtok_r+0x8>
 80132ac:	6810      	ldr	r0, [r2, #0]
 80132ae:	b188      	cbz	r0, 80132d4 <__strtok_r+0x2c>
 80132b0:	4604      	mov	r4, r0
 80132b2:	4620      	mov	r0, r4
 80132b4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80132b8:	460f      	mov	r7, r1
 80132ba:	f817 6b01 	ldrb.w	r6, [r7], #1
 80132be:	b91e      	cbnz	r6, 80132c8 <__strtok_r+0x20>
 80132c0:	b965      	cbnz	r5, 80132dc <__strtok_r+0x34>
 80132c2:	6015      	str	r5, [r2, #0]
 80132c4:	4628      	mov	r0, r5
 80132c6:	e005      	b.n	80132d4 <__strtok_r+0x2c>
 80132c8:	42b5      	cmp	r5, r6
 80132ca:	d1f6      	bne.n	80132ba <__strtok_r+0x12>
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d1f0      	bne.n	80132b2 <__strtok_r+0xa>
 80132d0:	6014      	str	r4, [r2, #0]
 80132d2:	7003      	strb	r3, [r0, #0]
 80132d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132d6:	461c      	mov	r4, r3
 80132d8:	e00c      	b.n	80132f4 <__strtok_r+0x4c>
 80132da:	b915      	cbnz	r5, 80132e2 <__strtok_r+0x3a>
 80132dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80132e0:	460e      	mov	r6, r1
 80132e2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80132e6:	42ab      	cmp	r3, r5
 80132e8:	d1f7      	bne.n	80132da <__strtok_r+0x32>
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d0f3      	beq.n	80132d6 <__strtok_r+0x2e>
 80132ee:	2300      	movs	r3, #0
 80132f0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80132f4:	6014      	str	r4, [r2, #0]
 80132f6:	e7ed      	b.n	80132d4 <__strtok_r+0x2c>

080132f8 <strstr>:
 80132f8:	780a      	ldrb	r2, [r1, #0]
 80132fa:	b570      	push	{r4, r5, r6, lr}
 80132fc:	b96a      	cbnz	r2, 801331a <strstr+0x22>
 80132fe:	bd70      	pop	{r4, r5, r6, pc}
 8013300:	429a      	cmp	r2, r3
 8013302:	d109      	bne.n	8013318 <strstr+0x20>
 8013304:	460c      	mov	r4, r1
 8013306:	4605      	mov	r5, r0
 8013308:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801330c:	2b00      	cmp	r3, #0
 801330e:	d0f6      	beq.n	80132fe <strstr+0x6>
 8013310:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013314:	429e      	cmp	r6, r3
 8013316:	d0f7      	beq.n	8013308 <strstr+0x10>
 8013318:	3001      	adds	r0, #1
 801331a:	7803      	ldrb	r3, [r0, #0]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d1ef      	bne.n	8013300 <strstr+0x8>
 8013320:	4618      	mov	r0, r3
 8013322:	e7ec      	b.n	80132fe <strstr+0x6>

08013324 <_localeconv_r>:
 8013324:	4800      	ldr	r0, [pc, #0]	; (8013328 <_localeconv_r+0x4>)
 8013326:	4770      	bx	lr
 8013328:	20000268 	.word	0x20000268

0801332c <_close_r>:
 801332c:	b538      	push	{r3, r4, r5, lr}
 801332e:	4d06      	ldr	r5, [pc, #24]	; (8013348 <_close_r+0x1c>)
 8013330:	2300      	movs	r3, #0
 8013332:	4604      	mov	r4, r0
 8013334:	4608      	mov	r0, r1
 8013336:	602b      	str	r3, [r5, #0]
 8013338:	f7ef fdfa 	bl	8002f30 <_close>
 801333c:	1c43      	adds	r3, r0, #1
 801333e:	d102      	bne.n	8013346 <_close_r+0x1a>
 8013340:	682b      	ldr	r3, [r5, #0]
 8013342:	b103      	cbz	r3, 8013346 <_close_r+0x1a>
 8013344:	6023      	str	r3, [r4, #0]
 8013346:	bd38      	pop	{r3, r4, r5, pc}
 8013348:	20003be4 	.word	0x20003be4

0801334c <_lseek_r>:
 801334c:	b538      	push	{r3, r4, r5, lr}
 801334e:	4d07      	ldr	r5, [pc, #28]	; (801336c <_lseek_r+0x20>)
 8013350:	4604      	mov	r4, r0
 8013352:	4608      	mov	r0, r1
 8013354:	4611      	mov	r1, r2
 8013356:	2200      	movs	r2, #0
 8013358:	602a      	str	r2, [r5, #0]
 801335a:	461a      	mov	r2, r3
 801335c:	f7ef fe0f 	bl	8002f7e <_lseek>
 8013360:	1c43      	adds	r3, r0, #1
 8013362:	d102      	bne.n	801336a <_lseek_r+0x1e>
 8013364:	682b      	ldr	r3, [r5, #0]
 8013366:	b103      	cbz	r3, 801336a <_lseek_r+0x1e>
 8013368:	6023      	str	r3, [r4, #0]
 801336a:	bd38      	pop	{r3, r4, r5, pc}
 801336c:	20003be4 	.word	0x20003be4

08013370 <_read_r>:
 8013370:	b538      	push	{r3, r4, r5, lr}
 8013372:	4d07      	ldr	r5, [pc, #28]	; (8013390 <_read_r+0x20>)
 8013374:	4604      	mov	r4, r0
 8013376:	4608      	mov	r0, r1
 8013378:	4611      	mov	r1, r2
 801337a:	2200      	movs	r2, #0
 801337c:	602a      	str	r2, [r5, #0]
 801337e:	461a      	mov	r2, r3
 8013380:	f7ef fdb9 	bl	8002ef6 <_read>
 8013384:	1c43      	adds	r3, r0, #1
 8013386:	d102      	bne.n	801338e <_read_r+0x1e>
 8013388:	682b      	ldr	r3, [r5, #0]
 801338a:	b103      	cbz	r3, 801338e <_read_r+0x1e>
 801338c:	6023      	str	r3, [r4, #0]
 801338e:	bd38      	pop	{r3, r4, r5, pc}
 8013390:	20003be4 	.word	0x20003be4

08013394 <_write_r>:
 8013394:	b538      	push	{r3, r4, r5, lr}
 8013396:	4d07      	ldr	r5, [pc, #28]	; (80133b4 <_write_r+0x20>)
 8013398:	4604      	mov	r4, r0
 801339a:	4608      	mov	r0, r1
 801339c:	4611      	mov	r1, r2
 801339e:	2200      	movs	r2, #0
 80133a0:	602a      	str	r2, [r5, #0]
 80133a2:	461a      	mov	r2, r3
 80133a4:	f7ed fe4b 	bl	800103e <_write>
 80133a8:	1c43      	adds	r3, r0, #1
 80133aa:	d102      	bne.n	80133b2 <_write_r+0x1e>
 80133ac:	682b      	ldr	r3, [r5, #0]
 80133ae:	b103      	cbz	r3, 80133b2 <_write_r+0x1e>
 80133b0:	6023      	str	r3, [r4, #0]
 80133b2:	bd38      	pop	{r3, r4, r5, pc}
 80133b4:	20003be4 	.word	0x20003be4

080133b8 <__errno>:
 80133b8:	4b01      	ldr	r3, [pc, #4]	; (80133c0 <__errno+0x8>)
 80133ba:	6818      	ldr	r0, [r3, #0]
 80133bc:	4770      	bx	lr
 80133be:	bf00      	nop
 80133c0:	20000174 	.word	0x20000174

080133c4 <__libc_init_array>:
 80133c4:	b570      	push	{r4, r5, r6, lr}
 80133c6:	4d0d      	ldr	r5, [pc, #52]	; (80133fc <__libc_init_array+0x38>)
 80133c8:	4c0d      	ldr	r4, [pc, #52]	; (8013400 <__libc_init_array+0x3c>)
 80133ca:	1b64      	subs	r4, r4, r5
 80133cc:	10a4      	asrs	r4, r4, #2
 80133ce:	2600      	movs	r6, #0
 80133d0:	42a6      	cmp	r6, r4
 80133d2:	d109      	bne.n	80133e8 <__libc_init_array+0x24>
 80133d4:	4d0b      	ldr	r5, [pc, #44]	; (8013404 <__libc_init_array+0x40>)
 80133d6:	4c0c      	ldr	r4, [pc, #48]	; (8013408 <__libc_init_array+0x44>)
 80133d8:	f003 fae6 	bl	80169a8 <_init>
 80133dc:	1b64      	subs	r4, r4, r5
 80133de:	10a4      	asrs	r4, r4, #2
 80133e0:	2600      	movs	r6, #0
 80133e2:	42a6      	cmp	r6, r4
 80133e4:	d105      	bne.n	80133f2 <__libc_init_array+0x2e>
 80133e6:	bd70      	pop	{r4, r5, r6, pc}
 80133e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80133ec:	4798      	blx	r3
 80133ee:	3601      	adds	r6, #1
 80133f0:	e7ee      	b.n	80133d0 <__libc_init_array+0xc>
 80133f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80133f6:	4798      	blx	r3
 80133f8:	3601      	adds	r6, #1
 80133fa:	e7f2      	b.n	80133e2 <__libc_init_array+0x1e>
 80133fc:	080186cc 	.word	0x080186cc
 8013400:	080186cc 	.word	0x080186cc
 8013404:	080186cc 	.word	0x080186cc
 8013408:	080186d0 	.word	0x080186d0

0801340c <__retarget_lock_init_recursive>:
 801340c:	4770      	bx	lr

0801340e <__retarget_lock_acquire_recursive>:
 801340e:	4770      	bx	lr

08013410 <__retarget_lock_release_recursive>:
 8013410:	4770      	bx	lr

08013412 <memcpy>:
 8013412:	440a      	add	r2, r1
 8013414:	4291      	cmp	r1, r2
 8013416:	f100 33ff 	add.w	r3, r0, #4294967295
 801341a:	d100      	bne.n	801341e <memcpy+0xc>
 801341c:	4770      	bx	lr
 801341e:	b510      	push	{r4, lr}
 8013420:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013424:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013428:	4291      	cmp	r1, r2
 801342a:	d1f9      	bne.n	8013420 <memcpy+0xe>
 801342c:	bd10      	pop	{r4, pc}
	...

08013430 <nanf>:
 8013430:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013438 <nanf+0x8>
 8013434:	4770      	bx	lr
 8013436:	bf00      	nop
 8013438:	7fc00000 	.word	0x7fc00000

0801343c <abort>:
 801343c:	b508      	push	{r3, lr}
 801343e:	2006      	movs	r0, #6
 8013440:	f002 fe98 	bl	8016174 <raise>
 8013444:	2001      	movs	r0, #1
 8013446:	f7ef fd4c 	bl	8002ee2 <_exit>

0801344a <quorem>:
 801344a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801344e:	6903      	ldr	r3, [r0, #16]
 8013450:	690c      	ldr	r4, [r1, #16]
 8013452:	42a3      	cmp	r3, r4
 8013454:	4607      	mov	r7, r0
 8013456:	db7e      	blt.n	8013556 <quorem+0x10c>
 8013458:	3c01      	subs	r4, #1
 801345a:	f101 0814 	add.w	r8, r1, #20
 801345e:	f100 0514 	add.w	r5, r0, #20
 8013462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013466:	9301      	str	r3, [sp, #4]
 8013468:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801346c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013470:	3301      	adds	r3, #1
 8013472:	429a      	cmp	r2, r3
 8013474:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013478:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801347c:	fbb2 f6f3 	udiv	r6, r2, r3
 8013480:	d331      	bcc.n	80134e6 <quorem+0x9c>
 8013482:	f04f 0e00 	mov.w	lr, #0
 8013486:	4640      	mov	r0, r8
 8013488:	46ac      	mov	ip, r5
 801348a:	46f2      	mov	sl, lr
 801348c:	f850 2b04 	ldr.w	r2, [r0], #4
 8013490:	b293      	uxth	r3, r2
 8013492:	fb06 e303 	mla	r3, r6, r3, lr
 8013496:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801349a:	0c1a      	lsrs	r2, r3, #16
 801349c:	b29b      	uxth	r3, r3
 801349e:	ebaa 0303 	sub.w	r3, sl, r3
 80134a2:	f8dc a000 	ldr.w	sl, [ip]
 80134a6:	fa13 f38a 	uxtah	r3, r3, sl
 80134aa:	fb06 220e 	mla	r2, r6, lr, r2
 80134ae:	9300      	str	r3, [sp, #0]
 80134b0:	9b00      	ldr	r3, [sp, #0]
 80134b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80134b6:	b292      	uxth	r2, r2
 80134b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80134bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80134c0:	f8bd 3000 	ldrh.w	r3, [sp]
 80134c4:	4581      	cmp	r9, r0
 80134c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80134ca:	f84c 3b04 	str.w	r3, [ip], #4
 80134ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80134d2:	d2db      	bcs.n	801348c <quorem+0x42>
 80134d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80134d8:	b92b      	cbnz	r3, 80134e6 <quorem+0x9c>
 80134da:	9b01      	ldr	r3, [sp, #4]
 80134dc:	3b04      	subs	r3, #4
 80134de:	429d      	cmp	r5, r3
 80134e0:	461a      	mov	r2, r3
 80134e2:	d32c      	bcc.n	801353e <quorem+0xf4>
 80134e4:	613c      	str	r4, [r7, #16]
 80134e6:	4638      	mov	r0, r7
 80134e8:	f001 f9f2 	bl	80148d0 <__mcmp>
 80134ec:	2800      	cmp	r0, #0
 80134ee:	db22      	blt.n	8013536 <quorem+0xec>
 80134f0:	3601      	adds	r6, #1
 80134f2:	4629      	mov	r1, r5
 80134f4:	2000      	movs	r0, #0
 80134f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80134fa:	f8d1 c000 	ldr.w	ip, [r1]
 80134fe:	b293      	uxth	r3, r2
 8013500:	1ac3      	subs	r3, r0, r3
 8013502:	0c12      	lsrs	r2, r2, #16
 8013504:	fa13 f38c 	uxtah	r3, r3, ip
 8013508:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801350c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013510:	b29b      	uxth	r3, r3
 8013512:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013516:	45c1      	cmp	r9, r8
 8013518:	f841 3b04 	str.w	r3, [r1], #4
 801351c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013520:	d2e9      	bcs.n	80134f6 <quorem+0xac>
 8013522:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013526:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801352a:	b922      	cbnz	r2, 8013536 <quorem+0xec>
 801352c:	3b04      	subs	r3, #4
 801352e:	429d      	cmp	r5, r3
 8013530:	461a      	mov	r2, r3
 8013532:	d30a      	bcc.n	801354a <quorem+0x100>
 8013534:	613c      	str	r4, [r7, #16]
 8013536:	4630      	mov	r0, r6
 8013538:	b003      	add	sp, #12
 801353a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801353e:	6812      	ldr	r2, [r2, #0]
 8013540:	3b04      	subs	r3, #4
 8013542:	2a00      	cmp	r2, #0
 8013544:	d1ce      	bne.n	80134e4 <quorem+0x9a>
 8013546:	3c01      	subs	r4, #1
 8013548:	e7c9      	b.n	80134de <quorem+0x94>
 801354a:	6812      	ldr	r2, [r2, #0]
 801354c:	3b04      	subs	r3, #4
 801354e:	2a00      	cmp	r2, #0
 8013550:	d1f0      	bne.n	8013534 <quorem+0xea>
 8013552:	3c01      	subs	r4, #1
 8013554:	e7eb      	b.n	801352e <quorem+0xe4>
 8013556:	2000      	movs	r0, #0
 8013558:	e7ee      	b.n	8013538 <quorem+0xee>
 801355a:	0000      	movs	r0, r0
 801355c:	0000      	movs	r0, r0
	...

08013560 <_dtoa_r>:
 8013560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013564:	ed2d 8b04 	vpush	{d8-d9}
 8013568:	69c5      	ldr	r5, [r0, #28]
 801356a:	b093      	sub	sp, #76	; 0x4c
 801356c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013570:	ec57 6b10 	vmov	r6, r7, d0
 8013574:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013578:	9107      	str	r1, [sp, #28]
 801357a:	4604      	mov	r4, r0
 801357c:	920a      	str	r2, [sp, #40]	; 0x28
 801357e:	930d      	str	r3, [sp, #52]	; 0x34
 8013580:	b975      	cbnz	r5, 80135a0 <_dtoa_r+0x40>
 8013582:	2010      	movs	r0, #16
 8013584:	f000 fe2a 	bl	80141dc <malloc>
 8013588:	4602      	mov	r2, r0
 801358a:	61e0      	str	r0, [r4, #28]
 801358c:	b920      	cbnz	r0, 8013598 <_dtoa_r+0x38>
 801358e:	4bae      	ldr	r3, [pc, #696]	; (8013848 <_dtoa_r+0x2e8>)
 8013590:	21ef      	movs	r1, #239	; 0xef
 8013592:	48ae      	ldr	r0, [pc, #696]	; (801384c <_dtoa_r+0x2ec>)
 8013594:	f7fe fcfa 	bl	8011f8c <__assert_func>
 8013598:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801359c:	6005      	str	r5, [r0, #0]
 801359e:	60c5      	str	r5, [r0, #12]
 80135a0:	69e3      	ldr	r3, [r4, #28]
 80135a2:	6819      	ldr	r1, [r3, #0]
 80135a4:	b151      	cbz	r1, 80135bc <_dtoa_r+0x5c>
 80135a6:	685a      	ldr	r2, [r3, #4]
 80135a8:	604a      	str	r2, [r1, #4]
 80135aa:	2301      	movs	r3, #1
 80135ac:	4093      	lsls	r3, r2
 80135ae:	608b      	str	r3, [r1, #8]
 80135b0:	4620      	mov	r0, r4
 80135b2:	f000 ff07 	bl	80143c4 <_Bfree>
 80135b6:	69e3      	ldr	r3, [r4, #28]
 80135b8:	2200      	movs	r2, #0
 80135ba:	601a      	str	r2, [r3, #0]
 80135bc:	1e3b      	subs	r3, r7, #0
 80135be:	bfbb      	ittet	lt
 80135c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80135c4:	9303      	strlt	r3, [sp, #12]
 80135c6:	2300      	movge	r3, #0
 80135c8:	2201      	movlt	r2, #1
 80135ca:	bfac      	ite	ge
 80135cc:	f8c8 3000 	strge.w	r3, [r8]
 80135d0:	f8c8 2000 	strlt.w	r2, [r8]
 80135d4:	4b9e      	ldr	r3, [pc, #632]	; (8013850 <_dtoa_r+0x2f0>)
 80135d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80135da:	ea33 0308 	bics.w	r3, r3, r8
 80135de:	d11b      	bne.n	8013618 <_dtoa_r+0xb8>
 80135e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80135e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80135e6:	6013      	str	r3, [r2, #0]
 80135e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80135ec:	4333      	orrs	r3, r6
 80135ee:	f000 8593 	beq.w	8014118 <_dtoa_r+0xbb8>
 80135f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80135f4:	b963      	cbnz	r3, 8013610 <_dtoa_r+0xb0>
 80135f6:	4b97      	ldr	r3, [pc, #604]	; (8013854 <_dtoa_r+0x2f4>)
 80135f8:	e027      	b.n	801364a <_dtoa_r+0xea>
 80135fa:	4b97      	ldr	r3, [pc, #604]	; (8013858 <_dtoa_r+0x2f8>)
 80135fc:	9300      	str	r3, [sp, #0]
 80135fe:	3308      	adds	r3, #8
 8013600:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013602:	6013      	str	r3, [r2, #0]
 8013604:	9800      	ldr	r0, [sp, #0]
 8013606:	b013      	add	sp, #76	; 0x4c
 8013608:	ecbd 8b04 	vpop	{d8-d9}
 801360c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013610:	4b90      	ldr	r3, [pc, #576]	; (8013854 <_dtoa_r+0x2f4>)
 8013612:	9300      	str	r3, [sp, #0]
 8013614:	3303      	adds	r3, #3
 8013616:	e7f3      	b.n	8013600 <_dtoa_r+0xa0>
 8013618:	ed9d 7b02 	vldr	d7, [sp, #8]
 801361c:	2200      	movs	r2, #0
 801361e:	ec51 0b17 	vmov	r0, r1, d7
 8013622:	eeb0 8a47 	vmov.f32	s16, s14
 8013626:	eef0 8a67 	vmov.f32	s17, s15
 801362a:	2300      	movs	r3, #0
 801362c:	f7ed fa4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8013630:	4681      	mov	r9, r0
 8013632:	b160      	cbz	r0, 801364e <_dtoa_r+0xee>
 8013634:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013636:	2301      	movs	r3, #1
 8013638:	6013      	str	r3, [r2, #0]
 801363a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801363c:	2b00      	cmp	r3, #0
 801363e:	f000 8568 	beq.w	8014112 <_dtoa_r+0xbb2>
 8013642:	4b86      	ldr	r3, [pc, #536]	; (801385c <_dtoa_r+0x2fc>)
 8013644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013646:	6013      	str	r3, [r2, #0]
 8013648:	3b01      	subs	r3, #1
 801364a:	9300      	str	r3, [sp, #0]
 801364c:	e7da      	b.n	8013604 <_dtoa_r+0xa4>
 801364e:	aa10      	add	r2, sp, #64	; 0x40
 8013650:	a911      	add	r1, sp, #68	; 0x44
 8013652:	4620      	mov	r0, r4
 8013654:	eeb0 0a48 	vmov.f32	s0, s16
 8013658:	eef0 0a68 	vmov.f32	s1, s17
 801365c:	f001 fa4e 	bl	8014afc <__d2b>
 8013660:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013664:	4682      	mov	sl, r0
 8013666:	2d00      	cmp	r5, #0
 8013668:	d07f      	beq.n	801376a <_dtoa_r+0x20a>
 801366a:	ee18 3a90 	vmov	r3, s17
 801366e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013672:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013676:	ec51 0b18 	vmov	r0, r1, d8
 801367a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801367e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013682:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8013686:	4619      	mov	r1, r3
 8013688:	2200      	movs	r2, #0
 801368a:	4b75      	ldr	r3, [pc, #468]	; (8013860 <_dtoa_r+0x300>)
 801368c:	f7ec fdfc 	bl	8000288 <__aeabi_dsub>
 8013690:	a367      	add	r3, pc, #412	; (adr r3, 8013830 <_dtoa_r+0x2d0>)
 8013692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013696:	f7ec ffaf 	bl	80005f8 <__aeabi_dmul>
 801369a:	a367      	add	r3, pc, #412	; (adr r3, 8013838 <_dtoa_r+0x2d8>)
 801369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a0:	f7ec fdf4 	bl	800028c <__adddf3>
 80136a4:	4606      	mov	r6, r0
 80136a6:	4628      	mov	r0, r5
 80136a8:	460f      	mov	r7, r1
 80136aa:	f7ec ff3b 	bl	8000524 <__aeabi_i2d>
 80136ae:	a364      	add	r3, pc, #400	; (adr r3, 8013840 <_dtoa_r+0x2e0>)
 80136b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136b4:	f7ec ffa0 	bl	80005f8 <__aeabi_dmul>
 80136b8:	4602      	mov	r2, r0
 80136ba:	460b      	mov	r3, r1
 80136bc:	4630      	mov	r0, r6
 80136be:	4639      	mov	r1, r7
 80136c0:	f7ec fde4 	bl	800028c <__adddf3>
 80136c4:	4606      	mov	r6, r0
 80136c6:	460f      	mov	r7, r1
 80136c8:	f7ed fa46 	bl	8000b58 <__aeabi_d2iz>
 80136cc:	2200      	movs	r2, #0
 80136ce:	4683      	mov	fp, r0
 80136d0:	2300      	movs	r3, #0
 80136d2:	4630      	mov	r0, r6
 80136d4:	4639      	mov	r1, r7
 80136d6:	f7ed fa01 	bl	8000adc <__aeabi_dcmplt>
 80136da:	b148      	cbz	r0, 80136f0 <_dtoa_r+0x190>
 80136dc:	4658      	mov	r0, fp
 80136de:	f7ec ff21 	bl	8000524 <__aeabi_i2d>
 80136e2:	4632      	mov	r2, r6
 80136e4:	463b      	mov	r3, r7
 80136e6:	f7ed f9ef 	bl	8000ac8 <__aeabi_dcmpeq>
 80136ea:	b908      	cbnz	r0, 80136f0 <_dtoa_r+0x190>
 80136ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80136f0:	f1bb 0f16 	cmp.w	fp, #22
 80136f4:	d857      	bhi.n	80137a6 <_dtoa_r+0x246>
 80136f6:	4b5b      	ldr	r3, [pc, #364]	; (8013864 <_dtoa_r+0x304>)
 80136f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80136fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013700:	ec51 0b18 	vmov	r0, r1, d8
 8013704:	f7ed f9ea 	bl	8000adc <__aeabi_dcmplt>
 8013708:	2800      	cmp	r0, #0
 801370a:	d04e      	beq.n	80137aa <_dtoa_r+0x24a>
 801370c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013710:	2300      	movs	r3, #0
 8013712:	930c      	str	r3, [sp, #48]	; 0x30
 8013714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013716:	1b5b      	subs	r3, r3, r5
 8013718:	1e5a      	subs	r2, r3, #1
 801371a:	bf45      	ittet	mi
 801371c:	f1c3 0301 	rsbmi	r3, r3, #1
 8013720:	9305      	strmi	r3, [sp, #20]
 8013722:	2300      	movpl	r3, #0
 8013724:	2300      	movmi	r3, #0
 8013726:	9206      	str	r2, [sp, #24]
 8013728:	bf54      	ite	pl
 801372a:	9305      	strpl	r3, [sp, #20]
 801372c:	9306      	strmi	r3, [sp, #24]
 801372e:	f1bb 0f00 	cmp.w	fp, #0
 8013732:	db3c      	blt.n	80137ae <_dtoa_r+0x24e>
 8013734:	9b06      	ldr	r3, [sp, #24]
 8013736:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801373a:	445b      	add	r3, fp
 801373c:	9306      	str	r3, [sp, #24]
 801373e:	2300      	movs	r3, #0
 8013740:	9308      	str	r3, [sp, #32]
 8013742:	9b07      	ldr	r3, [sp, #28]
 8013744:	2b09      	cmp	r3, #9
 8013746:	d868      	bhi.n	801381a <_dtoa_r+0x2ba>
 8013748:	2b05      	cmp	r3, #5
 801374a:	bfc4      	itt	gt
 801374c:	3b04      	subgt	r3, #4
 801374e:	9307      	strgt	r3, [sp, #28]
 8013750:	9b07      	ldr	r3, [sp, #28]
 8013752:	f1a3 0302 	sub.w	r3, r3, #2
 8013756:	bfcc      	ite	gt
 8013758:	2500      	movgt	r5, #0
 801375a:	2501      	movle	r5, #1
 801375c:	2b03      	cmp	r3, #3
 801375e:	f200 8085 	bhi.w	801386c <_dtoa_r+0x30c>
 8013762:	e8df f003 	tbb	[pc, r3]
 8013766:	3b2e      	.short	0x3b2e
 8013768:	5839      	.short	0x5839
 801376a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801376e:	441d      	add	r5, r3
 8013770:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013774:	2b20      	cmp	r3, #32
 8013776:	bfc1      	itttt	gt
 8013778:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801377c:	fa08 f803 	lslgt.w	r8, r8, r3
 8013780:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8013784:	fa26 f303 	lsrgt.w	r3, r6, r3
 8013788:	bfd6      	itet	le
 801378a:	f1c3 0320 	rsble	r3, r3, #32
 801378e:	ea48 0003 	orrgt.w	r0, r8, r3
 8013792:	fa06 f003 	lslle.w	r0, r6, r3
 8013796:	f7ec feb5 	bl	8000504 <__aeabi_ui2d>
 801379a:	2201      	movs	r2, #1
 801379c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80137a0:	3d01      	subs	r5, #1
 80137a2:	920e      	str	r2, [sp, #56]	; 0x38
 80137a4:	e76f      	b.n	8013686 <_dtoa_r+0x126>
 80137a6:	2301      	movs	r3, #1
 80137a8:	e7b3      	b.n	8013712 <_dtoa_r+0x1b2>
 80137aa:	900c      	str	r0, [sp, #48]	; 0x30
 80137ac:	e7b2      	b.n	8013714 <_dtoa_r+0x1b4>
 80137ae:	9b05      	ldr	r3, [sp, #20]
 80137b0:	eba3 030b 	sub.w	r3, r3, fp
 80137b4:	9305      	str	r3, [sp, #20]
 80137b6:	f1cb 0300 	rsb	r3, fp, #0
 80137ba:	9308      	str	r3, [sp, #32]
 80137bc:	2300      	movs	r3, #0
 80137be:	930b      	str	r3, [sp, #44]	; 0x2c
 80137c0:	e7bf      	b.n	8013742 <_dtoa_r+0x1e2>
 80137c2:	2300      	movs	r3, #0
 80137c4:	9309      	str	r3, [sp, #36]	; 0x24
 80137c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	dc52      	bgt.n	8013872 <_dtoa_r+0x312>
 80137cc:	2301      	movs	r3, #1
 80137ce:	9301      	str	r3, [sp, #4]
 80137d0:	9304      	str	r3, [sp, #16]
 80137d2:	461a      	mov	r2, r3
 80137d4:	920a      	str	r2, [sp, #40]	; 0x28
 80137d6:	e00b      	b.n	80137f0 <_dtoa_r+0x290>
 80137d8:	2301      	movs	r3, #1
 80137da:	e7f3      	b.n	80137c4 <_dtoa_r+0x264>
 80137dc:	2300      	movs	r3, #0
 80137de:	9309      	str	r3, [sp, #36]	; 0x24
 80137e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137e2:	445b      	add	r3, fp
 80137e4:	9301      	str	r3, [sp, #4]
 80137e6:	3301      	adds	r3, #1
 80137e8:	2b01      	cmp	r3, #1
 80137ea:	9304      	str	r3, [sp, #16]
 80137ec:	bfb8      	it	lt
 80137ee:	2301      	movlt	r3, #1
 80137f0:	69e0      	ldr	r0, [r4, #28]
 80137f2:	2100      	movs	r1, #0
 80137f4:	2204      	movs	r2, #4
 80137f6:	f102 0614 	add.w	r6, r2, #20
 80137fa:	429e      	cmp	r6, r3
 80137fc:	d93d      	bls.n	801387a <_dtoa_r+0x31a>
 80137fe:	6041      	str	r1, [r0, #4]
 8013800:	4620      	mov	r0, r4
 8013802:	f000 fd9f 	bl	8014344 <_Balloc>
 8013806:	9000      	str	r0, [sp, #0]
 8013808:	2800      	cmp	r0, #0
 801380a:	d139      	bne.n	8013880 <_dtoa_r+0x320>
 801380c:	4b16      	ldr	r3, [pc, #88]	; (8013868 <_dtoa_r+0x308>)
 801380e:	4602      	mov	r2, r0
 8013810:	f240 11af 	movw	r1, #431	; 0x1af
 8013814:	e6bd      	b.n	8013592 <_dtoa_r+0x32>
 8013816:	2301      	movs	r3, #1
 8013818:	e7e1      	b.n	80137de <_dtoa_r+0x27e>
 801381a:	2501      	movs	r5, #1
 801381c:	2300      	movs	r3, #0
 801381e:	9307      	str	r3, [sp, #28]
 8013820:	9509      	str	r5, [sp, #36]	; 0x24
 8013822:	f04f 33ff 	mov.w	r3, #4294967295
 8013826:	9301      	str	r3, [sp, #4]
 8013828:	9304      	str	r3, [sp, #16]
 801382a:	2200      	movs	r2, #0
 801382c:	2312      	movs	r3, #18
 801382e:	e7d1      	b.n	80137d4 <_dtoa_r+0x274>
 8013830:	636f4361 	.word	0x636f4361
 8013834:	3fd287a7 	.word	0x3fd287a7
 8013838:	8b60c8b3 	.word	0x8b60c8b3
 801383c:	3fc68a28 	.word	0x3fc68a28
 8013840:	509f79fb 	.word	0x509f79fb
 8013844:	3fd34413 	.word	0x3fd34413
 8013848:	080182b8 	.word	0x080182b8
 801384c:	08018336 	.word	0x08018336
 8013850:	7ff00000 	.word	0x7ff00000
 8013854:	08018332 	.word	0x08018332
 8013858:	08018329 	.word	0x08018329
 801385c:	08018290 	.word	0x08018290
 8013860:	3ff80000 	.word	0x3ff80000
 8013864:	08018420 	.word	0x08018420
 8013868:	0801838e 	.word	0x0801838e
 801386c:	2301      	movs	r3, #1
 801386e:	9309      	str	r3, [sp, #36]	; 0x24
 8013870:	e7d7      	b.n	8013822 <_dtoa_r+0x2c2>
 8013872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013874:	9301      	str	r3, [sp, #4]
 8013876:	9304      	str	r3, [sp, #16]
 8013878:	e7ba      	b.n	80137f0 <_dtoa_r+0x290>
 801387a:	3101      	adds	r1, #1
 801387c:	0052      	lsls	r2, r2, #1
 801387e:	e7ba      	b.n	80137f6 <_dtoa_r+0x296>
 8013880:	69e3      	ldr	r3, [r4, #28]
 8013882:	9a00      	ldr	r2, [sp, #0]
 8013884:	601a      	str	r2, [r3, #0]
 8013886:	9b04      	ldr	r3, [sp, #16]
 8013888:	2b0e      	cmp	r3, #14
 801388a:	f200 80a8 	bhi.w	80139de <_dtoa_r+0x47e>
 801388e:	2d00      	cmp	r5, #0
 8013890:	f000 80a5 	beq.w	80139de <_dtoa_r+0x47e>
 8013894:	f1bb 0f00 	cmp.w	fp, #0
 8013898:	dd38      	ble.n	801390c <_dtoa_r+0x3ac>
 801389a:	4bc0      	ldr	r3, [pc, #768]	; (8013b9c <_dtoa_r+0x63c>)
 801389c:	f00b 020f 	and.w	r2, fp, #15
 80138a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80138a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80138a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80138ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 80138b0:	d019      	beq.n	80138e6 <_dtoa_r+0x386>
 80138b2:	4bbb      	ldr	r3, [pc, #748]	; (8013ba0 <_dtoa_r+0x640>)
 80138b4:	ec51 0b18 	vmov	r0, r1, d8
 80138b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80138bc:	f7ec ffc6 	bl	800084c <__aeabi_ddiv>
 80138c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80138c4:	f008 080f 	and.w	r8, r8, #15
 80138c8:	2503      	movs	r5, #3
 80138ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8013ba0 <_dtoa_r+0x640>
 80138ce:	f1b8 0f00 	cmp.w	r8, #0
 80138d2:	d10a      	bne.n	80138ea <_dtoa_r+0x38a>
 80138d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138d8:	4632      	mov	r2, r6
 80138da:	463b      	mov	r3, r7
 80138dc:	f7ec ffb6 	bl	800084c <__aeabi_ddiv>
 80138e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80138e4:	e02b      	b.n	801393e <_dtoa_r+0x3de>
 80138e6:	2502      	movs	r5, #2
 80138e8:	e7ef      	b.n	80138ca <_dtoa_r+0x36a>
 80138ea:	f018 0f01 	tst.w	r8, #1
 80138ee:	d008      	beq.n	8013902 <_dtoa_r+0x3a2>
 80138f0:	4630      	mov	r0, r6
 80138f2:	4639      	mov	r1, r7
 80138f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80138f8:	f7ec fe7e 	bl	80005f8 <__aeabi_dmul>
 80138fc:	3501      	adds	r5, #1
 80138fe:	4606      	mov	r6, r0
 8013900:	460f      	mov	r7, r1
 8013902:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013906:	f109 0908 	add.w	r9, r9, #8
 801390a:	e7e0      	b.n	80138ce <_dtoa_r+0x36e>
 801390c:	f000 809f 	beq.w	8013a4e <_dtoa_r+0x4ee>
 8013910:	f1cb 0600 	rsb	r6, fp, #0
 8013914:	4ba1      	ldr	r3, [pc, #644]	; (8013b9c <_dtoa_r+0x63c>)
 8013916:	4fa2      	ldr	r7, [pc, #648]	; (8013ba0 <_dtoa_r+0x640>)
 8013918:	f006 020f 	and.w	r2, r6, #15
 801391c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013924:	ec51 0b18 	vmov	r0, r1, d8
 8013928:	f7ec fe66 	bl	80005f8 <__aeabi_dmul>
 801392c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013930:	1136      	asrs	r6, r6, #4
 8013932:	2300      	movs	r3, #0
 8013934:	2502      	movs	r5, #2
 8013936:	2e00      	cmp	r6, #0
 8013938:	d17e      	bne.n	8013a38 <_dtoa_r+0x4d8>
 801393a:	2b00      	cmp	r3, #0
 801393c:	d1d0      	bne.n	80138e0 <_dtoa_r+0x380>
 801393e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013940:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8013944:	2b00      	cmp	r3, #0
 8013946:	f000 8084 	beq.w	8013a52 <_dtoa_r+0x4f2>
 801394a:	4b96      	ldr	r3, [pc, #600]	; (8013ba4 <_dtoa_r+0x644>)
 801394c:	2200      	movs	r2, #0
 801394e:	4640      	mov	r0, r8
 8013950:	4649      	mov	r1, r9
 8013952:	f7ed f8c3 	bl	8000adc <__aeabi_dcmplt>
 8013956:	2800      	cmp	r0, #0
 8013958:	d07b      	beq.n	8013a52 <_dtoa_r+0x4f2>
 801395a:	9b04      	ldr	r3, [sp, #16]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d078      	beq.n	8013a52 <_dtoa_r+0x4f2>
 8013960:	9b01      	ldr	r3, [sp, #4]
 8013962:	2b00      	cmp	r3, #0
 8013964:	dd39      	ble.n	80139da <_dtoa_r+0x47a>
 8013966:	4b90      	ldr	r3, [pc, #576]	; (8013ba8 <_dtoa_r+0x648>)
 8013968:	2200      	movs	r2, #0
 801396a:	4640      	mov	r0, r8
 801396c:	4649      	mov	r1, r9
 801396e:	f7ec fe43 	bl	80005f8 <__aeabi_dmul>
 8013972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013976:	9e01      	ldr	r6, [sp, #4]
 8013978:	f10b 37ff 	add.w	r7, fp, #4294967295
 801397c:	3501      	adds	r5, #1
 801397e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8013982:	4628      	mov	r0, r5
 8013984:	f7ec fdce 	bl	8000524 <__aeabi_i2d>
 8013988:	4642      	mov	r2, r8
 801398a:	464b      	mov	r3, r9
 801398c:	f7ec fe34 	bl	80005f8 <__aeabi_dmul>
 8013990:	4b86      	ldr	r3, [pc, #536]	; (8013bac <_dtoa_r+0x64c>)
 8013992:	2200      	movs	r2, #0
 8013994:	f7ec fc7a 	bl	800028c <__adddf3>
 8013998:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801399c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80139a0:	9303      	str	r3, [sp, #12]
 80139a2:	2e00      	cmp	r6, #0
 80139a4:	d158      	bne.n	8013a58 <_dtoa_r+0x4f8>
 80139a6:	4b82      	ldr	r3, [pc, #520]	; (8013bb0 <_dtoa_r+0x650>)
 80139a8:	2200      	movs	r2, #0
 80139aa:	4640      	mov	r0, r8
 80139ac:	4649      	mov	r1, r9
 80139ae:	f7ec fc6b 	bl	8000288 <__aeabi_dsub>
 80139b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80139b6:	4680      	mov	r8, r0
 80139b8:	4689      	mov	r9, r1
 80139ba:	f7ed f8ad 	bl	8000b18 <__aeabi_dcmpgt>
 80139be:	2800      	cmp	r0, #0
 80139c0:	f040 8296 	bne.w	8013ef0 <_dtoa_r+0x990>
 80139c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80139c8:	4640      	mov	r0, r8
 80139ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80139ce:	4649      	mov	r1, r9
 80139d0:	f7ed f884 	bl	8000adc <__aeabi_dcmplt>
 80139d4:	2800      	cmp	r0, #0
 80139d6:	f040 8289 	bne.w	8013eec <_dtoa_r+0x98c>
 80139da:	ed8d 8b02 	vstr	d8, [sp, #8]
 80139de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	f2c0 814e 	blt.w	8013c82 <_dtoa_r+0x722>
 80139e6:	f1bb 0f0e 	cmp.w	fp, #14
 80139ea:	f300 814a 	bgt.w	8013c82 <_dtoa_r+0x722>
 80139ee:	4b6b      	ldr	r3, [pc, #428]	; (8013b9c <_dtoa_r+0x63c>)
 80139f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80139f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80139f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	f280 80dc 	bge.w	8013bb8 <_dtoa_r+0x658>
 8013a00:	9b04      	ldr	r3, [sp, #16]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	f300 80d8 	bgt.w	8013bb8 <_dtoa_r+0x658>
 8013a08:	f040 826f 	bne.w	8013eea <_dtoa_r+0x98a>
 8013a0c:	4b68      	ldr	r3, [pc, #416]	; (8013bb0 <_dtoa_r+0x650>)
 8013a0e:	2200      	movs	r2, #0
 8013a10:	4640      	mov	r0, r8
 8013a12:	4649      	mov	r1, r9
 8013a14:	f7ec fdf0 	bl	80005f8 <__aeabi_dmul>
 8013a18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013a1c:	f7ed f872 	bl	8000b04 <__aeabi_dcmpge>
 8013a20:	9e04      	ldr	r6, [sp, #16]
 8013a22:	4637      	mov	r7, r6
 8013a24:	2800      	cmp	r0, #0
 8013a26:	f040 8245 	bne.w	8013eb4 <_dtoa_r+0x954>
 8013a2a:	9d00      	ldr	r5, [sp, #0]
 8013a2c:	2331      	movs	r3, #49	; 0x31
 8013a2e:	f805 3b01 	strb.w	r3, [r5], #1
 8013a32:	f10b 0b01 	add.w	fp, fp, #1
 8013a36:	e241      	b.n	8013ebc <_dtoa_r+0x95c>
 8013a38:	07f2      	lsls	r2, r6, #31
 8013a3a:	d505      	bpl.n	8013a48 <_dtoa_r+0x4e8>
 8013a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013a40:	f7ec fdda 	bl	80005f8 <__aeabi_dmul>
 8013a44:	3501      	adds	r5, #1
 8013a46:	2301      	movs	r3, #1
 8013a48:	1076      	asrs	r6, r6, #1
 8013a4a:	3708      	adds	r7, #8
 8013a4c:	e773      	b.n	8013936 <_dtoa_r+0x3d6>
 8013a4e:	2502      	movs	r5, #2
 8013a50:	e775      	b.n	801393e <_dtoa_r+0x3de>
 8013a52:	9e04      	ldr	r6, [sp, #16]
 8013a54:	465f      	mov	r7, fp
 8013a56:	e792      	b.n	801397e <_dtoa_r+0x41e>
 8013a58:	9900      	ldr	r1, [sp, #0]
 8013a5a:	4b50      	ldr	r3, [pc, #320]	; (8013b9c <_dtoa_r+0x63c>)
 8013a5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013a60:	4431      	add	r1, r6
 8013a62:	9102      	str	r1, [sp, #8]
 8013a64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013a66:	eeb0 9a47 	vmov.f32	s18, s14
 8013a6a:	eef0 9a67 	vmov.f32	s19, s15
 8013a6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013a72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013a76:	2900      	cmp	r1, #0
 8013a78:	d044      	beq.n	8013b04 <_dtoa_r+0x5a4>
 8013a7a:	494e      	ldr	r1, [pc, #312]	; (8013bb4 <_dtoa_r+0x654>)
 8013a7c:	2000      	movs	r0, #0
 8013a7e:	f7ec fee5 	bl	800084c <__aeabi_ddiv>
 8013a82:	ec53 2b19 	vmov	r2, r3, d9
 8013a86:	f7ec fbff 	bl	8000288 <__aeabi_dsub>
 8013a8a:	9d00      	ldr	r5, [sp, #0]
 8013a8c:	ec41 0b19 	vmov	d9, r0, r1
 8013a90:	4649      	mov	r1, r9
 8013a92:	4640      	mov	r0, r8
 8013a94:	f7ed f860 	bl	8000b58 <__aeabi_d2iz>
 8013a98:	4606      	mov	r6, r0
 8013a9a:	f7ec fd43 	bl	8000524 <__aeabi_i2d>
 8013a9e:	4602      	mov	r2, r0
 8013aa0:	460b      	mov	r3, r1
 8013aa2:	4640      	mov	r0, r8
 8013aa4:	4649      	mov	r1, r9
 8013aa6:	f7ec fbef 	bl	8000288 <__aeabi_dsub>
 8013aaa:	3630      	adds	r6, #48	; 0x30
 8013aac:	f805 6b01 	strb.w	r6, [r5], #1
 8013ab0:	ec53 2b19 	vmov	r2, r3, d9
 8013ab4:	4680      	mov	r8, r0
 8013ab6:	4689      	mov	r9, r1
 8013ab8:	f7ed f810 	bl	8000adc <__aeabi_dcmplt>
 8013abc:	2800      	cmp	r0, #0
 8013abe:	d164      	bne.n	8013b8a <_dtoa_r+0x62a>
 8013ac0:	4642      	mov	r2, r8
 8013ac2:	464b      	mov	r3, r9
 8013ac4:	4937      	ldr	r1, [pc, #220]	; (8013ba4 <_dtoa_r+0x644>)
 8013ac6:	2000      	movs	r0, #0
 8013ac8:	f7ec fbde 	bl	8000288 <__aeabi_dsub>
 8013acc:	ec53 2b19 	vmov	r2, r3, d9
 8013ad0:	f7ed f804 	bl	8000adc <__aeabi_dcmplt>
 8013ad4:	2800      	cmp	r0, #0
 8013ad6:	f040 80b6 	bne.w	8013c46 <_dtoa_r+0x6e6>
 8013ada:	9b02      	ldr	r3, [sp, #8]
 8013adc:	429d      	cmp	r5, r3
 8013ade:	f43f af7c 	beq.w	80139da <_dtoa_r+0x47a>
 8013ae2:	4b31      	ldr	r3, [pc, #196]	; (8013ba8 <_dtoa_r+0x648>)
 8013ae4:	ec51 0b19 	vmov	r0, r1, d9
 8013ae8:	2200      	movs	r2, #0
 8013aea:	f7ec fd85 	bl	80005f8 <__aeabi_dmul>
 8013aee:	4b2e      	ldr	r3, [pc, #184]	; (8013ba8 <_dtoa_r+0x648>)
 8013af0:	ec41 0b19 	vmov	d9, r0, r1
 8013af4:	2200      	movs	r2, #0
 8013af6:	4640      	mov	r0, r8
 8013af8:	4649      	mov	r1, r9
 8013afa:	f7ec fd7d 	bl	80005f8 <__aeabi_dmul>
 8013afe:	4680      	mov	r8, r0
 8013b00:	4689      	mov	r9, r1
 8013b02:	e7c5      	b.n	8013a90 <_dtoa_r+0x530>
 8013b04:	ec51 0b17 	vmov	r0, r1, d7
 8013b08:	f7ec fd76 	bl	80005f8 <__aeabi_dmul>
 8013b0c:	9b02      	ldr	r3, [sp, #8]
 8013b0e:	9d00      	ldr	r5, [sp, #0]
 8013b10:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b12:	ec41 0b19 	vmov	d9, r0, r1
 8013b16:	4649      	mov	r1, r9
 8013b18:	4640      	mov	r0, r8
 8013b1a:	f7ed f81d 	bl	8000b58 <__aeabi_d2iz>
 8013b1e:	4606      	mov	r6, r0
 8013b20:	f7ec fd00 	bl	8000524 <__aeabi_i2d>
 8013b24:	3630      	adds	r6, #48	; 0x30
 8013b26:	4602      	mov	r2, r0
 8013b28:	460b      	mov	r3, r1
 8013b2a:	4640      	mov	r0, r8
 8013b2c:	4649      	mov	r1, r9
 8013b2e:	f7ec fbab 	bl	8000288 <__aeabi_dsub>
 8013b32:	f805 6b01 	strb.w	r6, [r5], #1
 8013b36:	9b02      	ldr	r3, [sp, #8]
 8013b38:	429d      	cmp	r5, r3
 8013b3a:	4680      	mov	r8, r0
 8013b3c:	4689      	mov	r9, r1
 8013b3e:	f04f 0200 	mov.w	r2, #0
 8013b42:	d124      	bne.n	8013b8e <_dtoa_r+0x62e>
 8013b44:	4b1b      	ldr	r3, [pc, #108]	; (8013bb4 <_dtoa_r+0x654>)
 8013b46:	ec51 0b19 	vmov	r0, r1, d9
 8013b4a:	f7ec fb9f 	bl	800028c <__adddf3>
 8013b4e:	4602      	mov	r2, r0
 8013b50:	460b      	mov	r3, r1
 8013b52:	4640      	mov	r0, r8
 8013b54:	4649      	mov	r1, r9
 8013b56:	f7ec ffdf 	bl	8000b18 <__aeabi_dcmpgt>
 8013b5a:	2800      	cmp	r0, #0
 8013b5c:	d173      	bne.n	8013c46 <_dtoa_r+0x6e6>
 8013b5e:	ec53 2b19 	vmov	r2, r3, d9
 8013b62:	4914      	ldr	r1, [pc, #80]	; (8013bb4 <_dtoa_r+0x654>)
 8013b64:	2000      	movs	r0, #0
 8013b66:	f7ec fb8f 	bl	8000288 <__aeabi_dsub>
 8013b6a:	4602      	mov	r2, r0
 8013b6c:	460b      	mov	r3, r1
 8013b6e:	4640      	mov	r0, r8
 8013b70:	4649      	mov	r1, r9
 8013b72:	f7ec ffb3 	bl	8000adc <__aeabi_dcmplt>
 8013b76:	2800      	cmp	r0, #0
 8013b78:	f43f af2f 	beq.w	80139da <_dtoa_r+0x47a>
 8013b7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013b7e:	1e6b      	subs	r3, r5, #1
 8013b80:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013b86:	2b30      	cmp	r3, #48	; 0x30
 8013b88:	d0f8      	beq.n	8013b7c <_dtoa_r+0x61c>
 8013b8a:	46bb      	mov	fp, r7
 8013b8c:	e04a      	b.n	8013c24 <_dtoa_r+0x6c4>
 8013b8e:	4b06      	ldr	r3, [pc, #24]	; (8013ba8 <_dtoa_r+0x648>)
 8013b90:	f7ec fd32 	bl	80005f8 <__aeabi_dmul>
 8013b94:	4680      	mov	r8, r0
 8013b96:	4689      	mov	r9, r1
 8013b98:	e7bd      	b.n	8013b16 <_dtoa_r+0x5b6>
 8013b9a:	bf00      	nop
 8013b9c:	08018420 	.word	0x08018420
 8013ba0:	080183f8 	.word	0x080183f8
 8013ba4:	3ff00000 	.word	0x3ff00000
 8013ba8:	40240000 	.word	0x40240000
 8013bac:	401c0000 	.word	0x401c0000
 8013bb0:	40140000 	.word	0x40140000
 8013bb4:	3fe00000 	.word	0x3fe00000
 8013bb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013bbc:	9d00      	ldr	r5, [sp, #0]
 8013bbe:	4642      	mov	r2, r8
 8013bc0:	464b      	mov	r3, r9
 8013bc2:	4630      	mov	r0, r6
 8013bc4:	4639      	mov	r1, r7
 8013bc6:	f7ec fe41 	bl	800084c <__aeabi_ddiv>
 8013bca:	f7ec ffc5 	bl	8000b58 <__aeabi_d2iz>
 8013bce:	9001      	str	r0, [sp, #4]
 8013bd0:	f7ec fca8 	bl	8000524 <__aeabi_i2d>
 8013bd4:	4642      	mov	r2, r8
 8013bd6:	464b      	mov	r3, r9
 8013bd8:	f7ec fd0e 	bl	80005f8 <__aeabi_dmul>
 8013bdc:	4602      	mov	r2, r0
 8013bde:	460b      	mov	r3, r1
 8013be0:	4630      	mov	r0, r6
 8013be2:	4639      	mov	r1, r7
 8013be4:	f7ec fb50 	bl	8000288 <__aeabi_dsub>
 8013be8:	9e01      	ldr	r6, [sp, #4]
 8013bea:	9f04      	ldr	r7, [sp, #16]
 8013bec:	3630      	adds	r6, #48	; 0x30
 8013bee:	f805 6b01 	strb.w	r6, [r5], #1
 8013bf2:	9e00      	ldr	r6, [sp, #0]
 8013bf4:	1bae      	subs	r6, r5, r6
 8013bf6:	42b7      	cmp	r7, r6
 8013bf8:	4602      	mov	r2, r0
 8013bfa:	460b      	mov	r3, r1
 8013bfc:	d134      	bne.n	8013c68 <_dtoa_r+0x708>
 8013bfe:	f7ec fb45 	bl	800028c <__adddf3>
 8013c02:	4642      	mov	r2, r8
 8013c04:	464b      	mov	r3, r9
 8013c06:	4606      	mov	r6, r0
 8013c08:	460f      	mov	r7, r1
 8013c0a:	f7ec ff85 	bl	8000b18 <__aeabi_dcmpgt>
 8013c0e:	b9c8      	cbnz	r0, 8013c44 <_dtoa_r+0x6e4>
 8013c10:	4642      	mov	r2, r8
 8013c12:	464b      	mov	r3, r9
 8013c14:	4630      	mov	r0, r6
 8013c16:	4639      	mov	r1, r7
 8013c18:	f7ec ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 8013c1c:	b110      	cbz	r0, 8013c24 <_dtoa_r+0x6c4>
 8013c1e:	9b01      	ldr	r3, [sp, #4]
 8013c20:	07db      	lsls	r3, r3, #31
 8013c22:	d40f      	bmi.n	8013c44 <_dtoa_r+0x6e4>
 8013c24:	4651      	mov	r1, sl
 8013c26:	4620      	mov	r0, r4
 8013c28:	f000 fbcc 	bl	80143c4 <_Bfree>
 8013c2c:	2300      	movs	r3, #0
 8013c2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013c30:	702b      	strb	r3, [r5, #0]
 8013c32:	f10b 0301 	add.w	r3, fp, #1
 8013c36:	6013      	str	r3, [r2, #0]
 8013c38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	f43f ace2 	beq.w	8013604 <_dtoa_r+0xa4>
 8013c40:	601d      	str	r5, [r3, #0]
 8013c42:	e4df      	b.n	8013604 <_dtoa_r+0xa4>
 8013c44:	465f      	mov	r7, fp
 8013c46:	462b      	mov	r3, r5
 8013c48:	461d      	mov	r5, r3
 8013c4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013c4e:	2a39      	cmp	r2, #57	; 0x39
 8013c50:	d106      	bne.n	8013c60 <_dtoa_r+0x700>
 8013c52:	9a00      	ldr	r2, [sp, #0]
 8013c54:	429a      	cmp	r2, r3
 8013c56:	d1f7      	bne.n	8013c48 <_dtoa_r+0x6e8>
 8013c58:	9900      	ldr	r1, [sp, #0]
 8013c5a:	2230      	movs	r2, #48	; 0x30
 8013c5c:	3701      	adds	r7, #1
 8013c5e:	700a      	strb	r2, [r1, #0]
 8013c60:	781a      	ldrb	r2, [r3, #0]
 8013c62:	3201      	adds	r2, #1
 8013c64:	701a      	strb	r2, [r3, #0]
 8013c66:	e790      	b.n	8013b8a <_dtoa_r+0x62a>
 8013c68:	4ba3      	ldr	r3, [pc, #652]	; (8013ef8 <_dtoa_r+0x998>)
 8013c6a:	2200      	movs	r2, #0
 8013c6c:	f7ec fcc4 	bl	80005f8 <__aeabi_dmul>
 8013c70:	2200      	movs	r2, #0
 8013c72:	2300      	movs	r3, #0
 8013c74:	4606      	mov	r6, r0
 8013c76:	460f      	mov	r7, r1
 8013c78:	f7ec ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 8013c7c:	2800      	cmp	r0, #0
 8013c7e:	d09e      	beq.n	8013bbe <_dtoa_r+0x65e>
 8013c80:	e7d0      	b.n	8013c24 <_dtoa_r+0x6c4>
 8013c82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013c84:	2a00      	cmp	r2, #0
 8013c86:	f000 80ca 	beq.w	8013e1e <_dtoa_r+0x8be>
 8013c8a:	9a07      	ldr	r2, [sp, #28]
 8013c8c:	2a01      	cmp	r2, #1
 8013c8e:	f300 80ad 	bgt.w	8013dec <_dtoa_r+0x88c>
 8013c92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c94:	2a00      	cmp	r2, #0
 8013c96:	f000 80a5 	beq.w	8013de4 <_dtoa_r+0x884>
 8013c9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013c9e:	9e08      	ldr	r6, [sp, #32]
 8013ca0:	9d05      	ldr	r5, [sp, #20]
 8013ca2:	9a05      	ldr	r2, [sp, #20]
 8013ca4:	441a      	add	r2, r3
 8013ca6:	9205      	str	r2, [sp, #20]
 8013ca8:	9a06      	ldr	r2, [sp, #24]
 8013caa:	2101      	movs	r1, #1
 8013cac:	441a      	add	r2, r3
 8013cae:	4620      	mov	r0, r4
 8013cb0:	9206      	str	r2, [sp, #24]
 8013cb2:	f000 fc87 	bl	80145c4 <__i2b>
 8013cb6:	4607      	mov	r7, r0
 8013cb8:	b165      	cbz	r5, 8013cd4 <_dtoa_r+0x774>
 8013cba:	9b06      	ldr	r3, [sp, #24]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	dd09      	ble.n	8013cd4 <_dtoa_r+0x774>
 8013cc0:	42ab      	cmp	r3, r5
 8013cc2:	9a05      	ldr	r2, [sp, #20]
 8013cc4:	bfa8      	it	ge
 8013cc6:	462b      	movge	r3, r5
 8013cc8:	1ad2      	subs	r2, r2, r3
 8013cca:	9205      	str	r2, [sp, #20]
 8013ccc:	9a06      	ldr	r2, [sp, #24]
 8013cce:	1aed      	subs	r5, r5, r3
 8013cd0:	1ad3      	subs	r3, r2, r3
 8013cd2:	9306      	str	r3, [sp, #24]
 8013cd4:	9b08      	ldr	r3, [sp, #32]
 8013cd6:	b1f3      	cbz	r3, 8013d16 <_dtoa_r+0x7b6>
 8013cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	f000 80a3 	beq.w	8013e26 <_dtoa_r+0x8c6>
 8013ce0:	2e00      	cmp	r6, #0
 8013ce2:	dd10      	ble.n	8013d06 <_dtoa_r+0x7a6>
 8013ce4:	4639      	mov	r1, r7
 8013ce6:	4632      	mov	r2, r6
 8013ce8:	4620      	mov	r0, r4
 8013cea:	f000 fd2b 	bl	8014744 <__pow5mult>
 8013cee:	4652      	mov	r2, sl
 8013cf0:	4601      	mov	r1, r0
 8013cf2:	4607      	mov	r7, r0
 8013cf4:	4620      	mov	r0, r4
 8013cf6:	f000 fc7b 	bl	80145f0 <__multiply>
 8013cfa:	4651      	mov	r1, sl
 8013cfc:	4680      	mov	r8, r0
 8013cfe:	4620      	mov	r0, r4
 8013d00:	f000 fb60 	bl	80143c4 <_Bfree>
 8013d04:	46c2      	mov	sl, r8
 8013d06:	9b08      	ldr	r3, [sp, #32]
 8013d08:	1b9a      	subs	r2, r3, r6
 8013d0a:	d004      	beq.n	8013d16 <_dtoa_r+0x7b6>
 8013d0c:	4651      	mov	r1, sl
 8013d0e:	4620      	mov	r0, r4
 8013d10:	f000 fd18 	bl	8014744 <__pow5mult>
 8013d14:	4682      	mov	sl, r0
 8013d16:	2101      	movs	r1, #1
 8013d18:	4620      	mov	r0, r4
 8013d1a:	f000 fc53 	bl	80145c4 <__i2b>
 8013d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	4606      	mov	r6, r0
 8013d24:	f340 8081 	ble.w	8013e2a <_dtoa_r+0x8ca>
 8013d28:	461a      	mov	r2, r3
 8013d2a:	4601      	mov	r1, r0
 8013d2c:	4620      	mov	r0, r4
 8013d2e:	f000 fd09 	bl	8014744 <__pow5mult>
 8013d32:	9b07      	ldr	r3, [sp, #28]
 8013d34:	2b01      	cmp	r3, #1
 8013d36:	4606      	mov	r6, r0
 8013d38:	dd7a      	ble.n	8013e30 <_dtoa_r+0x8d0>
 8013d3a:	f04f 0800 	mov.w	r8, #0
 8013d3e:	6933      	ldr	r3, [r6, #16]
 8013d40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013d44:	6918      	ldr	r0, [r3, #16]
 8013d46:	f000 fbef 	bl	8014528 <__hi0bits>
 8013d4a:	f1c0 0020 	rsb	r0, r0, #32
 8013d4e:	9b06      	ldr	r3, [sp, #24]
 8013d50:	4418      	add	r0, r3
 8013d52:	f010 001f 	ands.w	r0, r0, #31
 8013d56:	f000 8094 	beq.w	8013e82 <_dtoa_r+0x922>
 8013d5a:	f1c0 0320 	rsb	r3, r0, #32
 8013d5e:	2b04      	cmp	r3, #4
 8013d60:	f340 8085 	ble.w	8013e6e <_dtoa_r+0x90e>
 8013d64:	9b05      	ldr	r3, [sp, #20]
 8013d66:	f1c0 001c 	rsb	r0, r0, #28
 8013d6a:	4403      	add	r3, r0
 8013d6c:	9305      	str	r3, [sp, #20]
 8013d6e:	9b06      	ldr	r3, [sp, #24]
 8013d70:	4403      	add	r3, r0
 8013d72:	4405      	add	r5, r0
 8013d74:	9306      	str	r3, [sp, #24]
 8013d76:	9b05      	ldr	r3, [sp, #20]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	dd05      	ble.n	8013d88 <_dtoa_r+0x828>
 8013d7c:	4651      	mov	r1, sl
 8013d7e:	461a      	mov	r2, r3
 8013d80:	4620      	mov	r0, r4
 8013d82:	f000 fd39 	bl	80147f8 <__lshift>
 8013d86:	4682      	mov	sl, r0
 8013d88:	9b06      	ldr	r3, [sp, #24]
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	dd05      	ble.n	8013d9a <_dtoa_r+0x83a>
 8013d8e:	4631      	mov	r1, r6
 8013d90:	461a      	mov	r2, r3
 8013d92:	4620      	mov	r0, r4
 8013d94:	f000 fd30 	bl	80147f8 <__lshift>
 8013d98:	4606      	mov	r6, r0
 8013d9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d072      	beq.n	8013e86 <_dtoa_r+0x926>
 8013da0:	4631      	mov	r1, r6
 8013da2:	4650      	mov	r0, sl
 8013da4:	f000 fd94 	bl	80148d0 <__mcmp>
 8013da8:	2800      	cmp	r0, #0
 8013daa:	da6c      	bge.n	8013e86 <_dtoa_r+0x926>
 8013dac:	2300      	movs	r3, #0
 8013dae:	4651      	mov	r1, sl
 8013db0:	220a      	movs	r2, #10
 8013db2:	4620      	mov	r0, r4
 8013db4:	f000 fb28 	bl	8014408 <__multadd>
 8013db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013dbe:	4682      	mov	sl, r0
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	f000 81b0 	beq.w	8014126 <_dtoa_r+0xbc6>
 8013dc6:	2300      	movs	r3, #0
 8013dc8:	4639      	mov	r1, r7
 8013dca:	220a      	movs	r2, #10
 8013dcc:	4620      	mov	r0, r4
 8013dce:	f000 fb1b 	bl	8014408 <__multadd>
 8013dd2:	9b01      	ldr	r3, [sp, #4]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	4607      	mov	r7, r0
 8013dd8:	f300 8096 	bgt.w	8013f08 <_dtoa_r+0x9a8>
 8013ddc:	9b07      	ldr	r3, [sp, #28]
 8013dde:	2b02      	cmp	r3, #2
 8013de0:	dc59      	bgt.n	8013e96 <_dtoa_r+0x936>
 8013de2:	e091      	b.n	8013f08 <_dtoa_r+0x9a8>
 8013de4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013dea:	e758      	b.n	8013c9e <_dtoa_r+0x73e>
 8013dec:	9b04      	ldr	r3, [sp, #16]
 8013dee:	1e5e      	subs	r6, r3, #1
 8013df0:	9b08      	ldr	r3, [sp, #32]
 8013df2:	42b3      	cmp	r3, r6
 8013df4:	bfbf      	itttt	lt
 8013df6:	9b08      	ldrlt	r3, [sp, #32]
 8013df8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8013dfa:	9608      	strlt	r6, [sp, #32]
 8013dfc:	1af3      	sublt	r3, r6, r3
 8013dfe:	bfb4      	ite	lt
 8013e00:	18d2      	addlt	r2, r2, r3
 8013e02:	1b9e      	subge	r6, r3, r6
 8013e04:	9b04      	ldr	r3, [sp, #16]
 8013e06:	bfbc      	itt	lt
 8013e08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8013e0a:	2600      	movlt	r6, #0
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	bfb7      	itett	lt
 8013e10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8013e14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8013e18:	1a9d      	sublt	r5, r3, r2
 8013e1a:	2300      	movlt	r3, #0
 8013e1c:	e741      	b.n	8013ca2 <_dtoa_r+0x742>
 8013e1e:	9e08      	ldr	r6, [sp, #32]
 8013e20:	9d05      	ldr	r5, [sp, #20]
 8013e22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013e24:	e748      	b.n	8013cb8 <_dtoa_r+0x758>
 8013e26:	9a08      	ldr	r2, [sp, #32]
 8013e28:	e770      	b.n	8013d0c <_dtoa_r+0x7ac>
 8013e2a:	9b07      	ldr	r3, [sp, #28]
 8013e2c:	2b01      	cmp	r3, #1
 8013e2e:	dc19      	bgt.n	8013e64 <_dtoa_r+0x904>
 8013e30:	9b02      	ldr	r3, [sp, #8]
 8013e32:	b9bb      	cbnz	r3, 8013e64 <_dtoa_r+0x904>
 8013e34:	9b03      	ldr	r3, [sp, #12]
 8013e36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013e3a:	b99b      	cbnz	r3, 8013e64 <_dtoa_r+0x904>
 8013e3c:	9b03      	ldr	r3, [sp, #12]
 8013e3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013e42:	0d1b      	lsrs	r3, r3, #20
 8013e44:	051b      	lsls	r3, r3, #20
 8013e46:	b183      	cbz	r3, 8013e6a <_dtoa_r+0x90a>
 8013e48:	9b05      	ldr	r3, [sp, #20]
 8013e4a:	3301      	adds	r3, #1
 8013e4c:	9305      	str	r3, [sp, #20]
 8013e4e:	9b06      	ldr	r3, [sp, #24]
 8013e50:	3301      	adds	r3, #1
 8013e52:	9306      	str	r3, [sp, #24]
 8013e54:	f04f 0801 	mov.w	r8, #1
 8013e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	f47f af6f 	bne.w	8013d3e <_dtoa_r+0x7de>
 8013e60:	2001      	movs	r0, #1
 8013e62:	e774      	b.n	8013d4e <_dtoa_r+0x7ee>
 8013e64:	f04f 0800 	mov.w	r8, #0
 8013e68:	e7f6      	b.n	8013e58 <_dtoa_r+0x8f8>
 8013e6a:	4698      	mov	r8, r3
 8013e6c:	e7f4      	b.n	8013e58 <_dtoa_r+0x8f8>
 8013e6e:	d082      	beq.n	8013d76 <_dtoa_r+0x816>
 8013e70:	9a05      	ldr	r2, [sp, #20]
 8013e72:	331c      	adds	r3, #28
 8013e74:	441a      	add	r2, r3
 8013e76:	9205      	str	r2, [sp, #20]
 8013e78:	9a06      	ldr	r2, [sp, #24]
 8013e7a:	441a      	add	r2, r3
 8013e7c:	441d      	add	r5, r3
 8013e7e:	9206      	str	r2, [sp, #24]
 8013e80:	e779      	b.n	8013d76 <_dtoa_r+0x816>
 8013e82:	4603      	mov	r3, r0
 8013e84:	e7f4      	b.n	8013e70 <_dtoa_r+0x910>
 8013e86:	9b04      	ldr	r3, [sp, #16]
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	dc37      	bgt.n	8013efc <_dtoa_r+0x99c>
 8013e8c:	9b07      	ldr	r3, [sp, #28]
 8013e8e:	2b02      	cmp	r3, #2
 8013e90:	dd34      	ble.n	8013efc <_dtoa_r+0x99c>
 8013e92:	9b04      	ldr	r3, [sp, #16]
 8013e94:	9301      	str	r3, [sp, #4]
 8013e96:	9b01      	ldr	r3, [sp, #4]
 8013e98:	b963      	cbnz	r3, 8013eb4 <_dtoa_r+0x954>
 8013e9a:	4631      	mov	r1, r6
 8013e9c:	2205      	movs	r2, #5
 8013e9e:	4620      	mov	r0, r4
 8013ea0:	f000 fab2 	bl	8014408 <__multadd>
 8013ea4:	4601      	mov	r1, r0
 8013ea6:	4606      	mov	r6, r0
 8013ea8:	4650      	mov	r0, sl
 8013eaa:	f000 fd11 	bl	80148d0 <__mcmp>
 8013eae:	2800      	cmp	r0, #0
 8013eb0:	f73f adbb 	bgt.w	8013a2a <_dtoa_r+0x4ca>
 8013eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eb6:	9d00      	ldr	r5, [sp, #0]
 8013eb8:	ea6f 0b03 	mvn.w	fp, r3
 8013ebc:	f04f 0800 	mov.w	r8, #0
 8013ec0:	4631      	mov	r1, r6
 8013ec2:	4620      	mov	r0, r4
 8013ec4:	f000 fa7e 	bl	80143c4 <_Bfree>
 8013ec8:	2f00      	cmp	r7, #0
 8013eca:	f43f aeab 	beq.w	8013c24 <_dtoa_r+0x6c4>
 8013ece:	f1b8 0f00 	cmp.w	r8, #0
 8013ed2:	d005      	beq.n	8013ee0 <_dtoa_r+0x980>
 8013ed4:	45b8      	cmp	r8, r7
 8013ed6:	d003      	beq.n	8013ee0 <_dtoa_r+0x980>
 8013ed8:	4641      	mov	r1, r8
 8013eda:	4620      	mov	r0, r4
 8013edc:	f000 fa72 	bl	80143c4 <_Bfree>
 8013ee0:	4639      	mov	r1, r7
 8013ee2:	4620      	mov	r0, r4
 8013ee4:	f000 fa6e 	bl	80143c4 <_Bfree>
 8013ee8:	e69c      	b.n	8013c24 <_dtoa_r+0x6c4>
 8013eea:	2600      	movs	r6, #0
 8013eec:	4637      	mov	r7, r6
 8013eee:	e7e1      	b.n	8013eb4 <_dtoa_r+0x954>
 8013ef0:	46bb      	mov	fp, r7
 8013ef2:	4637      	mov	r7, r6
 8013ef4:	e599      	b.n	8013a2a <_dtoa_r+0x4ca>
 8013ef6:	bf00      	nop
 8013ef8:	40240000 	.word	0x40240000
 8013efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	f000 80c8 	beq.w	8014094 <_dtoa_r+0xb34>
 8013f04:	9b04      	ldr	r3, [sp, #16]
 8013f06:	9301      	str	r3, [sp, #4]
 8013f08:	2d00      	cmp	r5, #0
 8013f0a:	dd05      	ble.n	8013f18 <_dtoa_r+0x9b8>
 8013f0c:	4639      	mov	r1, r7
 8013f0e:	462a      	mov	r2, r5
 8013f10:	4620      	mov	r0, r4
 8013f12:	f000 fc71 	bl	80147f8 <__lshift>
 8013f16:	4607      	mov	r7, r0
 8013f18:	f1b8 0f00 	cmp.w	r8, #0
 8013f1c:	d05b      	beq.n	8013fd6 <_dtoa_r+0xa76>
 8013f1e:	6879      	ldr	r1, [r7, #4]
 8013f20:	4620      	mov	r0, r4
 8013f22:	f000 fa0f 	bl	8014344 <_Balloc>
 8013f26:	4605      	mov	r5, r0
 8013f28:	b928      	cbnz	r0, 8013f36 <_dtoa_r+0x9d6>
 8013f2a:	4b83      	ldr	r3, [pc, #524]	; (8014138 <_dtoa_r+0xbd8>)
 8013f2c:	4602      	mov	r2, r0
 8013f2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8013f32:	f7ff bb2e 	b.w	8013592 <_dtoa_r+0x32>
 8013f36:	693a      	ldr	r2, [r7, #16]
 8013f38:	3202      	adds	r2, #2
 8013f3a:	0092      	lsls	r2, r2, #2
 8013f3c:	f107 010c 	add.w	r1, r7, #12
 8013f40:	300c      	adds	r0, #12
 8013f42:	f7ff fa66 	bl	8013412 <memcpy>
 8013f46:	2201      	movs	r2, #1
 8013f48:	4629      	mov	r1, r5
 8013f4a:	4620      	mov	r0, r4
 8013f4c:	f000 fc54 	bl	80147f8 <__lshift>
 8013f50:	9b00      	ldr	r3, [sp, #0]
 8013f52:	3301      	adds	r3, #1
 8013f54:	9304      	str	r3, [sp, #16]
 8013f56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f5a:	4413      	add	r3, r2
 8013f5c:	9308      	str	r3, [sp, #32]
 8013f5e:	9b02      	ldr	r3, [sp, #8]
 8013f60:	f003 0301 	and.w	r3, r3, #1
 8013f64:	46b8      	mov	r8, r7
 8013f66:	9306      	str	r3, [sp, #24]
 8013f68:	4607      	mov	r7, r0
 8013f6a:	9b04      	ldr	r3, [sp, #16]
 8013f6c:	4631      	mov	r1, r6
 8013f6e:	3b01      	subs	r3, #1
 8013f70:	4650      	mov	r0, sl
 8013f72:	9301      	str	r3, [sp, #4]
 8013f74:	f7ff fa69 	bl	801344a <quorem>
 8013f78:	4641      	mov	r1, r8
 8013f7a:	9002      	str	r0, [sp, #8]
 8013f7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013f80:	4650      	mov	r0, sl
 8013f82:	f000 fca5 	bl	80148d0 <__mcmp>
 8013f86:	463a      	mov	r2, r7
 8013f88:	9005      	str	r0, [sp, #20]
 8013f8a:	4631      	mov	r1, r6
 8013f8c:	4620      	mov	r0, r4
 8013f8e:	f000 fcbb 	bl	8014908 <__mdiff>
 8013f92:	68c2      	ldr	r2, [r0, #12]
 8013f94:	4605      	mov	r5, r0
 8013f96:	bb02      	cbnz	r2, 8013fda <_dtoa_r+0xa7a>
 8013f98:	4601      	mov	r1, r0
 8013f9a:	4650      	mov	r0, sl
 8013f9c:	f000 fc98 	bl	80148d0 <__mcmp>
 8013fa0:	4602      	mov	r2, r0
 8013fa2:	4629      	mov	r1, r5
 8013fa4:	4620      	mov	r0, r4
 8013fa6:	9209      	str	r2, [sp, #36]	; 0x24
 8013fa8:	f000 fa0c 	bl	80143c4 <_Bfree>
 8013fac:	9b07      	ldr	r3, [sp, #28]
 8013fae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013fb0:	9d04      	ldr	r5, [sp, #16]
 8013fb2:	ea43 0102 	orr.w	r1, r3, r2
 8013fb6:	9b06      	ldr	r3, [sp, #24]
 8013fb8:	4319      	orrs	r1, r3
 8013fba:	d110      	bne.n	8013fde <_dtoa_r+0xa7e>
 8013fbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013fc0:	d029      	beq.n	8014016 <_dtoa_r+0xab6>
 8013fc2:	9b05      	ldr	r3, [sp, #20]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	dd02      	ble.n	8013fce <_dtoa_r+0xa6e>
 8013fc8:	9b02      	ldr	r3, [sp, #8]
 8013fca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8013fce:	9b01      	ldr	r3, [sp, #4]
 8013fd0:	f883 9000 	strb.w	r9, [r3]
 8013fd4:	e774      	b.n	8013ec0 <_dtoa_r+0x960>
 8013fd6:	4638      	mov	r0, r7
 8013fd8:	e7ba      	b.n	8013f50 <_dtoa_r+0x9f0>
 8013fda:	2201      	movs	r2, #1
 8013fdc:	e7e1      	b.n	8013fa2 <_dtoa_r+0xa42>
 8013fde:	9b05      	ldr	r3, [sp, #20]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	db04      	blt.n	8013fee <_dtoa_r+0xa8e>
 8013fe4:	9907      	ldr	r1, [sp, #28]
 8013fe6:	430b      	orrs	r3, r1
 8013fe8:	9906      	ldr	r1, [sp, #24]
 8013fea:	430b      	orrs	r3, r1
 8013fec:	d120      	bne.n	8014030 <_dtoa_r+0xad0>
 8013fee:	2a00      	cmp	r2, #0
 8013ff0:	dded      	ble.n	8013fce <_dtoa_r+0xa6e>
 8013ff2:	4651      	mov	r1, sl
 8013ff4:	2201      	movs	r2, #1
 8013ff6:	4620      	mov	r0, r4
 8013ff8:	f000 fbfe 	bl	80147f8 <__lshift>
 8013ffc:	4631      	mov	r1, r6
 8013ffe:	4682      	mov	sl, r0
 8014000:	f000 fc66 	bl	80148d0 <__mcmp>
 8014004:	2800      	cmp	r0, #0
 8014006:	dc03      	bgt.n	8014010 <_dtoa_r+0xab0>
 8014008:	d1e1      	bne.n	8013fce <_dtoa_r+0xa6e>
 801400a:	f019 0f01 	tst.w	r9, #1
 801400e:	d0de      	beq.n	8013fce <_dtoa_r+0xa6e>
 8014010:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014014:	d1d8      	bne.n	8013fc8 <_dtoa_r+0xa68>
 8014016:	9a01      	ldr	r2, [sp, #4]
 8014018:	2339      	movs	r3, #57	; 0x39
 801401a:	7013      	strb	r3, [r2, #0]
 801401c:	462b      	mov	r3, r5
 801401e:	461d      	mov	r5, r3
 8014020:	3b01      	subs	r3, #1
 8014022:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014026:	2a39      	cmp	r2, #57	; 0x39
 8014028:	d06c      	beq.n	8014104 <_dtoa_r+0xba4>
 801402a:	3201      	adds	r2, #1
 801402c:	701a      	strb	r2, [r3, #0]
 801402e:	e747      	b.n	8013ec0 <_dtoa_r+0x960>
 8014030:	2a00      	cmp	r2, #0
 8014032:	dd07      	ble.n	8014044 <_dtoa_r+0xae4>
 8014034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014038:	d0ed      	beq.n	8014016 <_dtoa_r+0xab6>
 801403a:	9a01      	ldr	r2, [sp, #4]
 801403c:	f109 0301 	add.w	r3, r9, #1
 8014040:	7013      	strb	r3, [r2, #0]
 8014042:	e73d      	b.n	8013ec0 <_dtoa_r+0x960>
 8014044:	9b04      	ldr	r3, [sp, #16]
 8014046:	9a08      	ldr	r2, [sp, #32]
 8014048:	f803 9c01 	strb.w	r9, [r3, #-1]
 801404c:	4293      	cmp	r3, r2
 801404e:	d043      	beq.n	80140d8 <_dtoa_r+0xb78>
 8014050:	4651      	mov	r1, sl
 8014052:	2300      	movs	r3, #0
 8014054:	220a      	movs	r2, #10
 8014056:	4620      	mov	r0, r4
 8014058:	f000 f9d6 	bl	8014408 <__multadd>
 801405c:	45b8      	cmp	r8, r7
 801405e:	4682      	mov	sl, r0
 8014060:	f04f 0300 	mov.w	r3, #0
 8014064:	f04f 020a 	mov.w	r2, #10
 8014068:	4641      	mov	r1, r8
 801406a:	4620      	mov	r0, r4
 801406c:	d107      	bne.n	801407e <_dtoa_r+0xb1e>
 801406e:	f000 f9cb 	bl	8014408 <__multadd>
 8014072:	4680      	mov	r8, r0
 8014074:	4607      	mov	r7, r0
 8014076:	9b04      	ldr	r3, [sp, #16]
 8014078:	3301      	adds	r3, #1
 801407a:	9304      	str	r3, [sp, #16]
 801407c:	e775      	b.n	8013f6a <_dtoa_r+0xa0a>
 801407e:	f000 f9c3 	bl	8014408 <__multadd>
 8014082:	4639      	mov	r1, r7
 8014084:	4680      	mov	r8, r0
 8014086:	2300      	movs	r3, #0
 8014088:	220a      	movs	r2, #10
 801408a:	4620      	mov	r0, r4
 801408c:	f000 f9bc 	bl	8014408 <__multadd>
 8014090:	4607      	mov	r7, r0
 8014092:	e7f0      	b.n	8014076 <_dtoa_r+0xb16>
 8014094:	9b04      	ldr	r3, [sp, #16]
 8014096:	9301      	str	r3, [sp, #4]
 8014098:	9d00      	ldr	r5, [sp, #0]
 801409a:	4631      	mov	r1, r6
 801409c:	4650      	mov	r0, sl
 801409e:	f7ff f9d4 	bl	801344a <quorem>
 80140a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80140a6:	9b00      	ldr	r3, [sp, #0]
 80140a8:	f805 9b01 	strb.w	r9, [r5], #1
 80140ac:	1aea      	subs	r2, r5, r3
 80140ae:	9b01      	ldr	r3, [sp, #4]
 80140b0:	4293      	cmp	r3, r2
 80140b2:	dd07      	ble.n	80140c4 <_dtoa_r+0xb64>
 80140b4:	4651      	mov	r1, sl
 80140b6:	2300      	movs	r3, #0
 80140b8:	220a      	movs	r2, #10
 80140ba:	4620      	mov	r0, r4
 80140bc:	f000 f9a4 	bl	8014408 <__multadd>
 80140c0:	4682      	mov	sl, r0
 80140c2:	e7ea      	b.n	801409a <_dtoa_r+0xb3a>
 80140c4:	9b01      	ldr	r3, [sp, #4]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	bfc8      	it	gt
 80140ca:	461d      	movgt	r5, r3
 80140cc:	9b00      	ldr	r3, [sp, #0]
 80140ce:	bfd8      	it	le
 80140d0:	2501      	movle	r5, #1
 80140d2:	441d      	add	r5, r3
 80140d4:	f04f 0800 	mov.w	r8, #0
 80140d8:	4651      	mov	r1, sl
 80140da:	2201      	movs	r2, #1
 80140dc:	4620      	mov	r0, r4
 80140de:	f000 fb8b 	bl	80147f8 <__lshift>
 80140e2:	4631      	mov	r1, r6
 80140e4:	4682      	mov	sl, r0
 80140e6:	f000 fbf3 	bl	80148d0 <__mcmp>
 80140ea:	2800      	cmp	r0, #0
 80140ec:	dc96      	bgt.n	801401c <_dtoa_r+0xabc>
 80140ee:	d102      	bne.n	80140f6 <_dtoa_r+0xb96>
 80140f0:	f019 0f01 	tst.w	r9, #1
 80140f4:	d192      	bne.n	801401c <_dtoa_r+0xabc>
 80140f6:	462b      	mov	r3, r5
 80140f8:	461d      	mov	r5, r3
 80140fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80140fe:	2a30      	cmp	r2, #48	; 0x30
 8014100:	d0fa      	beq.n	80140f8 <_dtoa_r+0xb98>
 8014102:	e6dd      	b.n	8013ec0 <_dtoa_r+0x960>
 8014104:	9a00      	ldr	r2, [sp, #0]
 8014106:	429a      	cmp	r2, r3
 8014108:	d189      	bne.n	801401e <_dtoa_r+0xabe>
 801410a:	f10b 0b01 	add.w	fp, fp, #1
 801410e:	2331      	movs	r3, #49	; 0x31
 8014110:	e796      	b.n	8014040 <_dtoa_r+0xae0>
 8014112:	4b0a      	ldr	r3, [pc, #40]	; (801413c <_dtoa_r+0xbdc>)
 8014114:	f7ff ba99 	b.w	801364a <_dtoa_r+0xea>
 8014118:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801411a:	2b00      	cmp	r3, #0
 801411c:	f47f aa6d 	bne.w	80135fa <_dtoa_r+0x9a>
 8014120:	4b07      	ldr	r3, [pc, #28]	; (8014140 <_dtoa_r+0xbe0>)
 8014122:	f7ff ba92 	b.w	801364a <_dtoa_r+0xea>
 8014126:	9b01      	ldr	r3, [sp, #4]
 8014128:	2b00      	cmp	r3, #0
 801412a:	dcb5      	bgt.n	8014098 <_dtoa_r+0xb38>
 801412c:	9b07      	ldr	r3, [sp, #28]
 801412e:	2b02      	cmp	r3, #2
 8014130:	f73f aeb1 	bgt.w	8013e96 <_dtoa_r+0x936>
 8014134:	e7b0      	b.n	8014098 <_dtoa_r+0xb38>
 8014136:	bf00      	nop
 8014138:	0801838e 	.word	0x0801838e
 801413c:	0801828f 	.word	0x0801828f
 8014140:	08018329 	.word	0x08018329

08014144 <_free_r>:
 8014144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014146:	2900      	cmp	r1, #0
 8014148:	d044      	beq.n	80141d4 <_free_r+0x90>
 801414a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801414e:	9001      	str	r0, [sp, #4]
 8014150:	2b00      	cmp	r3, #0
 8014152:	f1a1 0404 	sub.w	r4, r1, #4
 8014156:	bfb8      	it	lt
 8014158:	18e4      	addlt	r4, r4, r3
 801415a:	f000 f8e7 	bl	801432c <__malloc_lock>
 801415e:	4a1e      	ldr	r2, [pc, #120]	; (80141d8 <_free_r+0x94>)
 8014160:	9801      	ldr	r0, [sp, #4]
 8014162:	6813      	ldr	r3, [r2, #0]
 8014164:	b933      	cbnz	r3, 8014174 <_free_r+0x30>
 8014166:	6063      	str	r3, [r4, #4]
 8014168:	6014      	str	r4, [r2, #0]
 801416a:	b003      	add	sp, #12
 801416c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014170:	f000 b8e2 	b.w	8014338 <__malloc_unlock>
 8014174:	42a3      	cmp	r3, r4
 8014176:	d908      	bls.n	801418a <_free_r+0x46>
 8014178:	6825      	ldr	r5, [r4, #0]
 801417a:	1961      	adds	r1, r4, r5
 801417c:	428b      	cmp	r3, r1
 801417e:	bf01      	itttt	eq
 8014180:	6819      	ldreq	r1, [r3, #0]
 8014182:	685b      	ldreq	r3, [r3, #4]
 8014184:	1949      	addeq	r1, r1, r5
 8014186:	6021      	streq	r1, [r4, #0]
 8014188:	e7ed      	b.n	8014166 <_free_r+0x22>
 801418a:	461a      	mov	r2, r3
 801418c:	685b      	ldr	r3, [r3, #4]
 801418e:	b10b      	cbz	r3, 8014194 <_free_r+0x50>
 8014190:	42a3      	cmp	r3, r4
 8014192:	d9fa      	bls.n	801418a <_free_r+0x46>
 8014194:	6811      	ldr	r1, [r2, #0]
 8014196:	1855      	adds	r5, r2, r1
 8014198:	42a5      	cmp	r5, r4
 801419a:	d10b      	bne.n	80141b4 <_free_r+0x70>
 801419c:	6824      	ldr	r4, [r4, #0]
 801419e:	4421      	add	r1, r4
 80141a0:	1854      	adds	r4, r2, r1
 80141a2:	42a3      	cmp	r3, r4
 80141a4:	6011      	str	r1, [r2, #0]
 80141a6:	d1e0      	bne.n	801416a <_free_r+0x26>
 80141a8:	681c      	ldr	r4, [r3, #0]
 80141aa:	685b      	ldr	r3, [r3, #4]
 80141ac:	6053      	str	r3, [r2, #4]
 80141ae:	440c      	add	r4, r1
 80141b0:	6014      	str	r4, [r2, #0]
 80141b2:	e7da      	b.n	801416a <_free_r+0x26>
 80141b4:	d902      	bls.n	80141bc <_free_r+0x78>
 80141b6:	230c      	movs	r3, #12
 80141b8:	6003      	str	r3, [r0, #0]
 80141ba:	e7d6      	b.n	801416a <_free_r+0x26>
 80141bc:	6825      	ldr	r5, [r4, #0]
 80141be:	1961      	adds	r1, r4, r5
 80141c0:	428b      	cmp	r3, r1
 80141c2:	bf04      	itt	eq
 80141c4:	6819      	ldreq	r1, [r3, #0]
 80141c6:	685b      	ldreq	r3, [r3, #4]
 80141c8:	6063      	str	r3, [r4, #4]
 80141ca:	bf04      	itt	eq
 80141cc:	1949      	addeq	r1, r1, r5
 80141ce:	6021      	streq	r1, [r4, #0]
 80141d0:	6054      	str	r4, [r2, #4]
 80141d2:	e7ca      	b.n	801416a <_free_r+0x26>
 80141d4:	b003      	add	sp, #12
 80141d6:	bd30      	pop	{r4, r5, pc}
 80141d8:	20003bec 	.word	0x20003bec

080141dc <malloc>:
 80141dc:	4b02      	ldr	r3, [pc, #8]	; (80141e8 <malloc+0xc>)
 80141de:	4601      	mov	r1, r0
 80141e0:	6818      	ldr	r0, [r3, #0]
 80141e2:	f000 b823 	b.w	801422c <_malloc_r>
 80141e6:	bf00      	nop
 80141e8:	20000174 	.word	0x20000174

080141ec <sbrk_aligned>:
 80141ec:	b570      	push	{r4, r5, r6, lr}
 80141ee:	4e0e      	ldr	r6, [pc, #56]	; (8014228 <sbrk_aligned+0x3c>)
 80141f0:	460c      	mov	r4, r1
 80141f2:	6831      	ldr	r1, [r6, #0]
 80141f4:	4605      	mov	r5, r0
 80141f6:	b911      	cbnz	r1, 80141fe <sbrk_aligned+0x12>
 80141f8:	f001 fffa 	bl	80161f0 <_sbrk_r>
 80141fc:	6030      	str	r0, [r6, #0]
 80141fe:	4621      	mov	r1, r4
 8014200:	4628      	mov	r0, r5
 8014202:	f001 fff5 	bl	80161f0 <_sbrk_r>
 8014206:	1c43      	adds	r3, r0, #1
 8014208:	d00a      	beq.n	8014220 <sbrk_aligned+0x34>
 801420a:	1cc4      	adds	r4, r0, #3
 801420c:	f024 0403 	bic.w	r4, r4, #3
 8014210:	42a0      	cmp	r0, r4
 8014212:	d007      	beq.n	8014224 <sbrk_aligned+0x38>
 8014214:	1a21      	subs	r1, r4, r0
 8014216:	4628      	mov	r0, r5
 8014218:	f001 ffea 	bl	80161f0 <_sbrk_r>
 801421c:	3001      	adds	r0, #1
 801421e:	d101      	bne.n	8014224 <sbrk_aligned+0x38>
 8014220:	f04f 34ff 	mov.w	r4, #4294967295
 8014224:	4620      	mov	r0, r4
 8014226:	bd70      	pop	{r4, r5, r6, pc}
 8014228:	20003bf0 	.word	0x20003bf0

0801422c <_malloc_r>:
 801422c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014230:	1ccd      	adds	r5, r1, #3
 8014232:	f025 0503 	bic.w	r5, r5, #3
 8014236:	3508      	adds	r5, #8
 8014238:	2d0c      	cmp	r5, #12
 801423a:	bf38      	it	cc
 801423c:	250c      	movcc	r5, #12
 801423e:	2d00      	cmp	r5, #0
 8014240:	4607      	mov	r7, r0
 8014242:	db01      	blt.n	8014248 <_malloc_r+0x1c>
 8014244:	42a9      	cmp	r1, r5
 8014246:	d905      	bls.n	8014254 <_malloc_r+0x28>
 8014248:	230c      	movs	r3, #12
 801424a:	603b      	str	r3, [r7, #0]
 801424c:	2600      	movs	r6, #0
 801424e:	4630      	mov	r0, r6
 8014250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014254:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8014328 <_malloc_r+0xfc>
 8014258:	f000 f868 	bl	801432c <__malloc_lock>
 801425c:	f8d8 3000 	ldr.w	r3, [r8]
 8014260:	461c      	mov	r4, r3
 8014262:	bb5c      	cbnz	r4, 80142bc <_malloc_r+0x90>
 8014264:	4629      	mov	r1, r5
 8014266:	4638      	mov	r0, r7
 8014268:	f7ff ffc0 	bl	80141ec <sbrk_aligned>
 801426c:	1c43      	adds	r3, r0, #1
 801426e:	4604      	mov	r4, r0
 8014270:	d155      	bne.n	801431e <_malloc_r+0xf2>
 8014272:	f8d8 4000 	ldr.w	r4, [r8]
 8014276:	4626      	mov	r6, r4
 8014278:	2e00      	cmp	r6, #0
 801427a:	d145      	bne.n	8014308 <_malloc_r+0xdc>
 801427c:	2c00      	cmp	r4, #0
 801427e:	d048      	beq.n	8014312 <_malloc_r+0xe6>
 8014280:	6823      	ldr	r3, [r4, #0]
 8014282:	4631      	mov	r1, r6
 8014284:	4638      	mov	r0, r7
 8014286:	eb04 0903 	add.w	r9, r4, r3
 801428a:	f001 ffb1 	bl	80161f0 <_sbrk_r>
 801428e:	4581      	cmp	r9, r0
 8014290:	d13f      	bne.n	8014312 <_malloc_r+0xe6>
 8014292:	6821      	ldr	r1, [r4, #0]
 8014294:	1a6d      	subs	r5, r5, r1
 8014296:	4629      	mov	r1, r5
 8014298:	4638      	mov	r0, r7
 801429a:	f7ff ffa7 	bl	80141ec <sbrk_aligned>
 801429e:	3001      	adds	r0, #1
 80142a0:	d037      	beq.n	8014312 <_malloc_r+0xe6>
 80142a2:	6823      	ldr	r3, [r4, #0]
 80142a4:	442b      	add	r3, r5
 80142a6:	6023      	str	r3, [r4, #0]
 80142a8:	f8d8 3000 	ldr.w	r3, [r8]
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d038      	beq.n	8014322 <_malloc_r+0xf6>
 80142b0:	685a      	ldr	r2, [r3, #4]
 80142b2:	42a2      	cmp	r2, r4
 80142b4:	d12b      	bne.n	801430e <_malloc_r+0xe2>
 80142b6:	2200      	movs	r2, #0
 80142b8:	605a      	str	r2, [r3, #4]
 80142ba:	e00f      	b.n	80142dc <_malloc_r+0xb0>
 80142bc:	6822      	ldr	r2, [r4, #0]
 80142be:	1b52      	subs	r2, r2, r5
 80142c0:	d41f      	bmi.n	8014302 <_malloc_r+0xd6>
 80142c2:	2a0b      	cmp	r2, #11
 80142c4:	d917      	bls.n	80142f6 <_malloc_r+0xca>
 80142c6:	1961      	adds	r1, r4, r5
 80142c8:	42a3      	cmp	r3, r4
 80142ca:	6025      	str	r5, [r4, #0]
 80142cc:	bf18      	it	ne
 80142ce:	6059      	strne	r1, [r3, #4]
 80142d0:	6863      	ldr	r3, [r4, #4]
 80142d2:	bf08      	it	eq
 80142d4:	f8c8 1000 	streq.w	r1, [r8]
 80142d8:	5162      	str	r2, [r4, r5]
 80142da:	604b      	str	r3, [r1, #4]
 80142dc:	4638      	mov	r0, r7
 80142de:	f104 060b 	add.w	r6, r4, #11
 80142e2:	f000 f829 	bl	8014338 <__malloc_unlock>
 80142e6:	f026 0607 	bic.w	r6, r6, #7
 80142ea:	1d23      	adds	r3, r4, #4
 80142ec:	1af2      	subs	r2, r6, r3
 80142ee:	d0ae      	beq.n	801424e <_malloc_r+0x22>
 80142f0:	1b9b      	subs	r3, r3, r6
 80142f2:	50a3      	str	r3, [r4, r2]
 80142f4:	e7ab      	b.n	801424e <_malloc_r+0x22>
 80142f6:	42a3      	cmp	r3, r4
 80142f8:	6862      	ldr	r2, [r4, #4]
 80142fa:	d1dd      	bne.n	80142b8 <_malloc_r+0x8c>
 80142fc:	f8c8 2000 	str.w	r2, [r8]
 8014300:	e7ec      	b.n	80142dc <_malloc_r+0xb0>
 8014302:	4623      	mov	r3, r4
 8014304:	6864      	ldr	r4, [r4, #4]
 8014306:	e7ac      	b.n	8014262 <_malloc_r+0x36>
 8014308:	4634      	mov	r4, r6
 801430a:	6876      	ldr	r6, [r6, #4]
 801430c:	e7b4      	b.n	8014278 <_malloc_r+0x4c>
 801430e:	4613      	mov	r3, r2
 8014310:	e7cc      	b.n	80142ac <_malloc_r+0x80>
 8014312:	230c      	movs	r3, #12
 8014314:	603b      	str	r3, [r7, #0]
 8014316:	4638      	mov	r0, r7
 8014318:	f000 f80e 	bl	8014338 <__malloc_unlock>
 801431c:	e797      	b.n	801424e <_malloc_r+0x22>
 801431e:	6025      	str	r5, [r4, #0]
 8014320:	e7dc      	b.n	80142dc <_malloc_r+0xb0>
 8014322:	605b      	str	r3, [r3, #4]
 8014324:	deff      	udf	#255	; 0xff
 8014326:	bf00      	nop
 8014328:	20003bec 	.word	0x20003bec

0801432c <__malloc_lock>:
 801432c:	4801      	ldr	r0, [pc, #4]	; (8014334 <__malloc_lock+0x8>)
 801432e:	f7ff b86e 	b.w	801340e <__retarget_lock_acquire_recursive>
 8014332:	bf00      	nop
 8014334:	20003be8 	.word	0x20003be8

08014338 <__malloc_unlock>:
 8014338:	4801      	ldr	r0, [pc, #4]	; (8014340 <__malloc_unlock+0x8>)
 801433a:	f7ff b869 	b.w	8013410 <__retarget_lock_release_recursive>
 801433e:	bf00      	nop
 8014340:	20003be8 	.word	0x20003be8

08014344 <_Balloc>:
 8014344:	b570      	push	{r4, r5, r6, lr}
 8014346:	69c6      	ldr	r6, [r0, #28]
 8014348:	4604      	mov	r4, r0
 801434a:	460d      	mov	r5, r1
 801434c:	b976      	cbnz	r6, 801436c <_Balloc+0x28>
 801434e:	2010      	movs	r0, #16
 8014350:	f7ff ff44 	bl	80141dc <malloc>
 8014354:	4602      	mov	r2, r0
 8014356:	61e0      	str	r0, [r4, #28]
 8014358:	b920      	cbnz	r0, 8014364 <_Balloc+0x20>
 801435a:	4b18      	ldr	r3, [pc, #96]	; (80143bc <_Balloc+0x78>)
 801435c:	4818      	ldr	r0, [pc, #96]	; (80143c0 <_Balloc+0x7c>)
 801435e:	216b      	movs	r1, #107	; 0x6b
 8014360:	f7fd fe14 	bl	8011f8c <__assert_func>
 8014364:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014368:	6006      	str	r6, [r0, #0]
 801436a:	60c6      	str	r6, [r0, #12]
 801436c:	69e6      	ldr	r6, [r4, #28]
 801436e:	68f3      	ldr	r3, [r6, #12]
 8014370:	b183      	cbz	r3, 8014394 <_Balloc+0x50>
 8014372:	69e3      	ldr	r3, [r4, #28]
 8014374:	68db      	ldr	r3, [r3, #12]
 8014376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801437a:	b9b8      	cbnz	r0, 80143ac <_Balloc+0x68>
 801437c:	2101      	movs	r1, #1
 801437e:	fa01 f605 	lsl.w	r6, r1, r5
 8014382:	1d72      	adds	r2, r6, #5
 8014384:	0092      	lsls	r2, r2, #2
 8014386:	4620      	mov	r0, r4
 8014388:	f001 ff4a 	bl	8016220 <_calloc_r>
 801438c:	b160      	cbz	r0, 80143a8 <_Balloc+0x64>
 801438e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014392:	e00e      	b.n	80143b2 <_Balloc+0x6e>
 8014394:	2221      	movs	r2, #33	; 0x21
 8014396:	2104      	movs	r1, #4
 8014398:	4620      	mov	r0, r4
 801439a:	f001 ff41 	bl	8016220 <_calloc_r>
 801439e:	69e3      	ldr	r3, [r4, #28]
 80143a0:	60f0      	str	r0, [r6, #12]
 80143a2:	68db      	ldr	r3, [r3, #12]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d1e4      	bne.n	8014372 <_Balloc+0x2e>
 80143a8:	2000      	movs	r0, #0
 80143aa:	bd70      	pop	{r4, r5, r6, pc}
 80143ac:	6802      	ldr	r2, [r0, #0]
 80143ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80143b2:	2300      	movs	r3, #0
 80143b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80143b8:	e7f7      	b.n	80143aa <_Balloc+0x66>
 80143ba:	bf00      	nop
 80143bc:	080182b8 	.word	0x080182b8
 80143c0:	0801839f 	.word	0x0801839f

080143c4 <_Bfree>:
 80143c4:	b570      	push	{r4, r5, r6, lr}
 80143c6:	69c6      	ldr	r6, [r0, #28]
 80143c8:	4605      	mov	r5, r0
 80143ca:	460c      	mov	r4, r1
 80143cc:	b976      	cbnz	r6, 80143ec <_Bfree+0x28>
 80143ce:	2010      	movs	r0, #16
 80143d0:	f7ff ff04 	bl	80141dc <malloc>
 80143d4:	4602      	mov	r2, r0
 80143d6:	61e8      	str	r0, [r5, #28]
 80143d8:	b920      	cbnz	r0, 80143e4 <_Bfree+0x20>
 80143da:	4b09      	ldr	r3, [pc, #36]	; (8014400 <_Bfree+0x3c>)
 80143dc:	4809      	ldr	r0, [pc, #36]	; (8014404 <_Bfree+0x40>)
 80143de:	218f      	movs	r1, #143	; 0x8f
 80143e0:	f7fd fdd4 	bl	8011f8c <__assert_func>
 80143e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80143e8:	6006      	str	r6, [r0, #0]
 80143ea:	60c6      	str	r6, [r0, #12]
 80143ec:	b13c      	cbz	r4, 80143fe <_Bfree+0x3a>
 80143ee:	69eb      	ldr	r3, [r5, #28]
 80143f0:	6862      	ldr	r2, [r4, #4]
 80143f2:	68db      	ldr	r3, [r3, #12]
 80143f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80143f8:	6021      	str	r1, [r4, #0]
 80143fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80143fe:	bd70      	pop	{r4, r5, r6, pc}
 8014400:	080182b8 	.word	0x080182b8
 8014404:	0801839f 	.word	0x0801839f

08014408 <__multadd>:
 8014408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801440c:	690d      	ldr	r5, [r1, #16]
 801440e:	4607      	mov	r7, r0
 8014410:	460c      	mov	r4, r1
 8014412:	461e      	mov	r6, r3
 8014414:	f101 0c14 	add.w	ip, r1, #20
 8014418:	2000      	movs	r0, #0
 801441a:	f8dc 3000 	ldr.w	r3, [ip]
 801441e:	b299      	uxth	r1, r3
 8014420:	fb02 6101 	mla	r1, r2, r1, r6
 8014424:	0c1e      	lsrs	r6, r3, #16
 8014426:	0c0b      	lsrs	r3, r1, #16
 8014428:	fb02 3306 	mla	r3, r2, r6, r3
 801442c:	b289      	uxth	r1, r1
 801442e:	3001      	adds	r0, #1
 8014430:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014434:	4285      	cmp	r5, r0
 8014436:	f84c 1b04 	str.w	r1, [ip], #4
 801443a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801443e:	dcec      	bgt.n	801441a <__multadd+0x12>
 8014440:	b30e      	cbz	r6, 8014486 <__multadd+0x7e>
 8014442:	68a3      	ldr	r3, [r4, #8]
 8014444:	42ab      	cmp	r3, r5
 8014446:	dc19      	bgt.n	801447c <__multadd+0x74>
 8014448:	6861      	ldr	r1, [r4, #4]
 801444a:	4638      	mov	r0, r7
 801444c:	3101      	adds	r1, #1
 801444e:	f7ff ff79 	bl	8014344 <_Balloc>
 8014452:	4680      	mov	r8, r0
 8014454:	b928      	cbnz	r0, 8014462 <__multadd+0x5a>
 8014456:	4602      	mov	r2, r0
 8014458:	4b0c      	ldr	r3, [pc, #48]	; (801448c <__multadd+0x84>)
 801445a:	480d      	ldr	r0, [pc, #52]	; (8014490 <__multadd+0x88>)
 801445c:	21ba      	movs	r1, #186	; 0xba
 801445e:	f7fd fd95 	bl	8011f8c <__assert_func>
 8014462:	6922      	ldr	r2, [r4, #16]
 8014464:	3202      	adds	r2, #2
 8014466:	f104 010c 	add.w	r1, r4, #12
 801446a:	0092      	lsls	r2, r2, #2
 801446c:	300c      	adds	r0, #12
 801446e:	f7fe ffd0 	bl	8013412 <memcpy>
 8014472:	4621      	mov	r1, r4
 8014474:	4638      	mov	r0, r7
 8014476:	f7ff ffa5 	bl	80143c4 <_Bfree>
 801447a:	4644      	mov	r4, r8
 801447c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014480:	3501      	adds	r5, #1
 8014482:	615e      	str	r6, [r3, #20]
 8014484:	6125      	str	r5, [r4, #16]
 8014486:	4620      	mov	r0, r4
 8014488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801448c:	0801838e 	.word	0x0801838e
 8014490:	0801839f 	.word	0x0801839f

08014494 <__s2b>:
 8014494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014498:	460c      	mov	r4, r1
 801449a:	4615      	mov	r5, r2
 801449c:	461f      	mov	r7, r3
 801449e:	2209      	movs	r2, #9
 80144a0:	3308      	adds	r3, #8
 80144a2:	4606      	mov	r6, r0
 80144a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80144a8:	2100      	movs	r1, #0
 80144aa:	2201      	movs	r2, #1
 80144ac:	429a      	cmp	r2, r3
 80144ae:	db09      	blt.n	80144c4 <__s2b+0x30>
 80144b0:	4630      	mov	r0, r6
 80144b2:	f7ff ff47 	bl	8014344 <_Balloc>
 80144b6:	b940      	cbnz	r0, 80144ca <__s2b+0x36>
 80144b8:	4602      	mov	r2, r0
 80144ba:	4b19      	ldr	r3, [pc, #100]	; (8014520 <__s2b+0x8c>)
 80144bc:	4819      	ldr	r0, [pc, #100]	; (8014524 <__s2b+0x90>)
 80144be:	21d3      	movs	r1, #211	; 0xd3
 80144c0:	f7fd fd64 	bl	8011f8c <__assert_func>
 80144c4:	0052      	lsls	r2, r2, #1
 80144c6:	3101      	adds	r1, #1
 80144c8:	e7f0      	b.n	80144ac <__s2b+0x18>
 80144ca:	9b08      	ldr	r3, [sp, #32]
 80144cc:	6143      	str	r3, [r0, #20]
 80144ce:	2d09      	cmp	r5, #9
 80144d0:	f04f 0301 	mov.w	r3, #1
 80144d4:	6103      	str	r3, [r0, #16]
 80144d6:	dd16      	ble.n	8014506 <__s2b+0x72>
 80144d8:	f104 0909 	add.w	r9, r4, #9
 80144dc:	46c8      	mov	r8, r9
 80144de:	442c      	add	r4, r5
 80144e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80144e4:	4601      	mov	r1, r0
 80144e6:	3b30      	subs	r3, #48	; 0x30
 80144e8:	220a      	movs	r2, #10
 80144ea:	4630      	mov	r0, r6
 80144ec:	f7ff ff8c 	bl	8014408 <__multadd>
 80144f0:	45a0      	cmp	r8, r4
 80144f2:	d1f5      	bne.n	80144e0 <__s2b+0x4c>
 80144f4:	f1a5 0408 	sub.w	r4, r5, #8
 80144f8:	444c      	add	r4, r9
 80144fa:	1b2d      	subs	r5, r5, r4
 80144fc:	1963      	adds	r3, r4, r5
 80144fe:	42bb      	cmp	r3, r7
 8014500:	db04      	blt.n	801450c <__s2b+0x78>
 8014502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014506:	340a      	adds	r4, #10
 8014508:	2509      	movs	r5, #9
 801450a:	e7f6      	b.n	80144fa <__s2b+0x66>
 801450c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014510:	4601      	mov	r1, r0
 8014512:	3b30      	subs	r3, #48	; 0x30
 8014514:	220a      	movs	r2, #10
 8014516:	4630      	mov	r0, r6
 8014518:	f7ff ff76 	bl	8014408 <__multadd>
 801451c:	e7ee      	b.n	80144fc <__s2b+0x68>
 801451e:	bf00      	nop
 8014520:	0801838e 	.word	0x0801838e
 8014524:	0801839f 	.word	0x0801839f

08014528 <__hi0bits>:
 8014528:	0c03      	lsrs	r3, r0, #16
 801452a:	041b      	lsls	r3, r3, #16
 801452c:	b9d3      	cbnz	r3, 8014564 <__hi0bits+0x3c>
 801452e:	0400      	lsls	r0, r0, #16
 8014530:	2310      	movs	r3, #16
 8014532:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014536:	bf04      	itt	eq
 8014538:	0200      	lsleq	r0, r0, #8
 801453a:	3308      	addeq	r3, #8
 801453c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014540:	bf04      	itt	eq
 8014542:	0100      	lsleq	r0, r0, #4
 8014544:	3304      	addeq	r3, #4
 8014546:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801454a:	bf04      	itt	eq
 801454c:	0080      	lsleq	r0, r0, #2
 801454e:	3302      	addeq	r3, #2
 8014550:	2800      	cmp	r0, #0
 8014552:	db05      	blt.n	8014560 <__hi0bits+0x38>
 8014554:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014558:	f103 0301 	add.w	r3, r3, #1
 801455c:	bf08      	it	eq
 801455e:	2320      	moveq	r3, #32
 8014560:	4618      	mov	r0, r3
 8014562:	4770      	bx	lr
 8014564:	2300      	movs	r3, #0
 8014566:	e7e4      	b.n	8014532 <__hi0bits+0xa>

08014568 <__lo0bits>:
 8014568:	6803      	ldr	r3, [r0, #0]
 801456a:	f013 0207 	ands.w	r2, r3, #7
 801456e:	d00c      	beq.n	801458a <__lo0bits+0x22>
 8014570:	07d9      	lsls	r1, r3, #31
 8014572:	d422      	bmi.n	80145ba <__lo0bits+0x52>
 8014574:	079a      	lsls	r2, r3, #30
 8014576:	bf49      	itett	mi
 8014578:	085b      	lsrmi	r3, r3, #1
 801457a:	089b      	lsrpl	r3, r3, #2
 801457c:	6003      	strmi	r3, [r0, #0]
 801457e:	2201      	movmi	r2, #1
 8014580:	bf5c      	itt	pl
 8014582:	6003      	strpl	r3, [r0, #0]
 8014584:	2202      	movpl	r2, #2
 8014586:	4610      	mov	r0, r2
 8014588:	4770      	bx	lr
 801458a:	b299      	uxth	r1, r3
 801458c:	b909      	cbnz	r1, 8014592 <__lo0bits+0x2a>
 801458e:	0c1b      	lsrs	r3, r3, #16
 8014590:	2210      	movs	r2, #16
 8014592:	b2d9      	uxtb	r1, r3
 8014594:	b909      	cbnz	r1, 801459a <__lo0bits+0x32>
 8014596:	3208      	adds	r2, #8
 8014598:	0a1b      	lsrs	r3, r3, #8
 801459a:	0719      	lsls	r1, r3, #28
 801459c:	bf04      	itt	eq
 801459e:	091b      	lsreq	r3, r3, #4
 80145a0:	3204      	addeq	r2, #4
 80145a2:	0799      	lsls	r1, r3, #30
 80145a4:	bf04      	itt	eq
 80145a6:	089b      	lsreq	r3, r3, #2
 80145a8:	3202      	addeq	r2, #2
 80145aa:	07d9      	lsls	r1, r3, #31
 80145ac:	d403      	bmi.n	80145b6 <__lo0bits+0x4e>
 80145ae:	085b      	lsrs	r3, r3, #1
 80145b0:	f102 0201 	add.w	r2, r2, #1
 80145b4:	d003      	beq.n	80145be <__lo0bits+0x56>
 80145b6:	6003      	str	r3, [r0, #0]
 80145b8:	e7e5      	b.n	8014586 <__lo0bits+0x1e>
 80145ba:	2200      	movs	r2, #0
 80145bc:	e7e3      	b.n	8014586 <__lo0bits+0x1e>
 80145be:	2220      	movs	r2, #32
 80145c0:	e7e1      	b.n	8014586 <__lo0bits+0x1e>
	...

080145c4 <__i2b>:
 80145c4:	b510      	push	{r4, lr}
 80145c6:	460c      	mov	r4, r1
 80145c8:	2101      	movs	r1, #1
 80145ca:	f7ff febb 	bl	8014344 <_Balloc>
 80145ce:	4602      	mov	r2, r0
 80145d0:	b928      	cbnz	r0, 80145de <__i2b+0x1a>
 80145d2:	4b05      	ldr	r3, [pc, #20]	; (80145e8 <__i2b+0x24>)
 80145d4:	4805      	ldr	r0, [pc, #20]	; (80145ec <__i2b+0x28>)
 80145d6:	f240 1145 	movw	r1, #325	; 0x145
 80145da:	f7fd fcd7 	bl	8011f8c <__assert_func>
 80145de:	2301      	movs	r3, #1
 80145e0:	6144      	str	r4, [r0, #20]
 80145e2:	6103      	str	r3, [r0, #16]
 80145e4:	bd10      	pop	{r4, pc}
 80145e6:	bf00      	nop
 80145e8:	0801838e 	.word	0x0801838e
 80145ec:	0801839f 	.word	0x0801839f

080145f0 <__multiply>:
 80145f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145f4:	4691      	mov	r9, r2
 80145f6:	690a      	ldr	r2, [r1, #16]
 80145f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80145fc:	429a      	cmp	r2, r3
 80145fe:	bfb8      	it	lt
 8014600:	460b      	movlt	r3, r1
 8014602:	460c      	mov	r4, r1
 8014604:	bfbc      	itt	lt
 8014606:	464c      	movlt	r4, r9
 8014608:	4699      	movlt	r9, r3
 801460a:	6927      	ldr	r7, [r4, #16]
 801460c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014610:	68a3      	ldr	r3, [r4, #8]
 8014612:	6861      	ldr	r1, [r4, #4]
 8014614:	eb07 060a 	add.w	r6, r7, sl
 8014618:	42b3      	cmp	r3, r6
 801461a:	b085      	sub	sp, #20
 801461c:	bfb8      	it	lt
 801461e:	3101      	addlt	r1, #1
 8014620:	f7ff fe90 	bl	8014344 <_Balloc>
 8014624:	b930      	cbnz	r0, 8014634 <__multiply+0x44>
 8014626:	4602      	mov	r2, r0
 8014628:	4b44      	ldr	r3, [pc, #272]	; (801473c <__multiply+0x14c>)
 801462a:	4845      	ldr	r0, [pc, #276]	; (8014740 <__multiply+0x150>)
 801462c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8014630:	f7fd fcac 	bl	8011f8c <__assert_func>
 8014634:	f100 0514 	add.w	r5, r0, #20
 8014638:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801463c:	462b      	mov	r3, r5
 801463e:	2200      	movs	r2, #0
 8014640:	4543      	cmp	r3, r8
 8014642:	d321      	bcc.n	8014688 <__multiply+0x98>
 8014644:	f104 0314 	add.w	r3, r4, #20
 8014648:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801464c:	f109 0314 	add.w	r3, r9, #20
 8014650:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8014654:	9202      	str	r2, [sp, #8]
 8014656:	1b3a      	subs	r2, r7, r4
 8014658:	3a15      	subs	r2, #21
 801465a:	f022 0203 	bic.w	r2, r2, #3
 801465e:	3204      	adds	r2, #4
 8014660:	f104 0115 	add.w	r1, r4, #21
 8014664:	428f      	cmp	r7, r1
 8014666:	bf38      	it	cc
 8014668:	2204      	movcc	r2, #4
 801466a:	9201      	str	r2, [sp, #4]
 801466c:	9a02      	ldr	r2, [sp, #8]
 801466e:	9303      	str	r3, [sp, #12]
 8014670:	429a      	cmp	r2, r3
 8014672:	d80c      	bhi.n	801468e <__multiply+0x9e>
 8014674:	2e00      	cmp	r6, #0
 8014676:	dd03      	ble.n	8014680 <__multiply+0x90>
 8014678:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801467c:	2b00      	cmp	r3, #0
 801467e:	d05b      	beq.n	8014738 <__multiply+0x148>
 8014680:	6106      	str	r6, [r0, #16]
 8014682:	b005      	add	sp, #20
 8014684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014688:	f843 2b04 	str.w	r2, [r3], #4
 801468c:	e7d8      	b.n	8014640 <__multiply+0x50>
 801468e:	f8b3 a000 	ldrh.w	sl, [r3]
 8014692:	f1ba 0f00 	cmp.w	sl, #0
 8014696:	d024      	beq.n	80146e2 <__multiply+0xf2>
 8014698:	f104 0e14 	add.w	lr, r4, #20
 801469c:	46a9      	mov	r9, r5
 801469e:	f04f 0c00 	mov.w	ip, #0
 80146a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80146a6:	f8d9 1000 	ldr.w	r1, [r9]
 80146aa:	fa1f fb82 	uxth.w	fp, r2
 80146ae:	b289      	uxth	r1, r1
 80146b0:	fb0a 110b 	mla	r1, sl, fp, r1
 80146b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80146b8:	f8d9 2000 	ldr.w	r2, [r9]
 80146bc:	4461      	add	r1, ip
 80146be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80146c2:	fb0a c20b 	mla	r2, sl, fp, ip
 80146c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80146ca:	b289      	uxth	r1, r1
 80146cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80146d0:	4577      	cmp	r7, lr
 80146d2:	f849 1b04 	str.w	r1, [r9], #4
 80146d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80146da:	d8e2      	bhi.n	80146a2 <__multiply+0xb2>
 80146dc:	9a01      	ldr	r2, [sp, #4]
 80146de:	f845 c002 	str.w	ip, [r5, r2]
 80146e2:	9a03      	ldr	r2, [sp, #12]
 80146e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80146e8:	3304      	adds	r3, #4
 80146ea:	f1b9 0f00 	cmp.w	r9, #0
 80146ee:	d021      	beq.n	8014734 <__multiply+0x144>
 80146f0:	6829      	ldr	r1, [r5, #0]
 80146f2:	f104 0c14 	add.w	ip, r4, #20
 80146f6:	46ae      	mov	lr, r5
 80146f8:	f04f 0a00 	mov.w	sl, #0
 80146fc:	f8bc b000 	ldrh.w	fp, [ip]
 8014700:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8014704:	fb09 220b 	mla	r2, r9, fp, r2
 8014708:	4452      	add	r2, sl
 801470a:	b289      	uxth	r1, r1
 801470c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014710:	f84e 1b04 	str.w	r1, [lr], #4
 8014714:	f85c 1b04 	ldr.w	r1, [ip], #4
 8014718:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801471c:	f8be 1000 	ldrh.w	r1, [lr]
 8014720:	fb09 110a 	mla	r1, r9, sl, r1
 8014724:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8014728:	4567      	cmp	r7, ip
 801472a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801472e:	d8e5      	bhi.n	80146fc <__multiply+0x10c>
 8014730:	9a01      	ldr	r2, [sp, #4]
 8014732:	50a9      	str	r1, [r5, r2]
 8014734:	3504      	adds	r5, #4
 8014736:	e799      	b.n	801466c <__multiply+0x7c>
 8014738:	3e01      	subs	r6, #1
 801473a:	e79b      	b.n	8014674 <__multiply+0x84>
 801473c:	0801838e 	.word	0x0801838e
 8014740:	0801839f 	.word	0x0801839f

08014744 <__pow5mult>:
 8014744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014748:	4615      	mov	r5, r2
 801474a:	f012 0203 	ands.w	r2, r2, #3
 801474e:	4606      	mov	r6, r0
 8014750:	460f      	mov	r7, r1
 8014752:	d007      	beq.n	8014764 <__pow5mult+0x20>
 8014754:	4c25      	ldr	r4, [pc, #148]	; (80147ec <__pow5mult+0xa8>)
 8014756:	3a01      	subs	r2, #1
 8014758:	2300      	movs	r3, #0
 801475a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801475e:	f7ff fe53 	bl	8014408 <__multadd>
 8014762:	4607      	mov	r7, r0
 8014764:	10ad      	asrs	r5, r5, #2
 8014766:	d03d      	beq.n	80147e4 <__pow5mult+0xa0>
 8014768:	69f4      	ldr	r4, [r6, #28]
 801476a:	b97c      	cbnz	r4, 801478c <__pow5mult+0x48>
 801476c:	2010      	movs	r0, #16
 801476e:	f7ff fd35 	bl	80141dc <malloc>
 8014772:	4602      	mov	r2, r0
 8014774:	61f0      	str	r0, [r6, #28]
 8014776:	b928      	cbnz	r0, 8014784 <__pow5mult+0x40>
 8014778:	4b1d      	ldr	r3, [pc, #116]	; (80147f0 <__pow5mult+0xac>)
 801477a:	481e      	ldr	r0, [pc, #120]	; (80147f4 <__pow5mult+0xb0>)
 801477c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8014780:	f7fd fc04 	bl	8011f8c <__assert_func>
 8014784:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014788:	6004      	str	r4, [r0, #0]
 801478a:	60c4      	str	r4, [r0, #12]
 801478c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8014790:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014794:	b94c      	cbnz	r4, 80147aa <__pow5mult+0x66>
 8014796:	f240 2171 	movw	r1, #625	; 0x271
 801479a:	4630      	mov	r0, r6
 801479c:	f7ff ff12 	bl	80145c4 <__i2b>
 80147a0:	2300      	movs	r3, #0
 80147a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80147a6:	4604      	mov	r4, r0
 80147a8:	6003      	str	r3, [r0, #0]
 80147aa:	f04f 0900 	mov.w	r9, #0
 80147ae:	07eb      	lsls	r3, r5, #31
 80147b0:	d50a      	bpl.n	80147c8 <__pow5mult+0x84>
 80147b2:	4639      	mov	r1, r7
 80147b4:	4622      	mov	r2, r4
 80147b6:	4630      	mov	r0, r6
 80147b8:	f7ff ff1a 	bl	80145f0 <__multiply>
 80147bc:	4639      	mov	r1, r7
 80147be:	4680      	mov	r8, r0
 80147c0:	4630      	mov	r0, r6
 80147c2:	f7ff fdff 	bl	80143c4 <_Bfree>
 80147c6:	4647      	mov	r7, r8
 80147c8:	106d      	asrs	r5, r5, #1
 80147ca:	d00b      	beq.n	80147e4 <__pow5mult+0xa0>
 80147cc:	6820      	ldr	r0, [r4, #0]
 80147ce:	b938      	cbnz	r0, 80147e0 <__pow5mult+0x9c>
 80147d0:	4622      	mov	r2, r4
 80147d2:	4621      	mov	r1, r4
 80147d4:	4630      	mov	r0, r6
 80147d6:	f7ff ff0b 	bl	80145f0 <__multiply>
 80147da:	6020      	str	r0, [r4, #0]
 80147dc:	f8c0 9000 	str.w	r9, [r0]
 80147e0:	4604      	mov	r4, r0
 80147e2:	e7e4      	b.n	80147ae <__pow5mult+0x6a>
 80147e4:	4638      	mov	r0, r7
 80147e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147ea:	bf00      	nop
 80147ec:	080184e8 	.word	0x080184e8
 80147f0:	080182b8 	.word	0x080182b8
 80147f4:	0801839f 	.word	0x0801839f

080147f8 <__lshift>:
 80147f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147fc:	460c      	mov	r4, r1
 80147fe:	6849      	ldr	r1, [r1, #4]
 8014800:	6923      	ldr	r3, [r4, #16]
 8014802:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014806:	68a3      	ldr	r3, [r4, #8]
 8014808:	4607      	mov	r7, r0
 801480a:	4691      	mov	r9, r2
 801480c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014810:	f108 0601 	add.w	r6, r8, #1
 8014814:	42b3      	cmp	r3, r6
 8014816:	db0b      	blt.n	8014830 <__lshift+0x38>
 8014818:	4638      	mov	r0, r7
 801481a:	f7ff fd93 	bl	8014344 <_Balloc>
 801481e:	4605      	mov	r5, r0
 8014820:	b948      	cbnz	r0, 8014836 <__lshift+0x3e>
 8014822:	4602      	mov	r2, r0
 8014824:	4b28      	ldr	r3, [pc, #160]	; (80148c8 <__lshift+0xd0>)
 8014826:	4829      	ldr	r0, [pc, #164]	; (80148cc <__lshift+0xd4>)
 8014828:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801482c:	f7fd fbae 	bl	8011f8c <__assert_func>
 8014830:	3101      	adds	r1, #1
 8014832:	005b      	lsls	r3, r3, #1
 8014834:	e7ee      	b.n	8014814 <__lshift+0x1c>
 8014836:	2300      	movs	r3, #0
 8014838:	f100 0114 	add.w	r1, r0, #20
 801483c:	f100 0210 	add.w	r2, r0, #16
 8014840:	4618      	mov	r0, r3
 8014842:	4553      	cmp	r3, sl
 8014844:	db33      	blt.n	80148ae <__lshift+0xb6>
 8014846:	6920      	ldr	r0, [r4, #16]
 8014848:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801484c:	f104 0314 	add.w	r3, r4, #20
 8014850:	f019 091f 	ands.w	r9, r9, #31
 8014854:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014858:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801485c:	d02b      	beq.n	80148b6 <__lshift+0xbe>
 801485e:	f1c9 0e20 	rsb	lr, r9, #32
 8014862:	468a      	mov	sl, r1
 8014864:	2200      	movs	r2, #0
 8014866:	6818      	ldr	r0, [r3, #0]
 8014868:	fa00 f009 	lsl.w	r0, r0, r9
 801486c:	4310      	orrs	r0, r2
 801486e:	f84a 0b04 	str.w	r0, [sl], #4
 8014872:	f853 2b04 	ldr.w	r2, [r3], #4
 8014876:	459c      	cmp	ip, r3
 8014878:	fa22 f20e 	lsr.w	r2, r2, lr
 801487c:	d8f3      	bhi.n	8014866 <__lshift+0x6e>
 801487e:	ebac 0304 	sub.w	r3, ip, r4
 8014882:	3b15      	subs	r3, #21
 8014884:	f023 0303 	bic.w	r3, r3, #3
 8014888:	3304      	adds	r3, #4
 801488a:	f104 0015 	add.w	r0, r4, #21
 801488e:	4584      	cmp	ip, r0
 8014890:	bf38      	it	cc
 8014892:	2304      	movcc	r3, #4
 8014894:	50ca      	str	r2, [r1, r3]
 8014896:	b10a      	cbz	r2, 801489c <__lshift+0xa4>
 8014898:	f108 0602 	add.w	r6, r8, #2
 801489c:	3e01      	subs	r6, #1
 801489e:	4638      	mov	r0, r7
 80148a0:	612e      	str	r6, [r5, #16]
 80148a2:	4621      	mov	r1, r4
 80148a4:	f7ff fd8e 	bl	80143c4 <_Bfree>
 80148a8:	4628      	mov	r0, r5
 80148aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80148b2:	3301      	adds	r3, #1
 80148b4:	e7c5      	b.n	8014842 <__lshift+0x4a>
 80148b6:	3904      	subs	r1, #4
 80148b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80148bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80148c0:	459c      	cmp	ip, r3
 80148c2:	d8f9      	bhi.n	80148b8 <__lshift+0xc0>
 80148c4:	e7ea      	b.n	801489c <__lshift+0xa4>
 80148c6:	bf00      	nop
 80148c8:	0801838e 	.word	0x0801838e
 80148cc:	0801839f 	.word	0x0801839f

080148d0 <__mcmp>:
 80148d0:	b530      	push	{r4, r5, lr}
 80148d2:	6902      	ldr	r2, [r0, #16]
 80148d4:	690c      	ldr	r4, [r1, #16]
 80148d6:	1b12      	subs	r2, r2, r4
 80148d8:	d10e      	bne.n	80148f8 <__mcmp+0x28>
 80148da:	f100 0314 	add.w	r3, r0, #20
 80148de:	3114      	adds	r1, #20
 80148e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80148e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80148e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80148ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80148f0:	42a5      	cmp	r5, r4
 80148f2:	d003      	beq.n	80148fc <__mcmp+0x2c>
 80148f4:	d305      	bcc.n	8014902 <__mcmp+0x32>
 80148f6:	2201      	movs	r2, #1
 80148f8:	4610      	mov	r0, r2
 80148fa:	bd30      	pop	{r4, r5, pc}
 80148fc:	4283      	cmp	r3, r0
 80148fe:	d3f3      	bcc.n	80148e8 <__mcmp+0x18>
 8014900:	e7fa      	b.n	80148f8 <__mcmp+0x28>
 8014902:	f04f 32ff 	mov.w	r2, #4294967295
 8014906:	e7f7      	b.n	80148f8 <__mcmp+0x28>

08014908 <__mdiff>:
 8014908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801490c:	460c      	mov	r4, r1
 801490e:	4606      	mov	r6, r0
 8014910:	4611      	mov	r1, r2
 8014912:	4620      	mov	r0, r4
 8014914:	4690      	mov	r8, r2
 8014916:	f7ff ffdb 	bl	80148d0 <__mcmp>
 801491a:	1e05      	subs	r5, r0, #0
 801491c:	d110      	bne.n	8014940 <__mdiff+0x38>
 801491e:	4629      	mov	r1, r5
 8014920:	4630      	mov	r0, r6
 8014922:	f7ff fd0f 	bl	8014344 <_Balloc>
 8014926:	b930      	cbnz	r0, 8014936 <__mdiff+0x2e>
 8014928:	4b3a      	ldr	r3, [pc, #232]	; (8014a14 <__mdiff+0x10c>)
 801492a:	4602      	mov	r2, r0
 801492c:	f240 2137 	movw	r1, #567	; 0x237
 8014930:	4839      	ldr	r0, [pc, #228]	; (8014a18 <__mdiff+0x110>)
 8014932:	f7fd fb2b 	bl	8011f8c <__assert_func>
 8014936:	2301      	movs	r3, #1
 8014938:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801493c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014940:	bfa4      	itt	ge
 8014942:	4643      	movge	r3, r8
 8014944:	46a0      	movge	r8, r4
 8014946:	4630      	mov	r0, r6
 8014948:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801494c:	bfa6      	itte	ge
 801494e:	461c      	movge	r4, r3
 8014950:	2500      	movge	r5, #0
 8014952:	2501      	movlt	r5, #1
 8014954:	f7ff fcf6 	bl	8014344 <_Balloc>
 8014958:	b920      	cbnz	r0, 8014964 <__mdiff+0x5c>
 801495a:	4b2e      	ldr	r3, [pc, #184]	; (8014a14 <__mdiff+0x10c>)
 801495c:	4602      	mov	r2, r0
 801495e:	f240 2145 	movw	r1, #581	; 0x245
 8014962:	e7e5      	b.n	8014930 <__mdiff+0x28>
 8014964:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014968:	6926      	ldr	r6, [r4, #16]
 801496a:	60c5      	str	r5, [r0, #12]
 801496c:	f104 0914 	add.w	r9, r4, #20
 8014970:	f108 0514 	add.w	r5, r8, #20
 8014974:	f100 0e14 	add.w	lr, r0, #20
 8014978:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801497c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8014980:	f108 0210 	add.w	r2, r8, #16
 8014984:	46f2      	mov	sl, lr
 8014986:	2100      	movs	r1, #0
 8014988:	f859 3b04 	ldr.w	r3, [r9], #4
 801498c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014990:	fa11 f88b 	uxtah	r8, r1, fp
 8014994:	b299      	uxth	r1, r3
 8014996:	0c1b      	lsrs	r3, r3, #16
 8014998:	eba8 0801 	sub.w	r8, r8, r1
 801499c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80149a0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80149a4:	fa1f f888 	uxth.w	r8, r8
 80149a8:	1419      	asrs	r1, r3, #16
 80149aa:	454e      	cmp	r6, r9
 80149ac:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80149b0:	f84a 3b04 	str.w	r3, [sl], #4
 80149b4:	d8e8      	bhi.n	8014988 <__mdiff+0x80>
 80149b6:	1b33      	subs	r3, r6, r4
 80149b8:	3b15      	subs	r3, #21
 80149ba:	f023 0303 	bic.w	r3, r3, #3
 80149be:	3304      	adds	r3, #4
 80149c0:	3415      	adds	r4, #21
 80149c2:	42a6      	cmp	r6, r4
 80149c4:	bf38      	it	cc
 80149c6:	2304      	movcc	r3, #4
 80149c8:	441d      	add	r5, r3
 80149ca:	4473      	add	r3, lr
 80149cc:	469e      	mov	lr, r3
 80149ce:	462e      	mov	r6, r5
 80149d0:	4566      	cmp	r6, ip
 80149d2:	d30e      	bcc.n	80149f2 <__mdiff+0xea>
 80149d4:	f10c 0203 	add.w	r2, ip, #3
 80149d8:	1b52      	subs	r2, r2, r5
 80149da:	f022 0203 	bic.w	r2, r2, #3
 80149de:	3d03      	subs	r5, #3
 80149e0:	45ac      	cmp	ip, r5
 80149e2:	bf38      	it	cc
 80149e4:	2200      	movcc	r2, #0
 80149e6:	4413      	add	r3, r2
 80149e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80149ec:	b17a      	cbz	r2, 8014a0e <__mdiff+0x106>
 80149ee:	6107      	str	r7, [r0, #16]
 80149f0:	e7a4      	b.n	801493c <__mdiff+0x34>
 80149f2:	f856 8b04 	ldr.w	r8, [r6], #4
 80149f6:	fa11 f288 	uxtah	r2, r1, r8
 80149fa:	1414      	asrs	r4, r2, #16
 80149fc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8014a00:	b292      	uxth	r2, r2
 8014a02:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014a06:	f84e 2b04 	str.w	r2, [lr], #4
 8014a0a:	1421      	asrs	r1, r4, #16
 8014a0c:	e7e0      	b.n	80149d0 <__mdiff+0xc8>
 8014a0e:	3f01      	subs	r7, #1
 8014a10:	e7ea      	b.n	80149e8 <__mdiff+0xe0>
 8014a12:	bf00      	nop
 8014a14:	0801838e 	.word	0x0801838e
 8014a18:	0801839f 	.word	0x0801839f

08014a1c <__ulp>:
 8014a1c:	b082      	sub	sp, #8
 8014a1e:	ed8d 0b00 	vstr	d0, [sp]
 8014a22:	9a01      	ldr	r2, [sp, #4]
 8014a24:	4b0f      	ldr	r3, [pc, #60]	; (8014a64 <__ulp+0x48>)
 8014a26:	4013      	ands	r3, r2
 8014a28:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	dc08      	bgt.n	8014a42 <__ulp+0x26>
 8014a30:	425b      	negs	r3, r3
 8014a32:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8014a36:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014a3a:	da04      	bge.n	8014a46 <__ulp+0x2a>
 8014a3c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014a40:	4113      	asrs	r3, r2
 8014a42:	2200      	movs	r2, #0
 8014a44:	e008      	b.n	8014a58 <__ulp+0x3c>
 8014a46:	f1a2 0314 	sub.w	r3, r2, #20
 8014a4a:	2b1e      	cmp	r3, #30
 8014a4c:	bfda      	itte	le
 8014a4e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8014a52:	40da      	lsrle	r2, r3
 8014a54:	2201      	movgt	r2, #1
 8014a56:	2300      	movs	r3, #0
 8014a58:	4619      	mov	r1, r3
 8014a5a:	4610      	mov	r0, r2
 8014a5c:	ec41 0b10 	vmov	d0, r0, r1
 8014a60:	b002      	add	sp, #8
 8014a62:	4770      	bx	lr
 8014a64:	7ff00000 	.word	0x7ff00000

08014a68 <__b2d>:
 8014a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a6c:	6906      	ldr	r6, [r0, #16]
 8014a6e:	f100 0814 	add.w	r8, r0, #20
 8014a72:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014a76:	1f37      	subs	r7, r6, #4
 8014a78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014a7c:	4610      	mov	r0, r2
 8014a7e:	f7ff fd53 	bl	8014528 <__hi0bits>
 8014a82:	f1c0 0320 	rsb	r3, r0, #32
 8014a86:	280a      	cmp	r0, #10
 8014a88:	600b      	str	r3, [r1, #0]
 8014a8a:	491b      	ldr	r1, [pc, #108]	; (8014af8 <__b2d+0x90>)
 8014a8c:	dc15      	bgt.n	8014aba <__b2d+0x52>
 8014a8e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014a92:	fa22 f30c 	lsr.w	r3, r2, ip
 8014a96:	45b8      	cmp	r8, r7
 8014a98:	ea43 0501 	orr.w	r5, r3, r1
 8014a9c:	bf34      	ite	cc
 8014a9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014aa2:	2300      	movcs	r3, #0
 8014aa4:	3015      	adds	r0, #21
 8014aa6:	fa02 f000 	lsl.w	r0, r2, r0
 8014aaa:	fa23 f30c 	lsr.w	r3, r3, ip
 8014aae:	4303      	orrs	r3, r0
 8014ab0:	461c      	mov	r4, r3
 8014ab2:	ec45 4b10 	vmov	d0, r4, r5
 8014ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014aba:	45b8      	cmp	r8, r7
 8014abc:	bf3a      	itte	cc
 8014abe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014ac2:	f1a6 0708 	subcc.w	r7, r6, #8
 8014ac6:	2300      	movcs	r3, #0
 8014ac8:	380b      	subs	r0, #11
 8014aca:	d012      	beq.n	8014af2 <__b2d+0x8a>
 8014acc:	f1c0 0120 	rsb	r1, r0, #32
 8014ad0:	fa23 f401 	lsr.w	r4, r3, r1
 8014ad4:	4082      	lsls	r2, r0
 8014ad6:	4322      	orrs	r2, r4
 8014ad8:	4547      	cmp	r7, r8
 8014ada:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8014ade:	bf8c      	ite	hi
 8014ae0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014ae4:	2200      	movls	r2, #0
 8014ae6:	4083      	lsls	r3, r0
 8014ae8:	40ca      	lsrs	r2, r1
 8014aea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014aee:	4313      	orrs	r3, r2
 8014af0:	e7de      	b.n	8014ab0 <__b2d+0x48>
 8014af2:	ea42 0501 	orr.w	r5, r2, r1
 8014af6:	e7db      	b.n	8014ab0 <__b2d+0x48>
 8014af8:	3ff00000 	.word	0x3ff00000

08014afc <__d2b>:
 8014afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014b00:	460f      	mov	r7, r1
 8014b02:	2101      	movs	r1, #1
 8014b04:	ec59 8b10 	vmov	r8, r9, d0
 8014b08:	4616      	mov	r6, r2
 8014b0a:	f7ff fc1b 	bl	8014344 <_Balloc>
 8014b0e:	4604      	mov	r4, r0
 8014b10:	b930      	cbnz	r0, 8014b20 <__d2b+0x24>
 8014b12:	4602      	mov	r2, r0
 8014b14:	4b24      	ldr	r3, [pc, #144]	; (8014ba8 <__d2b+0xac>)
 8014b16:	4825      	ldr	r0, [pc, #148]	; (8014bac <__d2b+0xb0>)
 8014b18:	f240 310f 	movw	r1, #783	; 0x30f
 8014b1c:	f7fd fa36 	bl	8011f8c <__assert_func>
 8014b20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014b24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014b28:	bb2d      	cbnz	r5, 8014b76 <__d2b+0x7a>
 8014b2a:	9301      	str	r3, [sp, #4]
 8014b2c:	f1b8 0300 	subs.w	r3, r8, #0
 8014b30:	d026      	beq.n	8014b80 <__d2b+0x84>
 8014b32:	4668      	mov	r0, sp
 8014b34:	9300      	str	r3, [sp, #0]
 8014b36:	f7ff fd17 	bl	8014568 <__lo0bits>
 8014b3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014b3e:	b1e8      	cbz	r0, 8014b7c <__d2b+0x80>
 8014b40:	f1c0 0320 	rsb	r3, r0, #32
 8014b44:	fa02 f303 	lsl.w	r3, r2, r3
 8014b48:	430b      	orrs	r3, r1
 8014b4a:	40c2      	lsrs	r2, r0
 8014b4c:	6163      	str	r3, [r4, #20]
 8014b4e:	9201      	str	r2, [sp, #4]
 8014b50:	9b01      	ldr	r3, [sp, #4]
 8014b52:	61a3      	str	r3, [r4, #24]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	bf14      	ite	ne
 8014b58:	2202      	movne	r2, #2
 8014b5a:	2201      	moveq	r2, #1
 8014b5c:	6122      	str	r2, [r4, #16]
 8014b5e:	b1bd      	cbz	r5, 8014b90 <__d2b+0x94>
 8014b60:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014b64:	4405      	add	r5, r0
 8014b66:	603d      	str	r5, [r7, #0]
 8014b68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014b6c:	6030      	str	r0, [r6, #0]
 8014b6e:	4620      	mov	r0, r4
 8014b70:	b003      	add	sp, #12
 8014b72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014b7a:	e7d6      	b.n	8014b2a <__d2b+0x2e>
 8014b7c:	6161      	str	r1, [r4, #20]
 8014b7e:	e7e7      	b.n	8014b50 <__d2b+0x54>
 8014b80:	a801      	add	r0, sp, #4
 8014b82:	f7ff fcf1 	bl	8014568 <__lo0bits>
 8014b86:	9b01      	ldr	r3, [sp, #4]
 8014b88:	6163      	str	r3, [r4, #20]
 8014b8a:	3020      	adds	r0, #32
 8014b8c:	2201      	movs	r2, #1
 8014b8e:	e7e5      	b.n	8014b5c <__d2b+0x60>
 8014b90:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014b94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014b98:	6038      	str	r0, [r7, #0]
 8014b9a:	6918      	ldr	r0, [r3, #16]
 8014b9c:	f7ff fcc4 	bl	8014528 <__hi0bits>
 8014ba0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014ba4:	e7e2      	b.n	8014b6c <__d2b+0x70>
 8014ba6:	bf00      	nop
 8014ba8:	0801838e 	.word	0x0801838e
 8014bac:	0801839f 	.word	0x0801839f

08014bb0 <__ratio>:
 8014bb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bb4:	4688      	mov	r8, r1
 8014bb6:	4669      	mov	r1, sp
 8014bb8:	4681      	mov	r9, r0
 8014bba:	f7ff ff55 	bl	8014a68 <__b2d>
 8014bbe:	a901      	add	r1, sp, #4
 8014bc0:	4640      	mov	r0, r8
 8014bc2:	ec55 4b10 	vmov	r4, r5, d0
 8014bc6:	f7ff ff4f 	bl	8014a68 <__b2d>
 8014bca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014bce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8014bd2:	eba3 0c02 	sub.w	ip, r3, r2
 8014bd6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014bda:	1a9b      	subs	r3, r3, r2
 8014bdc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8014be0:	ec51 0b10 	vmov	r0, r1, d0
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	bfd6      	itet	le
 8014be8:	460a      	movle	r2, r1
 8014bea:	462a      	movgt	r2, r5
 8014bec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014bf0:	468b      	mov	fp, r1
 8014bf2:	462f      	mov	r7, r5
 8014bf4:	bfd4      	ite	le
 8014bf6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8014bfa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014bfe:	4620      	mov	r0, r4
 8014c00:	ee10 2a10 	vmov	r2, s0
 8014c04:	465b      	mov	r3, fp
 8014c06:	4639      	mov	r1, r7
 8014c08:	f7eb fe20 	bl	800084c <__aeabi_ddiv>
 8014c0c:	ec41 0b10 	vmov	d0, r0, r1
 8014c10:	b003      	add	sp, #12
 8014c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014c16 <__copybits>:
 8014c16:	3901      	subs	r1, #1
 8014c18:	b570      	push	{r4, r5, r6, lr}
 8014c1a:	1149      	asrs	r1, r1, #5
 8014c1c:	6914      	ldr	r4, [r2, #16]
 8014c1e:	3101      	adds	r1, #1
 8014c20:	f102 0314 	add.w	r3, r2, #20
 8014c24:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014c28:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014c2c:	1f05      	subs	r5, r0, #4
 8014c2e:	42a3      	cmp	r3, r4
 8014c30:	d30c      	bcc.n	8014c4c <__copybits+0x36>
 8014c32:	1aa3      	subs	r3, r4, r2
 8014c34:	3b11      	subs	r3, #17
 8014c36:	f023 0303 	bic.w	r3, r3, #3
 8014c3a:	3211      	adds	r2, #17
 8014c3c:	42a2      	cmp	r2, r4
 8014c3e:	bf88      	it	hi
 8014c40:	2300      	movhi	r3, #0
 8014c42:	4418      	add	r0, r3
 8014c44:	2300      	movs	r3, #0
 8014c46:	4288      	cmp	r0, r1
 8014c48:	d305      	bcc.n	8014c56 <__copybits+0x40>
 8014c4a:	bd70      	pop	{r4, r5, r6, pc}
 8014c4c:	f853 6b04 	ldr.w	r6, [r3], #4
 8014c50:	f845 6f04 	str.w	r6, [r5, #4]!
 8014c54:	e7eb      	b.n	8014c2e <__copybits+0x18>
 8014c56:	f840 3b04 	str.w	r3, [r0], #4
 8014c5a:	e7f4      	b.n	8014c46 <__copybits+0x30>

08014c5c <__any_on>:
 8014c5c:	f100 0214 	add.w	r2, r0, #20
 8014c60:	6900      	ldr	r0, [r0, #16]
 8014c62:	114b      	asrs	r3, r1, #5
 8014c64:	4298      	cmp	r0, r3
 8014c66:	b510      	push	{r4, lr}
 8014c68:	db11      	blt.n	8014c8e <__any_on+0x32>
 8014c6a:	dd0a      	ble.n	8014c82 <__any_on+0x26>
 8014c6c:	f011 011f 	ands.w	r1, r1, #31
 8014c70:	d007      	beq.n	8014c82 <__any_on+0x26>
 8014c72:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014c76:	fa24 f001 	lsr.w	r0, r4, r1
 8014c7a:	fa00 f101 	lsl.w	r1, r0, r1
 8014c7e:	428c      	cmp	r4, r1
 8014c80:	d10b      	bne.n	8014c9a <__any_on+0x3e>
 8014c82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014c86:	4293      	cmp	r3, r2
 8014c88:	d803      	bhi.n	8014c92 <__any_on+0x36>
 8014c8a:	2000      	movs	r0, #0
 8014c8c:	bd10      	pop	{r4, pc}
 8014c8e:	4603      	mov	r3, r0
 8014c90:	e7f7      	b.n	8014c82 <__any_on+0x26>
 8014c92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014c96:	2900      	cmp	r1, #0
 8014c98:	d0f5      	beq.n	8014c86 <__any_on+0x2a>
 8014c9a:	2001      	movs	r0, #1
 8014c9c:	e7f6      	b.n	8014c8c <__any_on+0x30>

08014c9e <sulp>:
 8014c9e:	b570      	push	{r4, r5, r6, lr}
 8014ca0:	4604      	mov	r4, r0
 8014ca2:	460d      	mov	r5, r1
 8014ca4:	ec45 4b10 	vmov	d0, r4, r5
 8014ca8:	4616      	mov	r6, r2
 8014caa:	f7ff feb7 	bl	8014a1c <__ulp>
 8014cae:	ec51 0b10 	vmov	r0, r1, d0
 8014cb2:	b17e      	cbz	r6, 8014cd4 <sulp+0x36>
 8014cb4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014cb8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	dd09      	ble.n	8014cd4 <sulp+0x36>
 8014cc0:	051b      	lsls	r3, r3, #20
 8014cc2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014cc6:	2400      	movs	r4, #0
 8014cc8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014ccc:	4622      	mov	r2, r4
 8014cce:	462b      	mov	r3, r5
 8014cd0:	f7eb fc92 	bl	80005f8 <__aeabi_dmul>
 8014cd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08014cd8 <_strtod_l>:
 8014cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cdc:	ed2d 8b02 	vpush	{d8}
 8014ce0:	b09b      	sub	sp, #108	; 0x6c
 8014ce2:	4604      	mov	r4, r0
 8014ce4:	9213      	str	r2, [sp, #76]	; 0x4c
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	9216      	str	r2, [sp, #88]	; 0x58
 8014cea:	460d      	mov	r5, r1
 8014cec:	f04f 0800 	mov.w	r8, #0
 8014cf0:	f04f 0900 	mov.w	r9, #0
 8014cf4:	460a      	mov	r2, r1
 8014cf6:	9215      	str	r2, [sp, #84]	; 0x54
 8014cf8:	7811      	ldrb	r1, [r2, #0]
 8014cfa:	292b      	cmp	r1, #43	; 0x2b
 8014cfc:	d04c      	beq.n	8014d98 <_strtod_l+0xc0>
 8014cfe:	d83a      	bhi.n	8014d76 <_strtod_l+0x9e>
 8014d00:	290d      	cmp	r1, #13
 8014d02:	d834      	bhi.n	8014d6e <_strtod_l+0x96>
 8014d04:	2908      	cmp	r1, #8
 8014d06:	d834      	bhi.n	8014d72 <_strtod_l+0x9a>
 8014d08:	2900      	cmp	r1, #0
 8014d0a:	d03d      	beq.n	8014d88 <_strtod_l+0xb0>
 8014d0c:	2200      	movs	r2, #0
 8014d0e:	920a      	str	r2, [sp, #40]	; 0x28
 8014d10:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8014d12:	7832      	ldrb	r2, [r6, #0]
 8014d14:	2a30      	cmp	r2, #48	; 0x30
 8014d16:	f040 80b4 	bne.w	8014e82 <_strtod_l+0x1aa>
 8014d1a:	7872      	ldrb	r2, [r6, #1]
 8014d1c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8014d20:	2a58      	cmp	r2, #88	; 0x58
 8014d22:	d170      	bne.n	8014e06 <_strtod_l+0x12e>
 8014d24:	9302      	str	r3, [sp, #8]
 8014d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d28:	9301      	str	r3, [sp, #4]
 8014d2a:	ab16      	add	r3, sp, #88	; 0x58
 8014d2c:	9300      	str	r3, [sp, #0]
 8014d2e:	4a8e      	ldr	r2, [pc, #568]	; (8014f68 <_strtod_l+0x290>)
 8014d30:	ab17      	add	r3, sp, #92	; 0x5c
 8014d32:	a915      	add	r1, sp, #84	; 0x54
 8014d34:	4620      	mov	r0, r4
 8014d36:	f001 faf1 	bl	801631c <__gethex>
 8014d3a:	f010 070f 	ands.w	r7, r0, #15
 8014d3e:	4605      	mov	r5, r0
 8014d40:	d005      	beq.n	8014d4e <_strtod_l+0x76>
 8014d42:	2f06      	cmp	r7, #6
 8014d44:	d12a      	bne.n	8014d9c <_strtod_l+0xc4>
 8014d46:	3601      	adds	r6, #1
 8014d48:	2300      	movs	r3, #0
 8014d4a:	9615      	str	r6, [sp, #84]	; 0x54
 8014d4c:	930a      	str	r3, [sp, #40]	; 0x28
 8014d4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	f040 857f 	bne.w	8015854 <_strtod_l+0xb7c>
 8014d56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d58:	b1db      	cbz	r3, 8014d92 <_strtod_l+0xba>
 8014d5a:	4642      	mov	r2, r8
 8014d5c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014d60:	ec43 2b10 	vmov	d0, r2, r3
 8014d64:	b01b      	add	sp, #108	; 0x6c
 8014d66:	ecbd 8b02 	vpop	{d8}
 8014d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d6e:	2920      	cmp	r1, #32
 8014d70:	d1cc      	bne.n	8014d0c <_strtod_l+0x34>
 8014d72:	3201      	adds	r2, #1
 8014d74:	e7bf      	b.n	8014cf6 <_strtod_l+0x1e>
 8014d76:	292d      	cmp	r1, #45	; 0x2d
 8014d78:	d1c8      	bne.n	8014d0c <_strtod_l+0x34>
 8014d7a:	2101      	movs	r1, #1
 8014d7c:	910a      	str	r1, [sp, #40]	; 0x28
 8014d7e:	1c51      	adds	r1, r2, #1
 8014d80:	9115      	str	r1, [sp, #84]	; 0x54
 8014d82:	7852      	ldrb	r2, [r2, #1]
 8014d84:	2a00      	cmp	r2, #0
 8014d86:	d1c3      	bne.n	8014d10 <_strtod_l+0x38>
 8014d88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014d8a:	9515      	str	r5, [sp, #84]	; 0x54
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	f040 855f 	bne.w	8015850 <_strtod_l+0xb78>
 8014d92:	4642      	mov	r2, r8
 8014d94:	464b      	mov	r3, r9
 8014d96:	e7e3      	b.n	8014d60 <_strtod_l+0x88>
 8014d98:	2100      	movs	r1, #0
 8014d9a:	e7ef      	b.n	8014d7c <_strtod_l+0xa4>
 8014d9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014d9e:	b13a      	cbz	r2, 8014db0 <_strtod_l+0xd8>
 8014da0:	2135      	movs	r1, #53	; 0x35
 8014da2:	a818      	add	r0, sp, #96	; 0x60
 8014da4:	f7ff ff37 	bl	8014c16 <__copybits>
 8014da8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014daa:	4620      	mov	r0, r4
 8014dac:	f7ff fb0a 	bl	80143c4 <_Bfree>
 8014db0:	3f01      	subs	r7, #1
 8014db2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014db4:	2f04      	cmp	r7, #4
 8014db6:	d806      	bhi.n	8014dc6 <_strtod_l+0xee>
 8014db8:	e8df f007 	tbb	[pc, r7]
 8014dbc:	201d0314 	.word	0x201d0314
 8014dc0:	14          	.byte	0x14
 8014dc1:	00          	.byte	0x00
 8014dc2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8014dc6:	05e9      	lsls	r1, r5, #23
 8014dc8:	bf48      	it	mi
 8014dca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8014dce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014dd2:	0d1b      	lsrs	r3, r3, #20
 8014dd4:	051b      	lsls	r3, r3, #20
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d1b9      	bne.n	8014d4e <_strtod_l+0x76>
 8014dda:	f7fe faed 	bl	80133b8 <__errno>
 8014dde:	2322      	movs	r3, #34	; 0x22
 8014de0:	6003      	str	r3, [r0, #0]
 8014de2:	e7b4      	b.n	8014d4e <_strtod_l+0x76>
 8014de4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8014de8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014dec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014df0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8014df4:	e7e7      	b.n	8014dc6 <_strtod_l+0xee>
 8014df6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014f70 <_strtod_l+0x298>
 8014dfa:	e7e4      	b.n	8014dc6 <_strtod_l+0xee>
 8014dfc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8014e00:	f04f 38ff 	mov.w	r8, #4294967295
 8014e04:	e7df      	b.n	8014dc6 <_strtod_l+0xee>
 8014e06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e08:	1c5a      	adds	r2, r3, #1
 8014e0a:	9215      	str	r2, [sp, #84]	; 0x54
 8014e0c:	785b      	ldrb	r3, [r3, #1]
 8014e0e:	2b30      	cmp	r3, #48	; 0x30
 8014e10:	d0f9      	beq.n	8014e06 <_strtod_l+0x12e>
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d09b      	beq.n	8014d4e <_strtod_l+0x76>
 8014e16:	2301      	movs	r3, #1
 8014e18:	f04f 0a00 	mov.w	sl, #0
 8014e1c:	9304      	str	r3, [sp, #16]
 8014e1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e20:	930b      	str	r3, [sp, #44]	; 0x2c
 8014e22:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014e26:	46d3      	mov	fp, sl
 8014e28:	220a      	movs	r2, #10
 8014e2a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8014e2c:	7806      	ldrb	r6, [r0, #0]
 8014e2e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8014e32:	b2d9      	uxtb	r1, r3
 8014e34:	2909      	cmp	r1, #9
 8014e36:	d926      	bls.n	8014e86 <_strtod_l+0x1ae>
 8014e38:	494c      	ldr	r1, [pc, #304]	; (8014f6c <_strtod_l+0x294>)
 8014e3a:	2201      	movs	r2, #1
 8014e3c:	f7fe f9da 	bl	80131f4 <strncmp>
 8014e40:	2800      	cmp	r0, #0
 8014e42:	d030      	beq.n	8014ea6 <_strtod_l+0x1ce>
 8014e44:	2000      	movs	r0, #0
 8014e46:	4632      	mov	r2, r6
 8014e48:	9005      	str	r0, [sp, #20]
 8014e4a:	465e      	mov	r6, fp
 8014e4c:	4603      	mov	r3, r0
 8014e4e:	2a65      	cmp	r2, #101	; 0x65
 8014e50:	d001      	beq.n	8014e56 <_strtod_l+0x17e>
 8014e52:	2a45      	cmp	r2, #69	; 0x45
 8014e54:	d113      	bne.n	8014e7e <_strtod_l+0x1a6>
 8014e56:	b91e      	cbnz	r6, 8014e60 <_strtod_l+0x188>
 8014e58:	9a04      	ldr	r2, [sp, #16]
 8014e5a:	4302      	orrs	r2, r0
 8014e5c:	d094      	beq.n	8014d88 <_strtod_l+0xb0>
 8014e5e:	2600      	movs	r6, #0
 8014e60:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8014e62:	1c6a      	adds	r2, r5, #1
 8014e64:	9215      	str	r2, [sp, #84]	; 0x54
 8014e66:	786a      	ldrb	r2, [r5, #1]
 8014e68:	2a2b      	cmp	r2, #43	; 0x2b
 8014e6a:	d074      	beq.n	8014f56 <_strtod_l+0x27e>
 8014e6c:	2a2d      	cmp	r2, #45	; 0x2d
 8014e6e:	d078      	beq.n	8014f62 <_strtod_l+0x28a>
 8014e70:	f04f 0c00 	mov.w	ip, #0
 8014e74:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014e78:	2909      	cmp	r1, #9
 8014e7a:	d97f      	bls.n	8014f7c <_strtod_l+0x2a4>
 8014e7c:	9515      	str	r5, [sp, #84]	; 0x54
 8014e7e:	2700      	movs	r7, #0
 8014e80:	e09e      	b.n	8014fc0 <_strtod_l+0x2e8>
 8014e82:	2300      	movs	r3, #0
 8014e84:	e7c8      	b.n	8014e18 <_strtod_l+0x140>
 8014e86:	f1bb 0f08 	cmp.w	fp, #8
 8014e8a:	bfd8      	it	le
 8014e8c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8014e8e:	f100 0001 	add.w	r0, r0, #1
 8014e92:	bfda      	itte	le
 8014e94:	fb02 3301 	mlale	r3, r2, r1, r3
 8014e98:	9309      	strle	r3, [sp, #36]	; 0x24
 8014e9a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8014e9e:	f10b 0b01 	add.w	fp, fp, #1
 8014ea2:	9015      	str	r0, [sp, #84]	; 0x54
 8014ea4:	e7c1      	b.n	8014e2a <_strtod_l+0x152>
 8014ea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ea8:	1c5a      	adds	r2, r3, #1
 8014eaa:	9215      	str	r2, [sp, #84]	; 0x54
 8014eac:	785a      	ldrb	r2, [r3, #1]
 8014eae:	f1bb 0f00 	cmp.w	fp, #0
 8014eb2:	d037      	beq.n	8014f24 <_strtod_l+0x24c>
 8014eb4:	9005      	str	r0, [sp, #20]
 8014eb6:	465e      	mov	r6, fp
 8014eb8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8014ebc:	2b09      	cmp	r3, #9
 8014ebe:	d912      	bls.n	8014ee6 <_strtod_l+0x20e>
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	e7c4      	b.n	8014e4e <_strtod_l+0x176>
 8014ec4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ec6:	1c5a      	adds	r2, r3, #1
 8014ec8:	9215      	str	r2, [sp, #84]	; 0x54
 8014eca:	785a      	ldrb	r2, [r3, #1]
 8014ecc:	3001      	adds	r0, #1
 8014ece:	2a30      	cmp	r2, #48	; 0x30
 8014ed0:	d0f8      	beq.n	8014ec4 <_strtod_l+0x1ec>
 8014ed2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8014ed6:	2b08      	cmp	r3, #8
 8014ed8:	f200 84c1 	bhi.w	801585e <_strtod_l+0xb86>
 8014edc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ede:	9005      	str	r0, [sp, #20]
 8014ee0:	2000      	movs	r0, #0
 8014ee2:	930b      	str	r3, [sp, #44]	; 0x2c
 8014ee4:	4606      	mov	r6, r0
 8014ee6:	3a30      	subs	r2, #48	; 0x30
 8014ee8:	f100 0301 	add.w	r3, r0, #1
 8014eec:	d014      	beq.n	8014f18 <_strtod_l+0x240>
 8014eee:	9905      	ldr	r1, [sp, #20]
 8014ef0:	4419      	add	r1, r3
 8014ef2:	9105      	str	r1, [sp, #20]
 8014ef4:	4633      	mov	r3, r6
 8014ef6:	eb00 0c06 	add.w	ip, r0, r6
 8014efa:	210a      	movs	r1, #10
 8014efc:	4563      	cmp	r3, ip
 8014efe:	d113      	bne.n	8014f28 <_strtod_l+0x250>
 8014f00:	1833      	adds	r3, r6, r0
 8014f02:	2b08      	cmp	r3, #8
 8014f04:	f106 0601 	add.w	r6, r6, #1
 8014f08:	4406      	add	r6, r0
 8014f0a:	dc1a      	bgt.n	8014f42 <_strtod_l+0x26a>
 8014f0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014f0e:	230a      	movs	r3, #10
 8014f10:	fb03 2301 	mla	r3, r3, r1, r2
 8014f14:	9309      	str	r3, [sp, #36]	; 0x24
 8014f16:	2300      	movs	r3, #0
 8014f18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014f1a:	1c51      	adds	r1, r2, #1
 8014f1c:	9115      	str	r1, [sp, #84]	; 0x54
 8014f1e:	7852      	ldrb	r2, [r2, #1]
 8014f20:	4618      	mov	r0, r3
 8014f22:	e7c9      	b.n	8014eb8 <_strtod_l+0x1e0>
 8014f24:	4658      	mov	r0, fp
 8014f26:	e7d2      	b.n	8014ece <_strtod_l+0x1f6>
 8014f28:	2b08      	cmp	r3, #8
 8014f2a:	f103 0301 	add.w	r3, r3, #1
 8014f2e:	dc03      	bgt.n	8014f38 <_strtod_l+0x260>
 8014f30:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014f32:	434f      	muls	r7, r1
 8014f34:	9709      	str	r7, [sp, #36]	; 0x24
 8014f36:	e7e1      	b.n	8014efc <_strtod_l+0x224>
 8014f38:	2b10      	cmp	r3, #16
 8014f3a:	bfd8      	it	le
 8014f3c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8014f40:	e7dc      	b.n	8014efc <_strtod_l+0x224>
 8014f42:	2e10      	cmp	r6, #16
 8014f44:	bfdc      	itt	le
 8014f46:	230a      	movle	r3, #10
 8014f48:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8014f4c:	e7e3      	b.n	8014f16 <_strtod_l+0x23e>
 8014f4e:	2300      	movs	r3, #0
 8014f50:	9305      	str	r3, [sp, #20]
 8014f52:	2301      	movs	r3, #1
 8014f54:	e780      	b.n	8014e58 <_strtod_l+0x180>
 8014f56:	f04f 0c00 	mov.w	ip, #0
 8014f5a:	1caa      	adds	r2, r5, #2
 8014f5c:	9215      	str	r2, [sp, #84]	; 0x54
 8014f5e:	78aa      	ldrb	r2, [r5, #2]
 8014f60:	e788      	b.n	8014e74 <_strtod_l+0x19c>
 8014f62:	f04f 0c01 	mov.w	ip, #1
 8014f66:	e7f8      	b.n	8014f5a <_strtod_l+0x282>
 8014f68:	080184f8 	.word	0x080184f8
 8014f6c:	080184f4 	.word	0x080184f4
 8014f70:	7ff00000 	.word	0x7ff00000
 8014f74:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014f76:	1c51      	adds	r1, r2, #1
 8014f78:	9115      	str	r1, [sp, #84]	; 0x54
 8014f7a:	7852      	ldrb	r2, [r2, #1]
 8014f7c:	2a30      	cmp	r2, #48	; 0x30
 8014f7e:	d0f9      	beq.n	8014f74 <_strtod_l+0x29c>
 8014f80:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8014f84:	2908      	cmp	r1, #8
 8014f86:	f63f af7a 	bhi.w	8014e7e <_strtod_l+0x1a6>
 8014f8a:	3a30      	subs	r2, #48	; 0x30
 8014f8c:	9208      	str	r2, [sp, #32]
 8014f8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014f90:	920c      	str	r2, [sp, #48]	; 0x30
 8014f92:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014f94:	1c57      	adds	r7, r2, #1
 8014f96:	9715      	str	r7, [sp, #84]	; 0x54
 8014f98:	7852      	ldrb	r2, [r2, #1]
 8014f9a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8014f9e:	f1be 0f09 	cmp.w	lr, #9
 8014fa2:	d938      	bls.n	8015016 <_strtod_l+0x33e>
 8014fa4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014fa6:	1a7f      	subs	r7, r7, r1
 8014fa8:	2f08      	cmp	r7, #8
 8014faa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014fae:	dc03      	bgt.n	8014fb8 <_strtod_l+0x2e0>
 8014fb0:	9908      	ldr	r1, [sp, #32]
 8014fb2:	428f      	cmp	r7, r1
 8014fb4:	bfa8      	it	ge
 8014fb6:	460f      	movge	r7, r1
 8014fb8:	f1bc 0f00 	cmp.w	ip, #0
 8014fbc:	d000      	beq.n	8014fc0 <_strtod_l+0x2e8>
 8014fbe:	427f      	negs	r7, r7
 8014fc0:	2e00      	cmp	r6, #0
 8014fc2:	d14f      	bne.n	8015064 <_strtod_l+0x38c>
 8014fc4:	9904      	ldr	r1, [sp, #16]
 8014fc6:	4301      	orrs	r1, r0
 8014fc8:	f47f aec1 	bne.w	8014d4e <_strtod_l+0x76>
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	f47f aedb 	bne.w	8014d88 <_strtod_l+0xb0>
 8014fd2:	2a69      	cmp	r2, #105	; 0x69
 8014fd4:	d029      	beq.n	801502a <_strtod_l+0x352>
 8014fd6:	dc26      	bgt.n	8015026 <_strtod_l+0x34e>
 8014fd8:	2a49      	cmp	r2, #73	; 0x49
 8014fda:	d026      	beq.n	801502a <_strtod_l+0x352>
 8014fdc:	2a4e      	cmp	r2, #78	; 0x4e
 8014fde:	f47f aed3 	bne.w	8014d88 <_strtod_l+0xb0>
 8014fe2:	499b      	ldr	r1, [pc, #620]	; (8015250 <_strtod_l+0x578>)
 8014fe4:	a815      	add	r0, sp, #84	; 0x54
 8014fe6:	f001 fbd9 	bl	801679c <__match>
 8014fea:	2800      	cmp	r0, #0
 8014fec:	f43f aecc 	beq.w	8014d88 <_strtod_l+0xb0>
 8014ff0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ff2:	781b      	ldrb	r3, [r3, #0]
 8014ff4:	2b28      	cmp	r3, #40	; 0x28
 8014ff6:	d12f      	bne.n	8015058 <_strtod_l+0x380>
 8014ff8:	4996      	ldr	r1, [pc, #600]	; (8015254 <_strtod_l+0x57c>)
 8014ffa:	aa18      	add	r2, sp, #96	; 0x60
 8014ffc:	a815      	add	r0, sp, #84	; 0x54
 8014ffe:	f001 fbe1 	bl	80167c4 <__hexnan>
 8015002:	2805      	cmp	r0, #5
 8015004:	d128      	bne.n	8015058 <_strtod_l+0x380>
 8015006:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015008:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801500c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8015010:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8015014:	e69b      	b.n	8014d4e <_strtod_l+0x76>
 8015016:	9f08      	ldr	r7, [sp, #32]
 8015018:	210a      	movs	r1, #10
 801501a:	fb01 2107 	mla	r1, r1, r7, r2
 801501e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8015022:	9208      	str	r2, [sp, #32]
 8015024:	e7b5      	b.n	8014f92 <_strtod_l+0x2ba>
 8015026:	2a6e      	cmp	r2, #110	; 0x6e
 8015028:	e7d9      	b.n	8014fde <_strtod_l+0x306>
 801502a:	498b      	ldr	r1, [pc, #556]	; (8015258 <_strtod_l+0x580>)
 801502c:	a815      	add	r0, sp, #84	; 0x54
 801502e:	f001 fbb5 	bl	801679c <__match>
 8015032:	2800      	cmp	r0, #0
 8015034:	f43f aea8 	beq.w	8014d88 <_strtod_l+0xb0>
 8015038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801503a:	4988      	ldr	r1, [pc, #544]	; (801525c <_strtod_l+0x584>)
 801503c:	3b01      	subs	r3, #1
 801503e:	a815      	add	r0, sp, #84	; 0x54
 8015040:	9315      	str	r3, [sp, #84]	; 0x54
 8015042:	f001 fbab 	bl	801679c <__match>
 8015046:	b910      	cbnz	r0, 801504e <_strtod_l+0x376>
 8015048:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801504a:	3301      	adds	r3, #1
 801504c:	9315      	str	r3, [sp, #84]	; 0x54
 801504e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801526c <_strtod_l+0x594>
 8015052:	f04f 0800 	mov.w	r8, #0
 8015056:	e67a      	b.n	8014d4e <_strtod_l+0x76>
 8015058:	4881      	ldr	r0, [pc, #516]	; (8015260 <_strtod_l+0x588>)
 801505a:	f001 f8d9 	bl	8016210 <nan>
 801505e:	ec59 8b10 	vmov	r8, r9, d0
 8015062:	e674      	b.n	8014d4e <_strtod_l+0x76>
 8015064:	9b05      	ldr	r3, [sp, #20]
 8015066:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015068:	1afb      	subs	r3, r7, r3
 801506a:	f1bb 0f00 	cmp.w	fp, #0
 801506e:	bf08      	it	eq
 8015070:	46b3      	moveq	fp, r6
 8015072:	2e10      	cmp	r6, #16
 8015074:	9308      	str	r3, [sp, #32]
 8015076:	4635      	mov	r5, r6
 8015078:	bfa8      	it	ge
 801507a:	2510      	movge	r5, #16
 801507c:	f7eb fa42 	bl	8000504 <__aeabi_ui2d>
 8015080:	2e09      	cmp	r6, #9
 8015082:	4680      	mov	r8, r0
 8015084:	4689      	mov	r9, r1
 8015086:	dd13      	ble.n	80150b0 <_strtod_l+0x3d8>
 8015088:	4b76      	ldr	r3, [pc, #472]	; (8015264 <_strtod_l+0x58c>)
 801508a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801508e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015092:	f7eb fab1 	bl	80005f8 <__aeabi_dmul>
 8015096:	4680      	mov	r8, r0
 8015098:	4650      	mov	r0, sl
 801509a:	4689      	mov	r9, r1
 801509c:	f7eb fa32 	bl	8000504 <__aeabi_ui2d>
 80150a0:	4602      	mov	r2, r0
 80150a2:	460b      	mov	r3, r1
 80150a4:	4640      	mov	r0, r8
 80150a6:	4649      	mov	r1, r9
 80150a8:	f7eb f8f0 	bl	800028c <__adddf3>
 80150ac:	4680      	mov	r8, r0
 80150ae:	4689      	mov	r9, r1
 80150b0:	2e0f      	cmp	r6, #15
 80150b2:	dc38      	bgt.n	8015126 <_strtod_l+0x44e>
 80150b4:	9b08      	ldr	r3, [sp, #32]
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	f43f ae49 	beq.w	8014d4e <_strtod_l+0x76>
 80150bc:	dd24      	ble.n	8015108 <_strtod_l+0x430>
 80150be:	2b16      	cmp	r3, #22
 80150c0:	dc0b      	bgt.n	80150da <_strtod_l+0x402>
 80150c2:	4968      	ldr	r1, [pc, #416]	; (8015264 <_strtod_l+0x58c>)
 80150c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80150c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80150cc:	4642      	mov	r2, r8
 80150ce:	464b      	mov	r3, r9
 80150d0:	f7eb fa92 	bl	80005f8 <__aeabi_dmul>
 80150d4:	4680      	mov	r8, r0
 80150d6:	4689      	mov	r9, r1
 80150d8:	e639      	b.n	8014d4e <_strtod_l+0x76>
 80150da:	9a08      	ldr	r2, [sp, #32]
 80150dc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80150e0:	4293      	cmp	r3, r2
 80150e2:	db20      	blt.n	8015126 <_strtod_l+0x44e>
 80150e4:	4c5f      	ldr	r4, [pc, #380]	; (8015264 <_strtod_l+0x58c>)
 80150e6:	f1c6 060f 	rsb	r6, r6, #15
 80150ea:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80150ee:	4642      	mov	r2, r8
 80150f0:	464b      	mov	r3, r9
 80150f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80150f6:	f7eb fa7f 	bl	80005f8 <__aeabi_dmul>
 80150fa:	9b08      	ldr	r3, [sp, #32]
 80150fc:	1b9e      	subs	r6, r3, r6
 80150fe:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8015102:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015106:	e7e3      	b.n	80150d0 <_strtod_l+0x3f8>
 8015108:	9b08      	ldr	r3, [sp, #32]
 801510a:	3316      	adds	r3, #22
 801510c:	db0b      	blt.n	8015126 <_strtod_l+0x44e>
 801510e:	9b05      	ldr	r3, [sp, #20]
 8015110:	1bdf      	subs	r7, r3, r7
 8015112:	4b54      	ldr	r3, [pc, #336]	; (8015264 <_strtod_l+0x58c>)
 8015114:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8015118:	e9d7 2300 	ldrd	r2, r3, [r7]
 801511c:	4640      	mov	r0, r8
 801511e:	4649      	mov	r1, r9
 8015120:	f7eb fb94 	bl	800084c <__aeabi_ddiv>
 8015124:	e7d6      	b.n	80150d4 <_strtod_l+0x3fc>
 8015126:	9b08      	ldr	r3, [sp, #32]
 8015128:	1b75      	subs	r5, r6, r5
 801512a:	441d      	add	r5, r3
 801512c:	2d00      	cmp	r5, #0
 801512e:	dd70      	ble.n	8015212 <_strtod_l+0x53a>
 8015130:	f015 030f 	ands.w	r3, r5, #15
 8015134:	d00a      	beq.n	801514c <_strtod_l+0x474>
 8015136:	494b      	ldr	r1, [pc, #300]	; (8015264 <_strtod_l+0x58c>)
 8015138:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801513c:	4642      	mov	r2, r8
 801513e:	464b      	mov	r3, r9
 8015140:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015144:	f7eb fa58 	bl	80005f8 <__aeabi_dmul>
 8015148:	4680      	mov	r8, r0
 801514a:	4689      	mov	r9, r1
 801514c:	f035 050f 	bics.w	r5, r5, #15
 8015150:	d04d      	beq.n	80151ee <_strtod_l+0x516>
 8015152:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8015156:	dd22      	ble.n	801519e <_strtod_l+0x4c6>
 8015158:	2500      	movs	r5, #0
 801515a:	46ab      	mov	fp, r5
 801515c:	9509      	str	r5, [sp, #36]	; 0x24
 801515e:	9505      	str	r5, [sp, #20]
 8015160:	2322      	movs	r3, #34	; 0x22
 8015162:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801526c <_strtod_l+0x594>
 8015166:	6023      	str	r3, [r4, #0]
 8015168:	f04f 0800 	mov.w	r8, #0
 801516c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801516e:	2b00      	cmp	r3, #0
 8015170:	f43f aded 	beq.w	8014d4e <_strtod_l+0x76>
 8015174:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015176:	4620      	mov	r0, r4
 8015178:	f7ff f924 	bl	80143c4 <_Bfree>
 801517c:	9905      	ldr	r1, [sp, #20]
 801517e:	4620      	mov	r0, r4
 8015180:	f7ff f920 	bl	80143c4 <_Bfree>
 8015184:	4659      	mov	r1, fp
 8015186:	4620      	mov	r0, r4
 8015188:	f7ff f91c 	bl	80143c4 <_Bfree>
 801518c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801518e:	4620      	mov	r0, r4
 8015190:	f7ff f918 	bl	80143c4 <_Bfree>
 8015194:	4629      	mov	r1, r5
 8015196:	4620      	mov	r0, r4
 8015198:	f7ff f914 	bl	80143c4 <_Bfree>
 801519c:	e5d7      	b.n	8014d4e <_strtod_l+0x76>
 801519e:	4b32      	ldr	r3, [pc, #200]	; (8015268 <_strtod_l+0x590>)
 80151a0:	9304      	str	r3, [sp, #16]
 80151a2:	2300      	movs	r3, #0
 80151a4:	112d      	asrs	r5, r5, #4
 80151a6:	4640      	mov	r0, r8
 80151a8:	4649      	mov	r1, r9
 80151aa:	469a      	mov	sl, r3
 80151ac:	2d01      	cmp	r5, #1
 80151ae:	dc21      	bgt.n	80151f4 <_strtod_l+0x51c>
 80151b0:	b10b      	cbz	r3, 80151b6 <_strtod_l+0x4de>
 80151b2:	4680      	mov	r8, r0
 80151b4:	4689      	mov	r9, r1
 80151b6:	492c      	ldr	r1, [pc, #176]	; (8015268 <_strtod_l+0x590>)
 80151b8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80151bc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80151c0:	4642      	mov	r2, r8
 80151c2:	464b      	mov	r3, r9
 80151c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80151c8:	f7eb fa16 	bl	80005f8 <__aeabi_dmul>
 80151cc:	4b27      	ldr	r3, [pc, #156]	; (801526c <_strtod_l+0x594>)
 80151ce:	460a      	mov	r2, r1
 80151d0:	400b      	ands	r3, r1
 80151d2:	4927      	ldr	r1, [pc, #156]	; (8015270 <_strtod_l+0x598>)
 80151d4:	428b      	cmp	r3, r1
 80151d6:	4680      	mov	r8, r0
 80151d8:	d8be      	bhi.n	8015158 <_strtod_l+0x480>
 80151da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80151de:	428b      	cmp	r3, r1
 80151e0:	bf86      	itte	hi
 80151e2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8015274 <_strtod_l+0x59c>
 80151e6:	f04f 38ff 	movhi.w	r8, #4294967295
 80151ea:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80151ee:	2300      	movs	r3, #0
 80151f0:	9304      	str	r3, [sp, #16]
 80151f2:	e07b      	b.n	80152ec <_strtod_l+0x614>
 80151f4:	07ea      	lsls	r2, r5, #31
 80151f6:	d505      	bpl.n	8015204 <_strtod_l+0x52c>
 80151f8:	9b04      	ldr	r3, [sp, #16]
 80151fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151fe:	f7eb f9fb 	bl	80005f8 <__aeabi_dmul>
 8015202:	2301      	movs	r3, #1
 8015204:	9a04      	ldr	r2, [sp, #16]
 8015206:	3208      	adds	r2, #8
 8015208:	f10a 0a01 	add.w	sl, sl, #1
 801520c:	106d      	asrs	r5, r5, #1
 801520e:	9204      	str	r2, [sp, #16]
 8015210:	e7cc      	b.n	80151ac <_strtod_l+0x4d4>
 8015212:	d0ec      	beq.n	80151ee <_strtod_l+0x516>
 8015214:	426d      	negs	r5, r5
 8015216:	f015 020f 	ands.w	r2, r5, #15
 801521a:	d00a      	beq.n	8015232 <_strtod_l+0x55a>
 801521c:	4b11      	ldr	r3, [pc, #68]	; (8015264 <_strtod_l+0x58c>)
 801521e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015222:	4640      	mov	r0, r8
 8015224:	4649      	mov	r1, r9
 8015226:	e9d3 2300 	ldrd	r2, r3, [r3]
 801522a:	f7eb fb0f 	bl	800084c <__aeabi_ddiv>
 801522e:	4680      	mov	r8, r0
 8015230:	4689      	mov	r9, r1
 8015232:	112d      	asrs	r5, r5, #4
 8015234:	d0db      	beq.n	80151ee <_strtod_l+0x516>
 8015236:	2d1f      	cmp	r5, #31
 8015238:	dd1e      	ble.n	8015278 <_strtod_l+0x5a0>
 801523a:	2500      	movs	r5, #0
 801523c:	46ab      	mov	fp, r5
 801523e:	9509      	str	r5, [sp, #36]	; 0x24
 8015240:	9505      	str	r5, [sp, #20]
 8015242:	2322      	movs	r3, #34	; 0x22
 8015244:	f04f 0800 	mov.w	r8, #0
 8015248:	f04f 0900 	mov.w	r9, #0
 801524c:	6023      	str	r3, [r4, #0]
 801524e:	e78d      	b.n	801516c <_strtod_l+0x494>
 8015250:	0801828c 	.word	0x0801828c
 8015254:	0801850c 	.word	0x0801850c
 8015258:	08018284 	.word	0x08018284
 801525c:	0801832c 	.word	0x0801832c
 8015260:	0801827e 	.word	0x0801827e
 8015264:	08018420 	.word	0x08018420
 8015268:	080183f8 	.word	0x080183f8
 801526c:	7ff00000 	.word	0x7ff00000
 8015270:	7ca00000 	.word	0x7ca00000
 8015274:	7fefffff 	.word	0x7fefffff
 8015278:	f015 0310 	ands.w	r3, r5, #16
 801527c:	bf18      	it	ne
 801527e:	236a      	movne	r3, #106	; 0x6a
 8015280:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8015624 <_strtod_l+0x94c>
 8015284:	9304      	str	r3, [sp, #16]
 8015286:	4640      	mov	r0, r8
 8015288:	4649      	mov	r1, r9
 801528a:	2300      	movs	r3, #0
 801528c:	07ea      	lsls	r2, r5, #31
 801528e:	d504      	bpl.n	801529a <_strtod_l+0x5c2>
 8015290:	e9da 2300 	ldrd	r2, r3, [sl]
 8015294:	f7eb f9b0 	bl	80005f8 <__aeabi_dmul>
 8015298:	2301      	movs	r3, #1
 801529a:	106d      	asrs	r5, r5, #1
 801529c:	f10a 0a08 	add.w	sl, sl, #8
 80152a0:	d1f4      	bne.n	801528c <_strtod_l+0x5b4>
 80152a2:	b10b      	cbz	r3, 80152a8 <_strtod_l+0x5d0>
 80152a4:	4680      	mov	r8, r0
 80152a6:	4689      	mov	r9, r1
 80152a8:	9b04      	ldr	r3, [sp, #16]
 80152aa:	b1bb      	cbz	r3, 80152dc <_strtod_l+0x604>
 80152ac:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80152b0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	4649      	mov	r1, r9
 80152b8:	dd10      	ble.n	80152dc <_strtod_l+0x604>
 80152ba:	2b1f      	cmp	r3, #31
 80152bc:	f340 811e 	ble.w	80154fc <_strtod_l+0x824>
 80152c0:	2b34      	cmp	r3, #52	; 0x34
 80152c2:	bfde      	ittt	le
 80152c4:	f04f 33ff 	movle.w	r3, #4294967295
 80152c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80152cc:	4093      	lslle	r3, r2
 80152ce:	f04f 0800 	mov.w	r8, #0
 80152d2:	bfcc      	ite	gt
 80152d4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80152d8:	ea03 0901 	andle.w	r9, r3, r1
 80152dc:	2200      	movs	r2, #0
 80152de:	2300      	movs	r3, #0
 80152e0:	4640      	mov	r0, r8
 80152e2:	4649      	mov	r1, r9
 80152e4:	f7eb fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80152e8:	2800      	cmp	r0, #0
 80152ea:	d1a6      	bne.n	801523a <_strtod_l+0x562>
 80152ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152ee:	9300      	str	r3, [sp, #0]
 80152f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80152f2:	4633      	mov	r3, r6
 80152f4:	465a      	mov	r2, fp
 80152f6:	4620      	mov	r0, r4
 80152f8:	f7ff f8cc 	bl	8014494 <__s2b>
 80152fc:	9009      	str	r0, [sp, #36]	; 0x24
 80152fe:	2800      	cmp	r0, #0
 8015300:	f43f af2a 	beq.w	8015158 <_strtod_l+0x480>
 8015304:	9a08      	ldr	r2, [sp, #32]
 8015306:	9b05      	ldr	r3, [sp, #20]
 8015308:	2a00      	cmp	r2, #0
 801530a:	eba3 0307 	sub.w	r3, r3, r7
 801530e:	bfa8      	it	ge
 8015310:	2300      	movge	r3, #0
 8015312:	930c      	str	r3, [sp, #48]	; 0x30
 8015314:	2500      	movs	r5, #0
 8015316:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801531a:	9312      	str	r3, [sp, #72]	; 0x48
 801531c:	46ab      	mov	fp, r5
 801531e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015320:	4620      	mov	r0, r4
 8015322:	6859      	ldr	r1, [r3, #4]
 8015324:	f7ff f80e 	bl	8014344 <_Balloc>
 8015328:	9005      	str	r0, [sp, #20]
 801532a:	2800      	cmp	r0, #0
 801532c:	f43f af18 	beq.w	8015160 <_strtod_l+0x488>
 8015330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015332:	691a      	ldr	r2, [r3, #16]
 8015334:	3202      	adds	r2, #2
 8015336:	f103 010c 	add.w	r1, r3, #12
 801533a:	0092      	lsls	r2, r2, #2
 801533c:	300c      	adds	r0, #12
 801533e:	f7fe f868 	bl	8013412 <memcpy>
 8015342:	ec49 8b10 	vmov	d0, r8, r9
 8015346:	aa18      	add	r2, sp, #96	; 0x60
 8015348:	a917      	add	r1, sp, #92	; 0x5c
 801534a:	4620      	mov	r0, r4
 801534c:	f7ff fbd6 	bl	8014afc <__d2b>
 8015350:	ec49 8b18 	vmov	d8, r8, r9
 8015354:	9016      	str	r0, [sp, #88]	; 0x58
 8015356:	2800      	cmp	r0, #0
 8015358:	f43f af02 	beq.w	8015160 <_strtod_l+0x488>
 801535c:	2101      	movs	r1, #1
 801535e:	4620      	mov	r0, r4
 8015360:	f7ff f930 	bl	80145c4 <__i2b>
 8015364:	4683      	mov	fp, r0
 8015366:	2800      	cmp	r0, #0
 8015368:	f43f aefa 	beq.w	8015160 <_strtod_l+0x488>
 801536c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801536e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015370:	2e00      	cmp	r6, #0
 8015372:	bfab      	itete	ge
 8015374:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8015376:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8015378:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801537a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801537e:	bfac      	ite	ge
 8015380:	eb06 0a03 	addge.w	sl, r6, r3
 8015384:	1b9f      	sublt	r7, r3, r6
 8015386:	9b04      	ldr	r3, [sp, #16]
 8015388:	1af6      	subs	r6, r6, r3
 801538a:	4416      	add	r6, r2
 801538c:	4ba0      	ldr	r3, [pc, #640]	; (8015610 <_strtod_l+0x938>)
 801538e:	3e01      	subs	r6, #1
 8015390:	429e      	cmp	r6, r3
 8015392:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015396:	f280 80c4 	bge.w	8015522 <_strtod_l+0x84a>
 801539a:	1b9b      	subs	r3, r3, r6
 801539c:	2b1f      	cmp	r3, #31
 801539e:	eba2 0203 	sub.w	r2, r2, r3
 80153a2:	f04f 0101 	mov.w	r1, #1
 80153a6:	f300 80b0 	bgt.w	801550a <_strtod_l+0x832>
 80153aa:	fa01 f303 	lsl.w	r3, r1, r3
 80153ae:	930e      	str	r3, [sp, #56]	; 0x38
 80153b0:	2300      	movs	r3, #0
 80153b2:	930d      	str	r3, [sp, #52]	; 0x34
 80153b4:	eb0a 0602 	add.w	r6, sl, r2
 80153b8:	9b04      	ldr	r3, [sp, #16]
 80153ba:	45b2      	cmp	sl, r6
 80153bc:	4417      	add	r7, r2
 80153be:	441f      	add	r7, r3
 80153c0:	4653      	mov	r3, sl
 80153c2:	bfa8      	it	ge
 80153c4:	4633      	movge	r3, r6
 80153c6:	42bb      	cmp	r3, r7
 80153c8:	bfa8      	it	ge
 80153ca:	463b      	movge	r3, r7
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	bfc2      	ittt	gt
 80153d0:	1af6      	subgt	r6, r6, r3
 80153d2:	1aff      	subgt	r7, r7, r3
 80153d4:	ebaa 0a03 	subgt.w	sl, sl, r3
 80153d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80153da:	2b00      	cmp	r3, #0
 80153dc:	dd17      	ble.n	801540e <_strtod_l+0x736>
 80153de:	4659      	mov	r1, fp
 80153e0:	461a      	mov	r2, r3
 80153e2:	4620      	mov	r0, r4
 80153e4:	f7ff f9ae 	bl	8014744 <__pow5mult>
 80153e8:	4683      	mov	fp, r0
 80153ea:	2800      	cmp	r0, #0
 80153ec:	f43f aeb8 	beq.w	8015160 <_strtod_l+0x488>
 80153f0:	4601      	mov	r1, r0
 80153f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80153f4:	4620      	mov	r0, r4
 80153f6:	f7ff f8fb 	bl	80145f0 <__multiply>
 80153fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80153fc:	2800      	cmp	r0, #0
 80153fe:	f43f aeaf 	beq.w	8015160 <_strtod_l+0x488>
 8015402:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015404:	4620      	mov	r0, r4
 8015406:	f7fe ffdd 	bl	80143c4 <_Bfree>
 801540a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801540c:	9316      	str	r3, [sp, #88]	; 0x58
 801540e:	2e00      	cmp	r6, #0
 8015410:	f300 808c 	bgt.w	801552c <_strtod_l+0x854>
 8015414:	9b08      	ldr	r3, [sp, #32]
 8015416:	2b00      	cmp	r3, #0
 8015418:	dd08      	ble.n	801542c <_strtod_l+0x754>
 801541a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801541c:	9905      	ldr	r1, [sp, #20]
 801541e:	4620      	mov	r0, r4
 8015420:	f7ff f990 	bl	8014744 <__pow5mult>
 8015424:	9005      	str	r0, [sp, #20]
 8015426:	2800      	cmp	r0, #0
 8015428:	f43f ae9a 	beq.w	8015160 <_strtod_l+0x488>
 801542c:	2f00      	cmp	r7, #0
 801542e:	dd08      	ble.n	8015442 <_strtod_l+0x76a>
 8015430:	9905      	ldr	r1, [sp, #20]
 8015432:	463a      	mov	r2, r7
 8015434:	4620      	mov	r0, r4
 8015436:	f7ff f9df 	bl	80147f8 <__lshift>
 801543a:	9005      	str	r0, [sp, #20]
 801543c:	2800      	cmp	r0, #0
 801543e:	f43f ae8f 	beq.w	8015160 <_strtod_l+0x488>
 8015442:	f1ba 0f00 	cmp.w	sl, #0
 8015446:	dd08      	ble.n	801545a <_strtod_l+0x782>
 8015448:	4659      	mov	r1, fp
 801544a:	4652      	mov	r2, sl
 801544c:	4620      	mov	r0, r4
 801544e:	f7ff f9d3 	bl	80147f8 <__lshift>
 8015452:	4683      	mov	fp, r0
 8015454:	2800      	cmp	r0, #0
 8015456:	f43f ae83 	beq.w	8015160 <_strtod_l+0x488>
 801545a:	9a05      	ldr	r2, [sp, #20]
 801545c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801545e:	4620      	mov	r0, r4
 8015460:	f7ff fa52 	bl	8014908 <__mdiff>
 8015464:	4605      	mov	r5, r0
 8015466:	2800      	cmp	r0, #0
 8015468:	f43f ae7a 	beq.w	8015160 <_strtod_l+0x488>
 801546c:	68c3      	ldr	r3, [r0, #12]
 801546e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015470:	2300      	movs	r3, #0
 8015472:	60c3      	str	r3, [r0, #12]
 8015474:	4659      	mov	r1, fp
 8015476:	f7ff fa2b 	bl	80148d0 <__mcmp>
 801547a:	2800      	cmp	r0, #0
 801547c:	da60      	bge.n	8015540 <_strtod_l+0x868>
 801547e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015480:	ea53 0308 	orrs.w	r3, r3, r8
 8015484:	f040 8084 	bne.w	8015590 <_strtod_l+0x8b8>
 8015488:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801548c:	2b00      	cmp	r3, #0
 801548e:	d17f      	bne.n	8015590 <_strtod_l+0x8b8>
 8015490:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015494:	0d1b      	lsrs	r3, r3, #20
 8015496:	051b      	lsls	r3, r3, #20
 8015498:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801549c:	d978      	bls.n	8015590 <_strtod_l+0x8b8>
 801549e:	696b      	ldr	r3, [r5, #20]
 80154a0:	b913      	cbnz	r3, 80154a8 <_strtod_l+0x7d0>
 80154a2:	692b      	ldr	r3, [r5, #16]
 80154a4:	2b01      	cmp	r3, #1
 80154a6:	dd73      	ble.n	8015590 <_strtod_l+0x8b8>
 80154a8:	4629      	mov	r1, r5
 80154aa:	2201      	movs	r2, #1
 80154ac:	4620      	mov	r0, r4
 80154ae:	f7ff f9a3 	bl	80147f8 <__lshift>
 80154b2:	4659      	mov	r1, fp
 80154b4:	4605      	mov	r5, r0
 80154b6:	f7ff fa0b 	bl	80148d0 <__mcmp>
 80154ba:	2800      	cmp	r0, #0
 80154bc:	dd68      	ble.n	8015590 <_strtod_l+0x8b8>
 80154be:	9904      	ldr	r1, [sp, #16]
 80154c0:	4a54      	ldr	r2, [pc, #336]	; (8015614 <_strtod_l+0x93c>)
 80154c2:	464b      	mov	r3, r9
 80154c4:	2900      	cmp	r1, #0
 80154c6:	f000 8084 	beq.w	80155d2 <_strtod_l+0x8fa>
 80154ca:	ea02 0109 	and.w	r1, r2, r9
 80154ce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80154d2:	dc7e      	bgt.n	80155d2 <_strtod_l+0x8fa>
 80154d4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80154d8:	f77f aeb3 	ble.w	8015242 <_strtod_l+0x56a>
 80154dc:	4b4e      	ldr	r3, [pc, #312]	; (8015618 <_strtod_l+0x940>)
 80154de:	4640      	mov	r0, r8
 80154e0:	4649      	mov	r1, r9
 80154e2:	2200      	movs	r2, #0
 80154e4:	f7eb f888 	bl	80005f8 <__aeabi_dmul>
 80154e8:	4b4a      	ldr	r3, [pc, #296]	; (8015614 <_strtod_l+0x93c>)
 80154ea:	400b      	ands	r3, r1
 80154ec:	4680      	mov	r8, r0
 80154ee:	4689      	mov	r9, r1
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	f47f ae3f 	bne.w	8015174 <_strtod_l+0x49c>
 80154f6:	2322      	movs	r3, #34	; 0x22
 80154f8:	6023      	str	r3, [r4, #0]
 80154fa:	e63b      	b.n	8015174 <_strtod_l+0x49c>
 80154fc:	f04f 32ff 	mov.w	r2, #4294967295
 8015500:	fa02 f303 	lsl.w	r3, r2, r3
 8015504:	ea03 0808 	and.w	r8, r3, r8
 8015508:	e6e8      	b.n	80152dc <_strtod_l+0x604>
 801550a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801550e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015512:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015516:	36e2      	adds	r6, #226	; 0xe2
 8015518:	fa01 f306 	lsl.w	r3, r1, r6
 801551c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8015520:	e748      	b.n	80153b4 <_strtod_l+0x6dc>
 8015522:	2100      	movs	r1, #0
 8015524:	2301      	movs	r3, #1
 8015526:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801552a:	e743      	b.n	80153b4 <_strtod_l+0x6dc>
 801552c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801552e:	4632      	mov	r2, r6
 8015530:	4620      	mov	r0, r4
 8015532:	f7ff f961 	bl	80147f8 <__lshift>
 8015536:	9016      	str	r0, [sp, #88]	; 0x58
 8015538:	2800      	cmp	r0, #0
 801553a:	f47f af6b 	bne.w	8015414 <_strtod_l+0x73c>
 801553e:	e60f      	b.n	8015160 <_strtod_l+0x488>
 8015540:	46ca      	mov	sl, r9
 8015542:	d171      	bne.n	8015628 <_strtod_l+0x950>
 8015544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015546:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801554a:	b352      	cbz	r2, 80155a2 <_strtod_l+0x8ca>
 801554c:	4a33      	ldr	r2, [pc, #204]	; (801561c <_strtod_l+0x944>)
 801554e:	4293      	cmp	r3, r2
 8015550:	d12a      	bne.n	80155a8 <_strtod_l+0x8d0>
 8015552:	9b04      	ldr	r3, [sp, #16]
 8015554:	4641      	mov	r1, r8
 8015556:	b1fb      	cbz	r3, 8015598 <_strtod_l+0x8c0>
 8015558:	4b2e      	ldr	r3, [pc, #184]	; (8015614 <_strtod_l+0x93c>)
 801555a:	ea09 0303 	and.w	r3, r9, r3
 801555e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015562:	f04f 32ff 	mov.w	r2, #4294967295
 8015566:	d81a      	bhi.n	801559e <_strtod_l+0x8c6>
 8015568:	0d1b      	lsrs	r3, r3, #20
 801556a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801556e:	fa02 f303 	lsl.w	r3, r2, r3
 8015572:	4299      	cmp	r1, r3
 8015574:	d118      	bne.n	80155a8 <_strtod_l+0x8d0>
 8015576:	4b2a      	ldr	r3, [pc, #168]	; (8015620 <_strtod_l+0x948>)
 8015578:	459a      	cmp	sl, r3
 801557a:	d102      	bne.n	8015582 <_strtod_l+0x8aa>
 801557c:	3101      	adds	r1, #1
 801557e:	f43f adef 	beq.w	8015160 <_strtod_l+0x488>
 8015582:	4b24      	ldr	r3, [pc, #144]	; (8015614 <_strtod_l+0x93c>)
 8015584:	ea0a 0303 	and.w	r3, sl, r3
 8015588:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801558c:	f04f 0800 	mov.w	r8, #0
 8015590:	9b04      	ldr	r3, [sp, #16]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d1a2      	bne.n	80154dc <_strtod_l+0x804>
 8015596:	e5ed      	b.n	8015174 <_strtod_l+0x49c>
 8015598:	f04f 33ff 	mov.w	r3, #4294967295
 801559c:	e7e9      	b.n	8015572 <_strtod_l+0x89a>
 801559e:	4613      	mov	r3, r2
 80155a0:	e7e7      	b.n	8015572 <_strtod_l+0x89a>
 80155a2:	ea53 0308 	orrs.w	r3, r3, r8
 80155a6:	d08a      	beq.n	80154be <_strtod_l+0x7e6>
 80155a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80155aa:	b1e3      	cbz	r3, 80155e6 <_strtod_l+0x90e>
 80155ac:	ea13 0f0a 	tst.w	r3, sl
 80155b0:	d0ee      	beq.n	8015590 <_strtod_l+0x8b8>
 80155b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80155b4:	9a04      	ldr	r2, [sp, #16]
 80155b6:	4640      	mov	r0, r8
 80155b8:	4649      	mov	r1, r9
 80155ba:	b1c3      	cbz	r3, 80155ee <_strtod_l+0x916>
 80155bc:	f7ff fb6f 	bl	8014c9e <sulp>
 80155c0:	4602      	mov	r2, r0
 80155c2:	460b      	mov	r3, r1
 80155c4:	ec51 0b18 	vmov	r0, r1, d8
 80155c8:	f7ea fe60 	bl	800028c <__adddf3>
 80155cc:	4680      	mov	r8, r0
 80155ce:	4689      	mov	r9, r1
 80155d0:	e7de      	b.n	8015590 <_strtod_l+0x8b8>
 80155d2:	4013      	ands	r3, r2
 80155d4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80155d8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80155dc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80155e0:	f04f 38ff 	mov.w	r8, #4294967295
 80155e4:	e7d4      	b.n	8015590 <_strtod_l+0x8b8>
 80155e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80155e8:	ea13 0f08 	tst.w	r3, r8
 80155ec:	e7e0      	b.n	80155b0 <_strtod_l+0x8d8>
 80155ee:	f7ff fb56 	bl	8014c9e <sulp>
 80155f2:	4602      	mov	r2, r0
 80155f4:	460b      	mov	r3, r1
 80155f6:	ec51 0b18 	vmov	r0, r1, d8
 80155fa:	f7ea fe45 	bl	8000288 <__aeabi_dsub>
 80155fe:	2200      	movs	r2, #0
 8015600:	2300      	movs	r3, #0
 8015602:	4680      	mov	r8, r0
 8015604:	4689      	mov	r9, r1
 8015606:	f7eb fa5f 	bl	8000ac8 <__aeabi_dcmpeq>
 801560a:	2800      	cmp	r0, #0
 801560c:	d0c0      	beq.n	8015590 <_strtod_l+0x8b8>
 801560e:	e618      	b.n	8015242 <_strtod_l+0x56a>
 8015610:	fffffc02 	.word	0xfffffc02
 8015614:	7ff00000 	.word	0x7ff00000
 8015618:	39500000 	.word	0x39500000
 801561c:	000fffff 	.word	0x000fffff
 8015620:	7fefffff 	.word	0x7fefffff
 8015624:	08018520 	.word	0x08018520
 8015628:	4659      	mov	r1, fp
 801562a:	4628      	mov	r0, r5
 801562c:	f7ff fac0 	bl	8014bb0 <__ratio>
 8015630:	ec57 6b10 	vmov	r6, r7, d0
 8015634:	ee10 0a10 	vmov	r0, s0
 8015638:	2200      	movs	r2, #0
 801563a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801563e:	4639      	mov	r1, r7
 8015640:	f7eb fa56 	bl	8000af0 <__aeabi_dcmple>
 8015644:	2800      	cmp	r0, #0
 8015646:	d071      	beq.n	801572c <_strtod_l+0xa54>
 8015648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801564a:	2b00      	cmp	r3, #0
 801564c:	d17c      	bne.n	8015748 <_strtod_l+0xa70>
 801564e:	f1b8 0f00 	cmp.w	r8, #0
 8015652:	d15a      	bne.n	801570a <_strtod_l+0xa32>
 8015654:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015658:	2b00      	cmp	r3, #0
 801565a:	d15d      	bne.n	8015718 <_strtod_l+0xa40>
 801565c:	4b90      	ldr	r3, [pc, #576]	; (80158a0 <_strtod_l+0xbc8>)
 801565e:	2200      	movs	r2, #0
 8015660:	4630      	mov	r0, r6
 8015662:	4639      	mov	r1, r7
 8015664:	f7eb fa3a 	bl	8000adc <__aeabi_dcmplt>
 8015668:	2800      	cmp	r0, #0
 801566a:	d15c      	bne.n	8015726 <_strtod_l+0xa4e>
 801566c:	4630      	mov	r0, r6
 801566e:	4639      	mov	r1, r7
 8015670:	4b8c      	ldr	r3, [pc, #560]	; (80158a4 <_strtod_l+0xbcc>)
 8015672:	2200      	movs	r2, #0
 8015674:	f7ea ffc0 	bl	80005f8 <__aeabi_dmul>
 8015678:	4606      	mov	r6, r0
 801567a:	460f      	mov	r7, r1
 801567c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015680:	9606      	str	r6, [sp, #24]
 8015682:	9307      	str	r3, [sp, #28]
 8015684:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015688:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801568c:	4b86      	ldr	r3, [pc, #536]	; (80158a8 <_strtod_l+0xbd0>)
 801568e:	ea0a 0303 	and.w	r3, sl, r3
 8015692:	930d      	str	r3, [sp, #52]	; 0x34
 8015694:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015696:	4b85      	ldr	r3, [pc, #532]	; (80158ac <_strtod_l+0xbd4>)
 8015698:	429a      	cmp	r2, r3
 801569a:	f040 8090 	bne.w	80157be <_strtod_l+0xae6>
 801569e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80156a2:	ec49 8b10 	vmov	d0, r8, r9
 80156a6:	f7ff f9b9 	bl	8014a1c <__ulp>
 80156aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80156ae:	ec51 0b10 	vmov	r0, r1, d0
 80156b2:	f7ea ffa1 	bl	80005f8 <__aeabi_dmul>
 80156b6:	4642      	mov	r2, r8
 80156b8:	464b      	mov	r3, r9
 80156ba:	f7ea fde7 	bl	800028c <__adddf3>
 80156be:	460b      	mov	r3, r1
 80156c0:	4979      	ldr	r1, [pc, #484]	; (80158a8 <_strtod_l+0xbd0>)
 80156c2:	4a7b      	ldr	r2, [pc, #492]	; (80158b0 <_strtod_l+0xbd8>)
 80156c4:	4019      	ands	r1, r3
 80156c6:	4291      	cmp	r1, r2
 80156c8:	4680      	mov	r8, r0
 80156ca:	d944      	bls.n	8015756 <_strtod_l+0xa7e>
 80156cc:	ee18 2a90 	vmov	r2, s17
 80156d0:	4b78      	ldr	r3, [pc, #480]	; (80158b4 <_strtod_l+0xbdc>)
 80156d2:	429a      	cmp	r2, r3
 80156d4:	d104      	bne.n	80156e0 <_strtod_l+0xa08>
 80156d6:	ee18 3a10 	vmov	r3, s16
 80156da:	3301      	adds	r3, #1
 80156dc:	f43f ad40 	beq.w	8015160 <_strtod_l+0x488>
 80156e0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80158b4 <_strtod_l+0xbdc>
 80156e4:	f04f 38ff 	mov.w	r8, #4294967295
 80156e8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80156ea:	4620      	mov	r0, r4
 80156ec:	f7fe fe6a 	bl	80143c4 <_Bfree>
 80156f0:	9905      	ldr	r1, [sp, #20]
 80156f2:	4620      	mov	r0, r4
 80156f4:	f7fe fe66 	bl	80143c4 <_Bfree>
 80156f8:	4659      	mov	r1, fp
 80156fa:	4620      	mov	r0, r4
 80156fc:	f7fe fe62 	bl	80143c4 <_Bfree>
 8015700:	4629      	mov	r1, r5
 8015702:	4620      	mov	r0, r4
 8015704:	f7fe fe5e 	bl	80143c4 <_Bfree>
 8015708:	e609      	b.n	801531e <_strtod_l+0x646>
 801570a:	f1b8 0f01 	cmp.w	r8, #1
 801570e:	d103      	bne.n	8015718 <_strtod_l+0xa40>
 8015710:	f1b9 0f00 	cmp.w	r9, #0
 8015714:	f43f ad95 	beq.w	8015242 <_strtod_l+0x56a>
 8015718:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8015870 <_strtod_l+0xb98>
 801571c:	4f60      	ldr	r7, [pc, #384]	; (80158a0 <_strtod_l+0xbc8>)
 801571e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015722:	2600      	movs	r6, #0
 8015724:	e7ae      	b.n	8015684 <_strtod_l+0x9ac>
 8015726:	4f5f      	ldr	r7, [pc, #380]	; (80158a4 <_strtod_l+0xbcc>)
 8015728:	2600      	movs	r6, #0
 801572a:	e7a7      	b.n	801567c <_strtod_l+0x9a4>
 801572c:	4b5d      	ldr	r3, [pc, #372]	; (80158a4 <_strtod_l+0xbcc>)
 801572e:	4630      	mov	r0, r6
 8015730:	4639      	mov	r1, r7
 8015732:	2200      	movs	r2, #0
 8015734:	f7ea ff60 	bl	80005f8 <__aeabi_dmul>
 8015738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801573a:	4606      	mov	r6, r0
 801573c:	460f      	mov	r7, r1
 801573e:	2b00      	cmp	r3, #0
 8015740:	d09c      	beq.n	801567c <_strtod_l+0x9a4>
 8015742:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8015746:	e79d      	b.n	8015684 <_strtod_l+0x9ac>
 8015748:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8015878 <_strtod_l+0xba0>
 801574c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015750:	ec57 6b17 	vmov	r6, r7, d7
 8015754:	e796      	b.n	8015684 <_strtod_l+0x9ac>
 8015756:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801575a:	9b04      	ldr	r3, [sp, #16]
 801575c:	46ca      	mov	sl, r9
 801575e:	2b00      	cmp	r3, #0
 8015760:	d1c2      	bne.n	80156e8 <_strtod_l+0xa10>
 8015762:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015766:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015768:	0d1b      	lsrs	r3, r3, #20
 801576a:	051b      	lsls	r3, r3, #20
 801576c:	429a      	cmp	r2, r3
 801576e:	d1bb      	bne.n	80156e8 <_strtod_l+0xa10>
 8015770:	4630      	mov	r0, r6
 8015772:	4639      	mov	r1, r7
 8015774:	f7eb faa0 	bl	8000cb8 <__aeabi_d2lz>
 8015778:	f7ea ff10 	bl	800059c <__aeabi_l2d>
 801577c:	4602      	mov	r2, r0
 801577e:	460b      	mov	r3, r1
 8015780:	4630      	mov	r0, r6
 8015782:	4639      	mov	r1, r7
 8015784:	f7ea fd80 	bl	8000288 <__aeabi_dsub>
 8015788:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801578a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801578e:	ea43 0308 	orr.w	r3, r3, r8
 8015792:	4313      	orrs	r3, r2
 8015794:	4606      	mov	r6, r0
 8015796:	460f      	mov	r7, r1
 8015798:	d054      	beq.n	8015844 <_strtod_l+0xb6c>
 801579a:	a339      	add	r3, pc, #228	; (adr r3, 8015880 <_strtod_l+0xba8>)
 801579c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157a0:	f7eb f99c 	bl	8000adc <__aeabi_dcmplt>
 80157a4:	2800      	cmp	r0, #0
 80157a6:	f47f ace5 	bne.w	8015174 <_strtod_l+0x49c>
 80157aa:	a337      	add	r3, pc, #220	; (adr r3, 8015888 <_strtod_l+0xbb0>)
 80157ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157b0:	4630      	mov	r0, r6
 80157b2:	4639      	mov	r1, r7
 80157b4:	f7eb f9b0 	bl	8000b18 <__aeabi_dcmpgt>
 80157b8:	2800      	cmp	r0, #0
 80157ba:	d095      	beq.n	80156e8 <_strtod_l+0xa10>
 80157bc:	e4da      	b.n	8015174 <_strtod_l+0x49c>
 80157be:	9b04      	ldr	r3, [sp, #16]
 80157c0:	b333      	cbz	r3, 8015810 <_strtod_l+0xb38>
 80157c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80157c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80157c8:	d822      	bhi.n	8015810 <_strtod_l+0xb38>
 80157ca:	a331      	add	r3, pc, #196	; (adr r3, 8015890 <_strtod_l+0xbb8>)
 80157cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157d0:	4630      	mov	r0, r6
 80157d2:	4639      	mov	r1, r7
 80157d4:	f7eb f98c 	bl	8000af0 <__aeabi_dcmple>
 80157d8:	b1a0      	cbz	r0, 8015804 <_strtod_l+0xb2c>
 80157da:	4639      	mov	r1, r7
 80157dc:	4630      	mov	r0, r6
 80157de:	f7eb f9e3 	bl	8000ba8 <__aeabi_d2uiz>
 80157e2:	2801      	cmp	r0, #1
 80157e4:	bf38      	it	cc
 80157e6:	2001      	movcc	r0, #1
 80157e8:	f7ea fe8c 	bl	8000504 <__aeabi_ui2d>
 80157ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80157ee:	4606      	mov	r6, r0
 80157f0:	460f      	mov	r7, r1
 80157f2:	bb23      	cbnz	r3, 801583e <_strtod_l+0xb66>
 80157f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80157f8:	9010      	str	r0, [sp, #64]	; 0x40
 80157fa:	9311      	str	r3, [sp, #68]	; 0x44
 80157fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015800:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8015804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015806:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015808:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801580c:	1a9b      	subs	r3, r3, r2
 801580e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015810:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015814:	eeb0 0a48 	vmov.f32	s0, s16
 8015818:	eef0 0a68 	vmov.f32	s1, s17
 801581c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8015820:	f7ff f8fc 	bl	8014a1c <__ulp>
 8015824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015828:	ec53 2b10 	vmov	r2, r3, d0
 801582c:	f7ea fee4 	bl	80005f8 <__aeabi_dmul>
 8015830:	ec53 2b18 	vmov	r2, r3, d8
 8015834:	f7ea fd2a 	bl	800028c <__adddf3>
 8015838:	4680      	mov	r8, r0
 801583a:	4689      	mov	r9, r1
 801583c:	e78d      	b.n	801575a <_strtod_l+0xa82>
 801583e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015842:	e7db      	b.n	80157fc <_strtod_l+0xb24>
 8015844:	a314      	add	r3, pc, #80	; (adr r3, 8015898 <_strtod_l+0xbc0>)
 8015846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801584a:	f7eb f947 	bl	8000adc <__aeabi_dcmplt>
 801584e:	e7b3      	b.n	80157b8 <_strtod_l+0xae0>
 8015850:	2300      	movs	r3, #0
 8015852:	930a      	str	r3, [sp, #40]	; 0x28
 8015854:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015856:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015858:	6013      	str	r3, [r2, #0]
 801585a:	f7ff ba7c 	b.w	8014d56 <_strtod_l+0x7e>
 801585e:	2a65      	cmp	r2, #101	; 0x65
 8015860:	f43f ab75 	beq.w	8014f4e <_strtod_l+0x276>
 8015864:	2a45      	cmp	r2, #69	; 0x45
 8015866:	f43f ab72 	beq.w	8014f4e <_strtod_l+0x276>
 801586a:	2301      	movs	r3, #1
 801586c:	f7ff bbaa 	b.w	8014fc4 <_strtod_l+0x2ec>
 8015870:	00000000 	.word	0x00000000
 8015874:	bff00000 	.word	0xbff00000
 8015878:	00000000 	.word	0x00000000
 801587c:	3ff00000 	.word	0x3ff00000
 8015880:	94a03595 	.word	0x94a03595
 8015884:	3fdfffff 	.word	0x3fdfffff
 8015888:	35afe535 	.word	0x35afe535
 801588c:	3fe00000 	.word	0x3fe00000
 8015890:	ffc00000 	.word	0xffc00000
 8015894:	41dfffff 	.word	0x41dfffff
 8015898:	94a03595 	.word	0x94a03595
 801589c:	3fcfffff 	.word	0x3fcfffff
 80158a0:	3ff00000 	.word	0x3ff00000
 80158a4:	3fe00000 	.word	0x3fe00000
 80158a8:	7ff00000 	.word	0x7ff00000
 80158ac:	7fe00000 	.word	0x7fe00000
 80158b0:	7c9fffff 	.word	0x7c9fffff
 80158b4:	7fefffff 	.word	0x7fefffff

080158b8 <_strtod_r>:
 80158b8:	4b01      	ldr	r3, [pc, #4]	; (80158c0 <_strtod_r+0x8>)
 80158ba:	f7ff ba0d 	b.w	8014cd8 <_strtod_l>
 80158be:	bf00      	nop
 80158c0:	20000178 	.word	0x20000178

080158c4 <_strtol_l.constprop.0>:
 80158c4:	2b01      	cmp	r3, #1
 80158c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158ca:	d001      	beq.n	80158d0 <_strtol_l.constprop.0+0xc>
 80158cc:	2b24      	cmp	r3, #36	; 0x24
 80158ce:	d906      	bls.n	80158de <_strtol_l.constprop.0+0x1a>
 80158d0:	f7fd fd72 	bl	80133b8 <__errno>
 80158d4:	2316      	movs	r3, #22
 80158d6:	6003      	str	r3, [r0, #0]
 80158d8:	2000      	movs	r0, #0
 80158da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158de:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80159c4 <_strtol_l.constprop.0+0x100>
 80158e2:	460d      	mov	r5, r1
 80158e4:	462e      	mov	r6, r5
 80158e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80158ea:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80158ee:	f017 0708 	ands.w	r7, r7, #8
 80158f2:	d1f7      	bne.n	80158e4 <_strtol_l.constprop.0+0x20>
 80158f4:	2c2d      	cmp	r4, #45	; 0x2d
 80158f6:	d132      	bne.n	801595e <_strtol_l.constprop.0+0x9a>
 80158f8:	782c      	ldrb	r4, [r5, #0]
 80158fa:	2701      	movs	r7, #1
 80158fc:	1cb5      	adds	r5, r6, #2
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d05b      	beq.n	80159ba <_strtol_l.constprop.0+0xf6>
 8015902:	2b10      	cmp	r3, #16
 8015904:	d109      	bne.n	801591a <_strtol_l.constprop.0+0x56>
 8015906:	2c30      	cmp	r4, #48	; 0x30
 8015908:	d107      	bne.n	801591a <_strtol_l.constprop.0+0x56>
 801590a:	782c      	ldrb	r4, [r5, #0]
 801590c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8015910:	2c58      	cmp	r4, #88	; 0x58
 8015912:	d14d      	bne.n	80159b0 <_strtol_l.constprop.0+0xec>
 8015914:	786c      	ldrb	r4, [r5, #1]
 8015916:	2310      	movs	r3, #16
 8015918:	3502      	adds	r5, #2
 801591a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801591e:	f108 38ff 	add.w	r8, r8, #4294967295
 8015922:	f04f 0e00 	mov.w	lr, #0
 8015926:	fbb8 f9f3 	udiv	r9, r8, r3
 801592a:	4676      	mov	r6, lr
 801592c:	fb03 8a19 	mls	sl, r3, r9, r8
 8015930:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8015934:	f1bc 0f09 	cmp.w	ip, #9
 8015938:	d816      	bhi.n	8015968 <_strtol_l.constprop.0+0xa4>
 801593a:	4664      	mov	r4, ip
 801593c:	42a3      	cmp	r3, r4
 801593e:	dd24      	ble.n	801598a <_strtol_l.constprop.0+0xc6>
 8015940:	f1be 3fff 	cmp.w	lr, #4294967295
 8015944:	d008      	beq.n	8015958 <_strtol_l.constprop.0+0x94>
 8015946:	45b1      	cmp	r9, r6
 8015948:	d31c      	bcc.n	8015984 <_strtol_l.constprop.0+0xc0>
 801594a:	d101      	bne.n	8015950 <_strtol_l.constprop.0+0x8c>
 801594c:	45a2      	cmp	sl, r4
 801594e:	db19      	blt.n	8015984 <_strtol_l.constprop.0+0xc0>
 8015950:	fb06 4603 	mla	r6, r6, r3, r4
 8015954:	f04f 0e01 	mov.w	lr, #1
 8015958:	f815 4b01 	ldrb.w	r4, [r5], #1
 801595c:	e7e8      	b.n	8015930 <_strtol_l.constprop.0+0x6c>
 801595e:	2c2b      	cmp	r4, #43	; 0x2b
 8015960:	bf04      	itt	eq
 8015962:	782c      	ldrbeq	r4, [r5, #0]
 8015964:	1cb5      	addeq	r5, r6, #2
 8015966:	e7ca      	b.n	80158fe <_strtol_l.constprop.0+0x3a>
 8015968:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801596c:	f1bc 0f19 	cmp.w	ip, #25
 8015970:	d801      	bhi.n	8015976 <_strtol_l.constprop.0+0xb2>
 8015972:	3c37      	subs	r4, #55	; 0x37
 8015974:	e7e2      	b.n	801593c <_strtol_l.constprop.0+0x78>
 8015976:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801597a:	f1bc 0f19 	cmp.w	ip, #25
 801597e:	d804      	bhi.n	801598a <_strtol_l.constprop.0+0xc6>
 8015980:	3c57      	subs	r4, #87	; 0x57
 8015982:	e7db      	b.n	801593c <_strtol_l.constprop.0+0x78>
 8015984:	f04f 3eff 	mov.w	lr, #4294967295
 8015988:	e7e6      	b.n	8015958 <_strtol_l.constprop.0+0x94>
 801598a:	f1be 3fff 	cmp.w	lr, #4294967295
 801598e:	d105      	bne.n	801599c <_strtol_l.constprop.0+0xd8>
 8015990:	2322      	movs	r3, #34	; 0x22
 8015992:	6003      	str	r3, [r0, #0]
 8015994:	4646      	mov	r6, r8
 8015996:	b942      	cbnz	r2, 80159aa <_strtol_l.constprop.0+0xe6>
 8015998:	4630      	mov	r0, r6
 801599a:	e79e      	b.n	80158da <_strtol_l.constprop.0+0x16>
 801599c:	b107      	cbz	r7, 80159a0 <_strtol_l.constprop.0+0xdc>
 801599e:	4276      	negs	r6, r6
 80159a0:	2a00      	cmp	r2, #0
 80159a2:	d0f9      	beq.n	8015998 <_strtol_l.constprop.0+0xd4>
 80159a4:	f1be 0f00 	cmp.w	lr, #0
 80159a8:	d000      	beq.n	80159ac <_strtol_l.constprop.0+0xe8>
 80159aa:	1e69      	subs	r1, r5, #1
 80159ac:	6011      	str	r1, [r2, #0]
 80159ae:	e7f3      	b.n	8015998 <_strtol_l.constprop.0+0xd4>
 80159b0:	2430      	movs	r4, #48	; 0x30
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d1b1      	bne.n	801591a <_strtol_l.constprop.0+0x56>
 80159b6:	2308      	movs	r3, #8
 80159b8:	e7af      	b.n	801591a <_strtol_l.constprop.0+0x56>
 80159ba:	2c30      	cmp	r4, #48	; 0x30
 80159bc:	d0a5      	beq.n	801590a <_strtol_l.constprop.0+0x46>
 80159be:	230a      	movs	r3, #10
 80159c0:	e7ab      	b.n	801591a <_strtol_l.constprop.0+0x56>
 80159c2:	bf00      	nop
 80159c4:	08018549 	.word	0x08018549

080159c8 <_strtol_r>:
 80159c8:	f7ff bf7c 	b.w	80158c4 <_strtol_l.constprop.0>

080159cc <__ssputs_r>:
 80159cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159d0:	688e      	ldr	r6, [r1, #8]
 80159d2:	461f      	mov	r7, r3
 80159d4:	42be      	cmp	r6, r7
 80159d6:	680b      	ldr	r3, [r1, #0]
 80159d8:	4682      	mov	sl, r0
 80159da:	460c      	mov	r4, r1
 80159dc:	4690      	mov	r8, r2
 80159de:	d82c      	bhi.n	8015a3a <__ssputs_r+0x6e>
 80159e0:	898a      	ldrh	r2, [r1, #12]
 80159e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80159e6:	d026      	beq.n	8015a36 <__ssputs_r+0x6a>
 80159e8:	6965      	ldr	r5, [r4, #20]
 80159ea:	6909      	ldr	r1, [r1, #16]
 80159ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80159f0:	eba3 0901 	sub.w	r9, r3, r1
 80159f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80159f8:	1c7b      	adds	r3, r7, #1
 80159fa:	444b      	add	r3, r9
 80159fc:	106d      	asrs	r5, r5, #1
 80159fe:	429d      	cmp	r5, r3
 8015a00:	bf38      	it	cc
 8015a02:	461d      	movcc	r5, r3
 8015a04:	0553      	lsls	r3, r2, #21
 8015a06:	d527      	bpl.n	8015a58 <__ssputs_r+0x8c>
 8015a08:	4629      	mov	r1, r5
 8015a0a:	f7fe fc0f 	bl	801422c <_malloc_r>
 8015a0e:	4606      	mov	r6, r0
 8015a10:	b360      	cbz	r0, 8015a6c <__ssputs_r+0xa0>
 8015a12:	6921      	ldr	r1, [r4, #16]
 8015a14:	464a      	mov	r2, r9
 8015a16:	f7fd fcfc 	bl	8013412 <memcpy>
 8015a1a:	89a3      	ldrh	r3, [r4, #12]
 8015a1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a24:	81a3      	strh	r3, [r4, #12]
 8015a26:	6126      	str	r6, [r4, #16]
 8015a28:	6165      	str	r5, [r4, #20]
 8015a2a:	444e      	add	r6, r9
 8015a2c:	eba5 0509 	sub.w	r5, r5, r9
 8015a30:	6026      	str	r6, [r4, #0]
 8015a32:	60a5      	str	r5, [r4, #8]
 8015a34:	463e      	mov	r6, r7
 8015a36:	42be      	cmp	r6, r7
 8015a38:	d900      	bls.n	8015a3c <__ssputs_r+0x70>
 8015a3a:	463e      	mov	r6, r7
 8015a3c:	6820      	ldr	r0, [r4, #0]
 8015a3e:	4632      	mov	r2, r6
 8015a40:	4641      	mov	r1, r8
 8015a42:	f7fd fbb5 	bl	80131b0 <memmove>
 8015a46:	68a3      	ldr	r3, [r4, #8]
 8015a48:	1b9b      	subs	r3, r3, r6
 8015a4a:	60a3      	str	r3, [r4, #8]
 8015a4c:	6823      	ldr	r3, [r4, #0]
 8015a4e:	4433      	add	r3, r6
 8015a50:	6023      	str	r3, [r4, #0]
 8015a52:	2000      	movs	r0, #0
 8015a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a58:	462a      	mov	r2, r5
 8015a5a:	f000 ff60 	bl	801691e <_realloc_r>
 8015a5e:	4606      	mov	r6, r0
 8015a60:	2800      	cmp	r0, #0
 8015a62:	d1e0      	bne.n	8015a26 <__ssputs_r+0x5a>
 8015a64:	6921      	ldr	r1, [r4, #16]
 8015a66:	4650      	mov	r0, sl
 8015a68:	f7fe fb6c 	bl	8014144 <_free_r>
 8015a6c:	230c      	movs	r3, #12
 8015a6e:	f8ca 3000 	str.w	r3, [sl]
 8015a72:	89a3      	ldrh	r3, [r4, #12]
 8015a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015a78:	81a3      	strh	r3, [r4, #12]
 8015a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a7e:	e7e9      	b.n	8015a54 <__ssputs_r+0x88>

08015a80 <_svfiprintf_r>:
 8015a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a84:	4698      	mov	r8, r3
 8015a86:	898b      	ldrh	r3, [r1, #12]
 8015a88:	061b      	lsls	r3, r3, #24
 8015a8a:	b09d      	sub	sp, #116	; 0x74
 8015a8c:	4607      	mov	r7, r0
 8015a8e:	460d      	mov	r5, r1
 8015a90:	4614      	mov	r4, r2
 8015a92:	d50e      	bpl.n	8015ab2 <_svfiprintf_r+0x32>
 8015a94:	690b      	ldr	r3, [r1, #16]
 8015a96:	b963      	cbnz	r3, 8015ab2 <_svfiprintf_r+0x32>
 8015a98:	2140      	movs	r1, #64	; 0x40
 8015a9a:	f7fe fbc7 	bl	801422c <_malloc_r>
 8015a9e:	6028      	str	r0, [r5, #0]
 8015aa0:	6128      	str	r0, [r5, #16]
 8015aa2:	b920      	cbnz	r0, 8015aae <_svfiprintf_r+0x2e>
 8015aa4:	230c      	movs	r3, #12
 8015aa6:	603b      	str	r3, [r7, #0]
 8015aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8015aac:	e0d0      	b.n	8015c50 <_svfiprintf_r+0x1d0>
 8015aae:	2340      	movs	r3, #64	; 0x40
 8015ab0:	616b      	str	r3, [r5, #20]
 8015ab2:	2300      	movs	r3, #0
 8015ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8015ab6:	2320      	movs	r3, #32
 8015ab8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015abc:	f8cd 800c 	str.w	r8, [sp, #12]
 8015ac0:	2330      	movs	r3, #48	; 0x30
 8015ac2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8015c68 <_svfiprintf_r+0x1e8>
 8015ac6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015aca:	f04f 0901 	mov.w	r9, #1
 8015ace:	4623      	mov	r3, r4
 8015ad0:	469a      	mov	sl, r3
 8015ad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ad6:	b10a      	cbz	r2, 8015adc <_svfiprintf_r+0x5c>
 8015ad8:	2a25      	cmp	r2, #37	; 0x25
 8015ada:	d1f9      	bne.n	8015ad0 <_svfiprintf_r+0x50>
 8015adc:	ebba 0b04 	subs.w	fp, sl, r4
 8015ae0:	d00b      	beq.n	8015afa <_svfiprintf_r+0x7a>
 8015ae2:	465b      	mov	r3, fp
 8015ae4:	4622      	mov	r2, r4
 8015ae6:	4629      	mov	r1, r5
 8015ae8:	4638      	mov	r0, r7
 8015aea:	f7ff ff6f 	bl	80159cc <__ssputs_r>
 8015aee:	3001      	adds	r0, #1
 8015af0:	f000 80a9 	beq.w	8015c46 <_svfiprintf_r+0x1c6>
 8015af4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015af6:	445a      	add	r2, fp
 8015af8:	9209      	str	r2, [sp, #36]	; 0x24
 8015afa:	f89a 3000 	ldrb.w	r3, [sl]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	f000 80a1 	beq.w	8015c46 <_svfiprintf_r+0x1c6>
 8015b04:	2300      	movs	r3, #0
 8015b06:	f04f 32ff 	mov.w	r2, #4294967295
 8015b0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015b0e:	f10a 0a01 	add.w	sl, sl, #1
 8015b12:	9304      	str	r3, [sp, #16]
 8015b14:	9307      	str	r3, [sp, #28]
 8015b16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015b1a:	931a      	str	r3, [sp, #104]	; 0x68
 8015b1c:	4654      	mov	r4, sl
 8015b1e:	2205      	movs	r2, #5
 8015b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b24:	4850      	ldr	r0, [pc, #320]	; (8015c68 <_svfiprintf_r+0x1e8>)
 8015b26:	f7ea fb53 	bl	80001d0 <memchr>
 8015b2a:	9a04      	ldr	r2, [sp, #16]
 8015b2c:	b9d8      	cbnz	r0, 8015b66 <_svfiprintf_r+0xe6>
 8015b2e:	06d0      	lsls	r0, r2, #27
 8015b30:	bf44      	itt	mi
 8015b32:	2320      	movmi	r3, #32
 8015b34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015b38:	0711      	lsls	r1, r2, #28
 8015b3a:	bf44      	itt	mi
 8015b3c:	232b      	movmi	r3, #43	; 0x2b
 8015b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015b42:	f89a 3000 	ldrb.w	r3, [sl]
 8015b46:	2b2a      	cmp	r3, #42	; 0x2a
 8015b48:	d015      	beq.n	8015b76 <_svfiprintf_r+0xf6>
 8015b4a:	9a07      	ldr	r2, [sp, #28]
 8015b4c:	4654      	mov	r4, sl
 8015b4e:	2000      	movs	r0, #0
 8015b50:	f04f 0c0a 	mov.w	ip, #10
 8015b54:	4621      	mov	r1, r4
 8015b56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015b5a:	3b30      	subs	r3, #48	; 0x30
 8015b5c:	2b09      	cmp	r3, #9
 8015b5e:	d94d      	bls.n	8015bfc <_svfiprintf_r+0x17c>
 8015b60:	b1b0      	cbz	r0, 8015b90 <_svfiprintf_r+0x110>
 8015b62:	9207      	str	r2, [sp, #28]
 8015b64:	e014      	b.n	8015b90 <_svfiprintf_r+0x110>
 8015b66:	eba0 0308 	sub.w	r3, r0, r8
 8015b6a:	fa09 f303 	lsl.w	r3, r9, r3
 8015b6e:	4313      	orrs	r3, r2
 8015b70:	9304      	str	r3, [sp, #16]
 8015b72:	46a2      	mov	sl, r4
 8015b74:	e7d2      	b.n	8015b1c <_svfiprintf_r+0x9c>
 8015b76:	9b03      	ldr	r3, [sp, #12]
 8015b78:	1d19      	adds	r1, r3, #4
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	9103      	str	r1, [sp, #12]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	bfbb      	ittet	lt
 8015b82:	425b      	neglt	r3, r3
 8015b84:	f042 0202 	orrlt.w	r2, r2, #2
 8015b88:	9307      	strge	r3, [sp, #28]
 8015b8a:	9307      	strlt	r3, [sp, #28]
 8015b8c:	bfb8      	it	lt
 8015b8e:	9204      	strlt	r2, [sp, #16]
 8015b90:	7823      	ldrb	r3, [r4, #0]
 8015b92:	2b2e      	cmp	r3, #46	; 0x2e
 8015b94:	d10c      	bne.n	8015bb0 <_svfiprintf_r+0x130>
 8015b96:	7863      	ldrb	r3, [r4, #1]
 8015b98:	2b2a      	cmp	r3, #42	; 0x2a
 8015b9a:	d134      	bne.n	8015c06 <_svfiprintf_r+0x186>
 8015b9c:	9b03      	ldr	r3, [sp, #12]
 8015b9e:	1d1a      	adds	r2, r3, #4
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	9203      	str	r2, [sp, #12]
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	bfb8      	it	lt
 8015ba8:	f04f 33ff 	movlt.w	r3, #4294967295
 8015bac:	3402      	adds	r4, #2
 8015bae:	9305      	str	r3, [sp, #20]
 8015bb0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8015c78 <_svfiprintf_r+0x1f8>
 8015bb4:	7821      	ldrb	r1, [r4, #0]
 8015bb6:	2203      	movs	r2, #3
 8015bb8:	4650      	mov	r0, sl
 8015bba:	f7ea fb09 	bl	80001d0 <memchr>
 8015bbe:	b138      	cbz	r0, 8015bd0 <_svfiprintf_r+0x150>
 8015bc0:	9b04      	ldr	r3, [sp, #16]
 8015bc2:	eba0 000a 	sub.w	r0, r0, sl
 8015bc6:	2240      	movs	r2, #64	; 0x40
 8015bc8:	4082      	lsls	r2, r0
 8015bca:	4313      	orrs	r3, r2
 8015bcc:	3401      	adds	r4, #1
 8015bce:	9304      	str	r3, [sp, #16]
 8015bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015bd4:	4825      	ldr	r0, [pc, #148]	; (8015c6c <_svfiprintf_r+0x1ec>)
 8015bd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015bda:	2206      	movs	r2, #6
 8015bdc:	f7ea faf8 	bl	80001d0 <memchr>
 8015be0:	2800      	cmp	r0, #0
 8015be2:	d038      	beq.n	8015c56 <_svfiprintf_r+0x1d6>
 8015be4:	4b22      	ldr	r3, [pc, #136]	; (8015c70 <_svfiprintf_r+0x1f0>)
 8015be6:	bb1b      	cbnz	r3, 8015c30 <_svfiprintf_r+0x1b0>
 8015be8:	9b03      	ldr	r3, [sp, #12]
 8015bea:	3307      	adds	r3, #7
 8015bec:	f023 0307 	bic.w	r3, r3, #7
 8015bf0:	3308      	adds	r3, #8
 8015bf2:	9303      	str	r3, [sp, #12]
 8015bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015bf6:	4433      	add	r3, r6
 8015bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8015bfa:	e768      	b.n	8015ace <_svfiprintf_r+0x4e>
 8015bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c00:	460c      	mov	r4, r1
 8015c02:	2001      	movs	r0, #1
 8015c04:	e7a6      	b.n	8015b54 <_svfiprintf_r+0xd4>
 8015c06:	2300      	movs	r3, #0
 8015c08:	3401      	adds	r4, #1
 8015c0a:	9305      	str	r3, [sp, #20]
 8015c0c:	4619      	mov	r1, r3
 8015c0e:	f04f 0c0a 	mov.w	ip, #10
 8015c12:	4620      	mov	r0, r4
 8015c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c18:	3a30      	subs	r2, #48	; 0x30
 8015c1a:	2a09      	cmp	r2, #9
 8015c1c:	d903      	bls.n	8015c26 <_svfiprintf_r+0x1a6>
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d0c6      	beq.n	8015bb0 <_svfiprintf_r+0x130>
 8015c22:	9105      	str	r1, [sp, #20]
 8015c24:	e7c4      	b.n	8015bb0 <_svfiprintf_r+0x130>
 8015c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8015c2a:	4604      	mov	r4, r0
 8015c2c:	2301      	movs	r3, #1
 8015c2e:	e7f0      	b.n	8015c12 <_svfiprintf_r+0x192>
 8015c30:	ab03      	add	r3, sp, #12
 8015c32:	9300      	str	r3, [sp, #0]
 8015c34:	462a      	mov	r2, r5
 8015c36:	4b0f      	ldr	r3, [pc, #60]	; (8015c74 <_svfiprintf_r+0x1f4>)
 8015c38:	a904      	add	r1, sp, #16
 8015c3a:	4638      	mov	r0, r7
 8015c3c:	f7fc fa64 	bl	8012108 <_printf_float>
 8015c40:	1c42      	adds	r2, r0, #1
 8015c42:	4606      	mov	r6, r0
 8015c44:	d1d6      	bne.n	8015bf4 <_svfiprintf_r+0x174>
 8015c46:	89ab      	ldrh	r3, [r5, #12]
 8015c48:	065b      	lsls	r3, r3, #25
 8015c4a:	f53f af2d 	bmi.w	8015aa8 <_svfiprintf_r+0x28>
 8015c4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015c50:	b01d      	add	sp, #116	; 0x74
 8015c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c56:	ab03      	add	r3, sp, #12
 8015c58:	9300      	str	r3, [sp, #0]
 8015c5a:	462a      	mov	r2, r5
 8015c5c:	4b05      	ldr	r3, [pc, #20]	; (8015c74 <_svfiprintf_r+0x1f4>)
 8015c5e:	a904      	add	r1, sp, #16
 8015c60:	4638      	mov	r0, r7
 8015c62:	f7fc fcf5 	bl	8012650 <_printf_i>
 8015c66:	e7eb      	b.n	8015c40 <_svfiprintf_r+0x1c0>
 8015c68:	08018649 	.word	0x08018649
 8015c6c:	08018653 	.word	0x08018653
 8015c70:	08012109 	.word	0x08012109
 8015c74:	080159cd 	.word	0x080159cd
 8015c78:	0801864f 	.word	0x0801864f

08015c7c <__sfputc_r>:
 8015c7c:	6893      	ldr	r3, [r2, #8]
 8015c7e:	3b01      	subs	r3, #1
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	b410      	push	{r4}
 8015c84:	6093      	str	r3, [r2, #8]
 8015c86:	da08      	bge.n	8015c9a <__sfputc_r+0x1e>
 8015c88:	6994      	ldr	r4, [r2, #24]
 8015c8a:	42a3      	cmp	r3, r4
 8015c8c:	db01      	blt.n	8015c92 <__sfputc_r+0x16>
 8015c8e:	290a      	cmp	r1, #10
 8015c90:	d103      	bne.n	8015c9a <__sfputc_r+0x1e>
 8015c92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c96:	f7fd b9e6 	b.w	8013066 <__swbuf_r>
 8015c9a:	6813      	ldr	r3, [r2, #0]
 8015c9c:	1c58      	adds	r0, r3, #1
 8015c9e:	6010      	str	r0, [r2, #0]
 8015ca0:	7019      	strb	r1, [r3, #0]
 8015ca2:	4608      	mov	r0, r1
 8015ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015ca8:	4770      	bx	lr

08015caa <__sfputs_r>:
 8015caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cac:	4606      	mov	r6, r0
 8015cae:	460f      	mov	r7, r1
 8015cb0:	4614      	mov	r4, r2
 8015cb2:	18d5      	adds	r5, r2, r3
 8015cb4:	42ac      	cmp	r4, r5
 8015cb6:	d101      	bne.n	8015cbc <__sfputs_r+0x12>
 8015cb8:	2000      	movs	r0, #0
 8015cba:	e007      	b.n	8015ccc <__sfputs_r+0x22>
 8015cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015cc0:	463a      	mov	r2, r7
 8015cc2:	4630      	mov	r0, r6
 8015cc4:	f7ff ffda 	bl	8015c7c <__sfputc_r>
 8015cc8:	1c43      	adds	r3, r0, #1
 8015cca:	d1f3      	bne.n	8015cb4 <__sfputs_r+0xa>
 8015ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015cd0 <_vfiprintf_r>:
 8015cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cd4:	460d      	mov	r5, r1
 8015cd6:	b09d      	sub	sp, #116	; 0x74
 8015cd8:	4614      	mov	r4, r2
 8015cda:	4698      	mov	r8, r3
 8015cdc:	4606      	mov	r6, r0
 8015cde:	b118      	cbz	r0, 8015ce8 <_vfiprintf_r+0x18>
 8015ce0:	6a03      	ldr	r3, [r0, #32]
 8015ce2:	b90b      	cbnz	r3, 8015ce8 <_vfiprintf_r+0x18>
 8015ce4:	f7fd f872 	bl	8012dcc <__sinit>
 8015ce8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015cea:	07d9      	lsls	r1, r3, #31
 8015cec:	d405      	bmi.n	8015cfa <_vfiprintf_r+0x2a>
 8015cee:	89ab      	ldrh	r3, [r5, #12]
 8015cf0:	059a      	lsls	r2, r3, #22
 8015cf2:	d402      	bmi.n	8015cfa <_vfiprintf_r+0x2a>
 8015cf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015cf6:	f7fd fb8a 	bl	801340e <__retarget_lock_acquire_recursive>
 8015cfa:	89ab      	ldrh	r3, [r5, #12]
 8015cfc:	071b      	lsls	r3, r3, #28
 8015cfe:	d501      	bpl.n	8015d04 <_vfiprintf_r+0x34>
 8015d00:	692b      	ldr	r3, [r5, #16]
 8015d02:	b99b      	cbnz	r3, 8015d2c <_vfiprintf_r+0x5c>
 8015d04:	4629      	mov	r1, r5
 8015d06:	4630      	mov	r0, r6
 8015d08:	f7fd f9ea 	bl	80130e0 <__swsetup_r>
 8015d0c:	b170      	cbz	r0, 8015d2c <_vfiprintf_r+0x5c>
 8015d0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015d10:	07dc      	lsls	r4, r3, #31
 8015d12:	d504      	bpl.n	8015d1e <_vfiprintf_r+0x4e>
 8015d14:	f04f 30ff 	mov.w	r0, #4294967295
 8015d18:	b01d      	add	sp, #116	; 0x74
 8015d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d1e:	89ab      	ldrh	r3, [r5, #12]
 8015d20:	0598      	lsls	r0, r3, #22
 8015d22:	d4f7      	bmi.n	8015d14 <_vfiprintf_r+0x44>
 8015d24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015d26:	f7fd fb73 	bl	8013410 <__retarget_lock_release_recursive>
 8015d2a:	e7f3      	b.n	8015d14 <_vfiprintf_r+0x44>
 8015d2c:	2300      	movs	r3, #0
 8015d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8015d30:	2320      	movs	r3, #32
 8015d32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015d36:	f8cd 800c 	str.w	r8, [sp, #12]
 8015d3a:	2330      	movs	r3, #48	; 0x30
 8015d3c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8015ef0 <_vfiprintf_r+0x220>
 8015d40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015d44:	f04f 0901 	mov.w	r9, #1
 8015d48:	4623      	mov	r3, r4
 8015d4a:	469a      	mov	sl, r3
 8015d4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d50:	b10a      	cbz	r2, 8015d56 <_vfiprintf_r+0x86>
 8015d52:	2a25      	cmp	r2, #37	; 0x25
 8015d54:	d1f9      	bne.n	8015d4a <_vfiprintf_r+0x7a>
 8015d56:	ebba 0b04 	subs.w	fp, sl, r4
 8015d5a:	d00b      	beq.n	8015d74 <_vfiprintf_r+0xa4>
 8015d5c:	465b      	mov	r3, fp
 8015d5e:	4622      	mov	r2, r4
 8015d60:	4629      	mov	r1, r5
 8015d62:	4630      	mov	r0, r6
 8015d64:	f7ff ffa1 	bl	8015caa <__sfputs_r>
 8015d68:	3001      	adds	r0, #1
 8015d6a:	f000 80a9 	beq.w	8015ec0 <_vfiprintf_r+0x1f0>
 8015d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015d70:	445a      	add	r2, fp
 8015d72:	9209      	str	r2, [sp, #36]	; 0x24
 8015d74:	f89a 3000 	ldrb.w	r3, [sl]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	f000 80a1 	beq.w	8015ec0 <_vfiprintf_r+0x1f0>
 8015d7e:	2300      	movs	r3, #0
 8015d80:	f04f 32ff 	mov.w	r2, #4294967295
 8015d84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015d88:	f10a 0a01 	add.w	sl, sl, #1
 8015d8c:	9304      	str	r3, [sp, #16]
 8015d8e:	9307      	str	r3, [sp, #28]
 8015d90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015d94:	931a      	str	r3, [sp, #104]	; 0x68
 8015d96:	4654      	mov	r4, sl
 8015d98:	2205      	movs	r2, #5
 8015d9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d9e:	4854      	ldr	r0, [pc, #336]	; (8015ef0 <_vfiprintf_r+0x220>)
 8015da0:	f7ea fa16 	bl	80001d0 <memchr>
 8015da4:	9a04      	ldr	r2, [sp, #16]
 8015da6:	b9d8      	cbnz	r0, 8015de0 <_vfiprintf_r+0x110>
 8015da8:	06d1      	lsls	r1, r2, #27
 8015daa:	bf44      	itt	mi
 8015dac:	2320      	movmi	r3, #32
 8015dae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015db2:	0713      	lsls	r3, r2, #28
 8015db4:	bf44      	itt	mi
 8015db6:	232b      	movmi	r3, #43	; 0x2b
 8015db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015dbc:	f89a 3000 	ldrb.w	r3, [sl]
 8015dc0:	2b2a      	cmp	r3, #42	; 0x2a
 8015dc2:	d015      	beq.n	8015df0 <_vfiprintf_r+0x120>
 8015dc4:	9a07      	ldr	r2, [sp, #28]
 8015dc6:	4654      	mov	r4, sl
 8015dc8:	2000      	movs	r0, #0
 8015dca:	f04f 0c0a 	mov.w	ip, #10
 8015dce:	4621      	mov	r1, r4
 8015dd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015dd4:	3b30      	subs	r3, #48	; 0x30
 8015dd6:	2b09      	cmp	r3, #9
 8015dd8:	d94d      	bls.n	8015e76 <_vfiprintf_r+0x1a6>
 8015dda:	b1b0      	cbz	r0, 8015e0a <_vfiprintf_r+0x13a>
 8015ddc:	9207      	str	r2, [sp, #28]
 8015dde:	e014      	b.n	8015e0a <_vfiprintf_r+0x13a>
 8015de0:	eba0 0308 	sub.w	r3, r0, r8
 8015de4:	fa09 f303 	lsl.w	r3, r9, r3
 8015de8:	4313      	orrs	r3, r2
 8015dea:	9304      	str	r3, [sp, #16]
 8015dec:	46a2      	mov	sl, r4
 8015dee:	e7d2      	b.n	8015d96 <_vfiprintf_r+0xc6>
 8015df0:	9b03      	ldr	r3, [sp, #12]
 8015df2:	1d19      	adds	r1, r3, #4
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	9103      	str	r1, [sp, #12]
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	bfbb      	ittet	lt
 8015dfc:	425b      	neglt	r3, r3
 8015dfe:	f042 0202 	orrlt.w	r2, r2, #2
 8015e02:	9307      	strge	r3, [sp, #28]
 8015e04:	9307      	strlt	r3, [sp, #28]
 8015e06:	bfb8      	it	lt
 8015e08:	9204      	strlt	r2, [sp, #16]
 8015e0a:	7823      	ldrb	r3, [r4, #0]
 8015e0c:	2b2e      	cmp	r3, #46	; 0x2e
 8015e0e:	d10c      	bne.n	8015e2a <_vfiprintf_r+0x15a>
 8015e10:	7863      	ldrb	r3, [r4, #1]
 8015e12:	2b2a      	cmp	r3, #42	; 0x2a
 8015e14:	d134      	bne.n	8015e80 <_vfiprintf_r+0x1b0>
 8015e16:	9b03      	ldr	r3, [sp, #12]
 8015e18:	1d1a      	adds	r2, r3, #4
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	9203      	str	r2, [sp, #12]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	bfb8      	it	lt
 8015e22:	f04f 33ff 	movlt.w	r3, #4294967295
 8015e26:	3402      	adds	r4, #2
 8015e28:	9305      	str	r3, [sp, #20]
 8015e2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8015f00 <_vfiprintf_r+0x230>
 8015e2e:	7821      	ldrb	r1, [r4, #0]
 8015e30:	2203      	movs	r2, #3
 8015e32:	4650      	mov	r0, sl
 8015e34:	f7ea f9cc 	bl	80001d0 <memchr>
 8015e38:	b138      	cbz	r0, 8015e4a <_vfiprintf_r+0x17a>
 8015e3a:	9b04      	ldr	r3, [sp, #16]
 8015e3c:	eba0 000a 	sub.w	r0, r0, sl
 8015e40:	2240      	movs	r2, #64	; 0x40
 8015e42:	4082      	lsls	r2, r0
 8015e44:	4313      	orrs	r3, r2
 8015e46:	3401      	adds	r4, #1
 8015e48:	9304      	str	r3, [sp, #16]
 8015e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e4e:	4829      	ldr	r0, [pc, #164]	; (8015ef4 <_vfiprintf_r+0x224>)
 8015e50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015e54:	2206      	movs	r2, #6
 8015e56:	f7ea f9bb 	bl	80001d0 <memchr>
 8015e5a:	2800      	cmp	r0, #0
 8015e5c:	d03f      	beq.n	8015ede <_vfiprintf_r+0x20e>
 8015e5e:	4b26      	ldr	r3, [pc, #152]	; (8015ef8 <_vfiprintf_r+0x228>)
 8015e60:	bb1b      	cbnz	r3, 8015eaa <_vfiprintf_r+0x1da>
 8015e62:	9b03      	ldr	r3, [sp, #12]
 8015e64:	3307      	adds	r3, #7
 8015e66:	f023 0307 	bic.w	r3, r3, #7
 8015e6a:	3308      	adds	r3, #8
 8015e6c:	9303      	str	r3, [sp, #12]
 8015e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e70:	443b      	add	r3, r7
 8015e72:	9309      	str	r3, [sp, #36]	; 0x24
 8015e74:	e768      	b.n	8015d48 <_vfiprintf_r+0x78>
 8015e76:	fb0c 3202 	mla	r2, ip, r2, r3
 8015e7a:	460c      	mov	r4, r1
 8015e7c:	2001      	movs	r0, #1
 8015e7e:	e7a6      	b.n	8015dce <_vfiprintf_r+0xfe>
 8015e80:	2300      	movs	r3, #0
 8015e82:	3401      	adds	r4, #1
 8015e84:	9305      	str	r3, [sp, #20]
 8015e86:	4619      	mov	r1, r3
 8015e88:	f04f 0c0a 	mov.w	ip, #10
 8015e8c:	4620      	mov	r0, r4
 8015e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015e92:	3a30      	subs	r2, #48	; 0x30
 8015e94:	2a09      	cmp	r2, #9
 8015e96:	d903      	bls.n	8015ea0 <_vfiprintf_r+0x1d0>
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d0c6      	beq.n	8015e2a <_vfiprintf_r+0x15a>
 8015e9c:	9105      	str	r1, [sp, #20]
 8015e9e:	e7c4      	b.n	8015e2a <_vfiprintf_r+0x15a>
 8015ea0:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ea4:	4604      	mov	r4, r0
 8015ea6:	2301      	movs	r3, #1
 8015ea8:	e7f0      	b.n	8015e8c <_vfiprintf_r+0x1bc>
 8015eaa:	ab03      	add	r3, sp, #12
 8015eac:	9300      	str	r3, [sp, #0]
 8015eae:	462a      	mov	r2, r5
 8015eb0:	4b12      	ldr	r3, [pc, #72]	; (8015efc <_vfiprintf_r+0x22c>)
 8015eb2:	a904      	add	r1, sp, #16
 8015eb4:	4630      	mov	r0, r6
 8015eb6:	f7fc f927 	bl	8012108 <_printf_float>
 8015eba:	4607      	mov	r7, r0
 8015ebc:	1c78      	adds	r0, r7, #1
 8015ebe:	d1d6      	bne.n	8015e6e <_vfiprintf_r+0x19e>
 8015ec0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015ec2:	07d9      	lsls	r1, r3, #31
 8015ec4:	d405      	bmi.n	8015ed2 <_vfiprintf_r+0x202>
 8015ec6:	89ab      	ldrh	r3, [r5, #12]
 8015ec8:	059a      	lsls	r2, r3, #22
 8015eca:	d402      	bmi.n	8015ed2 <_vfiprintf_r+0x202>
 8015ecc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015ece:	f7fd fa9f 	bl	8013410 <__retarget_lock_release_recursive>
 8015ed2:	89ab      	ldrh	r3, [r5, #12]
 8015ed4:	065b      	lsls	r3, r3, #25
 8015ed6:	f53f af1d 	bmi.w	8015d14 <_vfiprintf_r+0x44>
 8015eda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015edc:	e71c      	b.n	8015d18 <_vfiprintf_r+0x48>
 8015ede:	ab03      	add	r3, sp, #12
 8015ee0:	9300      	str	r3, [sp, #0]
 8015ee2:	462a      	mov	r2, r5
 8015ee4:	4b05      	ldr	r3, [pc, #20]	; (8015efc <_vfiprintf_r+0x22c>)
 8015ee6:	a904      	add	r1, sp, #16
 8015ee8:	4630      	mov	r0, r6
 8015eea:	f7fc fbb1 	bl	8012650 <_printf_i>
 8015eee:	e7e4      	b.n	8015eba <_vfiprintf_r+0x1ea>
 8015ef0:	08018649 	.word	0x08018649
 8015ef4:	08018653 	.word	0x08018653
 8015ef8:	08012109 	.word	0x08012109
 8015efc:	08015cab 	.word	0x08015cab
 8015f00:	0801864f 	.word	0x0801864f

08015f04 <__sflush_r>:
 8015f04:	898a      	ldrh	r2, [r1, #12]
 8015f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f0a:	4605      	mov	r5, r0
 8015f0c:	0710      	lsls	r0, r2, #28
 8015f0e:	460c      	mov	r4, r1
 8015f10:	d458      	bmi.n	8015fc4 <__sflush_r+0xc0>
 8015f12:	684b      	ldr	r3, [r1, #4]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	dc05      	bgt.n	8015f24 <__sflush_r+0x20>
 8015f18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	dc02      	bgt.n	8015f24 <__sflush_r+0x20>
 8015f1e:	2000      	movs	r0, #0
 8015f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015f26:	2e00      	cmp	r6, #0
 8015f28:	d0f9      	beq.n	8015f1e <__sflush_r+0x1a>
 8015f2a:	2300      	movs	r3, #0
 8015f2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015f30:	682f      	ldr	r7, [r5, #0]
 8015f32:	6a21      	ldr	r1, [r4, #32]
 8015f34:	602b      	str	r3, [r5, #0]
 8015f36:	d032      	beq.n	8015f9e <__sflush_r+0x9a>
 8015f38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015f3a:	89a3      	ldrh	r3, [r4, #12]
 8015f3c:	075a      	lsls	r2, r3, #29
 8015f3e:	d505      	bpl.n	8015f4c <__sflush_r+0x48>
 8015f40:	6863      	ldr	r3, [r4, #4]
 8015f42:	1ac0      	subs	r0, r0, r3
 8015f44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015f46:	b10b      	cbz	r3, 8015f4c <__sflush_r+0x48>
 8015f48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015f4a:	1ac0      	subs	r0, r0, r3
 8015f4c:	2300      	movs	r3, #0
 8015f4e:	4602      	mov	r2, r0
 8015f50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015f52:	6a21      	ldr	r1, [r4, #32]
 8015f54:	4628      	mov	r0, r5
 8015f56:	47b0      	blx	r6
 8015f58:	1c43      	adds	r3, r0, #1
 8015f5a:	89a3      	ldrh	r3, [r4, #12]
 8015f5c:	d106      	bne.n	8015f6c <__sflush_r+0x68>
 8015f5e:	6829      	ldr	r1, [r5, #0]
 8015f60:	291d      	cmp	r1, #29
 8015f62:	d82b      	bhi.n	8015fbc <__sflush_r+0xb8>
 8015f64:	4a29      	ldr	r2, [pc, #164]	; (801600c <__sflush_r+0x108>)
 8015f66:	410a      	asrs	r2, r1
 8015f68:	07d6      	lsls	r6, r2, #31
 8015f6a:	d427      	bmi.n	8015fbc <__sflush_r+0xb8>
 8015f6c:	2200      	movs	r2, #0
 8015f6e:	6062      	str	r2, [r4, #4]
 8015f70:	04d9      	lsls	r1, r3, #19
 8015f72:	6922      	ldr	r2, [r4, #16]
 8015f74:	6022      	str	r2, [r4, #0]
 8015f76:	d504      	bpl.n	8015f82 <__sflush_r+0x7e>
 8015f78:	1c42      	adds	r2, r0, #1
 8015f7a:	d101      	bne.n	8015f80 <__sflush_r+0x7c>
 8015f7c:	682b      	ldr	r3, [r5, #0]
 8015f7e:	b903      	cbnz	r3, 8015f82 <__sflush_r+0x7e>
 8015f80:	6560      	str	r0, [r4, #84]	; 0x54
 8015f82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015f84:	602f      	str	r7, [r5, #0]
 8015f86:	2900      	cmp	r1, #0
 8015f88:	d0c9      	beq.n	8015f1e <__sflush_r+0x1a>
 8015f8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015f8e:	4299      	cmp	r1, r3
 8015f90:	d002      	beq.n	8015f98 <__sflush_r+0x94>
 8015f92:	4628      	mov	r0, r5
 8015f94:	f7fe f8d6 	bl	8014144 <_free_r>
 8015f98:	2000      	movs	r0, #0
 8015f9a:	6360      	str	r0, [r4, #52]	; 0x34
 8015f9c:	e7c0      	b.n	8015f20 <__sflush_r+0x1c>
 8015f9e:	2301      	movs	r3, #1
 8015fa0:	4628      	mov	r0, r5
 8015fa2:	47b0      	blx	r6
 8015fa4:	1c41      	adds	r1, r0, #1
 8015fa6:	d1c8      	bne.n	8015f3a <__sflush_r+0x36>
 8015fa8:	682b      	ldr	r3, [r5, #0]
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d0c5      	beq.n	8015f3a <__sflush_r+0x36>
 8015fae:	2b1d      	cmp	r3, #29
 8015fb0:	d001      	beq.n	8015fb6 <__sflush_r+0xb2>
 8015fb2:	2b16      	cmp	r3, #22
 8015fb4:	d101      	bne.n	8015fba <__sflush_r+0xb6>
 8015fb6:	602f      	str	r7, [r5, #0]
 8015fb8:	e7b1      	b.n	8015f1e <__sflush_r+0x1a>
 8015fba:	89a3      	ldrh	r3, [r4, #12]
 8015fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015fc0:	81a3      	strh	r3, [r4, #12]
 8015fc2:	e7ad      	b.n	8015f20 <__sflush_r+0x1c>
 8015fc4:	690f      	ldr	r7, [r1, #16]
 8015fc6:	2f00      	cmp	r7, #0
 8015fc8:	d0a9      	beq.n	8015f1e <__sflush_r+0x1a>
 8015fca:	0793      	lsls	r3, r2, #30
 8015fcc:	680e      	ldr	r6, [r1, #0]
 8015fce:	bf08      	it	eq
 8015fd0:	694b      	ldreq	r3, [r1, #20]
 8015fd2:	600f      	str	r7, [r1, #0]
 8015fd4:	bf18      	it	ne
 8015fd6:	2300      	movne	r3, #0
 8015fd8:	eba6 0807 	sub.w	r8, r6, r7
 8015fdc:	608b      	str	r3, [r1, #8]
 8015fde:	f1b8 0f00 	cmp.w	r8, #0
 8015fe2:	dd9c      	ble.n	8015f1e <__sflush_r+0x1a>
 8015fe4:	6a21      	ldr	r1, [r4, #32]
 8015fe6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015fe8:	4643      	mov	r3, r8
 8015fea:	463a      	mov	r2, r7
 8015fec:	4628      	mov	r0, r5
 8015fee:	47b0      	blx	r6
 8015ff0:	2800      	cmp	r0, #0
 8015ff2:	dc06      	bgt.n	8016002 <__sflush_r+0xfe>
 8015ff4:	89a3      	ldrh	r3, [r4, #12]
 8015ff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ffa:	81a3      	strh	r3, [r4, #12]
 8015ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8016000:	e78e      	b.n	8015f20 <__sflush_r+0x1c>
 8016002:	4407      	add	r7, r0
 8016004:	eba8 0800 	sub.w	r8, r8, r0
 8016008:	e7e9      	b.n	8015fde <__sflush_r+0xda>
 801600a:	bf00      	nop
 801600c:	dfbffffe 	.word	0xdfbffffe

08016010 <_fflush_r>:
 8016010:	b538      	push	{r3, r4, r5, lr}
 8016012:	690b      	ldr	r3, [r1, #16]
 8016014:	4605      	mov	r5, r0
 8016016:	460c      	mov	r4, r1
 8016018:	b913      	cbnz	r3, 8016020 <_fflush_r+0x10>
 801601a:	2500      	movs	r5, #0
 801601c:	4628      	mov	r0, r5
 801601e:	bd38      	pop	{r3, r4, r5, pc}
 8016020:	b118      	cbz	r0, 801602a <_fflush_r+0x1a>
 8016022:	6a03      	ldr	r3, [r0, #32]
 8016024:	b90b      	cbnz	r3, 801602a <_fflush_r+0x1a>
 8016026:	f7fc fed1 	bl	8012dcc <__sinit>
 801602a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d0f3      	beq.n	801601a <_fflush_r+0xa>
 8016032:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016034:	07d0      	lsls	r0, r2, #31
 8016036:	d404      	bmi.n	8016042 <_fflush_r+0x32>
 8016038:	0599      	lsls	r1, r3, #22
 801603a:	d402      	bmi.n	8016042 <_fflush_r+0x32>
 801603c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801603e:	f7fd f9e6 	bl	801340e <__retarget_lock_acquire_recursive>
 8016042:	4628      	mov	r0, r5
 8016044:	4621      	mov	r1, r4
 8016046:	f7ff ff5d 	bl	8015f04 <__sflush_r>
 801604a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801604c:	07da      	lsls	r2, r3, #31
 801604e:	4605      	mov	r5, r0
 8016050:	d4e4      	bmi.n	801601c <_fflush_r+0xc>
 8016052:	89a3      	ldrh	r3, [r4, #12]
 8016054:	059b      	lsls	r3, r3, #22
 8016056:	d4e1      	bmi.n	801601c <_fflush_r+0xc>
 8016058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801605a:	f7fd f9d9 	bl	8013410 <__retarget_lock_release_recursive>
 801605e:	e7dd      	b.n	801601c <_fflush_r+0xc>

08016060 <__swhatbuf_r>:
 8016060:	b570      	push	{r4, r5, r6, lr}
 8016062:	460c      	mov	r4, r1
 8016064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016068:	2900      	cmp	r1, #0
 801606a:	b096      	sub	sp, #88	; 0x58
 801606c:	4615      	mov	r5, r2
 801606e:	461e      	mov	r6, r3
 8016070:	da0d      	bge.n	801608e <__swhatbuf_r+0x2e>
 8016072:	89a3      	ldrh	r3, [r4, #12]
 8016074:	f013 0f80 	tst.w	r3, #128	; 0x80
 8016078:	f04f 0100 	mov.w	r1, #0
 801607c:	bf0c      	ite	eq
 801607e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8016082:	2340      	movne	r3, #64	; 0x40
 8016084:	2000      	movs	r0, #0
 8016086:	6031      	str	r1, [r6, #0]
 8016088:	602b      	str	r3, [r5, #0]
 801608a:	b016      	add	sp, #88	; 0x58
 801608c:	bd70      	pop	{r4, r5, r6, pc}
 801608e:	466a      	mov	r2, sp
 8016090:	f000 f878 	bl	8016184 <_fstat_r>
 8016094:	2800      	cmp	r0, #0
 8016096:	dbec      	blt.n	8016072 <__swhatbuf_r+0x12>
 8016098:	9901      	ldr	r1, [sp, #4]
 801609a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801609e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80160a2:	4259      	negs	r1, r3
 80160a4:	4159      	adcs	r1, r3
 80160a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80160aa:	e7eb      	b.n	8016084 <__swhatbuf_r+0x24>

080160ac <__smakebuf_r>:
 80160ac:	898b      	ldrh	r3, [r1, #12]
 80160ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80160b0:	079d      	lsls	r5, r3, #30
 80160b2:	4606      	mov	r6, r0
 80160b4:	460c      	mov	r4, r1
 80160b6:	d507      	bpl.n	80160c8 <__smakebuf_r+0x1c>
 80160b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80160bc:	6023      	str	r3, [r4, #0]
 80160be:	6123      	str	r3, [r4, #16]
 80160c0:	2301      	movs	r3, #1
 80160c2:	6163      	str	r3, [r4, #20]
 80160c4:	b002      	add	sp, #8
 80160c6:	bd70      	pop	{r4, r5, r6, pc}
 80160c8:	ab01      	add	r3, sp, #4
 80160ca:	466a      	mov	r2, sp
 80160cc:	f7ff ffc8 	bl	8016060 <__swhatbuf_r>
 80160d0:	9900      	ldr	r1, [sp, #0]
 80160d2:	4605      	mov	r5, r0
 80160d4:	4630      	mov	r0, r6
 80160d6:	f7fe f8a9 	bl	801422c <_malloc_r>
 80160da:	b948      	cbnz	r0, 80160f0 <__smakebuf_r+0x44>
 80160dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160e0:	059a      	lsls	r2, r3, #22
 80160e2:	d4ef      	bmi.n	80160c4 <__smakebuf_r+0x18>
 80160e4:	f023 0303 	bic.w	r3, r3, #3
 80160e8:	f043 0302 	orr.w	r3, r3, #2
 80160ec:	81a3      	strh	r3, [r4, #12]
 80160ee:	e7e3      	b.n	80160b8 <__smakebuf_r+0xc>
 80160f0:	89a3      	ldrh	r3, [r4, #12]
 80160f2:	6020      	str	r0, [r4, #0]
 80160f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80160f8:	81a3      	strh	r3, [r4, #12]
 80160fa:	9b00      	ldr	r3, [sp, #0]
 80160fc:	6163      	str	r3, [r4, #20]
 80160fe:	9b01      	ldr	r3, [sp, #4]
 8016100:	6120      	str	r0, [r4, #16]
 8016102:	b15b      	cbz	r3, 801611c <__smakebuf_r+0x70>
 8016104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016108:	4630      	mov	r0, r6
 801610a:	f000 f84d 	bl	80161a8 <_isatty_r>
 801610e:	b128      	cbz	r0, 801611c <__smakebuf_r+0x70>
 8016110:	89a3      	ldrh	r3, [r4, #12]
 8016112:	f023 0303 	bic.w	r3, r3, #3
 8016116:	f043 0301 	orr.w	r3, r3, #1
 801611a:	81a3      	strh	r3, [r4, #12]
 801611c:	89a3      	ldrh	r3, [r4, #12]
 801611e:	431d      	orrs	r5, r3
 8016120:	81a5      	strh	r5, [r4, #12]
 8016122:	e7cf      	b.n	80160c4 <__smakebuf_r+0x18>

08016124 <_raise_r>:
 8016124:	291f      	cmp	r1, #31
 8016126:	b538      	push	{r3, r4, r5, lr}
 8016128:	4604      	mov	r4, r0
 801612a:	460d      	mov	r5, r1
 801612c:	d904      	bls.n	8016138 <_raise_r+0x14>
 801612e:	2316      	movs	r3, #22
 8016130:	6003      	str	r3, [r0, #0]
 8016132:	f04f 30ff 	mov.w	r0, #4294967295
 8016136:	bd38      	pop	{r3, r4, r5, pc}
 8016138:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801613a:	b112      	cbz	r2, 8016142 <_raise_r+0x1e>
 801613c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016140:	b94b      	cbnz	r3, 8016156 <_raise_r+0x32>
 8016142:	4620      	mov	r0, r4
 8016144:	f000 f852 	bl	80161ec <_getpid_r>
 8016148:	462a      	mov	r2, r5
 801614a:	4601      	mov	r1, r0
 801614c:	4620      	mov	r0, r4
 801614e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016152:	f000 b839 	b.w	80161c8 <_kill_r>
 8016156:	2b01      	cmp	r3, #1
 8016158:	d00a      	beq.n	8016170 <_raise_r+0x4c>
 801615a:	1c59      	adds	r1, r3, #1
 801615c:	d103      	bne.n	8016166 <_raise_r+0x42>
 801615e:	2316      	movs	r3, #22
 8016160:	6003      	str	r3, [r0, #0]
 8016162:	2001      	movs	r0, #1
 8016164:	e7e7      	b.n	8016136 <_raise_r+0x12>
 8016166:	2400      	movs	r4, #0
 8016168:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801616c:	4628      	mov	r0, r5
 801616e:	4798      	blx	r3
 8016170:	2000      	movs	r0, #0
 8016172:	e7e0      	b.n	8016136 <_raise_r+0x12>

08016174 <raise>:
 8016174:	4b02      	ldr	r3, [pc, #8]	; (8016180 <raise+0xc>)
 8016176:	4601      	mov	r1, r0
 8016178:	6818      	ldr	r0, [r3, #0]
 801617a:	f7ff bfd3 	b.w	8016124 <_raise_r>
 801617e:	bf00      	nop
 8016180:	20000174 	.word	0x20000174

08016184 <_fstat_r>:
 8016184:	b538      	push	{r3, r4, r5, lr}
 8016186:	4d07      	ldr	r5, [pc, #28]	; (80161a4 <_fstat_r+0x20>)
 8016188:	2300      	movs	r3, #0
 801618a:	4604      	mov	r4, r0
 801618c:	4608      	mov	r0, r1
 801618e:	4611      	mov	r1, r2
 8016190:	602b      	str	r3, [r5, #0]
 8016192:	f7ec fed9 	bl	8002f48 <_fstat>
 8016196:	1c43      	adds	r3, r0, #1
 8016198:	d102      	bne.n	80161a0 <_fstat_r+0x1c>
 801619a:	682b      	ldr	r3, [r5, #0]
 801619c:	b103      	cbz	r3, 80161a0 <_fstat_r+0x1c>
 801619e:	6023      	str	r3, [r4, #0]
 80161a0:	bd38      	pop	{r3, r4, r5, pc}
 80161a2:	bf00      	nop
 80161a4:	20003be4 	.word	0x20003be4

080161a8 <_isatty_r>:
 80161a8:	b538      	push	{r3, r4, r5, lr}
 80161aa:	4d06      	ldr	r5, [pc, #24]	; (80161c4 <_isatty_r+0x1c>)
 80161ac:	2300      	movs	r3, #0
 80161ae:	4604      	mov	r4, r0
 80161b0:	4608      	mov	r0, r1
 80161b2:	602b      	str	r3, [r5, #0]
 80161b4:	f7ec fed8 	bl	8002f68 <_isatty>
 80161b8:	1c43      	adds	r3, r0, #1
 80161ba:	d102      	bne.n	80161c2 <_isatty_r+0x1a>
 80161bc:	682b      	ldr	r3, [r5, #0]
 80161be:	b103      	cbz	r3, 80161c2 <_isatty_r+0x1a>
 80161c0:	6023      	str	r3, [r4, #0]
 80161c2:	bd38      	pop	{r3, r4, r5, pc}
 80161c4:	20003be4 	.word	0x20003be4

080161c8 <_kill_r>:
 80161c8:	b538      	push	{r3, r4, r5, lr}
 80161ca:	4d07      	ldr	r5, [pc, #28]	; (80161e8 <_kill_r+0x20>)
 80161cc:	2300      	movs	r3, #0
 80161ce:	4604      	mov	r4, r0
 80161d0:	4608      	mov	r0, r1
 80161d2:	4611      	mov	r1, r2
 80161d4:	602b      	str	r3, [r5, #0]
 80161d6:	f7ec fe74 	bl	8002ec2 <_kill>
 80161da:	1c43      	adds	r3, r0, #1
 80161dc:	d102      	bne.n	80161e4 <_kill_r+0x1c>
 80161de:	682b      	ldr	r3, [r5, #0]
 80161e0:	b103      	cbz	r3, 80161e4 <_kill_r+0x1c>
 80161e2:	6023      	str	r3, [r4, #0]
 80161e4:	bd38      	pop	{r3, r4, r5, pc}
 80161e6:	bf00      	nop
 80161e8:	20003be4 	.word	0x20003be4

080161ec <_getpid_r>:
 80161ec:	f7ec be61 	b.w	8002eb2 <_getpid>

080161f0 <_sbrk_r>:
 80161f0:	b538      	push	{r3, r4, r5, lr}
 80161f2:	4d06      	ldr	r5, [pc, #24]	; (801620c <_sbrk_r+0x1c>)
 80161f4:	2300      	movs	r3, #0
 80161f6:	4604      	mov	r4, r0
 80161f8:	4608      	mov	r0, r1
 80161fa:	602b      	str	r3, [r5, #0]
 80161fc:	f7ec fecc 	bl	8002f98 <_sbrk>
 8016200:	1c43      	adds	r3, r0, #1
 8016202:	d102      	bne.n	801620a <_sbrk_r+0x1a>
 8016204:	682b      	ldr	r3, [r5, #0]
 8016206:	b103      	cbz	r3, 801620a <_sbrk_r+0x1a>
 8016208:	6023      	str	r3, [r4, #0]
 801620a:	bd38      	pop	{r3, r4, r5, pc}
 801620c:	20003be4 	.word	0x20003be4

08016210 <nan>:
 8016210:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016218 <nan+0x8>
 8016214:	4770      	bx	lr
 8016216:	bf00      	nop
 8016218:	00000000 	.word	0x00000000
 801621c:	7ff80000 	.word	0x7ff80000

08016220 <_calloc_r>:
 8016220:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016222:	fba1 2402 	umull	r2, r4, r1, r2
 8016226:	b94c      	cbnz	r4, 801623c <_calloc_r+0x1c>
 8016228:	4611      	mov	r1, r2
 801622a:	9201      	str	r2, [sp, #4]
 801622c:	f7fd fffe 	bl	801422c <_malloc_r>
 8016230:	9a01      	ldr	r2, [sp, #4]
 8016232:	4605      	mov	r5, r0
 8016234:	b930      	cbnz	r0, 8016244 <_calloc_r+0x24>
 8016236:	4628      	mov	r0, r5
 8016238:	b003      	add	sp, #12
 801623a:	bd30      	pop	{r4, r5, pc}
 801623c:	220c      	movs	r2, #12
 801623e:	6002      	str	r2, [r0, #0]
 8016240:	2500      	movs	r5, #0
 8016242:	e7f8      	b.n	8016236 <_calloc_r+0x16>
 8016244:	4621      	mov	r1, r4
 8016246:	f7fc ffcd 	bl	80131e4 <memset>
 801624a:	e7f4      	b.n	8016236 <_calloc_r+0x16>

0801624c <rshift>:
 801624c:	6903      	ldr	r3, [r0, #16]
 801624e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016252:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016256:	ea4f 1261 	mov.w	r2, r1, asr #5
 801625a:	f100 0414 	add.w	r4, r0, #20
 801625e:	dd45      	ble.n	80162ec <rshift+0xa0>
 8016260:	f011 011f 	ands.w	r1, r1, #31
 8016264:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016268:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801626c:	d10c      	bne.n	8016288 <rshift+0x3c>
 801626e:	f100 0710 	add.w	r7, r0, #16
 8016272:	4629      	mov	r1, r5
 8016274:	42b1      	cmp	r1, r6
 8016276:	d334      	bcc.n	80162e2 <rshift+0x96>
 8016278:	1a9b      	subs	r3, r3, r2
 801627a:	009b      	lsls	r3, r3, #2
 801627c:	1eea      	subs	r2, r5, #3
 801627e:	4296      	cmp	r6, r2
 8016280:	bf38      	it	cc
 8016282:	2300      	movcc	r3, #0
 8016284:	4423      	add	r3, r4
 8016286:	e015      	b.n	80162b4 <rshift+0x68>
 8016288:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801628c:	f1c1 0820 	rsb	r8, r1, #32
 8016290:	40cf      	lsrs	r7, r1
 8016292:	f105 0e04 	add.w	lr, r5, #4
 8016296:	46a1      	mov	r9, r4
 8016298:	4576      	cmp	r6, lr
 801629a:	46f4      	mov	ip, lr
 801629c:	d815      	bhi.n	80162ca <rshift+0x7e>
 801629e:	1a9a      	subs	r2, r3, r2
 80162a0:	0092      	lsls	r2, r2, #2
 80162a2:	3a04      	subs	r2, #4
 80162a4:	3501      	adds	r5, #1
 80162a6:	42ae      	cmp	r6, r5
 80162a8:	bf38      	it	cc
 80162aa:	2200      	movcc	r2, #0
 80162ac:	18a3      	adds	r3, r4, r2
 80162ae:	50a7      	str	r7, [r4, r2]
 80162b0:	b107      	cbz	r7, 80162b4 <rshift+0x68>
 80162b2:	3304      	adds	r3, #4
 80162b4:	1b1a      	subs	r2, r3, r4
 80162b6:	42a3      	cmp	r3, r4
 80162b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80162bc:	bf08      	it	eq
 80162be:	2300      	moveq	r3, #0
 80162c0:	6102      	str	r2, [r0, #16]
 80162c2:	bf08      	it	eq
 80162c4:	6143      	streq	r3, [r0, #20]
 80162c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80162ca:	f8dc c000 	ldr.w	ip, [ip]
 80162ce:	fa0c fc08 	lsl.w	ip, ip, r8
 80162d2:	ea4c 0707 	orr.w	r7, ip, r7
 80162d6:	f849 7b04 	str.w	r7, [r9], #4
 80162da:	f85e 7b04 	ldr.w	r7, [lr], #4
 80162de:	40cf      	lsrs	r7, r1
 80162e0:	e7da      	b.n	8016298 <rshift+0x4c>
 80162e2:	f851 cb04 	ldr.w	ip, [r1], #4
 80162e6:	f847 cf04 	str.w	ip, [r7, #4]!
 80162ea:	e7c3      	b.n	8016274 <rshift+0x28>
 80162ec:	4623      	mov	r3, r4
 80162ee:	e7e1      	b.n	80162b4 <rshift+0x68>

080162f0 <__hexdig_fun>:
 80162f0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80162f4:	2b09      	cmp	r3, #9
 80162f6:	d802      	bhi.n	80162fe <__hexdig_fun+0xe>
 80162f8:	3820      	subs	r0, #32
 80162fa:	b2c0      	uxtb	r0, r0
 80162fc:	4770      	bx	lr
 80162fe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016302:	2b05      	cmp	r3, #5
 8016304:	d801      	bhi.n	801630a <__hexdig_fun+0x1a>
 8016306:	3847      	subs	r0, #71	; 0x47
 8016308:	e7f7      	b.n	80162fa <__hexdig_fun+0xa>
 801630a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801630e:	2b05      	cmp	r3, #5
 8016310:	d801      	bhi.n	8016316 <__hexdig_fun+0x26>
 8016312:	3827      	subs	r0, #39	; 0x27
 8016314:	e7f1      	b.n	80162fa <__hexdig_fun+0xa>
 8016316:	2000      	movs	r0, #0
 8016318:	4770      	bx	lr
	...

0801631c <__gethex>:
 801631c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016320:	4617      	mov	r7, r2
 8016322:	680a      	ldr	r2, [r1, #0]
 8016324:	b085      	sub	sp, #20
 8016326:	f102 0b02 	add.w	fp, r2, #2
 801632a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801632e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8016332:	4681      	mov	r9, r0
 8016334:	468a      	mov	sl, r1
 8016336:	9302      	str	r3, [sp, #8]
 8016338:	32fe      	adds	r2, #254	; 0xfe
 801633a:	eb02 030b 	add.w	r3, r2, fp
 801633e:	46d8      	mov	r8, fp
 8016340:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8016344:	9301      	str	r3, [sp, #4]
 8016346:	2830      	cmp	r0, #48	; 0x30
 8016348:	d0f7      	beq.n	801633a <__gethex+0x1e>
 801634a:	f7ff ffd1 	bl	80162f0 <__hexdig_fun>
 801634e:	4604      	mov	r4, r0
 8016350:	2800      	cmp	r0, #0
 8016352:	d138      	bne.n	80163c6 <__gethex+0xaa>
 8016354:	49a7      	ldr	r1, [pc, #668]	; (80165f4 <__gethex+0x2d8>)
 8016356:	2201      	movs	r2, #1
 8016358:	4640      	mov	r0, r8
 801635a:	f7fc ff4b 	bl	80131f4 <strncmp>
 801635e:	4606      	mov	r6, r0
 8016360:	2800      	cmp	r0, #0
 8016362:	d169      	bne.n	8016438 <__gethex+0x11c>
 8016364:	f898 0001 	ldrb.w	r0, [r8, #1]
 8016368:	465d      	mov	r5, fp
 801636a:	f7ff ffc1 	bl	80162f0 <__hexdig_fun>
 801636e:	2800      	cmp	r0, #0
 8016370:	d064      	beq.n	801643c <__gethex+0x120>
 8016372:	465a      	mov	r2, fp
 8016374:	7810      	ldrb	r0, [r2, #0]
 8016376:	2830      	cmp	r0, #48	; 0x30
 8016378:	4690      	mov	r8, r2
 801637a:	f102 0201 	add.w	r2, r2, #1
 801637e:	d0f9      	beq.n	8016374 <__gethex+0x58>
 8016380:	f7ff ffb6 	bl	80162f0 <__hexdig_fun>
 8016384:	2301      	movs	r3, #1
 8016386:	fab0 f480 	clz	r4, r0
 801638a:	0964      	lsrs	r4, r4, #5
 801638c:	465e      	mov	r6, fp
 801638e:	9301      	str	r3, [sp, #4]
 8016390:	4642      	mov	r2, r8
 8016392:	4615      	mov	r5, r2
 8016394:	3201      	adds	r2, #1
 8016396:	7828      	ldrb	r0, [r5, #0]
 8016398:	f7ff ffaa 	bl	80162f0 <__hexdig_fun>
 801639c:	2800      	cmp	r0, #0
 801639e:	d1f8      	bne.n	8016392 <__gethex+0x76>
 80163a0:	4994      	ldr	r1, [pc, #592]	; (80165f4 <__gethex+0x2d8>)
 80163a2:	2201      	movs	r2, #1
 80163a4:	4628      	mov	r0, r5
 80163a6:	f7fc ff25 	bl	80131f4 <strncmp>
 80163aa:	b978      	cbnz	r0, 80163cc <__gethex+0xb0>
 80163ac:	b946      	cbnz	r6, 80163c0 <__gethex+0xa4>
 80163ae:	1c6e      	adds	r6, r5, #1
 80163b0:	4632      	mov	r2, r6
 80163b2:	4615      	mov	r5, r2
 80163b4:	3201      	adds	r2, #1
 80163b6:	7828      	ldrb	r0, [r5, #0]
 80163b8:	f7ff ff9a 	bl	80162f0 <__hexdig_fun>
 80163bc:	2800      	cmp	r0, #0
 80163be:	d1f8      	bne.n	80163b2 <__gethex+0x96>
 80163c0:	1b73      	subs	r3, r6, r5
 80163c2:	009e      	lsls	r6, r3, #2
 80163c4:	e004      	b.n	80163d0 <__gethex+0xb4>
 80163c6:	2400      	movs	r4, #0
 80163c8:	4626      	mov	r6, r4
 80163ca:	e7e1      	b.n	8016390 <__gethex+0x74>
 80163cc:	2e00      	cmp	r6, #0
 80163ce:	d1f7      	bne.n	80163c0 <__gethex+0xa4>
 80163d0:	782b      	ldrb	r3, [r5, #0]
 80163d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80163d6:	2b50      	cmp	r3, #80	; 0x50
 80163d8:	d13d      	bne.n	8016456 <__gethex+0x13a>
 80163da:	786b      	ldrb	r3, [r5, #1]
 80163dc:	2b2b      	cmp	r3, #43	; 0x2b
 80163de:	d02f      	beq.n	8016440 <__gethex+0x124>
 80163e0:	2b2d      	cmp	r3, #45	; 0x2d
 80163e2:	d031      	beq.n	8016448 <__gethex+0x12c>
 80163e4:	1c69      	adds	r1, r5, #1
 80163e6:	f04f 0b00 	mov.w	fp, #0
 80163ea:	7808      	ldrb	r0, [r1, #0]
 80163ec:	f7ff ff80 	bl	80162f0 <__hexdig_fun>
 80163f0:	1e42      	subs	r2, r0, #1
 80163f2:	b2d2      	uxtb	r2, r2
 80163f4:	2a18      	cmp	r2, #24
 80163f6:	d82e      	bhi.n	8016456 <__gethex+0x13a>
 80163f8:	f1a0 0210 	sub.w	r2, r0, #16
 80163fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016400:	f7ff ff76 	bl	80162f0 <__hexdig_fun>
 8016404:	f100 3cff 	add.w	ip, r0, #4294967295
 8016408:	fa5f fc8c 	uxtb.w	ip, ip
 801640c:	f1bc 0f18 	cmp.w	ip, #24
 8016410:	d91d      	bls.n	801644e <__gethex+0x132>
 8016412:	f1bb 0f00 	cmp.w	fp, #0
 8016416:	d000      	beq.n	801641a <__gethex+0xfe>
 8016418:	4252      	negs	r2, r2
 801641a:	4416      	add	r6, r2
 801641c:	f8ca 1000 	str.w	r1, [sl]
 8016420:	b1dc      	cbz	r4, 801645a <__gethex+0x13e>
 8016422:	9b01      	ldr	r3, [sp, #4]
 8016424:	2b00      	cmp	r3, #0
 8016426:	bf14      	ite	ne
 8016428:	f04f 0800 	movne.w	r8, #0
 801642c:	f04f 0806 	moveq.w	r8, #6
 8016430:	4640      	mov	r0, r8
 8016432:	b005      	add	sp, #20
 8016434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016438:	4645      	mov	r5, r8
 801643a:	4626      	mov	r6, r4
 801643c:	2401      	movs	r4, #1
 801643e:	e7c7      	b.n	80163d0 <__gethex+0xb4>
 8016440:	f04f 0b00 	mov.w	fp, #0
 8016444:	1ca9      	adds	r1, r5, #2
 8016446:	e7d0      	b.n	80163ea <__gethex+0xce>
 8016448:	f04f 0b01 	mov.w	fp, #1
 801644c:	e7fa      	b.n	8016444 <__gethex+0x128>
 801644e:	230a      	movs	r3, #10
 8016450:	fb03 0002 	mla	r0, r3, r2, r0
 8016454:	e7d0      	b.n	80163f8 <__gethex+0xdc>
 8016456:	4629      	mov	r1, r5
 8016458:	e7e0      	b.n	801641c <__gethex+0x100>
 801645a:	eba5 0308 	sub.w	r3, r5, r8
 801645e:	3b01      	subs	r3, #1
 8016460:	4621      	mov	r1, r4
 8016462:	2b07      	cmp	r3, #7
 8016464:	dc0a      	bgt.n	801647c <__gethex+0x160>
 8016466:	4648      	mov	r0, r9
 8016468:	f7fd ff6c 	bl	8014344 <_Balloc>
 801646c:	4604      	mov	r4, r0
 801646e:	b940      	cbnz	r0, 8016482 <__gethex+0x166>
 8016470:	4b61      	ldr	r3, [pc, #388]	; (80165f8 <__gethex+0x2dc>)
 8016472:	4602      	mov	r2, r0
 8016474:	21e4      	movs	r1, #228	; 0xe4
 8016476:	4861      	ldr	r0, [pc, #388]	; (80165fc <__gethex+0x2e0>)
 8016478:	f7fb fd88 	bl	8011f8c <__assert_func>
 801647c:	3101      	adds	r1, #1
 801647e:	105b      	asrs	r3, r3, #1
 8016480:	e7ef      	b.n	8016462 <__gethex+0x146>
 8016482:	f100 0a14 	add.w	sl, r0, #20
 8016486:	2300      	movs	r3, #0
 8016488:	495a      	ldr	r1, [pc, #360]	; (80165f4 <__gethex+0x2d8>)
 801648a:	f8cd a004 	str.w	sl, [sp, #4]
 801648e:	469b      	mov	fp, r3
 8016490:	45a8      	cmp	r8, r5
 8016492:	d342      	bcc.n	801651a <__gethex+0x1fe>
 8016494:	9801      	ldr	r0, [sp, #4]
 8016496:	f840 bb04 	str.w	fp, [r0], #4
 801649a:	eba0 000a 	sub.w	r0, r0, sl
 801649e:	1080      	asrs	r0, r0, #2
 80164a0:	6120      	str	r0, [r4, #16]
 80164a2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80164a6:	4658      	mov	r0, fp
 80164a8:	f7fe f83e 	bl	8014528 <__hi0bits>
 80164ac:	683d      	ldr	r5, [r7, #0]
 80164ae:	eba8 0000 	sub.w	r0, r8, r0
 80164b2:	42a8      	cmp	r0, r5
 80164b4:	dd59      	ble.n	801656a <__gethex+0x24e>
 80164b6:	eba0 0805 	sub.w	r8, r0, r5
 80164ba:	4641      	mov	r1, r8
 80164bc:	4620      	mov	r0, r4
 80164be:	f7fe fbcd 	bl	8014c5c <__any_on>
 80164c2:	4683      	mov	fp, r0
 80164c4:	b1b8      	cbz	r0, 80164f6 <__gethex+0x1da>
 80164c6:	f108 33ff 	add.w	r3, r8, #4294967295
 80164ca:	1159      	asrs	r1, r3, #5
 80164cc:	f003 021f 	and.w	r2, r3, #31
 80164d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80164d4:	f04f 0b01 	mov.w	fp, #1
 80164d8:	fa0b f202 	lsl.w	r2, fp, r2
 80164dc:	420a      	tst	r2, r1
 80164de:	d00a      	beq.n	80164f6 <__gethex+0x1da>
 80164e0:	455b      	cmp	r3, fp
 80164e2:	dd06      	ble.n	80164f2 <__gethex+0x1d6>
 80164e4:	f1a8 0102 	sub.w	r1, r8, #2
 80164e8:	4620      	mov	r0, r4
 80164ea:	f7fe fbb7 	bl	8014c5c <__any_on>
 80164ee:	2800      	cmp	r0, #0
 80164f0:	d138      	bne.n	8016564 <__gethex+0x248>
 80164f2:	f04f 0b02 	mov.w	fp, #2
 80164f6:	4641      	mov	r1, r8
 80164f8:	4620      	mov	r0, r4
 80164fa:	f7ff fea7 	bl	801624c <rshift>
 80164fe:	4446      	add	r6, r8
 8016500:	68bb      	ldr	r3, [r7, #8]
 8016502:	42b3      	cmp	r3, r6
 8016504:	da41      	bge.n	801658a <__gethex+0x26e>
 8016506:	4621      	mov	r1, r4
 8016508:	4648      	mov	r0, r9
 801650a:	f7fd ff5b 	bl	80143c4 <_Bfree>
 801650e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016510:	2300      	movs	r3, #0
 8016512:	6013      	str	r3, [r2, #0]
 8016514:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8016518:	e78a      	b.n	8016430 <__gethex+0x114>
 801651a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801651e:	2a2e      	cmp	r2, #46	; 0x2e
 8016520:	d014      	beq.n	801654c <__gethex+0x230>
 8016522:	2b20      	cmp	r3, #32
 8016524:	d106      	bne.n	8016534 <__gethex+0x218>
 8016526:	9b01      	ldr	r3, [sp, #4]
 8016528:	f843 bb04 	str.w	fp, [r3], #4
 801652c:	f04f 0b00 	mov.w	fp, #0
 8016530:	9301      	str	r3, [sp, #4]
 8016532:	465b      	mov	r3, fp
 8016534:	7828      	ldrb	r0, [r5, #0]
 8016536:	9303      	str	r3, [sp, #12]
 8016538:	f7ff feda 	bl	80162f0 <__hexdig_fun>
 801653c:	9b03      	ldr	r3, [sp, #12]
 801653e:	f000 000f 	and.w	r0, r0, #15
 8016542:	4098      	lsls	r0, r3
 8016544:	ea4b 0b00 	orr.w	fp, fp, r0
 8016548:	3304      	adds	r3, #4
 801654a:	e7a1      	b.n	8016490 <__gethex+0x174>
 801654c:	45a8      	cmp	r8, r5
 801654e:	d8e8      	bhi.n	8016522 <__gethex+0x206>
 8016550:	2201      	movs	r2, #1
 8016552:	4628      	mov	r0, r5
 8016554:	9303      	str	r3, [sp, #12]
 8016556:	f7fc fe4d 	bl	80131f4 <strncmp>
 801655a:	4926      	ldr	r1, [pc, #152]	; (80165f4 <__gethex+0x2d8>)
 801655c:	9b03      	ldr	r3, [sp, #12]
 801655e:	2800      	cmp	r0, #0
 8016560:	d1df      	bne.n	8016522 <__gethex+0x206>
 8016562:	e795      	b.n	8016490 <__gethex+0x174>
 8016564:	f04f 0b03 	mov.w	fp, #3
 8016568:	e7c5      	b.n	80164f6 <__gethex+0x1da>
 801656a:	da0b      	bge.n	8016584 <__gethex+0x268>
 801656c:	eba5 0800 	sub.w	r8, r5, r0
 8016570:	4621      	mov	r1, r4
 8016572:	4642      	mov	r2, r8
 8016574:	4648      	mov	r0, r9
 8016576:	f7fe f93f 	bl	80147f8 <__lshift>
 801657a:	eba6 0608 	sub.w	r6, r6, r8
 801657e:	4604      	mov	r4, r0
 8016580:	f100 0a14 	add.w	sl, r0, #20
 8016584:	f04f 0b00 	mov.w	fp, #0
 8016588:	e7ba      	b.n	8016500 <__gethex+0x1e4>
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	42b3      	cmp	r3, r6
 801658e:	dd73      	ble.n	8016678 <__gethex+0x35c>
 8016590:	1b9e      	subs	r6, r3, r6
 8016592:	42b5      	cmp	r5, r6
 8016594:	dc34      	bgt.n	8016600 <__gethex+0x2e4>
 8016596:	68fb      	ldr	r3, [r7, #12]
 8016598:	2b02      	cmp	r3, #2
 801659a:	d023      	beq.n	80165e4 <__gethex+0x2c8>
 801659c:	2b03      	cmp	r3, #3
 801659e:	d025      	beq.n	80165ec <__gethex+0x2d0>
 80165a0:	2b01      	cmp	r3, #1
 80165a2:	d115      	bne.n	80165d0 <__gethex+0x2b4>
 80165a4:	42b5      	cmp	r5, r6
 80165a6:	d113      	bne.n	80165d0 <__gethex+0x2b4>
 80165a8:	2d01      	cmp	r5, #1
 80165aa:	d10b      	bne.n	80165c4 <__gethex+0x2a8>
 80165ac:	9a02      	ldr	r2, [sp, #8]
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	6013      	str	r3, [r2, #0]
 80165b2:	2301      	movs	r3, #1
 80165b4:	6123      	str	r3, [r4, #16]
 80165b6:	f8ca 3000 	str.w	r3, [sl]
 80165ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80165bc:	f04f 0862 	mov.w	r8, #98	; 0x62
 80165c0:	601c      	str	r4, [r3, #0]
 80165c2:	e735      	b.n	8016430 <__gethex+0x114>
 80165c4:	1e69      	subs	r1, r5, #1
 80165c6:	4620      	mov	r0, r4
 80165c8:	f7fe fb48 	bl	8014c5c <__any_on>
 80165cc:	2800      	cmp	r0, #0
 80165ce:	d1ed      	bne.n	80165ac <__gethex+0x290>
 80165d0:	4621      	mov	r1, r4
 80165d2:	4648      	mov	r0, r9
 80165d4:	f7fd fef6 	bl	80143c4 <_Bfree>
 80165d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80165da:	2300      	movs	r3, #0
 80165dc:	6013      	str	r3, [r2, #0]
 80165de:	f04f 0850 	mov.w	r8, #80	; 0x50
 80165e2:	e725      	b.n	8016430 <__gethex+0x114>
 80165e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165e6:	2b00      	cmp	r3, #0
 80165e8:	d1f2      	bne.n	80165d0 <__gethex+0x2b4>
 80165ea:	e7df      	b.n	80165ac <__gethex+0x290>
 80165ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d1dc      	bne.n	80165ac <__gethex+0x290>
 80165f2:	e7ed      	b.n	80165d0 <__gethex+0x2b4>
 80165f4:	080184f4 	.word	0x080184f4
 80165f8:	0801838e 	.word	0x0801838e
 80165fc:	08018662 	.word	0x08018662
 8016600:	f106 38ff 	add.w	r8, r6, #4294967295
 8016604:	f1bb 0f00 	cmp.w	fp, #0
 8016608:	d133      	bne.n	8016672 <__gethex+0x356>
 801660a:	f1b8 0f00 	cmp.w	r8, #0
 801660e:	d004      	beq.n	801661a <__gethex+0x2fe>
 8016610:	4641      	mov	r1, r8
 8016612:	4620      	mov	r0, r4
 8016614:	f7fe fb22 	bl	8014c5c <__any_on>
 8016618:	4683      	mov	fp, r0
 801661a:	ea4f 1268 	mov.w	r2, r8, asr #5
 801661e:	2301      	movs	r3, #1
 8016620:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8016624:	f008 081f 	and.w	r8, r8, #31
 8016628:	fa03 f308 	lsl.w	r3, r3, r8
 801662c:	4213      	tst	r3, r2
 801662e:	4631      	mov	r1, r6
 8016630:	4620      	mov	r0, r4
 8016632:	bf18      	it	ne
 8016634:	f04b 0b02 	orrne.w	fp, fp, #2
 8016638:	1bad      	subs	r5, r5, r6
 801663a:	f7ff fe07 	bl	801624c <rshift>
 801663e:	687e      	ldr	r6, [r7, #4]
 8016640:	f04f 0802 	mov.w	r8, #2
 8016644:	f1bb 0f00 	cmp.w	fp, #0
 8016648:	d04a      	beq.n	80166e0 <__gethex+0x3c4>
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	2b02      	cmp	r3, #2
 801664e:	d016      	beq.n	801667e <__gethex+0x362>
 8016650:	2b03      	cmp	r3, #3
 8016652:	d018      	beq.n	8016686 <__gethex+0x36a>
 8016654:	2b01      	cmp	r3, #1
 8016656:	d109      	bne.n	801666c <__gethex+0x350>
 8016658:	f01b 0f02 	tst.w	fp, #2
 801665c:	d006      	beq.n	801666c <__gethex+0x350>
 801665e:	f8da 3000 	ldr.w	r3, [sl]
 8016662:	ea4b 0b03 	orr.w	fp, fp, r3
 8016666:	f01b 0f01 	tst.w	fp, #1
 801666a:	d10f      	bne.n	801668c <__gethex+0x370>
 801666c:	f048 0810 	orr.w	r8, r8, #16
 8016670:	e036      	b.n	80166e0 <__gethex+0x3c4>
 8016672:	f04f 0b01 	mov.w	fp, #1
 8016676:	e7d0      	b.n	801661a <__gethex+0x2fe>
 8016678:	f04f 0801 	mov.w	r8, #1
 801667c:	e7e2      	b.n	8016644 <__gethex+0x328>
 801667e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016680:	f1c3 0301 	rsb	r3, r3, #1
 8016684:	930f      	str	r3, [sp, #60]	; 0x3c
 8016686:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016688:	2b00      	cmp	r3, #0
 801668a:	d0ef      	beq.n	801666c <__gethex+0x350>
 801668c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016690:	f104 0214 	add.w	r2, r4, #20
 8016694:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8016698:	9301      	str	r3, [sp, #4]
 801669a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801669e:	2300      	movs	r3, #0
 80166a0:	4694      	mov	ip, r2
 80166a2:	f852 1b04 	ldr.w	r1, [r2], #4
 80166a6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80166aa:	d01e      	beq.n	80166ea <__gethex+0x3ce>
 80166ac:	3101      	adds	r1, #1
 80166ae:	f8cc 1000 	str.w	r1, [ip]
 80166b2:	f1b8 0f02 	cmp.w	r8, #2
 80166b6:	f104 0214 	add.w	r2, r4, #20
 80166ba:	d13d      	bne.n	8016738 <__gethex+0x41c>
 80166bc:	683b      	ldr	r3, [r7, #0]
 80166be:	3b01      	subs	r3, #1
 80166c0:	42ab      	cmp	r3, r5
 80166c2:	d10b      	bne.n	80166dc <__gethex+0x3c0>
 80166c4:	1169      	asrs	r1, r5, #5
 80166c6:	2301      	movs	r3, #1
 80166c8:	f005 051f 	and.w	r5, r5, #31
 80166cc:	fa03 f505 	lsl.w	r5, r3, r5
 80166d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80166d4:	421d      	tst	r5, r3
 80166d6:	bf18      	it	ne
 80166d8:	f04f 0801 	movne.w	r8, #1
 80166dc:	f048 0820 	orr.w	r8, r8, #32
 80166e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80166e2:	601c      	str	r4, [r3, #0]
 80166e4:	9b02      	ldr	r3, [sp, #8]
 80166e6:	601e      	str	r6, [r3, #0]
 80166e8:	e6a2      	b.n	8016430 <__gethex+0x114>
 80166ea:	4290      	cmp	r0, r2
 80166ec:	f842 3c04 	str.w	r3, [r2, #-4]
 80166f0:	d8d6      	bhi.n	80166a0 <__gethex+0x384>
 80166f2:	68a2      	ldr	r2, [r4, #8]
 80166f4:	4593      	cmp	fp, r2
 80166f6:	db17      	blt.n	8016728 <__gethex+0x40c>
 80166f8:	6861      	ldr	r1, [r4, #4]
 80166fa:	4648      	mov	r0, r9
 80166fc:	3101      	adds	r1, #1
 80166fe:	f7fd fe21 	bl	8014344 <_Balloc>
 8016702:	4682      	mov	sl, r0
 8016704:	b918      	cbnz	r0, 801670e <__gethex+0x3f2>
 8016706:	4b1b      	ldr	r3, [pc, #108]	; (8016774 <__gethex+0x458>)
 8016708:	4602      	mov	r2, r0
 801670a:	2184      	movs	r1, #132	; 0x84
 801670c:	e6b3      	b.n	8016476 <__gethex+0x15a>
 801670e:	6922      	ldr	r2, [r4, #16]
 8016710:	3202      	adds	r2, #2
 8016712:	f104 010c 	add.w	r1, r4, #12
 8016716:	0092      	lsls	r2, r2, #2
 8016718:	300c      	adds	r0, #12
 801671a:	f7fc fe7a 	bl	8013412 <memcpy>
 801671e:	4621      	mov	r1, r4
 8016720:	4648      	mov	r0, r9
 8016722:	f7fd fe4f 	bl	80143c4 <_Bfree>
 8016726:	4654      	mov	r4, sl
 8016728:	6922      	ldr	r2, [r4, #16]
 801672a:	1c51      	adds	r1, r2, #1
 801672c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8016730:	6121      	str	r1, [r4, #16]
 8016732:	2101      	movs	r1, #1
 8016734:	6151      	str	r1, [r2, #20]
 8016736:	e7bc      	b.n	80166b2 <__gethex+0x396>
 8016738:	6921      	ldr	r1, [r4, #16]
 801673a:	4559      	cmp	r1, fp
 801673c:	dd0b      	ble.n	8016756 <__gethex+0x43a>
 801673e:	2101      	movs	r1, #1
 8016740:	4620      	mov	r0, r4
 8016742:	f7ff fd83 	bl	801624c <rshift>
 8016746:	68bb      	ldr	r3, [r7, #8]
 8016748:	3601      	adds	r6, #1
 801674a:	42b3      	cmp	r3, r6
 801674c:	f6ff aedb 	blt.w	8016506 <__gethex+0x1ea>
 8016750:	f04f 0801 	mov.w	r8, #1
 8016754:	e7c2      	b.n	80166dc <__gethex+0x3c0>
 8016756:	f015 051f 	ands.w	r5, r5, #31
 801675a:	d0f9      	beq.n	8016750 <__gethex+0x434>
 801675c:	9b01      	ldr	r3, [sp, #4]
 801675e:	441a      	add	r2, r3
 8016760:	f1c5 0520 	rsb	r5, r5, #32
 8016764:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8016768:	f7fd fede 	bl	8014528 <__hi0bits>
 801676c:	42a8      	cmp	r0, r5
 801676e:	dbe6      	blt.n	801673e <__gethex+0x422>
 8016770:	e7ee      	b.n	8016750 <__gethex+0x434>
 8016772:	bf00      	nop
 8016774:	0801838e 	.word	0x0801838e

08016778 <L_shift>:
 8016778:	f1c2 0208 	rsb	r2, r2, #8
 801677c:	0092      	lsls	r2, r2, #2
 801677e:	b570      	push	{r4, r5, r6, lr}
 8016780:	f1c2 0620 	rsb	r6, r2, #32
 8016784:	6843      	ldr	r3, [r0, #4]
 8016786:	6804      	ldr	r4, [r0, #0]
 8016788:	fa03 f506 	lsl.w	r5, r3, r6
 801678c:	432c      	orrs	r4, r5
 801678e:	40d3      	lsrs	r3, r2
 8016790:	6004      	str	r4, [r0, #0]
 8016792:	f840 3f04 	str.w	r3, [r0, #4]!
 8016796:	4288      	cmp	r0, r1
 8016798:	d3f4      	bcc.n	8016784 <L_shift+0xc>
 801679a:	bd70      	pop	{r4, r5, r6, pc}

0801679c <__match>:
 801679c:	b530      	push	{r4, r5, lr}
 801679e:	6803      	ldr	r3, [r0, #0]
 80167a0:	3301      	adds	r3, #1
 80167a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80167a6:	b914      	cbnz	r4, 80167ae <__match+0x12>
 80167a8:	6003      	str	r3, [r0, #0]
 80167aa:	2001      	movs	r0, #1
 80167ac:	bd30      	pop	{r4, r5, pc}
 80167ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80167b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80167b6:	2d19      	cmp	r5, #25
 80167b8:	bf98      	it	ls
 80167ba:	3220      	addls	r2, #32
 80167bc:	42a2      	cmp	r2, r4
 80167be:	d0f0      	beq.n	80167a2 <__match+0x6>
 80167c0:	2000      	movs	r0, #0
 80167c2:	e7f3      	b.n	80167ac <__match+0x10>

080167c4 <__hexnan>:
 80167c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167c8:	680b      	ldr	r3, [r1, #0]
 80167ca:	6801      	ldr	r1, [r0, #0]
 80167cc:	115e      	asrs	r6, r3, #5
 80167ce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80167d2:	f013 031f 	ands.w	r3, r3, #31
 80167d6:	b087      	sub	sp, #28
 80167d8:	bf18      	it	ne
 80167da:	3604      	addne	r6, #4
 80167dc:	2500      	movs	r5, #0
 80167de:	1f37      	subs	r7, r6, #4
 80167e0:	4682      	mov	sl, r0
 80167e2:	4690      	mov	r8, r2
 80167e4:	9301      	str	r3, [sp, #4]
 80167e6:	f846 5c04 	str.w	r5, [r6, #-4]
 80167ea:	46b9      	mov	r9, r7
 80167ec:	463c      	mov	r4, r7
 80167ee:	9502      	str	r5, [sp, #8]
 80167f0:	46ab      	mov	fp, r5
 80167f2:	784a      	ldrb	r2, [r1, #1]
 80167f4:	1c4b      	adds	r3, r1, #1
 80167f6:	9303      	str	r3, [sp, #12]
 80167f8:	b342      	cbz	r2, 801684c <__hexnan+0x88>
 80167fa:	4610      	mov	r0, r2
 80167fc:	9105      	str	r1, [sp, #20]
 80167fe:	9204      	str	r2, [sp, #16]
 8016800:	f7ff fd76 	bl	80162f0 <__hexdig_fun>
 8016804:	2800      	cmp	r0, #0
 8016806:	d14f      	bne.n	80168a8 <__hexnan+0xe4>
 8016808:	9a04      	ldr	r2, [sp, #16]
 801680a:	9905      	ldr	r1, [sp, #20]
 801680c:	2a20      	cmp	r2, #32
 801680e:	d818      	bhi.n	8016842 <__hexnan+0x7e>
 8016810:	9b02      	ldr	r3, [sp, #8]
 8016812:	459b      	cmp	fp, r3
 8016814:	dd13      	ble.n	801683e <__hexnan+0x7a>
 8016816:	454c      	cmp	r4, r9
 8016818:	d206      	bcs.n	8016828 <__hexnan+0x64>
 801681a:	2d07      	cmp	r5, #7
 801681c:	dc04      	bgt.n	8016828 <__hexnan+0x64>
 801681e:	462a      	mov	r2, r5
 8016820:	4649      	mov	r1, r9
 8016822:	4620      	mov	r0, r4
 8016824:	f7ff ffa8 	bl	8016778 <L_shift>
 8016828:	4544      	cmp	r4, r8
 801682a:	d950      	bls.n	80168ce <__hexnan+0x10a>
 801682c:	2300      	movs	r3, #0
 801682e:	f1a4 0904 	sub.w	r9, r4, #4
 8016832:	f844 3c04 	str.w	r3, [r4, #-4]
 8016836:	f8cd b008 	str.w	fp, [sp, #8]
 801683a:	464c      	mov	r4, r9
 801683c:	461d      	mov	r5, r3
 801683e:	9903      	ldr	r1, [sp, #12]
 8016840:	e7d7      	b.n	80167f2 <__hexnan+0x2e>
 8016842:	2a29      	cmp	r2, #41	; 0x29
 8016844:	d155      	bne.n	80168f2 <__hexnan+0x12e>
 8016846:	3102      	adds	r1, #2
 8016848:	f8ca 1000 	str.w	r1, [sl]
 801684c:	f1bb 0f00 	cmp.w	fp, #0
 8016850:	d04f      	beq.n	80168f2 <__hexnan+0x12e>
 8016852:	454c      	cmp	r4, r9
 8016854:	d206      	bcs.n	8016864 <__hexnan+0xa0>
 8016856:	2d07      	cmp	r5, #7
 8016858:	dc04      	bgt.n	8016864 <__hexnan+0xa0>
 801685a:	462a      	mov	r2, r5
 801685c:	4649      	mov	r1, r9
 801685e:	4620      	mov	r0, r4
 8016860:	f7ff ff8a 	bl	8016778 <L_shift>
 8016864:	4544      	cmp	r4, r8
 8016866:	d934      	bls.n	80168d2 <__hexnan+0x10e>
 8016868:	f1a8 0204 	sub.w	r2, r8, #4
 801686c:	4623      	mov	r3, r4
 801686e:	f853 1b04 	ldr.w	r1, [r3], #4
 8016872:	f842 1f04 	str.w	r1, [r2, #4]!
 8016876:	429f      	cmp	r7, r3
 8016878:	d2f9      	bcs.n	801686e <__hexnan+0xaa>
 801687a:	1b3b      	subs	r3, r7, r4
 801687c:	f023 0303 	bic.w	r3, r3, #3
 8016880:	3304      	adds	r3, #4
 8016882:	3e03      	subs	r6, #3
 8016884:	3401      	adds	r4, #1
 8016886:	42a6      	cmp	r6, r4
 8016888:	bf38      	it	cc
 801688a:	2304      	movcc	r3, #4
 801688c:	4443      	add	r3, r8
 801688e:	2200      	movs	r2, #0
 8016890:	f843 2b04 	str.w	r2, [r3], #4
 8016894:	429f      	cmp	r7, r3
 8016896:	d2fb      	bcs.n	8016890 <__hexnan+0xcc>
 8016898:	683b      	ldr	r3, [r7, #0]
 801689a:	b91b      	cbnz	r3, 80168a4 <__hexnan+0xe0>
 801689c:	4547      	cmp	r7, r8
 801689e:	d126      	bne.n	80168ee <__hexnan+0x12a>
 80168a0:	2301      	movs	r3, #1
 80168a2:	603b      	str	r3, [r7, #0]
 80168a4:	2005      	movs	r0, #5
 80168a6:	e025      	b.n	80168f4 <__hexnan+0x130>
 80168a8:	3501      	adds	r5, #1
 80168aa:	2d08      	cmp	r5, #8
 80168ac:	f10b 0b01 	add.w	fp, fp, #1
 80168b0:	dd06      	ble.n	80168c0 <__hexnan+0xfc>
 80168b2:	4544      	cmp	r4, r8
 80168b4:	d9c3      	bls.n	801683e <__hexnan+0x7a>
 80168b6:	2300      	movs	r3, #0
 80168b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80168bc:	2501      	movs	r5, #1
 80168be:	3c04      	subs	r4, #4
 80168c0:	6822      	ldr	r2, [r4, #0]
 80168c2:	f000 000f 	and.w	r0, r0, #15
 80168c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80168ca:	6020      	str	r0, [r4, #0]
 80168cc:	e7b7      	b.n	801683e <__hexnan+0x7a>
 80168ce:	2508      	movs	r5, #8
 80168d0:	e7b5      	b.n	801683e <__hexnan+0x7a>
 80168d2:	9b01      	ldr	r3, [sp, #4]
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d0df      	beq.n	8016898 <__hexnan+0xd4>
 80168d8:	f1c3 0320 	rsb	r3, r3, #32
 80168dc:	f04f 32ff 	mov.w	r2, #4294967295
 80168e0:	40da      	lsrs	r2, r3
 80168e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80168e6:	4013      	ands	r3, r2
 80168e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80168ec:	e7d4      	b.n	8016898 <__hexnan+0xd4>
 80168ee:	3f04      	subs	r7, #4
 80168f0:	e7d2      	b.n	8016898 <__hexnan+0xd4>
 80168f2:	2004      	movs	r0, #4
 80168f4:	b007      	add	sp, #28
 80168f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080168fa <__ascii_mbtowc>:
 80168fa:	b082      	sub	sp, #8
 80168fc:	b901      	cbnz	r1, 8016900 <__ascii_mbtowc+0x6>
 80168fe:	a901      	add	r1, sp, #4
 8016900:	b142      	cbz	r2, 8016914 <__ascii_mbtowc+0x1a>
 8016902:	b14b      	cbz	r3, 8016918 <__ascii_mbtowc+0x1e>
 8016904:	7813      	ldrb	r3, [r2, #0]
 8016906:	600b      	str	r3, [r1, #0]
 8016908:	7812      	ldrb	r2, [r2, #0]
 801690a:	1e10      	subs	r0, r2, #0
 801690c:	bf18      	it	ne
 801690e:	2001      	movne	r0, #1
 8016910:	b002      	add	sp, #8
 8016912:	4770      	bx	lr
 8016914:	4610      	mov	r0, r2
 8016916:	e7fb      	b.n	8016910 <__ascii_mbtowc+0x16>
 8016918:	f06f 0001 	mvn.w	r0, #1
 801691c:	e7f8      	b.n	8016910 <__ascii_mbtowc+0x16>

0801691e <_realloc_r>:
 801691e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016922:	4680      	mov	r8, r0
 8016924:	4614      	mov	r4, r2
 8016926:	460e      	mov	r6, r1
 8016928:	b921      	cbnz	r1, 8016934 <_realloc_r+0x16>
 801692a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801692e:	4611      	mov	r1, r2
 8016930:	f7fd bc7c 	b.w	801422c <_malloc_r>
 8016934:	b92a      	cbnz	r2, 8016942 <_realloc_r+0x24>
 8016936:	f7fd fc05 	bl	8014144 <_free_r>
 801693a:	4625      	mov	r5, r4
 801693c:	4628      	mov	r0, r5
 801693e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016942:	f000 f828 	bl	8016996 <_malloc_usable_size_r>
 8016946:	4284      	cmp	r4, r0
 8016948:	4607      	mov	r7, r0
 801694a:	d802      	bhi.n	8016952 <_realloc_r+0x34>
 801694c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016950:	d812      	bhi.n	8016978 <_realloc_r+0x5a>
 8016952:	4621      	mov	r1, r4
 8016954:	4640      	mov	r0, r8
 8016956:	f7fd fc69 	bl	801422c <_malloc_r>
 801695a:	4605      	mov	r5, r0
 801695c:	2800      	cmp	r0, #0
 801695e:	d0ed      	beq.n	801693c <_realloc_r+0x1e>
 8016960:	42bc      	cmp	r4, r7
 8016962:	4622      	mov	r2, r4
 8016964:	4631      	mov	r1, r6
 8016966:	bf28      	it	cs
 8016968:	463a      	movcs	r2, r7
 801696a:	f7fc fd52 	bl	8013412 <memcpy>
 801696e:	4631      	mov	r1, r6
 8016970:	4640      	mov	r0, r8
 8016972:	f7fd fbe7 	bl	8014144 <_free_r>
 8016976:	e7e1      	b.n	801693c <_realloc_r+0x1e>
 8016978:	4635      	mov	r5, r6
 801697a:	e7df      	b.n	801693c <_realloc_r+0x1e>

0801697c <__ascii_wctomb>:
 801697c:	b149      	cbz	r1, 8016992 <__ascii_wctomb+0x16>
 801697e:	2aff      	cmp	r2, #255	; 0xff
 8016980:	bf85      	ittet	hi
 8016982:	238a      	movhi	r3, #138	; 0x8a
 8016984:	6003      	strhi	r3, [r0, #0]
 8016986:	700a      	strbls	r2, [r1, #0]
 8016988:	f04f 30ff 	movhi.w	r0, #4294967295
 801698c:	bf98      	it	ls
 801698e:	2001      	movls	r0, #1
 8016990:	4770      	bx	lr
 8016992:	4608      	mov	r0, r1
 8016994:	4770      	bx	lr

08016996 <_malloc_usable_size_r>:
 8016996:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801699a:	1f18      	subs	r0, r3, #4
 801699c:	2b00      	cmp	r3, #0
 801699e:	bfbc      	itt	lt
 80169a0:	580b      	ldrlt	r3, [r1, r0]
 80169a2:	18c0      	addlt	r0, r0, r3
 80169a4:	4770      	bx	lr
	...

080169a8 <_init>:
 80169a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169aa:	bf00      	nop
 80169ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169ae:	bc08      	pop	{r3}
 80169b0:	469e      	mov	lr, r3
 80169b2:	4770      	bx	lr

080169b4 <_fini>:
 80169b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169b6:	bf00      	nop
 80169b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169ba:	bc08      	pop	{r3}
 80169bc:	469e      	mov	lr, r3
 80169be:	4770      	bx	lr
