### 半加器设计验证（half_add）

**一  半加器概念**

对于两个一位的二进制数进行加法运算，产生和sum，产生进位cout。

**二 端口信息**

输入端口信息：加数a,被加数b
输出端口信息：和sum，进位cout

**三 设计分析**

真值表
![[Pasted image 20230122204007.png]]
布尔表达式

sum =  !a & b + a & !b = a ^ b(异或门)
cout = a&b

> 解析：sum值为1处：0取反（！），1不变。每一行的结果相与（&），所有的结果相加（+）
> 代码表示：sum = (!a & b) | (a & !b)
> 即：加号用|表示

**四 设计架构**

![[Pasted image 20230122204603.png|300]]

**五 理论上波形图**

![[Pasted image 20230122204654.png|300]]

**六 RTL视图**

第一种描述：sum =  !a & b + a & !b ；cout = a&b；
![[Pasted image 20230122204804.png|400]]

第二种描述：sum =  a ^ b ；cout = a&b；

![[Pasted image 20230122204930.png|400]]

七 代码

```verilog
module half_add(a, b, sum, cout);

    input a, b;
    output sum, cout;
    
    assign cout = a & b;
    assign sum = a ^ b;
    
endmodule
```

```verilog
module half_add_tb;

    reg a, b;
    wire    sum;
    wire 	cout;
    
    half_add DUT(
        .a(a),
        .b(b),
        .sum(sum),
        .cout(cout)
    );
    
    initial begin
        a = 1; b = 0;
        #20ns
        a = 1; b = 1;
        #20ns
        a = 0; b = 0;
        #20ns
        a = 0; b = 1;
        #20ns;
     end

 endmodule
```
### 全加器设计（full_add）

两个一位的二进制数相加，并考虑到低位产生的进位，产生和sum，输出进位cout。

**端口信息**

输入信号：加数a，被加数b,输入进位cin
输出信号：和sum，进位cout.

**设计架构**
![[Pasted image 20230201102614.png|300]]

**设计分析**
![[Pasted image 20230201102742.png|500]]

**布尔表达式**
sum = !a & b &! c + a & !b & !c + !a & !b & c + a & b & c;
cout = a & b & !c + a & !b & c + !a &b & c + a & b & c;

**设计架构**
利用两个半加器形成一个全加器
![[Pasted image 20230201104044.png|500]]
cout1= a & b;
sum1 = a ^ b;
cout2 = sum1 & cin = a ^ b & cin;
sum = sum1 ^ cin = a ^ b ^ cin;
cout = cout1 | cout2 =  a&b | a ^ b & cin;

**验证**
![[Pasted image 20230201104355.png]]

**代码**

```verilog
module full_add(a, b, cin, sum, cout);

    input a, b, cin;
    output sum, cout;
    
    wire cout1, cout2;
    wire sum1;
    
    half_add half_add_inst1(
        .a(a),
        .b(b),
        .sum(sum1),
        .cout(cout1)
    );
    
    half_add half_add_inst2(
        .a(sum1),
        .b(cin),
        .sum(sum),
        .cout(cout2)
    );
    
    assign cout = cout1 | cout2;
    
endmodule
```

```verilog
module full_add_tb;
	reg a;
	reg b;
	reg cin;
	wire cout;
	wire sum;
	
    full_add DUT(
        .a(a),
        .b(b),
        .cin(cin),
        .cout(cout),
        .sum(sum)
    );

    initial begin
        a = 0; b = 0; cin = 0;
        #20
        a = 0; b = 0; cin = 1;
        #20
        a = 0; b = 1; cin = 0;
        #20
        a = 0; b = 1; cin = 1;
        #20
        
        a = 1; b = 0; cin = 0;
        #20
        a = 1; b = 0; cin = 1;
        #20
        a = 1; b = 1; cin = 0;
        #20
        a = 1; b = 1; cin = 1;
        #20;
    end

endmodule
```

### 四位全加器设计(four_add)
