
*** Running vivado
    with args -log design_1_dcd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dcd_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dcd_0_0.tcl -notrace
Command: synth_design -top design_1_dcd_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4804 
WARNING: [Synth 8-2507] parameter declaration becomes local in dcd_v1_0_M00_AXIS with formal parameter declaration list [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXIS.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in dcd_v1_0_M00_AXI with formal parameter declaration list [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:118]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 473.410 ; gain = 116.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dcd_0_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_dcd_0_0/synth/design_1_dcd_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'dcd_v1_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0.v:4]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dcd_v1_0_M00_AXIS' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXIS.v:106]
INFO: [Synth 8-6155] done synthesizing module 'dcd_v1_0_M00_AXIS' (1#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'dcd_v1_0_M00_AXI' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:454]
INFO: [Synth 8-226] default block is never used [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:476]
INFO: [Synth 8-226] default block is never used [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:497]
INFO: [Synth 8-226] default block is never used [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:540]
INFO: [Synth 8-6155] done synthesizing module 'dcd_v1_0_M00_AXI' (2#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dcd_v1_0' (3#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/ee19/hdl/dcd_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dcd_0_0' (4#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_dcd_0_0/synth/design_1_dcd_0_0.v:57]
WARNING: [Synth 8-3331] design dcd_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design dcd_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 503.883 ; gain = 146.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 504.113 ; gain = 147.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 504.113 ; gain = 147.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 826.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 826.664 ; gain = 469.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 826.664 ; gain = 469.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 826.664 ; gain = 469.574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'dcd_v1_0_M00_AXIS'
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'dcd_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'dcd_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'dcd_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 826.664 ; gain = 469.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dcd_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module dcd_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
Module dcd_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axi_arprot[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_dcd_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_dcd_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_dcd_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[0]' (FDSE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[1]' (FDSE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[2]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[3]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[4]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[5]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[6]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[7]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[8]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[9]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[10]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[11]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[12]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[13]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[14]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[15]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[17]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[18]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[19]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[20]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[21]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[22]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[23]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[24]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[25]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[26]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[27]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[28]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[29]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[30]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[5]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[6]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[7]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[0]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[1]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[3]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[0]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[1]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[2]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[3]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[4]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[5]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[6]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[7]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[8]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[9]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[10]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[11]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[12]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[13]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[14]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[15]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[17]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[18]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[19]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[20]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[21]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[22]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[23]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[24]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[25]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[26]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[27]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[28]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[29]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[0]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[1]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[3]' (FDRE) to 'inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[6]'
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module design_1_dcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[31]) is unused and will be removed from module design_1_dcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXI_inst/expected_rdata_reg[16]) is unused and will be removed from module design_1_dcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module design_1_dcd_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_dcd_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.664 ; gain = 469.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 840.488 ; gain = 483.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 840.582 ; gain = 483.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/dcd_v1_0_M00_AXIS_inst/stream_data_out_reg[4]) is unused and will be removed from module design_1_dcd_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     5|
|3     |LUT2   |    11|
|4     |LUT3   |    23|
|5     |LUT4   |    13|
|6     |LUT5   |    20|
|7     |LUT6   |    12|
|8     |FDRE   |    65|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   153|
|2     |  inst                     |dcd_v1_0          |   153|
|3     |    dcd_v1_0_M00_AXIS_inst |dcd_v1_0_M00_AXIS |    38|
|4     |    dcd_v1_0_M00_AXI_inst  |dcd_v1_0_M00_AXI  |    94|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 859.871 ; gain = 502.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 859.871 ; gain = 180.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 859.871 ; gain = 502.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 860.852 ; gain = 515.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_dcd_0_0_synth_1/design_1_dcd_0_0.dcp' has been generated.
