{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710800920809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710800920810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 17:28:40 2024 " "Processing started: Mon Mar 18 17:28:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710800920810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800920810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CommutationFPGA -c CommutationFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CommutationFPGA -c CommutationFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800920810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710800921085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "commutation_dev.v(63) " "Verilog HDL information at commutation_dev.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800935166 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "commutation_dev.v(82) " "Verilog HDL information at commutation_dev.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800935166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commutation_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file commutation_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 commutation_dev " "Found entity 1: commutation_dev" {  } { { "commutation_dev.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800935168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800935168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_commutation.v 1 1 " "Found 1 design units, including 1 entities, in source file top_commutation.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_commutation " "Found entity 1: top_commutation" {  } { { "top_commutation.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/top_commutation.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800935169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800935169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(73) " "Verilog HDL information at StateMachine.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800935170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(93) " "Verilog HDL information at StateMachine.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710800935171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StateMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file StateMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710800935171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800935171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "commutation_dev " "Elaborating entity \"commutation_dev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710800935229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_commutation top_commutation:uut " "Elaborating entity \"top_commutation\" for hierarchy \"top_commutation:uut\"" {  } { { "commutation_dev.v" "uut" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/commutation_dev.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800935232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM top_commutation:uut\|FSM:PhaseA " "Elaborating entity \"FSM\" for hierarchy \"top_commutation:uut\|FSM:PhaseA\"" {  } { { "top_commutation.v" "PhaseA" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/top_commutation.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800935234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(83) " "Verilog HDL assignment warning at StateMachine.v(83): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710800935236 "|commutation_dev|top_commutation:uut|FSM:PhaseA"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "Counter StateMachine.v(70) " "Verilog HDL error at StateMachine.v(70): variable \"Counter\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "StateMachine.v" "" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/StateMachine.v" 70 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1710800935236 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_commutation:uut\|FSM:PhaseA " "Can't elaborate user hierarchy \"top_commutation:uut\|FSM:PhaseA\"" {  } { { "top_commutation.v" "PhaseA" { Text "/home/chase/college/ECEN403/statemachine/ECEN403FSM/top_commutation.v" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710800935237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710800935294 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 18 17:28:55 2024 " "Processing ended: Mon Mar 18 17:28:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710800935294 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710800935294 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710800935294 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800935294 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710800935989 ""}
