static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 , int V_5 )\r\n{\r\nF_2 ( V_2 -> V_6 , F_3 ( V_2 ) -> V_5 , V_5 ,\r\nV_4 -> V_7 [ V_5 ] ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct V_3 * V_13 = & V_11 -> V_14 . V_15 [ V_9 -> V_5 ] ;\r\nV_13 -> V_7 [ V_16 ] = V_9 -> V_17 = V_8 ;\r\nif ( V_9 -> V_17 && F_5 ( V_2 -> V_6 ) ) {\r\nV_13 -> V_7 [ V_16 ] = 0x80 ;\r\nV_13 -> V_7 [ V_18 ] = V_9 -> V_17 << 2 ;\r\nF_1 ( V_2 , V_13 , V_18 ) ;\r\n}\r\nF_1 ( V_2 , V_13 , V_16 ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct V_3 * V_13 = & V_11 -> V_14 . V_15 [ V_9 -> V_5 ] ;\r\nV_9 -> V_19 = V_8 ;\r\nif ( V_8 < 0 )\r\nV_8 += 0x40 ;\r\nV_13 -> V_20 = V_8 ;\r\nF_7 ( V_2 -> V_6 , V_9 -> V_5 , V_21 , V_13 -> V_20 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , struct V_22 * V_23 , int V_24 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_26 * V_27 = & V_11 -> V_14 ;\r\nstruct V_3 * V_13 = & V_27 -> V_15 [ V_9 -> V_5 ] ;\r\nstruct V_28 * V_29 = & V_13 -> V_30 ;\r\nstruct V_31 V_32 ;\r\nif ( F_9 ( V_6 , V_9 -> V_5 ? V_33 : V_34 , & V_32 ) )\r\nreturn;\r\nV_29 -> V_35 = 0 ;\r\nif ( V_11 -> V_36 > 0x40 && V_24 <= ( V_32 . V_37 . V_38 / 2 ) )\r\nmemset ( & V_32 . V_39 , 0 , sizeof( V_32 . V_39 ) ) ;\r\nif ( ! F_10 ( V_6 , & V_32 , V_24 , V_29 ) )\r\nreturn;\r\nV_27 -> V_40 &= V_41 | V_42 | V_43 ;\r\nif ( V_11 -> V_44 == V_45 )\r\nV_27 -> V_40 |= V_46 ;\r\nif ( V_11 -> V_36 < 0x41 )\r\nV_27 -> V_40 |= V_47 |\r\nV_48 ;\r\nV_27 -> V_40 |= V_9 -> V_5 ? V_42 : V_41 ;\r\nif ( V_29 -> V_35 )\r\nF_11 ( V_6 , L_1 ,\r\nV_29 -> V_49 , V_29 -> V_50 , V_29 -> V_51 , V_29 -> V_52 , V_29 -> V_53 ) ;\r\nelse\r\nF_11 ( V_6 , L_2 ,\r\nV_29 -> V_49 , V_29 -> V_51 , V_29 -> V_53 ) ;\r\nV_9 -> V_54 . V_55 ( V_9 , V_9 -> V_54 . V_56 ) ;\r\n}\r\nstatic void\r\nF_12 ( struct V_1 * V_2 , int V_23 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nunsigned char V_57 = 0 , V_58 = 0 ;\r\nunsigned char V_59 ;\r\nF_11 ( V_6 , L_3 , V_23 ,\r\nV_9 -> V_5 ) ;\r\nif ( V_9 -> V_60 == V_23 )\r\nreturn;\r\nV_9 -> V_60 = V_23 ;\r\nif ( F_13 ( V_6 ) )\r\nF_14 ( V_6 , V_9 -> V_5 ) ;\r\nV_59 = F_15 ( V_6 , V_9 -> V_5 ,\r\nV_61 ) & ~ 0xC0 ;\r\nswitch ( V_23 ) {\r\ncase V_62 :\r\nV_57 = 0x20 ;\r\nV_58 = 0x80 ;\r\nV_59 |= 0x80 ;\r\nbreak;\r\ncase V_63 :\r\nV_57 = 0x20 ;\r\nV_58 = 0x80 ;\r\nV_59 |= 0x40 ;\r\nbreak;\r\ncase V_64 :\r\nV_57 = 0x20 ;\r\nV_58 = 0x00 ;\r\nV_59 |= 0xC0 ;\r\nbreak;\r\ncase V_65 :\r\ndefault:\r\nV_57 = 0x00 ;\r\nV_58 = 0x80 ;\r\nbreak;\r\n}\r\nF_16 ( V_6 , V_9 -> V_5 , true ) ;\r\nV_57 |= ( F_17 ( V_6 , V_9 -> V_5 , V_66 ) & ~ 0x20 ) ;\r\nF_18 ( V_6 , V_9 -> V_5 , V_66 , V_57 ) ;\r\nV_58 |= ( F_15 ( V_6 , V_9 -> V_5 , V_67 ) & ~ 0x80 ) ;\r\nF_19 ( 10 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_67 , V_58 ) ;\r\nF_16 ( V_6 , V_9 -> V_5 , false ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_61 , V_59 ) ;\r\n}\r\nstatic bool\r\nF_20 ( struct V_1 * V_2 , struct V_22 * V_23 ,\r\nstruct V_22 * V_68 )\r\n{\r\nreturn true ;\r\n}\r\nstatic void\r\nF_21 ( struct V_1 * V_2 , struct V_22 * V_23 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_13 = & V_11 -> V_14 . V_15 [ V_9 -> V_5 ] ;\r\nstruct V_69 * V_70 = V_2 -> V_70 ;\r\nint V_71 = ( V_23 -> V_72 >> 3 ) - 1 ;\r\nint V_73 = ( V_23 -> V_74 >> 3 ) + 1 ;\r\nint V_75 = ( V_23 -> V_76 >> 3 ) + 1 ;\r\nint V_77 = ( V_23 -> V_78 >> 3 ) - 5 ;\r\nint V_79 = ( V_23 -> V_72 >> 3 ) - 1 ;\r\nint V_80 = ( V_23 -> V_78 >> 3 ) - 1 ;\r\nint V_81 = V_23 -> V_82 - 1 ;\r\nint V_83 = V_23 -> V_84 - 1 ;\r\nint V_85 = V_23 -> V_86 - 1 ;\r\nint V_87 = V_23 -> V_88 - 2 ;\r\nint V_89 = V_23 -> V_82 - 1 ;\r\nint V_90 = V_23 -> V_88 - 1 ;\r\nstruct V_91 * V_92 ;\r\nbool V_93 = false ;\r\nF_22 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_94 * V_95 = V_94 ( V_92 ) ;\r\nif ( V_92 -> V_2 == V_2 &&\r\n( V_95 -> V_96 -> type == V_97 ||\r\nV_95 -> V_96 -> type == V_98 ) )\r\nV_93 = true ;\r\n}\r\nif ( V_93 ) {\r\nV_83 = V_87 - 3 ;\r\nV_85 = V_87 - 2 ;\r\nV_89 = V_83 ;\r\nV_73 = V_77 - 5 ;\r\nV_75 = V_77 - 2 ;\r\nV_80 = V_77 + 4 ;\r\n#if 0\r\nif (dev->overlayAdaptor && dev_priv->card_type >= NV_10)\r\nhorizTotal += 2;\r\n#endif\r\n}\r\nif ( V_23 -> V_99 & V_100 )\r\nV_87 |= 1 ;\r\n#if 0\r\nErrorF("horizDisplay: 0x%X \n", horizDisplay);\r\nErrorF("horizStart: 0x%X \n", horizStart);\r\nErrorF("horizEnd: 0x%X \n", horizEnd);\r\nErrorF("horizTotal: 0x%X \n", horizTotal);\r\nErrorF("horizBlankStart: 0x%X \n", horizBlankStart);\r\nErrorF("horizBlankEnd: 0x%X \n", horizBlankEnd);\r\nErrorF("vertDisplay: 0x%X \n", vertDisplay);\r\nErrorF("vertStart: 0x%X \n", vertStart);\r\nErrorF("vertEnd: 0x%X \n", vertEnd);\r\nErrorF("vertTotal: 0x%X \n", vertTotal);\r\nErrorF("vertBlankStart: 0x%X \n", vertBlankStart);\r\nErrorF("vertBlankEnd: 0x%X \n", vertBlankEnd);\r\n#endif\r\nif ( ( V_23 -> V_99 & ( V_101 | V_102 ) )\r\n&& ( V_23 -> V_99 & ( V_103 | V_104 ) ) ) {\r\nV_13 -> V_105 = 0x23 ;\r\nif ( V_23 -> V_99 & V_102 )\r\nV_13 -> V_105 |= 0x40 ;\r\nif ( V_23 -> V_99 & V_104 )\r\nV_13 -> V_105 |= 0x80 ;\r\n} else {\r\nint V_106 = V_23 -> V_106 ;\r\nif ( V_23 -> V_99 & V_107 )\r\nV_106 *= 2 ;\r\nif ( V_23 -> V_108 > 1 )\r\nV_106 *= V_23 -> V_108 ;\r\nif ( V_106 < 400 )\r\nV_13 -> V_105 = 0xA3 ;\r\nelse if ( V_106 < 480 )\r\nV_13 -> V_105 = 0x63 ;\r\nelse if ( V_106 < 768 )\r\nV_13 -> V_105 = 0xE3 ;\r\nelse\r\nV_13 -> V_105 = 0x23 ;\r\n}\r\nV_13 -> V_105 |= ( V_23 -> V_109 & 0x03 ) << 2 ;\r\nV_13 -> V_110 [ V_111 ] = 0x00 ;\r\nif ( V_23 -> V_99 & V_112 )\r\nV_13 -> V_110 [ V_66 ] = 0x29 ;\r\nelse\r\nV_13 -> V_110 [ V_66 ] = 0x21 ;\r\nV_13 -> V_110 [ V_113 ] = 0x0F ;\r\nV_13 -> V_110 [ V_114 ] = 0x00 ;\r\nV_13 -> V_110 [ V_115 ] = 0x0E ;\r\nV_13 -> V_7 [ V_116 ] = V_77 ;\r\nV_13 -> V_7 [ V_117 ] = V_71 ;\r\nV_13 -> V_7 [ V_118 ] = V_79 ;\r\nV_13 -> V_7 [ V_119 ] = ( 1 << 7 ) |\r\nF_23 ( V_80 , 0 , V_120 ) ;\r\nV_13 -> V_7 [ V_121 ] = V_73 ;\r\nV_13 -> V_7 [ V_122 ] = F_23 ( V_80 , 5 , V_123 ) |\r\nF_23 ( V_75 , 0 , V_124 ) ;\r\nV_13 -> V_7 [ V_125 ] = V_87 ;\r\nV_13 -> V_7 [ V_126 ] = F_23 ( V_83 , 9 , V_127 ) |\r\nF_23 ( V_81 , 9 , V_128 ) |\r\nF_23 ( V_87 , 9 , V_129 ) |\r\n( 1 << 4 ) |\r\nF_23 ( V_89 , 8 , V_130 ) |\r\nF_23 ( V_83 , 8 , V_131 ) |\r\nF_23 ( V_81 , 8 , V_132 ) |\r\nF_23 ( V_87 , 8 , V_133 ) ;\r\nV_13 -> V_7 [ V_134 ] = 0x00 ;\r\nV_13 -> V_7 [ V_135 ] = ( ( V_23 -> V_99 & V_107 ) ? F_24 ( V_136 ) : 0 ) |\r\n1 << 6 |\r\nF_23 ( V_89 , 9 , V_137 ) ;\r\nV_13 -> V_7 [ V_138 ] = 0x00 ;\r\nV_13 -> V_7 [ V_139 ] = 0x00 ;\r\nV_13 -> V_7 [ V_140 ] = 0x00 ;\r\nV_13 -> V_7 [ V_141 ] = 0x00 ;\r\nV_13 -> V_7 [ V_142 ] = 0x00 ;\r\nV_13 -> V_7 [ V_143 ] = 0x00 ;\r\nV_13 -> V_7 [ V_144 ] = V_83 ;\r\nV_13 -> V_7 [ V_145 ] = 1 << 5 | F_23 ( V_85 , 0 , V_146 ) ;\r\nV_13 -> V_7 [ V_147 ] = V_81 ;\r\nV_13 -> V_7 [ V_148 ] = V_70 -> V_149 [ 0 ] / 8 ;\r\nV_13 -> V_7 [ V_150 ] = 0x00 ;\r\nV_13 -> V_7 [ V_151 ] = V_89 ;\r\nV_13 -> V_7 [ V_152 ] = V_90 ;\r\nV_13 -> V_7 [ V_67 ] = 0x43 ;\r\nV_13 -> V_7 [ V_153 ] = 0xff ;\r\nV_13 -> V_7 [ V_154 ] =\r\nF_23 ( V_70 -> V_149 [ 0 ] / 8 , 8 , V_155 ) ;\r\nV_13 -> V_7 [ V_156 ] =\r\nF_23 ( V_70 -> V_149 [ 0 ] / 8 , 11 , V_157 ) ;\r\nV_13 -> V_7 [ V_61 ] = V_23 -> V_72 < 1280 ?\r\nF_24 ( V_158 ) : 0x00 ;\r\nV_13 -> V_7 [ V_159 ] = F_23 ( V_80 , 6 , V_160 ) |\r\nF_23 ( V_89 , 10 , V_161 ) |\r\nF_23 ( V_83 , 10 , V_162 ) |\r\nF_23 ( V_81 , 10 , V_163 ) |\r\nF_23 ( V_87 , 10 , V_164 ) ;\r\nV_13 -> V_7 [ V_165 ] = F_23 ( V_73 , 8 , V_166 ) |\r\nF_23 ( V_79 , 8 , V_167 ) |\r\nF_23 ( V_71 , 8 , V_168 ) |\r\nF_23 ( V_77 , 8 , V_169 ) ;\r\nV_13 -> V_7 [ V_170 ] = F_23 ( V_89 , 11 , V_171 ) |\r\nF_23 ( V_83 , 11 , V_172 ) |\r\nF_23 ( V_81 , 11 , V_173 ) |\r\nF_23 ( V_87 , 11 , V_174 ) ;\r\nif ( V_23 -> V_99 & V_100 ) {\r\nV_77 = ( V_77 >> 1 ) & ~ 1 ;\r\nV_13 -> V_7 [ V_175 ] = V_77 ;\r\nV_13 -> V_7 [ V_165 ] |= F_23 ( V_77 , 8 , V_176 ) ;\r\n} else\r\nV_13 -> V_7 [ V_175 ] = 0xff ;\r\nV_13 -> V_177 [ V_178 ] = 0x00 ;\r\nV_13 -> V_177 [ V_179 ] = 0x00 ;\r\nV_13 -> V_177 [ V_180 ] = 0x00 ;\r\nV_13 -> V_177 [ V_181 ] = 0x00 ;\r\nV_13 -> V_177 [ V_182 ] = 0x00 ;\r\nV_13 -> V_177 [ V_183 ] = 0x40 ;\r\nV_13 -> V_177 [ V_184 ] = 0x05 ;\r\nV_13 -> V_177 [ V_185 ] = 0x0F ;\r\nV_13 -> V_177 [ V_186 ] = 0xFF ;\r\nV_13 -> V_187 [ 0 ] = 0x00 ;\r\nV_13 -> V_187 [ 1 ] = 0x01 ;\r\nV_13 -> V_187 [ 2 ] = 0x02 ;\r\nV_13 -> V_187 [ 3 ] = 0x03 ;\r\nV_13 -> V_187 [ 4 ] = 0x04 ;\r\nV_13 -> V_187 [ 5 ] = 0x05 ;\r\nV_13 -> V_187 [ 6 ] = 0x06 ;\r\nV_13 -> V_187 [ 7 ] = 0x07 ;\r\nV_13 -> V_187 [ 8 ] = 0x08 ;\r\nV_13 -> V_187 [ 9 ] = 0x09 ;\r\nV_13 -> V_187 [ 10 ] = 0x0A ;\r\nV_13 -> V_187 [ 11 ] = 0x0B ;\r\nV_13 -> V_187 [ 12 ] = 0x0C ;\r\nV_13 -> V_187 [ 13 ] = 0x0D ;\r\nV_13 -> V_187 [ 14 ] = 0x0E ;\r\nV_13 -> V_187 [ 15 ] = 0x0F ;\r\nV_13 -> V_187 [ V_188 ] = 0x01 ;\r\nV_13 -> V_187 [ V_189 ] = 0x00 ;\r\nV_13 -> V_187 [ V_190 ] = 0x0F ;\r\nV_13 -> V_187 [ V_191 ] = 0x00 ;\r\nV_13 -> V_187 [ V_192 ] = 0x00 ;\r\n}\r\nstatic void\r\nF_25 ( struct V_1 * V_2 , struct V_22 * V_23 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_13 = & V_11 -> V_14 . V_15 [ V_9 -> V_5 ] ;\r\nstruct V_3 * V_193 = & V_11 -> V_194 . V_15 [ V_9 -> V_5 ] ;\r\nstruct V_91 * V_92 ;\r\nbool V_195 = false , V_196 = false , V_197 = false ,\r\nV_198 = false ;\r\nF_22 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_94 * V_95 = V_94 ( V_92 ) ;\r\nbool V_199 = false ;\r\nif ( V_92 -> V_2 != V_2 )\r\ncontinue;\r\nif ( V_95 -> V_96 -> type == V_97 )\r\nV_199 = V_195 = true ;\r\nif ( V_95 -> V_96 -> type == V_200 )\r\nV_197 = true ;\r\nif ( V_95 -> V_96 -> type == V_98 )\r\nV_199 = V_196 = true ;\r\nif ( V_95 -> V_96 -> V_201 != V_202 && V_199 )\r\nV_198 = true ;\r\n}\r\nV_13 -> V_7 [ V_203 ] = V_193 -> V_7 [ V_203 ] & ~ ( 1 << 5 ) ;\r\nV_13 -> V_204 = 0 ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_13 -> V_204 |= V_205 ;\r\n#if 0\r\nif (dev->overlayAdaptor) {\r\nNVPortPrivPtr pPriv = GET_OVERLAY_PRIVATE(dev);\r\nif (pPriv->overlayCRTC == nv_crtc->index)\r\nregp->crtc_eng_ctrl |= NV_CRTC_FSEL_OVERLAY;\r\n}\r\n#endif\r\nV_13 -> V_206 = V_207 |\r\nV_208 |\r\nV_209 ;\r\nif ( V_11 -> V_36 >= 0x11 )\r\nV_13 -> V_206 |= V_210 ;\r\nif ( V_23 -> V_99 & V_107 )\r\nV_13 -> V_206 |= V_211 ;\r\nV_13 -> V_7 [ V_212 ] = 0 ;\r\nV_13 -> V_7 [ V_213 ] = 0 ;\r\nif ( V_195 )\r\nV_13 -> V_7 [ V_214 ] = 0x11 ;\r\nelse if ( V_196 )\r\nV_13 -> V_7 [ V_214 ] = 0x88 ;\r\nelse\r\nV_13 -> V_7 [ V_214 ] = 0x22 ;\r\nV_13 -> V_7 [ V_215 ] = V_193 -> V_7 [ V_215 ] ;\r\nF_4 ( V_2 , V_9 -> V_17 ) ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_13 -> V_7 [ V_216 ] = V_193 -> V_7 [ V_216 ] | 0x80 ;\r\nV_13 -> V_7 [ V_217 ] = V_11 -> V_194 . V_15 [ 0 ] . V_7 [ V_217 ] ;\r\nif ( ! V_9 -> V_5 )\r\nV_13 -> V_7 [ V_217 ] += 4 ;\r\nV_13 -> V_7 [ V_218 ] = V_198 ;\r\nif ( V_11 -> V_44 >= V_219 )\r\nV_13 -> V_7 [ 0x9f ] = V_198 ? 0x11 : 0x1 ;\r\nV_13 -> V_220 = V_23 -> V_82 - 3 ;\r\nV_13 -> V_221 = V_23 -> V_82 - 1 ;\r\nif ( V_11 -> V_44 == V_45 )\r\nV_13 -> V_222 = F_26 ( V_6 , 0 , V_223 ) ;\r\nif ( V_11 -> V_44 >= V_219 )\r\nV_13 -> V_224 = F_26 ( V_6 , 0 , V_225 ) ;\r\nif ( V_11 -> V_44 >= V_226 )\r\nV_13 -> V_227 = V_228 ;\r\nelse\r\nV_13 -> V_227 = V_229 ;\r\nif ( V_11 -> V_44 == V_45 ) {\r\nV_13 -> V_7 [ V_230 ] = 0xFF ;\r\nV_13 -> V_7 [ V_231 ] = 0x1 ;\r\n}\r\nV_13 -> V_7 [ V_232 ] = ( V_2 -> V_70 -> V_233 + 1 ) / 8 ;\r\nif ( V_195 || V_196 || V_197 )\r\nV_13 -> V_7 [ V_232 ] |= ( 1 << 7 ) ;\r\nif ( V_11 -> V_44 >= V_226 )\r\nV_13 -> V_234 = ( 1 << 25 ) ;\r\nV_13 -> V_235 = V_236 |\r\nV_237 |\r\nV_238 ;\r\nif ( V_2 -> V_70 -> V_233 == 16 )\r\nV_13 -> V_235 |= V_239 ;\r\nif ( V_11 -> V_36 >= 0x11 )\r\nV_13 -> V_235 |= V_240 ;\r\nV_13 -> V_241 = 0 ;\r\nV_13 -> V_242 = 0 ;\r\nF_6 ( V_2 , V_9 -> V_19 ) ;\r\nV_13 -> V_243 = 0x100 ;\r\nV_13 -> V_244 = 0x0 ;\r\nV_13 -> V_245 = 0xfffff ;\r\nV_13 -> V_246 = 0x1 ;\r\n}\r\nstatic int\r\nF_27 ( struct V_1 * V_2 , struct V_22 * V_23 ,\r\nstruct V_22 * V_68 ,\r\nint V_247 , int V_248 , struct V_69 * V_249 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nF_11 ( V_6 , L_4 , V_9 -> V_5 ) ;\r\nF_28 ( V_68 ) ;\r\nF_29 ( V_6 , V_9 -> V_5 , - 1 ) ;\r\nF_21 ( V_2 , V_68 ) ;\r\nif ( V_11 -> V_44 == V_45 )\r\nF_7 ( V_6 , 0 , V_250 , V_11 -> V_14 . V_251 ) ;\r\nF_25 ( V_2 , V_68 ) ;\r\nF_8 ( V_2 , V_23 , V_68 -> clock ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_30 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct V_26 * V_27 = & V_11 -> V_14 ;\r\nstruct V_3 * V_252 = & V_27 -> V_15 [ V_9 -> V_5 ] ;\r\nstruct V_26 * V_253 = & V_11 -> V_194 ;\r\nstruct V_3 * V_254 = & V_253 -> V_15 [ V_9 -> V_5 ] ;\r\nif ( F_13 ( V_2 -> V_6 ) )\r\nF_14 ( V_2 -> V_6 , V_9 -> V_5 ) ;\r\nF_31 ( V_2 -> V_6 , V_9 -> V_5 , V_253 ) ;\r\nV_27 -> V_251 = V_253 -> V_251 & ~ ( 0x5 << 16 ) ;\r\nV_252 -> V_7 [ V_255 ] = V_254 -> V_7 [ V_255 ] ;\r\nV_27 -> V_40 = V_253 -> V_40 & ~ ( V_41 | V_42 | V_43 ) ;\r\nV_252 -> V_224 = V_254 -> V_224 ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nint V_256 = V_9 -> V_5 ;\r\nT_1 V_257 = V_11 -> V_194 . V_15 [ V_256 ] . V_7 [ V_258 ] ;\r\nif ( F_13 ( V_2 -> V_6 ) )\r\nF_14 ( V_2 -> V_6 , V_256 ) ;\r\nF_33 ( V_2 -> V_6 , V_256 , & V_11 -> V_194 ) ;\r\nF_29 ( V_2 -> V_6 , V_256 , V_257 ) ;\r\nV_9 -> V_60 = V_259 ;\r\n}\r\nstatic void F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_260 * V_261 = V_2 -> V_262 ;\r\nif ( F_13 ( V_6 ) )\r\nF_14 ( V_6 , V_9 -> V_5 ) ;\r\nF_35 ( V_6 , V_9 -> V_5 ) ;\r\nV_261 -> V_263 ( V_2 , V_64 ) ;\r\nF_36 ( V_6 , V_9 -> V_5 , true ) ;\r\nF_37 ( V_6 , V_9 -> V_5 , V_264 , V_265 ) ;\r\nif ( V_11 -> V_44 == V_45 ) {\r\nT_2 V_266 = F_38 ( V_6 , V_9 -> V_5 , V_267 ) ;\r\nF_7 ( V_6 , V_9 -> V_5 , V_267 , V_266 & ~ 0x10000 ) ;\r\n}\r\n}\r\nstatic void F_39 ( struct V_1 * V_2 )\r\n{\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_260 * V_261 = V_2 -> V_262 ;\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_33 ( V_6 , V_9 -> V_5 , & V_11 -> V_14 ) ;\r\nF_40 ( V_2 , V_2 -> V_247 , V_2 -> V_248 , NULL ) ;\r\n#ifdef F_41\r\n{\r\nT_1 V_268 = F_15 ( V_6 , V_9 -> V_5 , V_269 ) ;\r\nV_268 |= F_24 ( V_270 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_269 , V_268 ) ;\r\n}\r\n#endif\r\nV_261 -> V_263 ( V_2 , V_65 ) ;\r\nF_42 ( V_6 , V_9 -> V_5 ) ;\r\n}\r\nstatic void F_43 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_11 ( V_2 -> V_6 , L_5 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nF_44 ( V_2 ) ;\r\nF_45 ( V_9 -> V_54 . V_271 ) ;\r\nF_46 ( NULL , & V_9 -> V_54 . V_271 ) ;\r\nF_47 ( V_9 ) ;\r\n}\r\nstatic void\r\nF_48 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_25 * V_6 = V_9 -> V_272 . V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct V_273 { T_1 V_274 , V_275 , V_276 ; } V_277 ( ( V_278 ) ) * V_279 ;\r\nint V_280 ;\r\nV_279 = (struct V_273 * ) V_11 -> V_14 . V_15 [ V_9 -> V_5 ] . V_281 ;\r\nfor ( V_280 = 0 ; V_280 < 256 ; V_280 ++ ) {\r\nV_279 [ V_280 ] . V_274 = V_9 -> V_282 . V_274 [ V_280 ] >> 8 ;\r\nV_279 [ V_280 ] . V_275 = V_9 -> V_282 . V_275 [ V_280 ] >> 8 ;\r\nV_279 [ V_280 ] . V_276 = V_9 -> V_282 . V_276 [ V_280 ] >> 8 ;\r\n}\r\nF_49 ( V_6 , V_9 -> V_5 , & V_11 -> V_14 ) ;\r\n}\r\nstatic void\r\nF_50 ( struct V_1 * V_2 , T_3 * V_274 , T_3 * V_275 , T_3 * V_276 , T_2 V_283 ,\r\nT_2 V_284 )\r\n{\r\nint V_285 = ( V_283 + V_284 > 256 ) ? 256 : V_283 + V_284 , V_280 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nfor ( V_280 = V_283 ; V_280 < V_285 ; V_280 ++ ) {\r\nV_9 -> V_282 . V_274 [ V_280 ] = V_274 [ V_280 ] ;\r\nV_9 -> V_282 . V_275 [ V_280 ] = V_275 [ V_280 ] ;\r\nV_9 -> V_282 . V_276 [ V_280 ] = V_276 [ V_280 ] ;\r\n}\r\nif ( ! V_9 -> V_272 . V_70 ) {\r\nV_9 -> V_282 . V_233 = 0 ;\r\nreturn;\r\n}\r\nF_48 ( V_2 ) ;\r\n}\r\nstatic int\r\nF_51 ( struct V_1 * V_2 ,\r\nstruct V_69 * V_286 ,\r\nint V_247 , int V_248 , bool V_287 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_25 * V_6 = V_2 -> V_6 ;\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nstruct V_3 * V_13 = & V_11 -> V_14 . V_15 [ V_9 -> V_5 ] ;\r\nstruct V_69 * V_288 ;\r\nstruct V_289 * V_70 ;\r\nint V_290 , V_291 ;\r\nint V_292 ;\r\nF_11 ( V_6 , L_6 , V_9 -> V_5 ) ;\r\nif ( ! V_287 && ! V_2 -> V_70 ) {\r\nF_11 ( V_6 , L_7 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_287 ) {\r\nV_288 = V_286 ;\r\nV_70 = V_289 ( V_286 ) ;\r\n} else {\r\nV_288 = V_2 -> V_70 ;\r\nV_70 = V_289 ( V_2 -> V_70 ) ;\r\nV_292 = F_52 ( V_70 -> V_271 , V_293 ) ;\r\nif ( V_292 )\r\nreturn V_292 ;\r\nif ( V_286 ) {\r\nstruct V_289 * V_294 = V_289 ( V_286 ) ;\r\nF_53 ( V_294 -> V_271 ) ;\r\n}\r\n}\r\nV_9 -> V_70 . V_56 = V_70 -> V_271 -> V_295 . V_56 ;\r\nif ( V_9 -> V_282 . V_233 != V_288 -> V_233 ) {\r\nV_9 -> V_282 . V_233 = V_288 -> V_233 ;\r\nF_48 ( V_2 ) ;\r\n}\r\nV_13 -> V_7 [ V_232 ] &= ~ 3 ;\r\nV_13 -> V_7 [ V_232 ] |= ( V_2 -> V_70 -> V_233 + 1 ) / 8 ;\r\nV_13 -> V_235 &= ~ V_239 ;\r\nif ( V_2 -> V_70 -> V_233 == 16 )\r\nV_13 -> V_235 |= V_239 ;\r\nF_1 ( V_2 , V_13 , V_232 ) ;\r\nF_7 ( V_6 , V_9 -> V_5 , V_296 ,\r\nV_13 -> V_235 ) ;\r\nV_13 -> V_7 [ V_148 ] = V_288 -> V_149 [ 0 ] >> 3 ;\r\nV_13 -> V_7 [ V_154 ] =\r\nF_23 ( V_288 -> V_149 [ 0 ] >> 3 , 8 , V_155 ) ;\r\nV_13 -> V_7 [ V_156 ] =\r\nF_23 ( V_288 -> V_149 [ 0 ] / 8 , 11 , V_157 ) ;\r\nF_1 ( V_2 , V_13 , V_154 ) ;\r\nF_1 ( V_2 , V_13 , V_148 ) ;\r\nF_1 ( V_2 , V_13 , V_156 ) ;\r\nV_13 -> V_297 = V_9 -> V_70 . V_56 & ~ 3 ;\r\nV_13 -> V_297 += ( V_248 * V_288 -> V_149 [ 0 ] ) + ( V_247 * V_288 -> V_298 / 8 ) ;\r\nF_54 ( V_6 , V_9 -> V_5 , V_13 -> V_297 ) ;\r\nF_55 ( V_6 , V_2 -> V_23 . clock , V_288 -> V_298 ,\r\n& V_290 , & V_291 ) ;\r\nV_13 -> V_7 [ V_299 ] = V_290 ;\r\nV_13 -> V_7 [ V_300 ] = V_291 & 0xff ;\r\nF_1 ( V_2 , V_13 , V_299 ) ;\r\nF_1 ( V_2 , V_13 , V_300 ) ;\r\nif ( V_11 -> V_44 >= V_301 ) {\r\nV_13 -> V_7 [ V_302 ] = V_291 >> 8 ;\r\nF_1 ( V_2 , V_13 , V_302 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_40 ( struct V_1 * V_2 , int V_247 , int V_248 ,\r\nstruct V_69 * V_249 )\r\n{\r\nreturn F_51 ( V_2 , V_249 , V_247 , V_248 , false ) ;\r\n}\r\nstatic int\r\nF_56 ( struct V_1 * V_2 ,\r\nstruct V_69 * V_70 ,\r\nint V_247 , int V_248 , enum V_303 V_27 )\r\n{\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct V_25 * V_6 = V_11 -> V_6 ;\r\nif ( V_27 == V_304 )\r\nF_57 ( V_6 ) ;\r\nelse\r\nF_58 ( V_6 ) ;\r\nreturn F_51 ( V_2 , V_70 , V_247 , V_248 , true ) ;\r\n}\r\nstatic void F_59 ( struct V_25 * V_6 , struct V_305 * V_306 ,\r\nstruct V_305 * V_307 )\r\n{\r\nint V_308 = F_60 ( V_6 ) ;\r\nT_2 V_309 ;\r\nint V_280 , V_310 ;\r\nfor ( V_280 = 0 ; V_280 < V_308 ; V_280 ++ ) {\r\nfor ( V_310 = 0 ; V_310 < V_308 ; V_310 ++ ) {\r\nV_309 = F_61 ( V_306 , V_280 * 64 + V_310 ) ;\r\nF_62 ( V_307 , V_280 * V_308 + V_310 , ( V_309 & 0x80000000 ) >> 16\r\n| ( V_309 & 0xf80000 ) >> 9\r\n| ( V_309 & 0xf800 ) >> 6\r\n| ( V_309 & 0xf8 ) >> 3 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_63 ( struct V_25 * V_6 , struct V_305 * V_306 ,\r\nstruct V_305 * V_307 )\r\n{\r\nT_2 V_309 ;\r\nint V_311 , V_280 ;\r\nfor ( V_280 = 0 ; V_280 < 64 * 64 ; V_280 ++ ) {\r\nV_309 = F_61 ( V_306 , V_280 ) ;\r\nV_311 = V_309 >> 24 ;\r\nif ( V_311 > 0 && V_311 < 255 )\r\nV_309 = ( V_309 & 0x00ffffff ) | ( ( V_311 + 1 ) << 24 ) ;\r\n#ifdef F_41\r\n{\r\nstruct V_10 * V_11 = V_6 -> V_12 ;\r\nif ( V_11 -> V_36 == 0x11 ) {\r\nV_309 = ( ( V_309 & 0x000000ff ) << 24 ) |\r\n( ( V_309 & 0x0000ff00 ) << 8 ) |\r\n( ( V_309 & 0x00ff0000 ) >> 8 ) |\r\n( ( V_309 & 0xff000000 ) >> 24 ) ;\r\n}\r\n}\r\n#endif\r\nF_64 ( V_307 , V_280 , V_309 ) ;\r\n}\r\n}\r\nstatic int\r\nF_65 ( struct V_1 * V_2 , struct V_312 * V_313 ,\r\nT_2 V_314 , T_2 V_308 , T_2 V_315 )\r\n{\r\nstruct V_10 * V_11 = V_2 -> V_6 -> V_12 ;\r\nstruct V_25 * V_6 = V_11 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_305 * V_54 = NULL ;\r\nstruct V_316 * V_317 ;\r\nint V_292 = 0 ;\r\nif ( ! V_314 ) {\r\nV_9 -> V_54 . V_318 ( V_9 , true ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_308 != 64 || V_315 != 64 )\r\nreturn - V_319 ;\r\nV_317 = F_66 ( V_6 , V_313 , V_314 ) ;\r\nif ( ! V_317 )\r\nreturn - V_320 ;\r\nV_54 = F_67 ( V_317 ) ;\r\nV_292 = F_68 ( V_54 ) ;\r\nif ( V_292 )\r\ngoto V_321;\r\nif ( V_11 -> V_36 >= 0x11 )\r\nF_63 ( V_6 , V_54 , V_9 -> V_54 . V_271 ) ;\r\nelse\r\nF_59 ( V_6 , V_54 , V_9 -> V_54 . V_271 ) ;\r\nF_45 ( V_54 ) ;\r\nV_9 -> V_54 . V_56 = V_9 -> V_54 . V_271 -> V_295 . V_56 ;\r\nV_9 -> V_54 . V_55 ( V_9 , V_9 -> V_54 . V_56 ) ;\r\nV_9 -> V_54 . V_322 ( V_9 , true ) ;\r\nV_321:\r\nF_69 ( V_317 ) ;\r\nreturn V_292 ;\r\n}\r\nstatic int\r\nF_70 ( struct V_1 * V_2 , int V_247 , int V_248 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nV_9 -> V_54 . V_323 ( V_9 , V_247 , V_248 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_71 ( struct V_25 * V_6 , int V_324 )\r\n{\r\nstruct F_3 * V_9 ;\r\nint V_292 , V_280 ;\r\nV_9 = F_72 ( sizeof( * V_9 ) , V_325 ) ;\r\nif ( ! V_9 )\r\nreturn - V_326 ;\r\nfor ( V_280 = 0 ; V_280 < 256 ; V_280 ++ ) {\r\nV_9 -> V_282 . V_274 [ V_280 ] = V_280 << 8 ;\r\nV_9 -> V_282 . V_275 [ V_280 ] = V_280 << 8 ;\r\nV_9 -> V_282 . V_276 [ V_280 ] = V_280 << 8 ;\r\n}\r\nV_9 -> V_282 . V_233 = 0 ;\r\nV_9 -> V_5 = V_324 ;\r\nV_9 -> V_60 = V_259 ;\r\nF_73 ( V_6 , & V_9 -> V_272 , & V_327 ) ;\r\nF_74 ( & V_9 -> V_272 , & V_328 ) ;\r\nF_75 ( & V_9 -> V_272 , 256 ) ;\r\nV_292 = F_76 ( V_6 , 64 * 64 * 4 , 0x100 , V_293 ,\r\n0 , 0x0000 , & V_9 -> V_54 . V_271 ) ;\r\nif ( ! V_292 ) {\r\nV_292 = F_52 ( V_9 -> V_54 . V_271 , V_293 ) ;\r\nif ( ! V_292 )\r\nV_292 = F_68 ( V_9 -> V_54 . V_271 ) ;\r\nif ( V_292 )\r\nF_46 ( NULL , & V_9 -> V_54 . V_271 ) ;\r\n}\r\nF_77 ( V_9 ) ;\r\nreturn 0 ;\r\n}
