// Seed: 62427658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0(id_3), .id_1(id_2), .id_2(id_1), .id_3(1), .id_4(1), .id_5(id_3 == id_2), .id_6(1'b0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
