<stg><name>dut</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !568

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !572

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %input_0_V = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="38" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:6  %output_0 = alloca [24 x i38], align 8

]]></Node>
<StgValue><ssdm name="output_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:7  br label %.preheader53.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader53.0:0  %j_0_0 = phi i5 [ %add_ln19, %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53.0:1  %icmp_ln19 = icmp eq i5 %j_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader53.0:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53.0:3  %add_ln19 = add i5 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53.0:4  br i1 %icmp_ln19, label %.preheader54.1, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  %zext_ln20 = zext i5 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %shl_ln = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_V, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="38" op_0_bw="34">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %sext_ln728 = sext i34 %shl_ln to i38

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %input_0_V_addr = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="38" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  store i38 %sext_ln728, i38* %input_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  br label %.preheader53.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="21" op_8_bw="21" op_9_bw="24" op_10_bw="27" op_11_bw="6" op_12_bw="7" op_13_bw="8" op_14_bw="32" op_15_bw="46" op_16_bw="50" op_17_bw="38" op_18_bw="8">
<![CDATA[
.preheader54.1:0  call fastcc void @attention([24 x i38]* %input_0_V, [24 x i38]* %output_0)

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="38" op_2_bw="38" op_3_bw="38" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="21" op_8_bw="21" op_9_bw="24" op_10_bw="27" op_11_bw="6" op_12_bw="7" op_13_bw="8" op_14_bw="32" op_15_bw="46" op_16_bw="50" op_17_bw="38" op_18_bw="8">
<![CDATA[
.preheader54.1:0  call fastcc void @attention([24 x i38]* %input_0_V, [24 x i38]* %output_0)

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.1:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:0  %j9_0_0 = phi i5 [ %add_ln51, %_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ 0, %.preheader54.1 ]

]]></Node>
<StgValue><ssdm name="j9_0_0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %icmp_ln51 = icmp eq i5 %j9_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:3  %add_ln51 = add i5 %j9_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln51, label %0, label %_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  %zext_ln52 = zext i5 %j9_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %output_0_addr = getelementptr [24 x i38]* %output_0, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="38" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %output_0_load = load i38* %output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="38" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %output_0_load = load i38* %output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %tmp_V_4 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %output_0_load, i32 2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_4)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="51" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="52" name="ln_weight_in_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="q_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="k_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="k_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="v_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="cos_tab_V_5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="sin_tab_V_5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="k_cache_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="v_cache_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="f_x_msb_4_h_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="f_x_msb_4_l_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="f_x_lsb_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="f_x_msb_3_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="f_x_msb_2_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="exp_x_msb_1_table_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="ln_weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="o_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="empty" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="strm_out_V_V" to="empty" fromId="51" toId="6">
</dataflow>
<dataflow id="72" from="ap_fifo_str" to="empty" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="6">
</dataflow>
<dataflow id="77" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_73" to="empty" fromId="73" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_73" to="empty" fromId="73" toId="6">
</dataflow>
<dataflow id="80" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="81" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="82" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_83" to="empty" fromId="83" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_86" to="empty" fromId="86" toId="6">
</dataflow>
<dataflow id="89" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="90" from="p_str" to="empty" fromId="76" toId="6">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="empty_89" fromId="68" toId="7">
</dataflow>
<dataflow id="92" from="strm_in_V_V" to="empty_89" fromId="50" toId="7">
</dataflow>
<dataflow id="93" from="ap_fifo_str" to="empty_89" fromId="71" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_73" to="empty_89" fromId="73" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_73" to="empty_89" fromId="73" toId="7">
</dataflow>
<dataflow id="96" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_73" to="empty_89" fromId="73" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_73" to="empty_89" fromId="73" toId="7">
</dataflow>
<dataflow id="99" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="100" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="101" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_83" to="empty_89" fromId="83" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_83" to="empty_89" fromId="83" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_86" to="empty_89" fromId="86" toId="7">
</dataflow>
<dataflow id="105" from="StgValue_86" to="empty_89" fromId="86" toId="7">
</dataflow>
<dataflow id="106" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="107" from="p_str" to="empty_89" fromId="76" toId="7">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="8">
</dataflow>
<dataflow id="110" from="strm_in_V_V" to="specbitsmap_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="112" from="strm_out_V_V" to="specbitsmap_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="116" from="dut_str" to="spectopmodule_ln0" fromId="115" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_117" to="input_0_V" fromId="117" toId="11">
</dataflow>
<dataflow id="119" from="StgValue_117" to="output_0" fromId="117" toId="12">
</dataflow>
<dataflow id="120" from="add_ln19" to="j_0_0" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln19" to="j_0_0" fromId="25" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="123" from="StgValue_122" to="j_0_0" fromId="122" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln19" to="j_0_0" fromId="13" toId="14">
</dataflow>
<dataflow id="125" from="j_0_0" to="icmp_ln19" fromId="14" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln19" fromId="126" toId="15">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="empty_90" fromId="128" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_130" to="empty_90" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_130" to="empty_90" fromId="130" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_130" to="empty_90" fromId="130" toId="16">
</dataflow>
<dataflow id="134" from="j_0_0" to="add_ln19" fromId="14" toId="17">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln19" fromId="135" toId="17">
</dataflow>
<dataflow id="137" from="icmp_ln19" to="br_ln19" fromId="15" toId="18">
</dataflow>
<dataflow id="138" from="j_0_0" to="zext_ln20" fromId="14" toId="19">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="strm_in_V_V" to="tmp_V" fromId="50" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="shl_ln" fromId="142" toId="21">
</dataflow>
<dataflow id="144" from="tmp_V" to="shl_ln" fromId="20" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_145" to="shl_ln" fromId="145" toId="21">
</dataflow>
<dataflow id="147" from="shl_ln" to="sext_ln728" fromId="21" toId="22">
</dataflow>
<dataflow id="148" from="input_0_V" to="input_0_V_addr" fromId="11" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="input_0_V_addr" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="zext_ln20" to="input_0_V_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="152" from="sext_ln728" to="store_ln20" fromId="22" toId="24">
</dataflow>
<dataflow id="153" from="input_0_V_addr" to="store_ln20" fromId="23" toId="24">
</dataflow>
<dataflow id="155" from="attention" to="call_ln24" fromId="154" toId="26">
</dataflow>
<dataflow id="156" from="input_0_V" to="call_ln24" fromId="11" toId="26">
</dataflow>
<dataflow id="157" from="output_0" to="call_ln24" fromId="12" toId="26">
</dataflow>
<dataflow id="158" from="ln_weight_in_V" to="call_ln24" fromId="52" toId="26">
</dataflow>
<dataflow id="159" from="q_weights" to="call_ln24" fromId="53" toId="26">
</dataflow>
<dataflow id="160" from="k_weights" to="call_ln24" fromId="54" toId="26">
</dataflow>
<dataflow id="161" from="v_weights" to="call_ln24" fromId="55" toId="26">
</dataflow>
<dataflow id="162" from="cos_tab_V_5" to="call_ln24" fromId="56" toId="26">
</dataflow>
<dataflow id="163" from="sin_tab_V_5" to="call_ln24" fromId="57" toId="26">
</dataflow>
<dataflow id="164" from="k_cache_V" to="call_ln24" fromId="58" toId="26">
</dataflow>
<dataflow id="165" from="v_cache_V" to="call_ln24" fromId="59" toId="26">
</dataflow>
<dataflow id="166" from="f_x_msb_4_h_table_V" to="call_ln24" fromId="60" toId="26">
</dataflow>
<dataflow id="167" from="f_x_msb_4_l_table_V" to="call_ln24" fromId="61" toId="26">
</dataflow>
<dataflow id="168" from="f_x_lsb_table_V" to="call_ln24" fromId="62" toId="26">
</dataflow>
<dataflow id="169" from="f_x_msb_3_table_V" to="call_ln24" fromId="63" toId="26">
</dataflow>
<dataflow id="170" from="f_x_msb_2_table_V" to="call_ln24" fromId="64" toId="26">
</dataflow>
<dataflow id="171" from="exp_x_msb_1_table_V" to="call_ln24" fromId="65" toId="26">
</dataflow>
<dataflow id="172" from="ln_weight_V" to="call_ln24" fromId="66" toId="26">
</dataflow>
<dataflow id="173" from="o_weights" to="call_ln24" fromId="67" toId="26">
</dataflow>
<dataflow id="174" from="attention" to="call_ln24" fromId="154" toId="27">
</dataflow>
<dataflow id="175" from="input_0_V" to="call_ln24" fromId="11" toId="27">
</dataflow>
<dataflow id="176" from="output_0" to="call_ln24" fromId="12" toId="27">
</dataflow>
<dataflow id="177" from="ln_weight_in_V" to="call_ln24" fromId="52" toId="27">
</dataflow>
<dataflow id="178" from="q_weights" to="call_ln24" fromId="53" toId="27">
</dataflow>
<dataflow id="179" from="k_weights" to="call_ln24" fromId="54" toId="27">
</dataflow>
<dataflow id="180" from="v_weights" to="call_ln24" fromId="55" toId="27">
</dataflow>
<dataflow id="181" from="cos_tab_V_5" to="call_ln24" fromId="56" toId="27">
</dataflow>
<dataflow id="182" from="sin_tab_V_5" to="call_ln24" fromId="57" toId="27">
</dataflow>
<dataflow id="183" from="k_cache_V" to="call_ln24" fromId="58" toId="27">
</dataflow>
<dataflow id="184" from="v_cache_V" to="call_ln24" fromId="59" toId="27">
</dataflow>
<dataflow id="185" from="f_x_msb_4_h_table_V" to="call_ln24" fromId="60" toId="27">
</dataflow>
<dataflow id="186" from="f_x_msb_4_l_table_V" to="call_ln24" fromId="61" toId="27">
</dataflow>
<dataflow id="187" from="f_x_lsb_table_V" to="call_ln24" fromId="62" toId="27">
</dataflow>
<dataflow id="188" from="f_x_msb_3_table_V" to="call_ln24" fromId="63" toId="27">
</dataflow>
<dataflow id="189" from="f_x_msb_2_table_V" to="call_ln24" fromId="64" toId="27">
</dataflow>
<dataflow id="190" from="exp_x_msb_1_table_V" to="call_ln24" fromId="65" toId="27">
</dataflow>
<dataflow id="191" from="ln_weight_V" to="call_ln24" fromId="66" toId="27">
</dataflow>
<dataflow id="192" from="o_weights" to="call_ln24" fromId="67" toId="27">
</dataflow>
<dataflow id="193" from="add_ln51" to="j9_0_0" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln51" to="j9_0_0" fromId="41" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="195" from="StgValue_122" to="j9_0_0" fromId="122" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln51" to="j9_0_0" fromId="28" toId="29">
</dataflow>
<dataflow id="197" from="j9_0_0" to="icmp_ln51" fromId="29" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_126" to="icmp_ln51" fromId="126" toId="30">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="empty_91" fromId="128" toId="31">
</dataflow>
<dataflow id="200" from="StgValue_130" to="empty_91" fromId="130" toId="31">
</dataflow>
<dataflow id="201" from="StgValue_130" to="empty_91" fromId="130" toId="31">
</dataflow>
<dataflow id="202" from="StgValue_130" to="empty_91" fromId="130" toId="31">
</dataflow>
<dataflow id="203" from="j9_0_0" to="add_ln51" fromId="29" toId="32">
</dataflow>
<dataflow id="204" from="StgValue_135" to="add_ln51" fromId="135" toId="32">
</dataflow>
<dataflow id="205" from="icmp_ln51" to="br_ln51" fromId="30" toId="33">
</dataflow>
<dataflow id="206" from="j9_0_0" to="zext_ln52" fromId="29" toId="34">
</dataflow>
<dataflow id="207" from="output_0" to="output_0_addr" fromId="12" toId="35">
</dataflow>
<dataflow id="208" from="StgValue_149" to="output_0_addr" fromId="149" toId="35">
</dataflow>
<dataflow id="209" from="zext_ln52" to="output_0_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="210" from="output_0_addr" to="output_0_load" fromId="35" toId="36">
</dataflow>
<dataflow id="211" from="output_0_addr" to="output_0_load" fromId="35" toId="38">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i32.i38.i32.i32" to="tmp_V_4" fromId="212" toId="39">
</dataflow>
<dataflow id="214" from="output_0_load" to="tmp_V_4" fromId="38" toId="39">
</dataflow>
<dataflow id="215" from="StgValue_83" to="tmp_V_4" fromId="83" toId="39">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_V_4" fromId="216" toId="39">
</dataflow>
<dataflow id="219" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="write_ln52" fromId="218" toId="40">
</dataflow>
<dataflow id="220" from="strm_out_V_V" to="write_ln52" fromId="51" toId="40">
</dataflow>
<dataflow id="221" from="tmp_V_4" to="write_ln52" fromId="39" toId="40">
</dataflow>
<dataflow id="222" from="icmp_ln19" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="223" from="icmp_ln51" to="StgValue_4" fromId="30" toId="4">
</dataflow>
</dataflows>


</stg>
