-- VHDL for IBM SMS ALD page 16.41.01.1
-- Title: ADDRESS REGISTER CTRLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 12:33:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_41_01_1_ADDRESS_REGISTER_CTRLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		PS_BODY_CTRL_LATCH:	 in STD_LOGIC;
		PS_A_CYCLE_CTRL:	 in STD_LOGIC;
		MS_EXTENSION_CTRL_LATCH:	 in STD_LOGIC;
		MS_BODY_CTRL_LATCH:	 in STD_LOGIC;
		MS_MQ_CTRL_LATCH:	 in STD_LOGIC;
		PS_UNITS_CTRL_LATCH:	 in STD_LOGIC;
		MS_TABLE_SEARCH_A_CYCLE_U_CTRL:	 in STD_LOGIC;
		PS_B_CYCLE_CTRL:	 in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES:	 in STD_LOGIC;
		PS_C_CYCLE_CTRL:	 in STD_LOGIC;
		PS_NO_SCAN_CTRL:	 in STD_LOGIC;
		PS_MPLY_OP_CODE:	 in STD_LOGIC;
		PS_D_AR_RO_CTRL_STAR_FILE_CTRL:	 in STD_LOGIC;
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		MS_A_AR_RO_CTRL_STAR_ARITH:	 out STD_LOGIC;
		MS_B_AR_RO_CTRL_STAR_ARITH:	 out STD_LOGIC;
		PS_C_AR_RO_CTRL_STAR_ARITH:	 out STD_LOGIC;
		MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL:	 out STD_LOGIC;
		PS_D_AR_RO_CTRL_STAR_ARITH:	 out STD_LOGIC);
end ALD_16_41_01_1_ADDRESS_REGISTER_CTRLS_ACC;

architecture behavioral of ALD_16_41_01_1_ADDRESS_REGISTER_CTRLS_ACC is 

	signal OUT_4B_D: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_E: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_4B_D <= NOT(PS_MPLY_OR_DIV_OP_CODES AND PS_BODY_CTRL_LATCH AND PS_A_CYCLE_CTRL );
	OUT_5D_C <= NOT(MS_BODY_CTRL_LATCH AND MS_EXTENSION_CTRL_LATCH AND MS_MQ_CTRL_LATCH );
	OUT_4D_E <= NOT(OUT_5D_C AND PS_ARITH_TYPE_OP_CODES AND PS_B_CYCLE_CTRL );
	OUT_4E_D <= NOT(PS_MPLY_OR_DIV_OP_CODES AND PS_UNITS_CTRL_LATCH AND PS_A_CYCLE_CTRL );
	OUT_2E_C <= NOT(OUT_4E_D AND OUT_4F_E AND MS_TABLE_SEARCH_A_CYCLE_U_CTRL );
	OUT_4F_E <= NOT(PS_C_CYCLE_CTRL AND PS_NO_SCAN_CTRL AND PS_MPLY_OP_CODE );
	OUT_4G_NoPin <= NOT(PS_ARITH_TYPE_OP_CODES AND PS_UNITS_CTRL_LATCH AND PS_B_CYCLE_CTRL );
	OUT_2G_C <= NOT(OUT_4G_NoPin AND OUT_4H_NoPin );
	OUT_4H_NoPin <= NOT(PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL AND PS_MPLY_OR_DIV_OP_CODES AND PS_D_CYCLE_CTRL );
	OUT_DOT_2G <= OUT_2G_C OR PS_D_AR_RO_CTRL_STAR_FILE_CTRL;

	MS_A_AR_RO_CTRL_STAR_ARITH <= OUT_4B_D;
	MS_B_AR_RO_CTRL_STAR_ARITH <= OUT_4D_E;
	PS_C_AR_RO_CTRL_STAR_ARITH <= OUT_2E_C;
	MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL <= OUT_4F_E;
	PS_D_AR_RO_CTRL_STAR_ARITH <= OUT_DOT_2G;


end;
