{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559899814265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559899814272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  7 03:30:14 2019 " "Processing started: Fri Jun  7 03:30:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559899814272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899814272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899814272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559899814608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559899814608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_cpu " "Found entity 1: frequency_divider_cpu" {  } { { "src/frequency_divider_cpu.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/frequency_divider_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flop_D_IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flop_D_IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_IO " "Found entity 1: flip_flop_D_IO" {  } { { "src/flip_flop_D_IO.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/flip_flop_D_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "src/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/Memories/data_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Memories/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Memories/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Processor/top.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/flip_flop_D_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/flip_flop_D_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_cu " "Found entity 1: flip_flop_D_cu" {  } { { "src/Processor/ControlUnit/flip_flop_D_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/flip_flop_D_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827592 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/mux_2_x_1.sv /home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559899827592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/ControlUnit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/RegisterFile/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/RegisterFile/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/Processor/RegisterFile/register_file.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/RegisterFile/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/mux_2_x_1.sv /home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559899827593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/ExtendUnit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Found entity 1: n_mux" {  } { { "src/Processor/ExtendUnit/n_mux.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/n_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "src/Processor/ExtendUnit/ror.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/ror.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "src/Processor/ExtendUnit/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/Processor/DataPath/adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/Processor/DataPath/full_adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/mux_2_x_1.sv /home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559899827597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/DataPath/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/flip_flop_D.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/flip_flop_D.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/Processor/DataPath/flip_flop_D.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/Processor/processor.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/Processor/DataPath/data_path.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "src/Processor/ExtendUnit/extend.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cu " "Found entity 1: decoder_cu" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_deco " "Found entity 1: alu_deco" {  } { { "src/Processor/ControlUnit/alu_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/alu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/alu_shift_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/alu_shift_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shift_deco " "Found entity 1: alu_shift_deco" {  } { { "src/Processor/ControlUnit/alu_shift_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/alu_shift_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "src/Processor/ControlUnit/deco.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "src/Processor/ControlUnit/cond_check.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/cond_logic_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/cond_logic_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic_cu " "Found entity 1: cond_logic_cu" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/cond_logic_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/Processor/ControlUnit/control_unit.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/test/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/test/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "src/Processor/test/processor_test.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/test/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/test/control_unit_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/test/control_unit_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_test " "Found entity 1: control_unit_test" {  } { { "src/Processor/test/control_unit_test.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/test/control_unit_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/video_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_game " "Found entity 1: video_game" {  } { { "src/video_game.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/io_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_deco " "Found entity 1: io_deco" {  } { { "src/io_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/io_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Project.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "src/Project.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench/extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench/extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_test " "Found entity 1: extend_test" {  } { { "src/testbench/extend_test.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/testbench/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VGA/Painter/Enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/VGA/Painter/Enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Enemy " "Found entity 1: Enemy" {  } { { "src/VGA/Painter/Enemy.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899827610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_game " "Elaborating entity \"video_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559899827684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "src/video_game.sv" "keyboard" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/Debounce.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/Debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ps2_keyboard:keyboard\|Debounce:debouncing " "Elaborating entity \"Debounce\" for hierarchy \"ps2_keyboard:keyboard\|Debounce:debouncing\"" {  } { { "ps2_keyboard.sv" "debouncing" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/frequency_divider.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/frequency_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider ps2_keyboard:keyboard\|frequency_divider:f_divi " "Elaborating entity \"frequency_divider\" for hierarchy \"ps2_keyboard:keyboard\|frequency_divider:f_divi\"" {  } { { "ps2_keyboard.sv" "f_divi" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/sincronizer.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/sincronizer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizer " "Found entity 1: sincronizer" {  } { { "sincronizer.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/sincronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizer ps2_keyboard:keyboard\|sincronizer:sinc " "Elaborating entity \"sincronizer\" for hierarchy \"ps2_keyboard:keyboard\|sincronizer:sinc\"" {  } { { "ps2_keyboard.sv" "sinc" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_And_shift_register.sv(12) " "Verilog HDL information at read_And_shift_register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "read_And_shift_register.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559899827706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 read_And_shift_register " "Found entity 1: read_And_shift_register" {  } { { "read_And_shift_register.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_And_shift_register ps2_keyboard:keyboard\|read_And_shift_register:r_s_register " "Elaborating entity \"read_And_shift_register\" for hierarchy \"ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\"" {  } { { "ps2_keyboard.sv" "r_s_register" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/memory.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ps2_keyboard:keyboard\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"ps2_keyboard:keyboard\|memory:mem\"" {  } { { "ps2_keyboard.sv" "mem" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_deco io_deco:deco " "Elaborating entity \"io_deco\" for hierarchy \"io_deco:deco\"" {  } { { "src/video_game.sv" "deco" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 io_deco:deco\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"io_deco:deco\|mux_2_x_1:mux0\"" {  } { { "src/io_deco.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/io_deco.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "src/video_game.sv" "dm" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "src/video_game.sv" "im" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827717 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..51\] 0 instruction_memory.sv(4) " "Net \"memory\[100..51\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Memories/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827733 "|video_game|instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mux0\"" {  } { { "src/video_game.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_IO flip_flop_D_IO:ff0 " "Elaborating entity \"flip_flop_D_IO\" for hierarchy \"flip_flop_D_IO:ff0\"" {  } { { "src/video_game.sv" "ff0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "src/video_game.sv" "CPU" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:CPU\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"processor:CPU\|control_unit:cu\"" {  } { { "src/Processor/processor.sv" "cu" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cu processor:CPU\|control_unit:cu\|decoder_cu:decoder " "Elaborating entity \"decoder_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "decoder" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/control_unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "mux_flags" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/decoder_cu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0 " "Elaborating entity \"deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "deco0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/decoder_cu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0 " "Elaborating entity \"alu_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/deco.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shift_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1 " "Elaborating entity \"alu_shift_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco1" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/deco.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/deco.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl " "Elaborating entity \"cond_logic_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "cl" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/control_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0 " "Elaborating entity \"flip_flop_D_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "ff0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/cond_logic_cu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "cc" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ControlUnit/cond_logic_cu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:CPU\|data_path:path " "Elaborating entity \"data_path\" for hierarchy \"processor:CPU\|data_path:path\"" {  } { { "src/Processor/processor.sv" "path" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|data_path:path\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\"" {  } { { "src/Processor/DataPath/data_path.sv" "adder1" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Processor/DataPath/adder.sv" "generate_N_bit_Adder\[0\].f" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D processor:CPU\|data_path:path\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"processor:CPU\|data_path:path\|flip_flop_D:ff\"" {  } { { "src/Processor/DataPath/data_path.sv" "ff" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:CPU\|data_path:path\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"processor:CPU\|data_path:path\|register_file:rf\"" {  } { { "src/Processor/DataPath/data_path.sv" "rf" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:CPU\|data_path:path\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\"" {  } { { "src/Processor/DataPath/data_path.sv" "ext" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror processor:CPU\|data_path:path\|extend:ext\|ror:rotate " "Elaborating entity \"ror\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "rotate" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/extend.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1 " "Elaborating entity \"n_mux\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1\"" {  } { { "src/Processor/ExtendUnit/ror.sv" "generate_N_bit_ror\[0\].mux1" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/ror.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "mux1" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/ExtendUnit/extend.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:CPU\|data_path:path\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\"" {  } { { "src/Processor/DataPath/data_path.sv" "alu" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/DataPath/data_path.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit_module " "Found entity 1: combinational_circuit_module" {  } { { "combinational_circuit_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit " "Elaborating entity \"combinational_circuit_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\"" {  } { { "ALU.sv" "comb_circuit" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "arithmetic_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic " "Elaborating entity \"arithmetic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\"" {  } { { "combinational_circuit_module.sv" "arithmetic" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/add_sub_module.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/add_sub_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_module " "Found entity 1: add_sub_module" {  } { { "add_sub_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/add_sub_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder " "Elaborating entity \"add_sub_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder\"" {  } { { "arithmetic_module.sv" "adder" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asl.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asl " "Found entity 1: asl" {  } { { "asl.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asl processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a " "Elaborating entity \"asl\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a\"" {  } { { "arithmetic_module.sv" "shift_left_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asr.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asr " "Found entity 1: asr" {  } { { "asr.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a " "Elaborating entity \"asr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a\"" {  } { { "arithmetic_module.sv" "shift_right_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m " "Elaborating entity \"logic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\"" {  } { { "combinational_circuit_module.sv" "logic_m" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/lsr.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/lsr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/lsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a " "Elaborating entity \"lsr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a\"" {  } { { "logic_module.sv" "shift_rigth_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/mux_8_x_1.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/mux_8_x_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0 " "Elaborating entity \"mux_8_x_1\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0\"" {  } { { "combinational_circuit_module.sv" "mux8_0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/flag_module.sv 1 1 " "Using design file /home/ema0898/Programas/Quartus/Project/src/Processor/ALU/flag_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flag_module " "Found entity 1: flag_module" {  } { { "flag_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/flag_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_module processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod " "Elaborating entity \"flag_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod\"" {  } { { "ALU.sv" "flag_mod" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/VGA.sv 1 1 " "Using design file src/VGA/VGA.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "src/video_game.sv" "vga" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/video_game.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827942 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559899827945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/FrequencyDividers/ClkDivisor.sv 1 1 " "Using design file src/VGA/FrequencyDividers/ClkDivisor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor VGA:vga\|ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"VGA:vga\|ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/FrequencyDividers/frequency_divider_paint.sv 1 1 " "Using design file src/VGA/FrequencyDividers/frequency_divider_paint.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_paint " "Found entity 1: frequency_divider_paint" {  } { { "frequency_divider_paint.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/FrequencyDividers/frequency_divider_paint.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_paint VGA:vga\|frequency_divider_paint:divider " "Elaborating entity \"frequency_divider_paint\" for hierarchy \"VGA:vga\|frequency_divider_paint:divider\"" {  } { { "VGA.sv" "divider" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Controller/ControllerSync.sv 1 1 " "Using design file src/VGA/Controller/ControllerSync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "ControllerSync.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync VGA:vga\|ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"VGA:vga\|ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Animation/animation.sv 1 1 " "Using design file src/VGA/Animation/animation.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation VGA:vga\|animation:anm " "Elaborating entity \"animation\" for hierarchy \"VGA:vga\|animation:anm\"" {  } { { "VGA.sv" "anm" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Animation/counter.sv 1 1 " "Using design file src/VGA/Animation/counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA:vga\|animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"VGA:vga\|animation:anm\|counter:count\"" {  } { { "animation.sv" "count" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Animation/animation.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/PixelGenerator.sv 1 1 " "Using design file src/VGA/Painter/PixelGenerator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "PixelGenerator.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator VGA:vga\|PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enemy VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0 " "Elaborating entity \"Enemy\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0\"" {  } { { "PixelGenerator.sv" "enemy0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/PixelGenerator.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827972 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Enemy.sv(41) " "Net \"sprite.data_a\" at Enemy.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/VGA/Painter/Enemy.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827972 "|video_game|VGA:vga|PixelGenerator:pixel|Enemy:enemy0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Enemy.sv(41) " "Net \"sprite.waddr_a\" at Enemy.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/VGA/Painter/Enemy.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827972 "|video_game|VGA:vga|PixelGenerator:pixel|Enemy:enemy0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Enemy.sv(41) " "Net \"sprite.we_a\" at Enemy.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/VGA/Painter/Enemy.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827972 "|video_game|VGA:vga|PixelGenerator:pixel|Enemy:enemy0"}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/decoRGBEnemy.sv 1 1 " "Using design file src/VGA/Painter/decoRGBEnemy.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGBEnemy " "Found entity 1: decoRGBEnemy" {  } { { "decoRGBEnemy.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/decoRGBEnemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGBEnemy VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0\|decoRGBEnemy:deco " "Elaborating entity \"decoRGBEnemy\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0\|decoRGBEnemy:deco\"" {  } { { "src/VGA/Painter/Enemy.sv" "deco" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/Sprite.sv 1 1 " "Using design file src/VGA/Painter/Sprite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite VGA:vga\|PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "PixelGenerator.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/PixelGenerator.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827986 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(41) " "Net \"sprite.data_a\" at Sprite.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827987 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(41) " "Net \"sprite.waddr_a\" at Sprite.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827987 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(41) " "Net \"sprite.we_a\" at Sprite.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559899827987 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/decoRGB.sv 1 1 " "Using design file src/VGA/Painter/decoRGB.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "decoRGB.sv" "" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559899827990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559899827990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Sprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "PixelGenerator.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/PixelGenerator.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899827992 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Sprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Sprite.sv" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Enemy:enemy2\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Enemy:enemy2\|sprite\" is uninferred due to asynchronous read logic" {  } { { "src/VGA/Painter/Enemy.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Enemy:enemy1\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Enemy:enemy1\|sprite\" is uninferred due to asynchronous read logic" {  } { { "src/VGA/Painter/Enemy.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Enemy:enemy0\|sprite\" is uninferred due to asynchronous read logic" {  } { { "src/VGA/Painter/Enemy.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/VGA/Painter/Enemy.sv" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:CPU\|data_path:path\|register_file:rf\|rf " "RAM logic \"processor:CPU\|data_path:path\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "src/Processor/RegisterFile/register_file.sv" "rf" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Processor/RegisterFile/register_file.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|RAM " "RAM logic \"data_memory:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/data_memory.sv" "RAM" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/Memories/data_memory.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559899828794 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559899828794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559899833573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559899839930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559899848899 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[21\]~117 " "Logic cell \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[21\]~117\"" {  } { { "src/mux_2_x_1.sv" "z\[21\]~117" { Text "/home/ema0898/Programas/Quartus/ProjectMkII/src/mux_2_x_1.sv" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559899848918 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559899848918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ema0898/Programas/Quartus/ProjectMkII/output_files/Project.map.smsg " "Generated suppressed messages file /home/ema0898/Programas/Quartus/ProjectMkII/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899849047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559899849402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559899849402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4671 " "Implemented 4671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559899849772 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559899849772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4633 " "Implemented 4633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559899849772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559899849772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559899849797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  7 03:30:49 2019 " "Processing ended: Fri Jun  7 03:30:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559899849797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559899849797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559899849797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559899849797 ""}
