{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624492499997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624492499997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 18:54:59 2021 " "Processing started: Wed Jun 23 18:54:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624492499997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1624492499997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1624492499997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1624492500398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1624492500398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/equip/documents/github/wp01-testvga-grupo-6/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/equip/documents/github/wp01-testvga-grupo-6/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624492508176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624492508176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/equip/documents/github/wp01-testvga-grupo-6/pwm_basico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/equip/documents/github/wp01-testvga-grupo-6/pwm_basico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico_tb " "Found entity 1: pwm_basico_tb" {  } { { "../pwm_basico_tb.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624492508177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624492508177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/equip/documents/github/wp01-testvga-grupo-6/pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/equip/documents/github/wp01-testvga-grupo-6/pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624492508179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624492508179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_basico " "Elaborating entity \"pwm_basico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1624492508208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 pwm_basico.v(22) " "Verilog HDL assignment warning at pwm_basico.v(22): truncated value with size 32 to match size of target (27)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_basico.v(32) " "Verilog HDL assignment warning at pwm_basico.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pwm_basico.v(33) " "Verilog HDL assignment warning at pwm_basico.v(33): truncated value with size 32 to match size of target (3)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "pwm_basico.v(33) " "Verilog HDL warning at pwm_basico.v(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ciclo pwm_basico.v(39) " "Verilog HDL Always Construct warning at pwm_basico.v(39): inferring latch(es) for variable \"ciclo\", which holds its previous value in one or more paths through the always construct" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[0\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[0\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[1\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[1\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[2\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[2\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[3\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[3\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[4\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[4\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[5\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[5\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[6\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[6\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[7\] pwm_basico.v(39) " "Inferred latch for \"ciclo\[7\]\" at pwm_basico.v(39)" {  } { { "../pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624492508209 "|pwm_basico"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624492508298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 18:55:08 2021 " "Processing ended: Wed Jun 23 18:55:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624492508298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624492508298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624492508298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1624492508298 ""}
