
---------- Begin Simulation Statistics ----------
final_tick                                78016556500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694292                       # Number of bytes of host memory used
host_op_rate                                   337629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   300.08                       # Real time elapsed on the host
host_tick_rate                              259987369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078017                       # Number of seconds simulated
sim_ticks                                 78016556500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.652822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2780241                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2789927                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4417981                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                394                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5456817                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.560331                       # CPI: cycles per instruction
system.cpu.discardedOps                        414682                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36944282                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48231094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12296016                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25643347                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640890                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156033113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       130389766                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       480146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       961559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            350                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48906                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28150                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       297078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20341376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20341376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110011                       # Request fanout histogram
system.membus.respLayer1.occupancy         1026915250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           603098000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            256601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       495319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           224814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          224814                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1441382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1442974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    118683520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              118808832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77405                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6259968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           558820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 558298     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    521      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             558820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1374337500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1202011487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1532999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               371283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   371390                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 107                       # number of overall hits
system.l2.overall_hits::.cpu.data              371283                       # number of overall hits
system.l2.overall_hits::total                  371390                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109519                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data            109519                       # number of overall misses
system.l2.overall_misses::total                110025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9936210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9979845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9936210500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9979845000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           480802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               481415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          480802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              481415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.825449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.227784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228545                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.825449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.227784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228545                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86234.189723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90725.906007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90705.248807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86234.189723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90725.906007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90705.248807                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48906                       # number of writebacks
system.l2.writebacks::total                     48906                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8839914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8878410000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8839914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8878410000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.227757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.227757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228516                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76229.702970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80725.384910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80704.747707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76229.702970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80725.384910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80704.747707                       # average overall mshr miss latency
system.l2.replacements                          77405                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          329                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              329                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          329                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          329                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144995                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7435786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7435786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        224814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            224814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.355045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93158.095190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93158.095190                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6637596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6637596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.355045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83158.095190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83158.095190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.825449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.825449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86234.189723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86234.189723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76229.702970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76229.702970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        226288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2500424500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2500424500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.116021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.116021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84189.377104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84189.377104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2202318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2202318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74184.592583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74184.592583                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31768.631946                       # Cycle average of tags in use
system.l2.tags.total_refs                      961374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110173                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.726040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      81.925271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.715541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31601.991134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969502                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3955729                       # Number of tag accesses
system.l2.tags.data_accesses                  3955729                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          64640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14016768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14081408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        64640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6259968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6259968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            828542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         179664018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             180492560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       828542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           828542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80238968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80238968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80238968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           828542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        179664018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            260731528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004246438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48906                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4031207750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1099950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8156020250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18324.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37074.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   186949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   74628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.681613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.781771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.175674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1052      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24548     54.04%     56.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1991      4.38%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1053      2.32%     63.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          900      1.98%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          699      1.54%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          661      1.46%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1277      2.81%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13248     29.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.909396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.780104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.481919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5950     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.13%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.407215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.856423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4807     80.65%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.13%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1074     18.02%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.29%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.86%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14079360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6258368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14081408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6259968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       180.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    180.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77921814000                       # Total gap between requests
system.mem_ctrls.avgGap                     490330.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        64640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14014720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6258368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 828542.080039126100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 179637767.016799837351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 80218459.782956451178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       219012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32914000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8123106250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1817780852500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32588.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37089.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18584435.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161842380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86021265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           786570960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253603260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6158078160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13255114590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18796156320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39497386935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.269293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48706147000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2604940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26705469500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            162520680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86381790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           784157640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          256844880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6158078160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13341360720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18723528000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39512871870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.467776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48513778000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2604940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26897838500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11298573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11298573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11298573                       # number of overall hits
system.cpu.icache.overall_hits::total        11298573                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46484000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46484000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46484000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46484000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11299186                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11299186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11299186                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11299186                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75830.342577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75830.342577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75830.342577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75830.342577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          366                       # number of writebacks
system.cpu.icache.writebacks::total               366                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45871000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45871000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74830.342577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74830.342577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74830.342577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74830.342577                       # average overall mshr miss latency
system.cpu.icache.replacements                    366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11298573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11298573                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46484000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46484000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11299186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11299186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75830.342577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75830.342577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74830.342577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74830.342577                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.741088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11299186                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18432.603589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.741088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22598985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22598985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57948484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57948484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57988514                       # number of overall hits
system.cpu.dcache.overall_hits::total        57988514                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       495666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         495666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       547204                       # number of overall misses
system.cpu.dcache.overall_misses::total        547204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16019085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16019085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16019085500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16019085500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58444150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58444150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58535718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58535718                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009348                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32318.306077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32318.306077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29274.430560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29274.430560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       446413                       # number of writebacks
system.cpu.dcache.writebacks::total            446413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       457983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       480802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       480802                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12728651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12728651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14600687500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14600687500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008214                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008214                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27792.847114                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27792.847114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30367.360161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30367.360161                       # average overall mshr miss latency
system.cpu.dcache.replacements                 479778                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45397521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45397521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       238091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        238091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4005351000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4005351000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45635612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45635612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16822.773645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16822.773645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       233169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       233169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3431024500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3431024500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14714.754105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14714.754105                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12550963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12550963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       257575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       257575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12013734500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12013734500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46641.694652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46641.694652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       224814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       224814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9297627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9297627000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41356.975099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41356.975099                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        40030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         40030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        51538                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        51538                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.562839                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.562839                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        22819                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        22819                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1872036000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1872036000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.249203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.249203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82038.476708                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82038.476708                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.250076                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58469392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            480802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.608047                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.250076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         937053506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        937053506                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78016556500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
