{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 15:41:43 2017 " "Info: Processing started: Mon May 15 15:41:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mdr6b -c mdr6b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mdr6b -c mdr6b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr6b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mdr6b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mdr6b " "Info: Found entity 1: mdr6b" {  } { { "mdr6b.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/mdr6b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr6b " "Info: Elaborating entity \"mdr6b\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.bdf 1 1 " "Warning: Using design file registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst " "Info: Elaborating entity \"registrador\" for hierarchy \"registrador:inst\"" {  } { { "mdr6b.bdf" "inst" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/mdr6b.bdf" { { -80 592 712 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst\|3 registrador:inst\|3~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst\|3\" is converted into an equivalent circuit using register \"registrador:inst\|3~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 0 520 584 80 "3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst\|4 registrador:inst\|4~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst\|4\" is converted into an equivalent circuit using register \"registrador:inst\|4~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 136 520 584 216 "4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst1\|3 registrador:inst1\|3~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst1\|3\" is converted into an equivalent circuit using register \"registrador:inst1\|3~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 0 520 584 80 "3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst1\|4 registrador:inst1\|4~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst1\|4\" is converted into an equivalent circuit using register \"registrador:inst1\|4~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 136 520 584 216 "4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst2\|3 registrador:inst2\|3~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst2\|3\" is converted into an equivalent circuit using register \"registrador:inst2\|3~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 0 520 584 80 "3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst2\|4 registrador:inst2\|4~_emulated registrador:inst\|3~latch " "Warning (13310): Register \"registrador:inst2\|4\" is converted into an equivalent circuit using register \"registrador:inst2\|4~_emulated\" and latch \"registrador:inst\|3~latch\"" {  } { { "registrador.bdf" "" { Schematic "C:/Users/cc161255698/Desktop/FCTarc01/registrador.bdf" { { 136 520 584 216 "4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 15:41:44 2017 " "Info: Processing ended: Mon May 15 15:41:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
