{
  "module_name": "b43.h",
  "hash_id": "e3180ea232a85a03ffb346a4276deb2ff5fa3a1675c62afad2092493890998d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/b43.h",
  "human_readable_source": " \n#ifndef B43_H_\n#define B43_H_\n\n#include <linux/kernel.h>\n#include <linux/spinlock.h>\n#include <linux/interrupt.h>\n#include <linux/hw_random.h>\n#include <linux/bcma/bcma.h>\n#include <linux/ssb/ssb.h>\n#include <linux/completion.h>\n#include <net/mac80211.h>\n\n#include \"debugfs.h\"\n#include \"leds.h\"\n#include \"rfkill.h\"\n#include \"bus.h\"\n#include \"lo.h\"\n#include \"phy_common.h\"\n\n\n#ifdef CONFIG_B43_DEBUG\n# define B43_DEBUG\t1\n#else\n# define B43_DEBUG\t0\n#endif\n\n \n#define B43_MMIO_DMA0_REASON\t\t0x20\n#define B43_MMIO_DMA0_IRQ_MASK\t\t0x24\n#define B43_MMIO_DMA1_REASON\t\t0x28\n#define B43_MMIO_DMA1_IRQ_MASK\t\t0x2C\n#define B43_MMIO_DMA2_REASON\t\t0x30\n#define B43_MMIO_DMA2_IRQ_MASK\t\t0x34\n#define B43_MMIO_DMA3_REASON\t\t0x38\n#define B43_MMIO_DMA3_IRQ_MASK\t\t0x3C\n#define B43_MMIO_DMA4_REASON\t\t0x40\n#define B43_MMIO_DMA4_IRQ_MASK\t\t0x44\n#define B43_MMIO_DMA5_REASON\t\t0x48\n#define B43_MMIO_DMA5_IRQ_MASK\t\t0x4C\n#define B43_MMIO_MACCTL\t\t\t0x120\t \n#define B43_MMIO_MACCMD\t\t\t0x124\t \n#define B43_MMIO_GEN_IRQ_REASON\t\t0x128\n#define B43_MMIO_GEN_IRQ_MASK\t\t0x12C\n#define B43_MMIO_RAM_CONTROL\t\t0x130\n#define B43_MMIO_RAM_DATA\t\t0x134\n#define B43_MMIO_PS_STATUS\t\t0x140\n#define B43_MMIO_RADIO_HWENABLED_HI\t0x158\n#define B43_MMIO_MAC_HW_CAP\t\t0x15C\t \n#define B43_MMIO_SHM_CONTROL\t\t0x160\n#define B43_MMIO_SHM_DATA\t\t0x164\n#define B43_MMIO_SHM_DATA_UNALIGNED\t0x166\n#define B43_MMIO_XMITSTAT_0\t\t0x170\n#define B43_MMIO_XMITSTAT_1\t\t0x174\n#define B43_MMIO_REV3PLUS_TSF_LOW\t0x180\t \n#define B43_MMIO_REV3PLUS_TSF_HIGH\t0x184\t \n#define B43_MMIO_TSF_CFP_REP\t\t0x188\n#define B43_MMIO_TSF_CFP_START\t\t0x18C\n#define B43_MMIO_TSF_CFP_MAXDUR\t\t0x190\n\n \n#define B43_MMIO_DMA32_BASE0\t\t0x200\n#define B43_MMIO_DMA32_BASE1\t\t0x220\n#define B43_MMIO_DMA32_BASE2\t\t0x240\n#define B43_MMIO_DMA32_BASE3\t\t0x260\n#define B43_MMIO_DMA32_BASE4\t\t0x280\n#define B43_MMIO_DMA32_BASE5\t\t0x2A0\n \n#define B43_MMIO_DMA64_BASE0\t\t0x200\n#define B43_MMIO_DMA64_BASE1\t\t0x240\n#define B43_MMIO_DMA64_BASE2\t\t0x280\n#define B43_MMIO_DMA64_BASE3\t\t0x2C0\n#define B43_MMIO_DMA64_BASE4\t\t0x300\n#define B43_MMIO_DMA64_BASE5\t\t0x340\n\n \n#define B43_MMIO_PIO_BASE0\t\t0x300\n#define B43_MMIO_PIO_BASE1\t\t0x310\n#define B43_MMIO_PIO_BASE2\t\t0x320\n#define B43_MMIO_PIO_BASE3\t\t0x330\n#define B43_MMIO_PIO_BASE4\t\t0x340\n#define B43_MMIO_PIO_BASE5\t\t0x350\n#define B43_MMIO_PIO_BASE6\t\t0x360\n#define B43_MMIO_PIO_BASE7\t\t0x370\n \n#define B43_MMIO_PIO11_BASE0\t\t0x200\n#define B43_MMIO_PIO11_BASE1\t\t0x240\n#define B43_MMIO_PIO11_BASE2\t\t0x280\n#define B43_MMIO_PIO11_BASE3\t\t0x2C0\n#define B43_MMIO_PIO11_BASE4\t\t0x300\n#define B43_MMIO_PIO11_BASE5\t\t0x340\n\n#define B43_MMIO_RADIO24_CONTROL\t0x3D8\t \n#define B43_MMIO_RADIO24_DATA\t\t0x3DA\t \n#define B43_MMIO_PHY_VER\t\t0x3E0\n#define B43_MMIO_PHY_RADIO\t\t0x3E2\n#define B43_MMIO_PHY0\t\t\t0x3E6\n#define B43_MMIO_ANTENNA\t\t0x3E8\n#define B43_MMIO_CHANNEL\t\t0x3F0\n#define B43_MMIO_CHANNEL_EXT\t\t0x3F4\n#define B43_MMIO_RADIO_CONTROL\t\t0x3F6\n#define B43_MMIO_RADIO_DATA_HIGH\t0x3F8\n#define B43_MMIO_RADIO_DATA_LOW\t\t0x3FA\n#define B43_MMIO_PHY_CONTROL\t\t0x3FC\n#define B43_MMIO_PHY_DATA\t\t0x3FE\n#define B43_MMIO_MACFILTER_CONTROL\t0x420\n#define B43_MMIO_MACFILTER_DATA\t\t0x422\n#define B43_MMIO_RCMTA_COUNT\t\t0x43C\n#define B43_MMIO_PSM_PHY_HDR\t\t0x492\n#define B43_MMIO_RADIO_HWENABLED_LO\t0x49A\n#define B43_MMIO_GPIO_CONTROL\t\t0x49C\n#define B43_MMIO_GPIO_MASK\t\t0x49E\n#define B43_MMIO_TXE0_CTL\t\t0x500\n#define B43_MMIO_TXE0_AUX\t\t0x502\n#define B43_MMIO_TXE0_TS_LOC\t\t0x504\n#define B43_MMIO_TXE0_TIME_OUT\t\t0x506\n#define B43_MMIO_TXE0_WM_0\t\t0x508\n#define B43_MMIO_TXE0_WM_1\t\t0x50A\n#define B43_MMIO_TXE0_PHYCTL\t\t0x50C\n#define B43_MMIO_TXE0_STATUS\t\t0x50E\n#define B43_MMIO_TXE0_MMPLCP0\t\t0x510\n#define B43_MMIO_TXE0_MMPLCP1\t\t0x512\n#define B43_MMIO_TXE0_PHYCTL1\t\t0x514\n#define B43_MMIO_XMTFIFODEF\t\t0x520\n#define B43_MMIO_XMTFIFO_FRAME_CNT\t0x522\t \n#define B43_MMIO_XMTFIFO_BYTE_CNT\t0x524\t \n#define B43_MMIO_XMTFIFO_HEAD\t\t0x526\t \n#define B43_MMIO_XMTFIFO_RD_PTR\t\t0x528\t \n#define B43_MMIO_XMTFIFO_WR_PTR\t\t0x52A\t \n#define B43_MMIO_XMTFIFODEF1\t\t0x52C\t \n#define B43_MMIO_XMTFIFOCMD\t\t0x540\n#define B43_MMIO_XMTFIFOFLUSH\t\t0x542\n#define B43_MMIO_XMTFIFOTHRESH\t\t0x544\n#define B43_MMIO_XMTFIFORDY\t\t0x546\n#define B43_MMIO_XMTFIFOPRIRDY\t\t0x548\n#define B43_MMIO_XMTFIFORQPRI\t\t0x54A\n#define B43_MMIO_XMTTPLATETXPTR\t\t0x54C\n#define B43_MMIO_XMTTPLATEPTR\t\t0x550\n#define B43_MMIO_SMPL_CLCT_STRPTR\t0x552\t \n#define B43_MMIO_SMPL_CLCT_STPPTR\t0x554\t \n#define B43_MMIO_SMPL_CLCT_CURPTR\t0x556\t \n#define B43_MMIO_XMTTPLATEDATALO\t0x560\n#define B43_MMIO_XMTTPLATEDATAHI\t0x562\n#define B43_MMIO_XMTSEL\t\t\t0x568\n#define B43_MMIO_XMTTXCNT\t\t0x56A\n#define B43_MMIO_XMTTXSHMADDR\t\t0x56C\n#define B43_MMIO_TSF_CFP_START_LOW\t0x604\n#define B43_MMIO_TSF_CFP_START_HIGH\t0x606\n#define B43_MMIO_TSF_CFP_PRETBTT\t0x612\n#define B43_MMIO_TSF_CLK_FRAC_LOW\t0x62E\n#define B43_MMIO_TSF_CLK_FRAC_HIGH\t0x630\n#define B43_MMIO_TSF_0\t\t\t0x632\t \n#define B43_MMIO_TSF_1\t\t\t0x634\t \n#define B43_MMIO_TSF_2\t\t\t0x636\t \n#define B43_MMIO_TSF_3\t\t\t0x638\t \n#define B43_MMIO_RNG\t\t\t0x65A\n#define B43_MMIO_IFSSLOT\t\t0x684\t \n#define B43_MMIO_IFSCTL\t\t\t0x688\t \n#define B43_MMIO_IFSSTAT\t\t0x690\n#define B43_MMIO_IFSMEDBUSYCTL\t\t0x692\n#define B43_MMIO_IFTXDUR\t\t0x694\n#define  B43_MMIO_IFSCTL_USE_EDCF\t0x0004\n#define B43_MMIO_POWERUP_DELAY\t\t0x6A8\n#define B43_MMIO_BTCOEX_CTL\t\t0x6B4  \n#define B43_MMIO_BTCOEX_STAT\t\t0x6B6  \n#define B43_MMIO_BTCOEX_TXCTL\t\t0x6B8  \n#define B43_MMIO_WEPCTL\t\t\t0x7C0\n\n \n#define B43_BFL_BTCOEXIST\t\t0x0001\t \n#define B43_BFL_PACTRL\t\t\t0x0002\t \n#define B43_BFL_AIRLINEMODE\t\t0x0004\t \n#define B43_BFL_RSSI\t\t\t0x0008\t \n#define B43_BFL_ENETSPI\t\t\t0x0010\t \n#define B43_BFL_XTAL_NOSLOW\t\t0x0020\t \n#define B43_BFL_CCKHIPWR\t\t0x0040\t \n#define B43_BFL_ENETADM\t\t\t0x0080\t \n#define B43_BFL_ENETVLAN\t\t0x0100\t \n#define B43_BFL_AFTERBURNER\t\t0x0200\t \n#define B43_BFL_NOPCI\t\t\t0x0400\t \n#define B43_BFL_FEM\t\t\t0x0800\t \n#define B43_BFL_EXTLNA\t\t\t0x1000\t \n#define B43_BFL_HGPA\t\t\t0x2000\t \n#define B43_BFL_BTCMOD\t\t\t0x4000\t \n#define B43_BFL_ALTIQ\t\t\t0x8000\t \n\n \n#define B43_BFH_NOPA\t\t\t0x0001\t \n#define B43_BFH_RSSIINV\t\t\t0x0002\t \n#define B43_BFH_PAREF\t\t\t0x0004\t \n#define B43_BFH_3TSWITCH\t\t0x0008\t \n#define B43_BFH_PHASESHIFT\t\t0x0010\t \n#define B43_BFH_BUCKBOOST\t\t0x0020\t \n#define B43_BFH_FEM_BT\t\t\t0x0040\t \n#define B43_BFH_NOCBUCK\t\t\t0x0080\n#define B43_BFH_PALDO\t\t\t0x0200\n#define B43_BFH_EXTLNA_5GHZ\t\t0x1000\t \n\n \n#define B43_BFL2_RXBB_INT_REG_DIS\t0x0001\t \n#define B43_BFL2_APLL_WAR\t\t0x0002\t \n#define B43_BFL2_TXPWRCTRL_EN \t\t0x0004\t \n#define B43_BFL2_2X4_DIV\t\t0x0008\t \n#define B43_BFL2_5G_PWRGAIN\t\t0x0010\t \n#define B43_BFL2_PCIEWAR_OVR\t\t0x0020\t \n#define B43_BFL2_CAESERS_BRD\t\t0x0040\t \n#define B43_BFL2_BTC3WIRE\t\t0x0080\t \n#define B43_BFL2_SKWRKFEM_BRD\t\t0x0100\t \n#define B43_BFL2_SPUR_WAR\t\t0x0200\t \n#define B43_BFL2_GPLL_WAR\t\t0x0400\t \n#define B43_BFL2_SINGLEANT_CCK\t\t0x1000\n#define B43_BFL2_2G_SPUR_WAR\t\t0x2000\n\n \n#define B43_BFH2_GPLL_WAR2\t\t0x0001\n#define B43_BFH2_IPALVLSHIFT_3P3\t0x0002\n#define B43_BFH2_INTERNDET_TXIQCAL\t0x0004\n#define B43_BFH2_XTALBUFOUTEN\t\t0x0008\n\n \n#define B43_GPIO_CONTROL\t\t0x6c\n\n \nenum {\n\tB43_SHM_UCODE,\t\t \n\tB43_SHM_SHARED,\t\t \n\tB43_SHM_SCRATCH,\t \n\tB43_SHM_HW,\t\t \n\tB43_SHM_RCMTA,\t\t \n};\n \n#define B43_SHM_AUTOINC_R\t\t0x0200\t \n#define B43_SHM_AUTOINC_W\t\t0x0100\t \n#define B43_SHM_AUTOINC_RW\t\t(B43_SHM_AUTOINC_R | \\\n\t\t\t\t\t B43_SHM_AUTOINC_W)\n\n \n#define B43_SHM_SH_WLCOREREV\t\t0x0016\t \n#define B43_SHM_SH_PCTLWDPOS\t\t0x0008\n#define B43_SHM_SH_RXPADOFF\t\t0x0034\t \n#define B43_SHM_SH_FWCAPA\t\t0x0042\t \n#define B43_SHM_SH_PHYVER\t\t0x0050\t \n#define B43_SHM_SH_PHYTYPE\t\t0x0052\t \n#define B43_SHM_SH_ANTSWAP\t\t0x005C\t \n#define B43_SHM_SH_HOSTF1\t\t0x005E\t \n#define B43_SHM_SH_HOSTF2\t\t0x0060\t \n#define B43_SHM_SH_HOSTF3\t\t0x0062\t \n#define B43_SHM_SH_RFATT\t\t0x0064\t \n#define B43_SHM_SH_RADAR\t\t0x0066\t \n#define B43_SHM_SH_PHYTXNOI\t\t0x006E\t \n#define B43_SHM_SH_RFRXSP1\t\t0x0072\t \n#define B43_SHM_SH_HOSTF4\t\t0x0078\t \n#define B43_SHM_SH_CHAN\t\t\t0x00A0\t \n#define  B43_SHM_SH_CHAN_5GHZ\t\t0x0100\t \n#define  B43_SHM_SH_CHAN_40MHZ\t\t0x0200\t \n#define B43_SHM_SH_MACHW_L\t\t0x00C0\t \n#define B43_SHM_SH_MACHW_H\t\t0x00C2\t \n#define B43_SHM_SH_HOSTF5\t\t0x00D4\t \n#define B43_SHM_SH_BCMCFIFOID\t\t0x0108\t \n \n#define B43_SHM_SH_TSSI_CCK\t\t0x0058\t \n#define B43_SHM_SH_TSSI_OFDM_A\t\t0x0068\t \n#define B43_SHM_SH_TSSI_OFDM_G\t\t0x0070\t \n#define  B43_TSSI_MAX\t\t\t0x7F\t \n \n#define B43_SHM_SH_SIZE01\t\t0x0098\t \n#define B43_SHM_SH_SIZE23\t\t0x009A\t \n#define B43_SHM_SH_SIZE45\t\t0x009C\t \n#define B43_SHM_SH_SIZE67\t\t0x009E\t \n \n#define B43_SHM_SH_JSSI0\t\t0x0088\t \n#define B43_SHM_SH_JSSI1\t\t0x008A\t \n#define B43_SHM_SH_JSSIAUX\t\t0x008C\t \n \n#define B43_SHM_SH_DEFAULTIV\t\t0x003C\t \n#define B43_SHM_SH_NRRXTRANS\t\t0x003E\t \n#define B43_SHM_SH_KTP\t\t\t0x0056\t \n#define B43_SHM_SH_TKIPTSCTTAK\t\t0x0318\n#define B43_SHM_SH_KEYIDXBLOCK\t\t0x05D4\t \n#define B43_SHM_SH_PSM\t\t\t0x05F4\t \n \n#define B43_SHM_SH_EDCFSTAT\t\t0x000E\t \n#define B43_SHM_SH_TXFCUR\t\t0x0030\t \n#define B43_SHM_SH_EDCFQ\t\t0x0240\t \n \n#define B43_SHM_SH_SLOTT\t\t0x0010\t \n#define B43_SHM_SH_DTIMPER\t\t0x0012\t \n#define B43_SHM_SH_NOSLPZNATDTIM\t0x004C\t \n \n#define B43_SHM_SH_BT_BASE0\t\t0x0068\t \n#define B43_SHM_SH_BTL0\t\t\t0x0018\t \n#define B43_SHM_SH_BT_BASE1\t\t0x0468\t \n#define B43_SHM_SH_BTL1\t\t\t0x001A\t \n#define B43_SHM_SH_BTSFOFF\t\t0x001C\t \n#define B43_SHM_SH_TIMBPOS\t\t0x001E\t \n#define B43_SHM_SH_DTIMP\t\t0x0012\t \n#define B43_SHM_SH_MCASTCOOKIE\t\t0x00A8\t \n#define B43_SHM_SH_SFFBLIM\t\t0x0044\t \n#define B43_SHM_SH_LFFBLIM\t\t0x0046\t \n#define B43_SHM_SH_BEACPHYCTL\t\t0x0054\t \n#define B43_SHM_SH_EXTNPHYCTL\t\t0x00B0\t \n#define B43_SHM_SH_BCN_LI\t\t0x00B6\t \n \n#define B43_SHM_SH_ACKCTSPHYCTL\t\t0x0022\t \n \n#define B43_SHM_SH_PRSSID\t\t0x0160\t \n#define B43_SHM_SH_PRSSIDLEN\t\t0x0048\t \n#define B43_SHM_SH_PRTLEN\t\t0x004A\t \n#define B43_SHM_SH_PRMAXTIME\t\t0x0074\t \n#define B43_SHM_SH_PRPHYCTL\t\t0x0188\t \n \n#define B43_SHM_SH_OFDMDIRECT\t\t0x01C0\t \n#define B43_SHM_SH_OFDMBASIC\t\t0x01E0\t \n#define B43_SHM_SH_CCKDIRECT\t\t0x0200\t \n#define B43_SHM_SH_CCKBASIC\t\t0x0220\t \n \n#define B43_SHM_SH_UCODEREV\t\t0x0000\t \n#define B43_SHM_SH_UCODEPATCH\t\t0x0002\t \n#define B43_SHM_SH_UCODEDATE\t\t0x0004\t \n#define B43_SHM_SH_UCODETIME\t\t0x0006\t \n#define B43_SHM_SH_UCODESTAT\t\t0x0040\t \n#define  B43_SHM_SH_UCODESTAT_INVALID\t0\n#define  B43_SHM_SH_UCODESTAT_INIT\t1\n#define  B43_SHM_SH_UCODESTAT_ACTIVE\t2\n#define  B43_SHM_SH_UCODESTAT_SUSP\t3\t \n#define  B43_SHM_SH_UCODESTAT_SLEEP\t4\t \n#define B43_SHM_SH_MAXBFRAMES\t\t0x0080\t \n#define B43_SHM_SH_SPUWKUP\t\t0x0094\t \n#define B43_SHM_SH_PRETBTT\t\t0x0096\t \n \n#define B43_SHM_SH_NPHY_TXIQW0\t\t0x0700\n#define B43_SHM_SH_NPHY_TXIQW1\t\t0x0702\n#define B43_SHM_SH_NPHY_TXIQW2\t\t0x0704\n#define B43_SHM_SH_NPHY_TXIQW3\t\t0x0706\n \n#define B43_SHM_SH_NPHY_TXPWR_INDX0\t0x0708\n#define B43_SHM_SH_NPHY_TXPWR_INDX1\t0x070E\n\n \n#define B43_SHM_SC_MINCONT\t\t0x0003\t \n#define B43_SHM_SC_MAXCONT\t\t0x0004\t \n#define B43_SHM_SC_CURCONT\t\t0x0005\t \n#define B43_SHM_SC_SRLIMIT\t\t0x0006\t \n#define B43_SHM_SC_LRLIMIT\t\t0x0007\t \n#define B43_SHM_SC_DTIMC\t\t0x0008\t \n#define B43_SHM_SC_BTL0LEN\t\t0x0015\t \n#define B43_SHM_SC_BTL1LEN\t\t0x0016\t \n#define B43_SHM_SC_SCFB\t\t\t0x0017\t \n#define B43_SHM_SC_LCFB\t\t\t0x0018\t \n\n \n#define B43_MMIO_RADIO_HWENABLED_HI_MASK (1 << 16)\n#define B43_MMIO_RADIO_HWENABLED_LO_MASK (1 << 4)\n\n \n#define B43_HF_ANTDIVHELP\t0x000000000001ULL  \n#define B43_HF_SYMW\t\t0x000000000002ULL  \n#define B43_HF_RXPULLW\t\t0x000000000004ULL  \n#define B43_HF_CCKBOOST\t\t0x000000000008ULL  \n#define B43_HF_BTCOEX\t\t0x000000000010ULL  \n#define B43_HF_GDCW\t\t0x000000000020ULL  \n#define B43_HF_OFDMPABOOST\t0x000000000040ULL  \n#define B43_HF_ACPR\t\t0x000000000080ULL  \n#define B43_HF_EDCF\t\t0x000000000100ULL  \n#define B43_HF_TSSIRPSMW\t0x000000000200ULL  \n#define B43_HF_20IN40IQW\t0x000000000200ULL  \n#define B43_HF_DSCRQ\t\t0x000000000400ULL  \n#define B43_HF_ACIW\t\t0x000000000800ULL  \n#define B43_HF_2060W\t\t0x000000001000ULL  \n#define B43_HF_RADARW\t\t0x000000002000ULL  \n#define B43_HF_USEDEFKEYS\t0x000000004000ULL  \n#define B43_HF_AFTERBURNER\t0x000000008000ULL  \n#define B43_HF_BT4PRIOCOEX\t0x000000010000ULL  \n#define B43_HF_FWKUP\t\t0x000000020000ULL  \n#define B43_HF_VCORECALC\t0x000000040000ULL  \n#define B43_HF_PCISCW\t\t0x000000080000ULL  \n#define B43_HF_4318TSSI\t\t0x000000200000ULL  \n#define B43_HF_FBCMCFIFO\t0x000000400000ULL  \n#define B43_HF_HWPCTL\t\t0x000000800000ULL  \n#define B43_HF_BTCOEXALT\t0x000001000000ULL  \n#define B43_HF_TXBTCHECK\t0x000002000000ULL  \n#define B43_HF_SKCFPUP\t\t0x000004000000ULL  \n#define B43_HF_N40W\t\t0x000008000000ULL  \n#define B43_HF_ANTSEL\t\t0x000020000000ULL  \n#define B43_HF_BT3COEXT\t\t0x000020000000ULL  \n#define B43_HF_BTCANT\t\t0x000040000000ULL  \n#define B43_HF_ANTSELEN\t\t0x000100000000ULL  \n#define B43_HF_ANTSELMODE\t0x000200000000ULL  \n#define B43_HF_MLADVW\t\t0x001000000000ULL  \n#define B43_HF_PR45960W\t\t0x080000000000ULL  \n\n \n#define B43_FWCAPA_HWCRYPTO\t0x0001\n#define B43_FWCAPA_QOS\t\t0x0002\n\n \n#define B43_MACFILTER_SELF\t\t0x0000\n#define B43_MACFILTER_BSSID\t\t0x0003\n\n \n#define B43_PCTL_IN\t\t\t0xB0\n#define B43_PCTL_OUT\t\t\t0xB4\n#define B43_PCTL_OUTENABLE\t\t0xB8\n#define B43_PCTL_XTAL_POWERUP\t\t0x40\n#define B43_PCTL_PLL_POWERDOWN\t\t0x80\n\n \n#define B43_PCTL_CLK_FAST\t\t0x00\n#define B43_PCTL_CLK_SLOW\t\t0x01\n#define B43_PCTL_CLK_DYNAMIC\t\t0x02\n\n#define B43_PCTL_FORCE_SLOW\t\t0x0800\n#define B43_PCTL_FORCE_PLL\t\t0x1000\n#define B43_PCTL_DYN_XTAL\t\t0x2000\n\n \n#define B43_PHYTYPE_A\t\t\t0x00\n#define B43_PHYTYPE_B\t\t\t0x01\n#define B43_PHYTYPE_G\t\t\t0x02\n#define B43_PHYTYPE_N\t\t\t0x04\n#define B43_PHYTYPE_LP\t\t\t0x05\n#define B43_PHYTYPE_SSLPN\t\t0x06\n#define B43_PHYTYPE_HT\t\t\t0x07\n#define B43_PHYTYPE_LCN\t\t\t0x08\n#define B43_PHYTYPE_LCNXN\t\t0x09\n#define B43_PHYTYPE_LCN40\t\t0x0a\n#define B43_PHYTYPE_AC\t\t\t0x0b\n\n \n#define B43_PHY_ILT_A_CTRL\t\t0x0072\n#define B43_PHY_ILT_A_DATA1\t\t0x0073\n#define B43_PHY_ILT_A_DATA2\t\t0x0074\n#define B43_PHY_G_LO_CONTROL\t\t0x0810\n#define B43_PHY_ILT_G_CTRL\t\t0x0472\n#define B43_PHY_ILT_G_DATA1\t\t0x0473\n#define B43_PHY_ILT_G_DATA2\t\t0x0474\n#define B43_PHY_A_PCTL\t\t\t0x007B\n#define B43_PHY_G_PCTL\t\t\t0x0029\n#define B43_PHY_A_CRS\t\t\t0x0029\n#define B43_PHY_RADIO_BITFIELD\t\t0x0401\n#define B43_PHY_G_CRS\t\t\t0x0429\n#define B43_PHY_NRSSILT_CTRL\t\t0x0803\n#define B43_PHY_NRSSILT_DATA\t\t0x0804\n\n \n#define B43_RADIOCTL_ID\t\t\t0x01\n\n \n#define B43_MACCTL_ENABLED\t\t0x00000001\t \n#define B43_MACCTL_PSM_RUN\t\t0x00000002\t \n#define B43_MACCTL_PSM_JMP0\t\t0x00000004\t \n#define B43_MACCTL_SHM_ENABLED\t\t0x00000100\t \n#define B43_MACCTL_SHM_UPPER\t\t0x00000200\t \n#define B43_MACCTL_IHR_ENABLED\t\t0x00000400\t \n#define B43_MACCTL_PSM_DBG\t\t0x00002000\t \n#define B43_MACCTL_GPOUTSMSK\t\t0x0000C000\t \n#define B43_MACCTL_BE\t\t\t0x00010000\t \n#define B43_MACCTL_INFRA\t\t0x00020000\t \n#define B43_MACCTL_AP\t\t\t0x00040000\t \n#define B43_MACCTL_RADIOLOCK\t\t0x00080000\t \n#define B43_MACCTL_BEACPROMISC\t\t0x00100000\t \n#define B43_MACCTL_KEEP_BADPLCP\t\t0x00200000\t \n#define B43_MACCTL_PHY_LOCK\t\t0x00200000\n#define B43_MACCTL_KEEP_CTL\t\t0x00400000\t \n#define B43_MACCTL_KEEP_BAD\t\t0x00800000\t \n#define B43_MACCTL_PROMISC\t\t0x01000000\t \n#define B43_MACCTL_HWPS\t\t\t0x02000000\t \n#define B43_MACCTL_AWAKE\t\t0x04000000\t \n#define B43_MACCTL_CLOSEDNET\t\t0x08000000\t \n#define B43_MACCTL_TBTTHOLD\t\t0x10000000\t \n#define B43_MACCTL_DISCTXSTAT\t\t0x20000000\t \n#define B43_MACCTL_DISCPMQ\t\t0x40000000\t \n#define B43_MACCTL_GMODE\t\t0x80000000\t \n\n \n#define B43_MACCMD_BEACON0_VALID\t0x00000001\t \n#define B43_MACCMD_BEACON1_VALID\t0x00000002\t \n#define B43_MACCMD_DFQ_VALID\t\t0x00000004\t \n#define B43_MACCMD_CCA\t\t\t0x00000008\t \n#define B43_MACCMD_BGNOISE\t\t0x00000010\t \n\n \n#define B43_PSM_HDR_MAC_PHY_RESET\t0x00000001\n#define B43_PSM_HDR_MAC_PHY_CLOCK_EN\t0x00000002\n#define B43_PSM_HDR_MAC_PHY_FORCE_CLK\t0x00000004\n\n \n#define B43_BCMA_CLKCTLST_80211_PLL_REQ\t0x00000100\n#define B43_BCMA_CLKCTLST_PHY_PLL_REQ\t0x00000200\n#define B43_BCMA_CLKCTLST_80211_PLL_ST\t0x01000000\n#define B43_BCMA_CLKCTLST_PHY_PLL_ST\t0x02000000\n\n \n#define B43_BCMA_IOCTL_PHY_CLKEN\t0x00000004\t \n#define B43_BCMA_IOCTL_PHY_RESET\t0x00000008\t \n#define B43_BCMA_IOCTL_MACPHYCLKEN\t0x00000010\t \n#define B43_BCMA_IOCTL_PLLREFSEL\t0x00000020\t \n#define B43_BCMA_IOCTL_PHY_BW\t\t0x000000C0\t \n#define  B43_BCMA_IOCTL_PHY_BW_10MHZ\t0x00000000\t \n#define  B43_BCMA_IOCTL_PHY_BW_20MHZ\t0x00000040\t \n#define  B43_BCMA_IOCTL_PHY_BW_40MHZ\t0x00000080\t \n#define  B43_BCMA_IOCTL_PHY_BW_80MHZ\t0x000000C0\t \n#define B43_BCMA_IOCTL_DAC\t\t0x00000300\t \n#define B43_BCMA_IOCTL_GMODE\t\t0x00002000\t \n\n \n#define B43_BCMA_IOST_2G_PHY\t\t0x00000001\t \n#define B43_BCMA_IOST_5G_PHY\t\t0x00000002\t \n#define B43_BCMA_IOST_FASTCLKA\t\t0x00000004\t \n#define B43_BCMA_IOST_DUALB_PHY\t\t0x00000008\t \n\n \n#define B43_TMSLOW_GMODE\t\t0x20000000\t \n#define B43_TMSLOW_PHY_BANDWIDTH\t0x00C00000\t \n#define  B43_TMSLOW_PHY_BANDWIDTH_10MHZ\t0x00000000\t \n#define  B43_TMSLOW_PHY_BANDWIDTH_20MHZ\t0x00400000\t \n#define  B43_TMSLOW_PHY_BANDWIDTH_40MHZ\t0x00800000\t \n#define B43_TMSLOW_PLLREFSEL\t\t0x00200000\t \n#define B43_TMSLOW_MACPHYCLKEN\t\t0x00100000\t \n#define B43_TMSLOW_PHYRESET\t\t0x00080000\t \n#define B43_TMSLOW_PHYCLKEN\t\t0x00040000\t \n\n \n#define B43_TMSHIGH_DUALBAND_PHY\t0x00080000\t \n#define B43_TMSHIGH_FCLOCK\t\t0x00040000\t \n#define B43_TMSHIGH_HAVE_5GHZ_PHY\t0x00020000\t \n#define B43_TMSHIGH_HAVE_2GHZ_PHY\t0x00010000\t \n\n \n#define B43_IRQ_MAC_SUSPENDED\t\t0x00000001\n#define B43_IRQ_BEACON\t\t\t0x00000002\n#define B43_IRQ_TBTT_INDI\t\t0x00000004\n#define B43_IRQ_BEACON_TX_OK\t\t0x00000008\n#define B43_IRQ_BEACON_CANCEL\t\t0x00000010\n#define B43_IRQ_ATIM_END\t\t0x00000020\n#define B43_IRQ_PMQ\t\t\t0x00000040\n#define B43_IRQ_PIO_WORKAROUND\t\t0x00000100\n#define B43_IRQ_MAC_TXERR\t\t0x00000200\n#define B43_IRQ_PHY_TXERR\t\t0x00000800\n#define B43_IRQ_PMEVENT\t\t\t0x00001000\n#define B43_IRQ_TIMER0\t\t\t0x00002000\n#define B43_IRQ_TIMER1\t\t\t0x00004000\n#define B43_IRQ_DMA\t\t\t0x00008000\n#define B43_IRQ_TXFIFO_FLUSH_OK\t\t0x00010000\n#define B43_IRQ_CCA_MEASURE_OK\t\t0x00020000\n#define B43_IRQ_NOISESAMPLE_OK\t\t0x00040000\n#define B43_IRQ_UCODE_DEBUG\t\t0x08000000\n#define B43_IRQ_RFKILL\t\t\t0x10000000\n#define B43_IRQ_TX_OK\t\t\t0x20000000\n#define B43_IRQ_PHY_G_CHANGED\t\t0x40000000\n#define B43_IRQ_TIMEOUT\t\t\t0x80000000\n\n#define B43_IRQ_ALL\t\t\t0xFFFFFFFF\n#define B43_IRQ_MASKTEMPLATE\t\t(B43_IRQ_TBTT_INDI | \\\n\t\t\t\t\t B43_IRQ_ATIM_END | \\\n\t\t\t\t\t B43_IRQ_PMQ | \\\n\t\t\t\t\t B43_IRQ_MAC_TXERR | \\\n\t\t\t\t\t B43_IRQ_PHY_TXERR | \\\n\t\t\t\t\t B43_IRQ_DMA | \\\n\t\t\t\t\t B43_IRQ_TXFIFO_FLUSH_OK | \\\n\t\t\t\t\t B43_IRQ_NOISESAMPLE_OK | \\\n\t\t\t\t\t B43_IRQ_UCODE_DEBUG | \\\n\t\t\t\t\t B43_IRQ_RFKILL | \\\n\t\t\t\t\t B43_IRQ_TX_OK)\n\n \n#define B43_DEBUGIRQ_REASON_REG\t\t63\n \n#define B43_DEBUGIRQ_PANIC\t\t0\t \n#define B43_DEBUGIRQ_DUMP_SHM\t\t1\t \n#define B43_DEBUGIRQ_DUMP_REGS\t\t2\t \n#define B43_DEBUGIRQ_MARKER\t\t3\t \n#define B43_DEBUGIRQ_ACK\t\t0xFFFF\t \n\n \n#define B43_MARKER_ID_REG\t\t2\n#define B43_MARKER_LINE_REG\t\t3\n\n \n#define B43_FWPANIC_REASON_REG\t\t3\n \n#define B43_FWPANIC_DIE\t\t\t0  \n#define B43_FWPANIC_RESTART\t\t1  \n\n \n#define B43_WATCHDOG_REG\t\t1\n\n \n#define B43_CCK_RATE_1MB\t\t0x02\n#define B43_CCK_RATE_2MB\t\t0x04\n#define B43_CCK_RATE_5MB\t\t0x0B\n#define B43_CCK_RATE_11MB\t\t0x16\n#define B43_OFDM_RATE_6MB\t\t0x0C\n#define B43_OFDM_RATE_9MB\t\t0x12\n#define B43_OFDM_RATE_12MB\t\t0x18\n#define B43_OFDM_RATE_18MB\t\t0x24\n#define B43_OFDM_RATE_24MB\t\t0x30\n#define B43_OFDM_RATE_36MB\t\t0x48\n#define B43_OFDM_RATE_48MB\t\t0x60\n#define B43_OFDM_RATE_54MB\t\t0x6C\n \n#define B43_RATE_TO_BASE100KBPS(rate)\t(((rate) * 10) / 2)\n\n#define B43_DEFAULT_SHORT_RETRY_LIMIT\t7\n#define B43_DEFAULT_LONG_RETRY_LIMIT\t4\n\n#define B43_PHY_TX_BADNESS_LIMIT\t1000\n\n \n#define B43_SEC_KEYSIZE\t\t\t16\n \n#define B43_NR_GROUP_KEYS\t\t4\n \n#define B43_NR_PAIRWISE_KEYS\t\t50\n \nenum {\n\tB43_SEC_ALGO_NONE = 0,\t \n\tB43_SEC_ALGO_WEP40,\n\tB43_SEC_ALGO_TKIP,\n\tB43_SEC_ALGO_AES,\n\tB43_SEC_ALGO_WEP104,\n\tB43_SEC_ALGO_AES_LEGACY,\n};\n\nstruct b43_dmaring;\n\n \n#define B43_FW_TYPE_UCODE\t'u'\n#define B43_FW_TYPE_PCM\t\t'p'\n#define B43_FW_TYPE_IV\t\t'i'\nstruct b43_fw_header {\n\t \n\tu8 type;\n\t \n\tu8 ver;\n\tu8 __padding[2];\n\t \n\t__be32 size;\n} __packed;\n\n \n#define B43_IV_OFFSET_MASK\t0x7FFF\n#define B43_IV_32BIT\t\t0x8000\nstruct b43_iv {\n\t__be16 offset_size;\n\tunion {\n\t\t__be16 d16;\n\t\t__be32 d32;\n\t} __packed data;\n} __packed;\n\n\n \nstruct b43_dma {\n\tstruct b43_dmaring *tx_ring_AC_BK;  \n\tstruct b43_dmaring *tx_ring_AC_BE;  \n\tstruct b43_dmaring *tx_ring_AC_VI;  \n\tstruct b43_dmaring *tx_ring_AC_VO;  \n\tstruct b43_dmaring *tx_ring_mcast;  \n\n\tstruct b43_dmaring *rx_ring;\n\n\tu32 translation;  \n\tbool translation_in_low;  \n\tbool parity;  \n};\n\nstruct b43_pio_txqueue;\nstruct b43_pio_rxqueue;\n\n \nstruct b43_pio {\n\tstruct b43_pio_txqueue *tx_queue_AC_BK;  \n\tstruct b43_pio_txqueue *tx_queue_AC_BE;  \n\tstruct b43_pio_txqueue *tx_queue_AC_VI;  \n\tstruct b43_pio_txqueue *tx_queue_AC_VO;  \n\tstruct b43_pio_txqueue *tx_queue_mcast;  \n\n\tstruct b43_pio_rxqueue *rx_queue;\n};\n\n \nstruct b43_noise_calculation {\n\tbool calculation_running;\n\tu8 nr_samples;\n\ts8 samples[8][4];\n};\n\nstruct b43_stats {\n\tu8 link_noise;\n};\n\nstruct b43_key {\n\t \n\tstruct ieee80211_key_conf *keyconf;\n\tu8 algorithm;\n};\n\n \n#define B43_QOS_QUEUE_NUM\t4\n#define B43_QOS_PARAMS(queue)\t(B43_SHM_SH_EDCFQ + \\\n\t\t\t\t (B43_NR_QOSPARAMS * sizeof(u16) * (queue)))\n#define B43_QOS_BACKGROUND\tB43_QOS_PARAMS(0)\n#define B43_QOS_BESTEFFORT\tB43_QOS_PARAMS(1)\n#define B43_QOS_VIDEO\t\tB43_QOS_PARAMS(2)\n#define B43_QOS_VOICE\t\tB43_QOS_PARAMS(3)\n\n \n#define B43_NR_QOSPARAMS\t16\nenum {\n\tB43_QOSPARAM_TXOP = 0,\n\tB43_QOSPARAM_CWMIN,\n\tB43_QOSPARAM_CWMAX,\n\tB43_QOSPARAM_CWCUR,\n\tB43_QOSPARAM_AIFS,\n\tB43_QOSPARAM_BSLOTS,\n\tB43_QOSPARAM_REGGAP,\n\tB43_QOSPARAM_STATUS,\n};\n\n \nstruct b43_qos_params {\n\t \n\tstruct ieee80211_tx_queue_params p;\n};\n\nstruct b43_wl;\n\n \nenum b43_firmware_file_type {\n\tB43_FWTYPE_PROPRIETARY,\n\tB43_FWTYPE_OPENSOURCE,\n\tB43_NR_FWTYPES,\n};\n\n \nstruct b43_request_fw_context {\n\t \n\tstruct b43_wldev *dev;\n\t \n\tconst struct firmware *blob;\n\t \n\tenum b43_firmware_file_type req_type;\n\t \n\tchar errors[B43_NR_FWTYPES][128];\n\t \n\tchar fwname[64];\n\t \n\tint fatal_failure;\n};\n\n \nstruct b43_firmware_file {\n\tconst char *filename;\n\tconst struct firmware *data;\n\t \n\tenum b43_firmware_file_type type;\n};\n\nenum b43_firmware_hdr_format {\n\tB43_FW_HDR_598,\n\tB43_FW_HDR_410,\n\tB43_FW_HDR_351,\n};\n\n \nstruct b43_firmware {\n\t \n\tstruct b43_firmware_file ucode;\n\t \n\tstruct b43_firmware_file pcm;\n\t \n\tstruct b43_firmware_file initvals;\n\t \n\tstruct b43_firmware_file initvals_band;\n\n\t \n\tu16 rev;\n\t \n\tu16 patch;\n\n\t \n\tenum b43_firmware_hdr_format hdr_format;\n\n\t \n\tbool opensource;\n\t \n\tbool pcm_request_failed;\n};\n\nenum b43_band {\n\tB43_BAND_2G = 0,\n\tB43_BAND_5G_LO = 1,\n\tB43_BAND_5G_MI = 2,\n\tB43_BAND_5G_HI = 3,\n};\n\n \nenum {\n\tB43_STAT_UNINIT = 0,\t \n\tB43_STAT_INITIALIZED = 1,\t \n\tB43_STAT_STARTED = 2,\t \n};\n#define b43_status(wldev)\t\tatomic_read(&(wldev)->__init_status)\n#define b43_set_status(wldev, stat)\tdo {\t\t\t\\\n\t\tatomic_set(&(wldev)->__init_status, (stat));\t\\\n\t\tsmp_wmb();\t\t\t\t\t\\\n\t\t\t\t\t} while (0)\n\n \nstruct b43_wldev {\n\tstruct b43_bus_dev *dev;\n\tstruct b43_wl *wl;\n\t \n\tstruct completion fw_load_complete;\n\n\t \n\tatomic_t __init_status;\n\n\tbool bad_frames_preempt;\t \n\tbool dfq_valid;\t\t \n\tbool radio_hw_enable;\t \n\tbool qos_enabled;\t\t \n\tbool hwcrypto_enabled;\t\t \n\tbool use_pio;\t\t\t \n\n\t \n\tstruct b43_phy phy;\n\n\tunion {\n\t\t \n\t\tstruct b43_dma dma;\n\t\t \n\t\tstruct b43_pio pio;\n\t};\n\t \n\tbool __using_pio_transfers;\n\n\t \n\tstruct b43_stats stats;\n\n\t \n\tu32 irq_reason;\n\tu32 dma_reason[6];\n\t \n\tu32 irq_mask;\n\n\t \n\tstruct b43_noise_calculation noisecalc;\n\t \n\tint mac_suspended;\n\n\t \n\tstruct delayed_work periodic_work;\n\tunsigned int periodic_state;\n\n\tstruct work_struct restart_work;\n\n\t \n\tu16 ktp;\t\t \n\tstruct b43_key key[B43_NR_GROUP_KEYS * 2 + B43_NR_PAIRWISE_KEYS];\n\n\t \n\tstruct b43_firmware fw;\n\n\t \n\tstruct list_head list;\n\n\t \n#ifdef CONFIG_B43_DEBUG\n\tstruct b43_dfsentry *dfsentry;\n\tunsigned int irq_count;\n\tunsigned int irq_bit_count[32];\n\tunsigned int tx_count;\n\tunsigned int rx_count;\n#endif\n};\n\n \nstruct b43_wl {\n\t \n\tstruct b43_wldev *current_dev;\n\t \n\tstruct ieee80211_hw *hw;\n\n\t \n\tstruct mutex mutex;\n\t \n\tspinlock_t hardirq_lock;\n\n\t \n\tbool hw_registered;\n\n\t \n\n\tstruct ieee80211_vif *vif;\n\t \n\tu8 mac_addr[ETH_ALEN];\n\t \n\tu8 bssid[ETH_ALEN];\n\t \n\tint if_type;\n\t \n\tbool operating;\n\t \n\tunsigned int filter_flags;\n\t \n\tstruct ieee80211_low_level_stats ieee_stats;\n\n#ifdef CONFIG_B43_HWRNG\n\tstruct hwrng rng;\n\tbool rng_initialized;\n\tchar rng_name[30 + 1];\n#endif  \n\n\tbool radiotap_enabled;\n\tbool radio_enabled;\n\n\t \n\tstruct sk_buff *current_beacon;\n\tbool beacon0_uploaded;\n\tbool beacon1_uploaded;\n\tbool beacon_templates_virgin;  \n\tstruct work_struct beacon_update_trigger;\n\tspinlock_t beacon_lock;\n\n\t \n\tstruct b43_qos_params qos_params[B43_QOS_QUEUE_NUM];\n\n\t \n\tstruct work_struct txpower_adjust_work;\n\n\t \n\tstruct work_struct tx_work;\n\n\t \n\tstruct sk_buff_head tx_queue[B43_QOS_QUEUE_NUM];\n\n\t \n\tbool tx_queue_stopped[B43_QOS_QUEUE_NUM];\n\n\t \n\tstruct work_struct firmware_load;\n\n\t \n\tstruct b43_leds leds;\n\n\t \n\tu8 pio_scratchspace[118] __attribute__((__aligned__(8)));\n\tu8 pio_tailspace[4] __attribute__((__aligned__(8)));\n};\n\nstatic inline struct b43_wl *hw_to_b43_wl(struct ieee80211_hw *hw)\n{\n\treturn hw->priv;\n}\n\nstatic inline struct b43_wldev *dev_to_b43_wldev(struct device *dev)\n{\n\tstruct ssb_device *ssb_dev = dev_to_ssb_dev(dev);\n\treturn ssb_get_drvdata(ssb_dev);\n}\n\n \nstatic inline int b43_is_mode(struct b43_wl *wl, int type)\n{\n\treturn (wl->operating && wl->if_type == type);\n}\n\n \nstatic inline enum nl80211_band b43_current_band(struct b43_wl *wl)\n{\n\treturn wl->hw->conf.chandef.chan->band;\n}\n\nstatic inline int b43_bus_may_powerdown(struct b43_wldev *wldev)\n{\n\treturn wldev->dev->bus_may_powerdown(wldev->dev);\n}\nstatic inline int b43_bus_powerup(struct b43_wldev *wldev, bool dynamic_pctl)\n{\n\treturn wldev->dev->bus_powerup(wldev->dev, dynamic_pctl);\n}\nstatic inline int b43_device_is_enabled(struct b43_wldev *wldev)\n{\n\treturn wldev->dev->device_is_enabled(wldev->dev);\n}\nstatic inline void b43_device_enable(struct b43_wldev *wldev,\n\t\t\t\t     u32 core_specific_flags)\n{\n\twldev->dev->device_enable(wldev->dev, core_specific_flags);\n}\nstatic inline void b43_device_disable(struct b43_wldev *wldev,\n\t\t\t\t      u32 core_specific_flags)\n{\n\twldev->dev->device_disable(wldev->dev, core_specific_flags);\n}\n\nstatic inline u16 b43_read16(struct b43_wldev *dev, u16 offset)\n{\n\treturn dev->dev->read16(dev->dev, offset);\n}\n\nstatic inline void b43_write16(struct b43_wldev *dev, u16 offset, u16 value)\n{\n\tdev->dev->write16(dev->dev, offset, value);\n}\n\n \nstatic inline void b43_write16f(struct b43_wldev *dev, u16 offset, u16 value)\n{\n\tb43_write16(dev, offset, value);\n#if defined(CONFIG_BCM47XX_BCMA)\n\tif (dev->dev->flush_writes)\n\t\tb43_read16(dev, offset);\n#endif\n}\n\nstatic inline void b43_maskset16(struct b43_wldev *dev, u16 offset, u16 mask,\n\t\t\t\t u16 set)\n{\n\tb43_write16(dev, offset, (b43_read16(dev, offset) & mask) | set);\n}\n\nstatic inline u32 b43_read32(struct b43_wldev *dev, u16 offset)\n{\n\treturn dev->dev->read32(dev->dev, offset);\n}\n\nstatic inline void b43_write32(struct b43_wldev *dev, u16 offset, u32 value)\n{\n\tdev->dev->write32(dev->dev, offset, value);\n}\n\nstatic inline void b43_maskset32(struct b43_wldev *dev, u16 offset, u32 mask,\n\t\t\t\t u32 set)\n{\n\tb43_write32(dev, offset, (b43_read32(dev, offset) & mask) | set);\n}\n\nstatic inline void b43_block_read(struct b43_wldev *dev, void *buffer,\n\t\t\t\t size_t count, u16 offset, u8 reg_width)\n{\n\tdev->dev->block_read(dev->dev, buffer, count, offset, reg_width);\n}\n\nstatic inline void b43_block_write(struct b43_wldev *dev, const void *buffer,\n\t\t\t\t   size_t count, u16 offset, u8 reg_width)\n{\n\tdev->dev->block_write(dev->dev, buffer, count, offset, reg_width);\n}\n\nstatic inline bool b43_using_pio_transfers(struct b43_wldev *dev)\n{\n\treturn dev->__using_pio_transfers;\n}\n\n \n__printf(2, 3) void b43info(struct b43_wl *wl, const char *fmt, ...);\n__printf(2, 3) void b43err(struct b43_wl *wl, const char *fmt, ...);\n__printf(2, 3) void b43warn(struct b43_wl *wl, const char *fmt, ...);\n__printf(2, 3) void b43dbg(struct b43_wl *wl, const char *fmt, ...);\n\n\n \n#if B43_DEBUG\n# define B43_WARN_ON(x)\tWARN_ON(x)\n#else\nstatic inline bool __b43_warn_on_dummy(bool x) { return x; }\n# define B43_WARN_ON(x)\t__b43_warn_on_dummy(unlikely(!!(x)))\n#endif\n\n \n#define INT_TO_Q52(i)\t((i) << 2)\n \n#define Q52_TO_INT(q52)\t((q52) >> 2)\n \n#define Q52_FMT\t\t\"%u.%u\"\n#define Q52_ARG(q52)\tQ52_TO_INT(q52), ((((q52) & 0x3) * 100) / 4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}