List of CLB Tiles
CLEL_L_X47Y173
CLEL_R_X47Y173
CLEM_X43Y66
CLEM_X39Y90
CLEL_R_X39Y90
CLEM_X34Y80
CLEL_R_X34Y80
CLEM_X53Y220
CLEL_R_X53Y220
CLEL_L_X47Y181
CLEL_R_X47Y181
CLEM_X44Y194
CLEL_R_X44Y194
CLEM_X39Y89
CLEL_R_X39Y89
CLEM_X36Y143
CLEM_X34Y146
CLEL_R_X34Y146

List of Congested Nets
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[4]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in_0[3]
design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[1]
design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_368_n_0
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[22]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[27]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/rs_rreq/gmem_ARADDR1102_out
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[23]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[27]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_read/rs_rreq/gmem_ARADDR198_out
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U36/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/cal_tmp[18]__0[32]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U36/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[17].remd_tmp_reg[18]_36[23]
design_1_i/creat_mec_matrix_0/inst/gmem_addr_17_read_reg_3218[21]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[8].divisor_tmp_reg[9]_17[5]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/cal_tmp[8]__0[32]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[7].divisor_tmp_reg[8]_15[6]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[7].remd_tmp_reg[8]_16[3]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].remd_tmp_reg[5]_10[5]
design_1_i/creat_mec_matrix_0/inst/urem_32ns_32ns_32_36_1_U54/creat_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/cal_tmp[5]__0[32]
design_1_i/creat_mec_matrix_0/inst/gmem_addr_17_reg_3134[44]

