#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000245ba46e7e0 .scope module, "not_gate_tb" "not_gate_tb" 2 4;
 .timescale -9 -12;
v00000245ba73b840_0 .var "a", 0 0;
v00000245ba73b8e0_0 .net "y", 0 0, v00000245ba6c3290_0;  1 drivers
S_00000245ba46e970 .scope module, "dut" "not_gate_bh" 2 14, 3 2 0, S_00000245ba46e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
v00000245ba6c3000_0 .net "a", 0 0, v00000245ba73b840_0;  1 drivers
v00000245ba6c3290_0 .var "y", 0 0;
E_00000245ba46c430 .event anyedge, v00000245ba6c3000_0;
    .scope S_00000245ba46e970;
T_0 ;
    %wait E_00000245ba46c430;
    %load/vec4 v00000245ba6c3000_0;
    %inv;
    %store/vec4 v00000245ba6c3290_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000245ba46e7e0;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "not_gate_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000245ba46e7e0 {0 0 0};
    %vpi_call 2 26 "$monitor", "Time=%0t ns | a=%b | y=%b", $time, v00000245ba73b840_0, v00000245ba73b8e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245ba73b840_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245ba73b840_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "not_gate_tb.v";
    "not_gate_bh.v";
