INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.sim/sim_1/synth/func/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.srcs/sim_1/imports/LNP/tb_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
