.. _virtex7-clock:

Clock interconnect
##################

.. todo:: describe this madness


``HCLK``
========

.. raw:: html
   :file: ../gen/tile-xc7v-HCLK.html


``CLK_BUFG``
============

.. raw:: html
   :file: ../gen/tile-xc7v-CLK_BUFG.html


``CLK_HROW``
============

.. raw:: html
   :file: ../gen/tile-xc7v-CLK_HROW.html


``CLK_BUFG_REBUF``
==================

.. raw:: html
   :file: ../gen/tile-xc7v-CLK_BUFG_REBUF.html


``CLK_BALI_REBUF``
==================

.. raw:: html
   :file: ../gen/tile-xc7v-CLK_BALI_REBUF.html
