%!PS-Adobe-3.0
%%BoundingBox: (atend)
%%Pages: (atend)
%%DocumentFonts: (atend)
%%EndComments
%
% FrameMaker PostScript Prolog 3.0, for use with FrameMaker 3.0
% Copyright (c) 1986,87,89,90,91 by Frame Technology Corporation.
% All rights reserved.
%
% Known Problems:
%	Due to bugs in Transcript, the 'PS-Adobe-' is omitted from line 1
/FMversion (3.0) def 
% Set up Color vs. Black-and-White
	/FMPrintInColor systemdict /colorimage known
		systemdict /currentcolortransfer known or def
% Uncomment this line to force b&w on color printer
%   /FMPrintInColor false def
/FrameDict 195 dict def 
systemdict /errordict known not {/errordict 10 dict def
		errordict /rangecheck {stop} put} if
% The readline in 23.0 doesn't recognize cr's as nl's on AppleTalk
FrameDict /tmprangecheck errordict /rangecheck get put 
errordict /rangecheck {FrameDict /bug true put} put 
FrameDict /bug false put 
mark 
% Some PS machines read past the CR, so keep the following 3 lines together!
currentfile 5 string readline
00
0000000000
cleartomark 
errordict /rangecheck FrameDict /tmprangecheck get put 
FrameDict /bug get { 
	/readline {
		/gstring exch def
		/gfile exch def
		/gindex 0 def
		{
			gfile read pop 
			dup 10 eq {exit} if 
			dup 13 eq {exit} if 
			gstring exch gindex exch put 
			/gindex gindex 1 add def 
		} loop
		pop 
		gstring 0 gindex getinterval true 
		} def
	} if
/FMVERSION {
	FMversion ne {
		/Times-Roman findfont 18 scalefont setfont
		100 100 moveto
		(FrameMaker version does not match postscript_prolog!)
		dup =
		show showpage
		} if
	} def 
/FMLOCAL {
	FrameDict begin
	0 def 
	end 
	} def 
	/gstring FMLOCAL
	/gfile FMLOCAL
	/gindex FMLOCAL
	/orgxfer FMLOCAL
	/orgproc FMLOCAL
	/organgle FMLOCAL
	/orgfreq FMLOCAL
	/yscale FMLOCAL
	/xscale FMLOCAL
	/manualfeed FMLOCAL
	/paperheight FMLOCAL
	/paperwidth FMLOCAL
/FMDOCUMENT { 
	array /FMfonts exch def 
	/#copies exch def
	FrameDict begin
	0 ne dup {setmanualfeed} if
	/manualfeed exch def
	/paperheight exch def
	/paperwidth exch def
	/yscale exch def
	/xscale exch def
	currenttransfer cvlit /orgxfer exch def
	currentscreen cvlit /orgproc exch def
	/organgle exch def /orgfreq exch def
	setpapername 
	manualfeed {true} {papersize} ifelse 
	{manualpapersize} {false} ifelse 
	{desperatepapersize} if
	end 
	} def 
	/pagesave FMLOCAL
	/orgmatrix FMLOCAL
	/landscape FMLOCAL
/FMBEGINPAGE { 
	FrameDict begin 
	/pagesave save def
	3.86 setmiterlimit
	/landscape exch 0 ne def
	landscape { 
		90 rotate 0 exch neg translate pop 
		}
		{pop pop}
		ifelse
	xscale yscale scale
	/orgmatrix matrix def
	gsave 
	} def 
/FMENDPAGE {
	grestore 
	pagesave restore
	end 
	showpage
	} def 
/FMFONTDEFINE { 
	FrameDict begin
	findfont 
	ReEncode 
	1 index exch 
	definefont 
	FMfonts 3 1 roll 
	put
	end 
	} def 
/FMFILLS {
	FrameDict begin
	array /fillvals exch def
	end 
	} def 
/FMFILL {
	FrameDict begin
	 fillvals 3 1 roll put
	end 
	} def 
/FMNORMALIZEGRAPHICS { 
	newpath
	0.0 0.0 moveto
	1 setlinewidth
	0 setlinecap
	0 0 0 sethsbcolor
	0 setgray 
	} bind def
	/fx FMLOCAL
	/fy FMLOCAL
	/fh FMLOCAL
	/fw FMLOCAL
	/llx FMLOCAL
	/lly FMLOCAL
	/urx FMLOCAL
	/ury FMLOCAL
/FMBEGINEPSF { 
	end 
	/FMEPSF save def 
	/showpage {} def 
	FMNORMALIZEGRAPHICS 
	[/fy /fx /fh /fw /ury /urx /lly /llx] {exch def} forall 
	fx fy translate 
	rotate
	fw urx llx sub div fh ury lly sub div scale 
	llx neg lly neg translate 
	} bind def
/FMENDEPSF {
	FMEPSF restore
	FrameDict begin 
	} bind def
FrameDict begin 
/setmanualfeed {
%%BeginFeature *ManualFeed True
	 statusdict /manualfeed true put
%%EndFeature
	} def
/max {2 copy lt {exch} if pop} bind def
/min {2 copy gt {exch} if pop} bind def
/inch {72 mul} def
/pagedimen { 
	paperheight sub abs 16 lt exch 
	paperwidth sub abs 16 lt and
	{/papername exch def} {pop} ifelse
	} def
	/papersizedict FMLOCAL
/setpapername { 
	/papersizedict 14 dict def 
	papersizedict begin
	/papername /unknown def 
		/Letter 8.5 inch 11.0 inch pagedimen
		/LetterSmall 7.68 inch 10.16 inch pagedimen
		/Tabloid 11.0 inch 17.0 inch pagedimen
		/Ledger 17.0 inch 11.0 inch pagedimen
		/Legal 8.5 inch 14.0 inch pagedimen
		/Statement 5.5 inch 8.5 inch pagedimen
		/Executive 7.5 inch 10.0 inch pagedimen
		/A3 11.69 inch 16.5 inch pagedimen
		/A4 8.26 inch 11.69 inch pagedimen
		/A4Small 7.47 inch 10.85 inch pagedimen
		/B4 10.125 inch 14.33 inch pagedimen
		/B5 7.16 inch 10.125 inch pagedimen
	end
	} def
/papersize {
	papersizedict begin
		/Letter {lettertray letter} def
		/LetterSmall {lettertray lettersmall} def
		/Tabloid {11x17tray 11x17} def
		/Ledger {ledgertray ledger} def
		/Legal {legaltray legal} def
		/Statement {statementtray statement} def
		/Executive {executivetray executive} def
		/A3 {a3tray a3} def
		/A4 {a4tray a4} def
		/A4Small {a4tray a4small} def
		/B4 {b4tray b4} def
		/B5 {b5tray b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	/FMdicttop countdictstack 1 add def 
	statusdict begin stopped end 
	countdictstack -1 FMdicttop {pop end} for 
	} def
/manualpapersize {
	papersizedict begin
		/Letter {letter} def
		/LetterSmall {lettersmall} def
		/Tabloid {11x17} def
		/Ledger {ledger} def
		/Legal {legal} def
		/Statement {statement} def
		/Executive {executive} def
		/A3 {a3} def
		/A4 {a4} def
		/A4Small {a4small} def
		/B4 {b4} def
		/B5 {b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	stopped 
	} def
/desperatepapersize {
	statusdict /setpageparams known
		{
		paperwidth paperheight 0 1 
		statusdict begin
		{setpageparams} stopped pop 
		end
		} if
	} def
/savematrix {
	orgmatrix currentmatrix pop
	} bind def
/restorematrix {
	orgmatrix setmatrix
	} bind def
/dmatrix matrix def
/dpi    72 0 dmatrix defaultmatrix dtransform
    dup mul exch   dup mul add   sqrt def
/freq dpi 18.75 div 8 div round dup 0 eq {pop 1} if 8 mul dpi exch div def
/sangle 1 0 dmatrix defaultmatrix dtransform exch atan def
/DiacriticEncoding [
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /space /exclam /quotedbl
/numbersign /dollar /percent /ampersand /quotesingle /parenleft
/parenright /asterisk /plus /comma /hyphen /period /slash /zero /one
/two /three /four /five /six /seven /eight /nine /colon /semicolon
/less /equal /greater /question /at /A /B /C /D /E /F /G /H /I /J /K
/L /M /N /O /P /Q /R /S /T /U /V /W /X /Y /Z /bracketleft /backslash
/bracketright /asciicircum /underscore /grave /a /b /c /d /e /f /g /h
/i /j /k /l /m /n /o /p /q /r /s /t /u /v /w /x /y /z /braceleft /bar
/braceright /asciitilde /.notdef /Adieresis /Aring /Ccedilla /Eacute
/Ntilde /Odieresis /Udieresis /aacute /agrave /acircumflex /adieresis
/atilde /aring /ccedilla /eacute /egrave /ecircumflex /edieresis
/iacute /igrave /icircumflex /idieresis /ntilde /oacute /ograve
/ocircumflex /odieresis /otilde /uacute /ugrave /ucircumflex
/udieresis /dagger /.notdef /cent /sterling /section /bullet
/paragraph /germandbls /registered /copyright /trademark /acute
/dieresis /.notdef /AE /Oslash /.notdef /.notdef /.notdef /.notdef
/yen /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/ordfeminine /ordmasculine /.notdef /ae /oslash /questiondown
/exclamdown /logicalnot /.notdef /florin /.notdef /.notdef
/guillemotleft /guillemotright /ellipsis /.notdef /Agrave /Atilde
/Otilde /OE /oe /endash /emdash /quotedblleft /quotedblright
/quoteleft /quoteright /.notdef /.notdef /ydieresis /Ydieresis
/fraction /currency /guilsinglleft /guilsinglright /fi /fl /daggerdbl
/periodcentered /quotesinglbase /quotedblbase /perthousand
/Acircumflex /Ecircumflex /Aacute /Edieresis /Egrave /Iacute
/Icircumflex /Idieresis /Igrave /Oacute /Ocircumflex /.notdef /Ograve
/Uacute /Ucircumflex /Ugrave /dotlessi /circumflex /tilde /macron
/breve /dotaccent /ring /cedilla /hungarumlaut /ogonek /caron
] def
/ReEncode { 
	dup 
	length 
	dict begin 
	{
	1 index /FID ne 
		{def} 
		{pop pop} ifelse 
	} forall 
	0 eq {/Encoding DiacriticEncoding def} if 
	currentdict 
	end 
	} bind def
/graymode true def
	/bwidth FMLOCAL
	/bpside FMLOCAL
	/bstring FMLOCAL
	/onbits FMLOCAL
	/offbits FMLOCAL
	/xindex FMLOCAL
	/yindex FMLOCAL
	/x FMLOCAL
	/y FMLOCAL
/setpattern {
	 /bwidth  exch def
	 /bpside  exch def
	 /bstring exch def
	 /onbits 0 def  /offbits 0 def
	 freq sangle landscape {90 add} if 
		{/y exch def
		 /x exch def
		 /xindex x 1 add 2 div bpside mul cvi def
		 /yindex y 1 add 2 div bpside mul cvi def
		 bstring yindex bwidth mul xindex 8 idiv add get
		 1 7 xindex 8 mod sub bitshift and 0 ne
		 {/onbits  onbits  1 add def 1}
		 {/offbits offbits 1 add def 0}
		 ifelse
		}
		setscreen
	 {} settransfer
	 offbits offbits onbits add div FMsetgray
	/graymode false def
	} bind def
/grayness {
	FMsetgray
	graymode not {
		/graymode true def
		orgxfer cvx settransfer
		orgfreq organgle orgproc cvx setscreen
		} if
	} bind def
	/HUE FMLOCAL
	/SAT FMLOCAL
	/BRIGHT FMLOCAL
	/Colors FMLOCAL
FMPrintInColor 
	
	{
	/HUE 0 def
	/SAT 0 def
	/BRIGHT 0 def
	% array of arrays Hue and Sat values for the separations [HUE BRIGHT]
	/Colors   
	[[0    0  ]    % black
	 [0    0  ]    % white
	 [0.00 1.0]    % red
	 [0.37 1.0]    % green
	 [0.60 1.0]    % blue
	 [0.50 1.0]    % cyan
	 [0.83 1.0]    % magenta
	 [0.16 1.0]    % comment / yellow
	 ] def
      
	/BEGINBITMAPCOLOR { 
		BITMAPCOLOR} def
	/BEGINBITMAPCOLORc { 
		BITMAPCOLORc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUECOLOR } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUECOLORc } def
	/K { 
		Colors exch get dup
		0 get /HUE exch store 
		1 get /BRIGHT exch store
		  HUE 0 eq BRIGHT 0 eq and
			{1.0 SAT sub setgray}
			{HUE SAT BRIGHT sethsbcolor} 
		  ifelse
		} def
	/FMsetgray { 
		/SAT exch 1.0 exch sub store 
		  HUE 0 eq BRIGHT 0 eq and
			{1.0 SAT sub setgray}
			{HUE SAT BRIGHT sethsbcolor} 
		  ifelse
		} bind def
	}
	
	{
	/BEGINBITMAPCOLOR { 
		BITMAPGRAY} def
	/BEGINBITMAPCOLORc { 
		BITMAPGRAYc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUEGRAY } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUEGRAYc } def
	/FMsetgray {setgray} bind def
	/K { 
		pop
		} def
	}
ifelse
/normalize {
	transform round exch round exch itransform
	} bind def
/dnormalize {
	dtransform round exch round exch idtransform
	} bind def
/lnormalize { 
	0 dtransform exch cvi 2 idiv 2 mul 1 add exch idtransform pop
	} bind def
/H { 
	lnormalize setlinewidth
	} bind def
/Z {
	setlinecap
	} bind def
	/fillvals FMLOCAL
/X { 
	fillvals exch get
	dup type /stringtype eq
	{8 1 setpattern} 
	{grayness}
	ifelse
	} bind def
/V { 
	gsave eofill grestore
	} bind def
/N { 
	stroke
	} bind def
/M {newpath moveto} bind def
/E {lineto} bind def
/D {curveto} bind def
/O {closepath} bind def
	/n FMLOCAL
/L { 
 	/n exch def
	newpath
	normalize
	moveto 
	2 1 n {pop normalize lineto} for
	} bind def
/Y { 
	L 
	closepath
	} bind def
	/x1 FMLOCAL
	/x2 FMLOCAL
	/y1 FMLOCAL
	/y2 FMLOCAL
	/rad FMLOCAL
/R { 
	/y2 exch def
	/x2 exch def
	/y1 exch def
	/x1 exch def
	x1 y1
	x2 y1
	x2 y2
	x1 y2
	4 Y 
	} bind def
/RR { 
	/rad exch def
	normalize
	/y2 exch def
	/x2 exch def
	normalize
	/y1 exch def
	/x1 exch def
	newpath
	x1 y1 rad add moveto
	x1 y2 x2 y2 rad arcto
	x2 y2 x2 y1 rad arcto
	x2 y1 x1 y1 rad arcto
	x1 y1 x1 y2 rad arcto
	closepath
	16 {pop} repeat
	} bind def
/C { 
	grestore
	gsave
	R 
	clip
	} bind def
	/FMpointsize FMLOCAL
/F { 
	FMfonts exch get
	FMpointsize scalefont
	setfont
	} bind def
/Q { 
	/FMpointsize exch def
	F 
	} bind def
/T { 
	moveto show
	} bind def
/RF { 
	rotate
	0 ne {-1 1 scale} if
	} bind def
/TF { 
	gsave
	moveto 
	RF
	show
	grestore
	} bind def
/P { 
	moveto
	0 32 3 2 roll widthshow
	} bind def
/PF { 
	gsave
	moveto 
	RF
	0 32 3 2 roll widthshow
	grestore
	} bind def
/S { 
	moveto
	0 exch ashow
	} bind def
/SF { 
	gsave
	moveto
	RF
	0 exch ashow
	grestore
	} bind def
/B { 
	moveto
	0 32 4 2 roll 0 exch awidthshow
	} bind def
/BF { 
	gsave
	moveto
	RF
	0 32 4 2 roll 0 exch awidthshow
	grestore
	} bind def
/G { 
	gsave
	newpath
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath fill
	grestore
	} bind def
/A { 
	gsave
	savematrix
	newpath
	2 index 2 div add exch 3 index 2 div sub exch 
	normalize 2 index 2 div sub exch 3 index 2 div add exch 
	translate 
	scale 
	0.0 0.0 1.0 5 3 roll arc 
	restorematrix
	stroke
	grestore
	} bind def
	/x FMLOCAL
	/y FMLOCAL
	/w FMLOCAL
	/h FMLOCAL
	/xx FMLOCAL
	/yy FMLOCAL
	/ww FMLOCAL
	/hh FMLOCAL
	/FMsaveobject FMLOCAL
	/FMoptop FMLOCAL
	/FMdicttop FMLOCAL
/BEGINPRINTCODE { 
	/FMdicttop countdictstack 1 add def 
	/FMoptop count 4 sub def 
	/FMsaveobject save def
	userdict begin 
	/showpage {} def 
	FMNORMALIZEGRAPHICS 
	3 index neg 3 index neg translate
	} bind def
/ENDPRINTCODE {
	count -1 FMoptop {pop pop} for 
	countdictstack -1 FMdicttop {pop end} for 
	FMsaveobject restore 
	} bind def
/gn { 
	0 
	{	46 mul 
		cf read pop 
		32 sub 
		dup 46 lt {exit} if 
		46 sub add 
		} loop
	add 
	} bind def
	/str FMLOCAL
/cfs { 
	/str sl string def 
	0 1 sl 1 sub {str exch val put} for 
	str def 
	} bind def
/ic [ 
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0
	{0 hx} {1 hx} {2 hx} {3 hx} {4 hx} {5 hx} {6 hx} {7 hx} {8 hx} {9 hx}
	{10 hx} {11 hx} {12 hx} {13 hx} {14 hx} {15 hx} {16 hx} {17 hx} {18 hx}
	{19 hx} {gn hx} {0} {1} {2} {3} {4} {5} {6} {7} {8} {9} {10} {11} {12}
	{13} {14} {15} {16} {17} {18} {19} {gn} {0 wh} {1 wh} {2 wh} {3 wh}
	{4 wh} {5 wh} {6 wh} {7 wh} {8 wh} {9 wh} {10 wh} {11 wh} {12 wh}
	{13 wh} {14 wh} {gn wh} {0 bl} {1 bl} {2 bl} {3 bl} {4 bl} {5 bl} {6 bl}
	{7 bl} {8 bl} {9 bl} {10 bl} {11 bl} {12 bl} {13 bl} {14 bl} {gn bl}
	{0 fl} {1 fl} {2 fl} {3 fl} {4 fl} {5 fl} {6 fl} {7 fl} {8 fl} {9 fl}
	{10 fl} {11 fl} {12 fl} {13 fl} {14 fl} {gn fl}
	] def
	/sl FMLOCAL
	/val FMLOCAL
	/ws FMLOCAL
	/im FMLOCAL
	/bs FMLOCAL
	/cs FMLOCAL
	/len FMLOCAL
	/pos FMLOCAL
/ms { 
	/sl exch def 
	/val 255 def 
	/ws cfs 
	/im cfs 
	/val 0 def 
	/bs cfs 
	/cs cfs 
	} bind def
400 ms 
/ip { 
	is 
	0 
	cf cs readline pop 
	{	ic exch get exec 
		add 
		} forall 
	pop 
	
	} bind def
/wh { 
	/len exch def 
	/pos exch def 
	ws 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/bl { 
	/len exch def 
	/pos exch def 
	bs 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/s1 1 string def
/fl { 
	/len exch def 
	/pos exch def 
	/val cf s1 readhexstring pop 0 get def
	pos 1 pos len add 1 sub {im exch val put} for
	pos len 
	} bind def
/hx { 
	3 copy getinterval 
	cf exch readhexstring pop pop 
	} bind def
	/h FMLOCAL
	/w FMLOCAL
	/d FMLOCAL
	/lb FMLOCAL
	/bitmapsave FMLOCAL
	/is FMLOCAL
	/cf FMLOCAL
/wbytes { 
	dup 
	8 eq {pop} {1 eq {7 add 8 idiv} {3 add 4 idiv} ifelse} ifelse
	} bind def
/BEGINBITMAPBWc { 
	1 {} COMMONBITMAPc
	} bind def
/BEGINBITMAPGRAYc { 
	8 {} COMMONBITMAPc
	} bind def
/BEGINBITMAP2BITc { 
	2 {} COMMONBITMAPc
	} bind def
/COMMONBITMAPc { 
	/r exch def
	/d exch def
	gsave
	translate rotate scale /h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	r                    
	/is im 0 lb getinterval def 
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{ip} image 
	bitmapsave restore 
	grestore
	} bind def
/BEGINBITMAPBW { 
	1 {} COMMONBITMAP
	} bind def
/BEGINBITMAPGRAY { 
	8 {} COMMONBITMAP
	} bind def
/BEGINBITMAP2BIT { 
	2 {} COMMONBITMAP
	} bind def
/COMMONBITMAP { 
	/r exch def
	/d exch def
	gsave
	translate rotate scale /h exch def /w exch def
	/bitmapsave save def 
	r                    
	/is w d wbytes string def
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{cf is readhexstring pop} image
	bitmapsave restore 
	grestore
	} bind def
	/proc1 FMLOCAL
	/proc2 FMLOCAL
	/newproc FMLOCAL
/Fmcc {
    /proc2 exch cvlit def
    /proc1 exch cvlit def
    /newproc proc1 length proc2 length add array def
    newproc 0 proc1 putinterval
    newproc proc1 length proc2 putinterval
    newproc cvx
} bind def
/ngrayt 256 array def
/nredt 256 array def
/nbluet 256 array def
/ngreent 256 array def
	/gryt FMLOCAL
	/blut FMLOCAL
	/grnt FMLOCAL
	/redt FMLOCAL
	/indx FMLOCAL
	/cynu FMLOCAL
	/magu FMLOCAL
	/yelu FMLOCAL
	/k FMLOCAL
	/u FMLOCAL
/colorsetup {
	currentcolortransfer
	/gryt exch def
	/blut exch def
	/grnt exch def
	/redt exch def
	0 1 255 {
		/indx exch def
		/cynu 1 red indx get 255 div sub def
		/magu 1 green indx get 255 div sub def
		/yelu 1 blue indx get 255 div sub def
		/k cynu magu min yelu min def
		/u k currentundercolorremoval exec def
		nredt indx 1 0 cynu u sub max sub redt exec put
		ngreent indx 1 0 magu u sub max sub grnt exec put
		nbluet indx 1 0 yelu u sub max sub blut exec put
		ngrayt indx 1 k currentblackgeneration exec sub gryt exec put
	} for
	{255 mul cvi nredt exch get}
	{255 mul cvi ngreent exch get}
	{255 mul cvi nbluet exch get}
	{255 mul cvi ngrayt exch get}
	setcolortransfer
	{pop 0} setundercolorremoval
	{} setblackgeneration
	} bind def
	/tran FMLOCAL
/fakecolorsetup {
	/tran 256 string def
	0 1 255 {/indx exch def 
		tran indx
		red indx get 77 mul
		green indx get 151 mul
		blue indx get 28 mul
		add add 256 idiv put} for
	currenttransfer
	{255 mul cvi tran exch get 255.0 div}
	exch Fmcc settransfer
} bind def
/BITMAPCOLOR { 
	/d 8 def
	gsave
	translate rotate scale /h exch def /w exch def
	/bitmapsave save def 
	colorsetup
	/is w d wbytes string def
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{cf is readhexstring pop} {is} {is} true 3 colorimage 
	bitmapsave restore 
	grestore
	} bind def
/BITMAPCOLORc { 
	/d 8 def
	gsave
	translate rotate scale /h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	colorsetup
	/is im 0 lb getinterval def 
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{ip} {is} {is} true 3 colorimage
	bitmapsave restore 
	grestore
	} bind def
/BITMAPTRUECOLORc { 
        gsave
        translate rotate scale /h exch def /w exch def
        /bitmapsave save def 
        
        /is w string def
        
        ws 0 w getinterval is copy pop 
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        {ip} {gip} {bip} true 3 colorimage
        bitmapsave restore 
        grestore
        } bind def
/BITMAPTRUECOLOR { 
        gsave
        translate rotate scale /h exch def /w exch def
        /bitmapsave save def 
        /is w string def
        /gis w string def
        /bis w string def
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        { cf is readhexstring pop } 
        { cf gis readhexstring pop } 
        { cf bis readhexstring pop } 
        true 3 colorimage 
        bitmapsave restore 
        grestore
        } bind def
/BITMAPTRUEGRAYc { 
        gsave
        translate rotate scale /h exch def /w exch def
        /bitmapsave save def 
        
        /is w string def
        
        ws 0 w getinterval is copy pop 
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        {ip gip bip w gray} image
        bitmapsave restore 
        grestore
        } bind def
/ww FMLOCAL
/r FMLOCAL
/g FMLOCAL
/b FMLOCAL
/i FMLOCAL
/gray { 
        /ww exch def
        /b exch def
        /g exch def
        /r exch def
        0 1 ww 1 sub { /i exch def r i get .299 mul g i get .587 mul
			b i get .114 mul add add r i 3 -1 roll floor cvi put } for
        r
        } bind def
/BITMAPTRUEGRAY { 
        gsave
        translate rotate scale /h exch def /w exch def
        /bitmapsave save def 
        /is w string def
        /gis w string def
        /bis w string def
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        { cf is readhexstring pop 
          cf gis readhexstring pop 
          cf bis readhexstring pop w gray}  image
        bitmapsave restore 
        grestore
        } bind def
/BITMAPGRAY { 
	8 {fakecolorsetup} COMMONBITMAP
	} bind def
/BITMAPGRAYc { 
	8 {fakecolorsetup} COMMONBITMAPc
	} bind def
/ENDBITMAP {
	} bind def
end 
	/ALDsave FMLOCAL
	/ALDmatrix matrix def ALDmatrix currentmatrix pop
/StartALD {
	/ALDsave save def
	 savematrix
	 ALDmatrix setmatrix
	} bind def
/InALD {
	 restorematrix
	} bind def
/DoneALD {
	 ALDsave restore
	} bind def
%%EndProlog
%%BeginSetup
(3.0) FMVERSION
1 1 595.3 841.9 0 1 16 FMDOCUMENT
0 0 /Helvetica FMFONTDEFINE
1 0 /Helvetica-Bold FMFONTDEFINE
2 0 /Times-Roman FMFONTDEFINE
3 0 /Times-Bold FMFONTDEFINE
4 0 /Times-Italic FMFONTDEFINE
5 0 /Courier FMFONTDEFINE
6 0 /Courier-Bold FMFONTDEFINE
7 0 /Courier-Oblique FMFONTDEFINE
32 FMFILLS
0 0 FMFILL
1 .1 FMFILL
2 .3 FMFILL
3 .5 FMFILL
4 .7 FMFILL
5 .9 FMFILL
6 .97 FMFILL
7 1 FMFILL
8 <0f1e3c78f0e1c387> FMFILL
9 <0f87c3e1f0783c1e> FMFILL
10 <cccccccccccccccc> FMFILL
11 <ffff0000ffff0000> FMFILL
12 <8142241818244281> FMFILL
13 <03060c183060c081> FMFILL
14 <8040201008040201> FMFILL
16 1 FMFILL
17 .9 FMFILL
18 .7 FMFILL
19 .5 FMFILL
20 .3 FMFILL
21 .1 FMFILL
22 0.03 FMFILL
23 0 FMFILL
24 <f0e1c3870f1e3c78> FMFILL
25 <f0783c1e0f87c3e1> FMFILL
26 <3333333333333333> FMFILL
27 <0000ffff0000ffff> FMFILL
28 <7ebddbe7e7dbbd7e> FMFILL
29 <fcf9f3e7cf9f3f7e> FMFILL
30 <7fbfdfeff7fbfdfe> FMFILL
%%EndSetup
%%Page: "1" 1
%%BeginPaperSize: A4
%%EndPaperSize
595.3 841.9 0 FMBEGINPAGE
0 34.1 638.12 523.52 748.27 439.36 99.48 75.39 759.92 FMBEGINEPSF
%%BeginDocument: <inline>
%!PS-Adobe-2.0 EPSF-2.0
%%Title: /users/wdi/jgais/doc/draw/esalogo.epsi
%%Creator: IslandDraw for jgais
%%CreationDate: Sun Jul  7 15:59:13 1991
%%Pages: 1
%%BoundingBox: 34.1008 638.121 523.522 748.267
%%EndComments
save

userdict /IslandDrawDict 300 dict dup begin put

%% catch nocurrentpoint error for:
%% pathbbox
    /ncpoint errordict /nocurrentpoint get def
    errordict begin
    /nocurrentpoint {
	dup /pathbbox load eq
	{ pop 0 0 1 1 }
	{ ncpoint }
	ifelse
    } bind def
    end

    /image_raster { %% sw sh dw dh xs ys
	translate scale /sh exch def /sw exch def
	/imagebuf sw 7 add 8 idiv string def
	sw sh 1 [sw 0 0 sh 0 0] { currentfile imagebuf readhexstring pop }
	image
    } bind def
    /m {moveto} bind def
    /l {lineto} bind def
    /c {curveto} bind def
    /n {newpath} bind def
    /cl {closepath} bind def
    /ar { %% sa ea sx sy rot tx ty
	matrix currentmatrix 8 1 roll translate rotate scale
	n 0 0 1 5 3 roll arc setmatrix
    } bind def
    /arn { %% sa ea sx sy rot tx ty
	matrix currentmatrix 8 1 roll translate rotate scale
	n 0 0 1 5 3 roll arcn setmatrix
    } bind def
    /el { %% sx sy rot tx ty
	matrix currentmatrix 6 1 roll translate rotate scale
	n 0 0 1 0 360 arc setmatrix cl
    } bind def
    /bp {setlinejoin setlinewidth setrgbcolor} bind def
    /bpbw {setlinejoin setlinewidth setgray} bind def
    /lw {setlinewidth} bind def
    /lj {setlinejoin} bind def
    /gr {setgray} bind def
%% pattern stuff
    /BPSIDE 32 def	%% pixels per pattern side
    /PATFREQ 3.0 def	%% pattern pixels per mm
    /dp_mat [PATFREQ 0 0 PATFREQ 0 0] def
    /dp_pw BPSIDE def	%% pattern pixel width
    /dp_ph BPSIDE def	%% pattern pixel height
    /dp_w dp_pw PATFREQ div def	%% pattern mm width
    /dp_h dp_ph PATFREQ div def	%% pattern mm height
    /dp_bs 1 def		%% pattern bits per pixel

    /savemat matrix def
    /topmat matrix def
    /patmat matrix def

    /patpath {
	/inv exch def
	topmat setmatrix
	pathbbox	%% get lo - hi indecies
	/hy exch dp_h div floor cvi def
	/hx exch dp_w div floor cvi def
	/ly exch dp_h div floor cvi def
	/lx exch dp_w div floor cvi def
	lx 1 hx {
	    dp_w mul
	    ly 1 hy {
		dp_h mul
		exch dup 3 1 roll exch
		patmat currentmatrix pop
		translate
		dp_pw dp_ph inv
		dp_mat dp_proc imagemask
		patmat setmatrix
	    } for
	    pop
	} for
    } bind def
% setpattern  brush of patterns instead of gray
   /setpattern {
         /blue    exch def
         /green    exch def
         /red    exch def
         /freq    exch def
         /bwidth  exch def
         /bpside  exch def
         /bstring exch def
         /onbits 0 def  /offbits 0 def
         freq 0 {/y exch def
                 /x exch def
                 /xindex x 1 add 2 div bpside mul cvi def
                 /yindex y 1 add 2 div bpside mul cvi def
                 bstring yindex bwidth mul xindex 8 idiv add get not
                 1 7 xindex 8 mod sub bitshift and 0 ne
                 {/onbits  onbits  1 add def 1}
                 {/offbits offbits 1 add def 0}
                 ifelse
                }
                setscreen
         {} settransfer
         systemdict /setcmykcolor known
         { /fact 1 onbits offbits onbits add div sub def
           1 red sub fact mul 1 green sub fact mul 1 blue sub fact mul 0
           setcmykcolor
         }
         { offbits offbits onbits add div setgray
}         ifelse
        } bind def
    /dmatrix matrix def
    /dpi    72 0 dmatrix defaultmatrix dtransform
        dup mul exch   dup mul add   sqrt
    def

    /B {gsave bp stroke grestore} bind def %% brush: gr lw lj
    /Bbw {gsave bpbw stroke grestore} bind def %% brush: gr lw lj
    /F {gsave setrgbcolor eofill grestore} bind def %% fill: gr
    /Fbw {gsave setgray eofill grestore} bind def %% fill: gr
    /PB {gsave setlinejoin setlinewidth setpattern stroke grestore} bind def
    /PF {gsave eoclip patpath grestore} bind def
    /BB { gsave setrgbcolor setlinejoin setlinewidth strokepath
          clip patpath grestore
        } bind def
%! IslandDraw text prolog Version 1.0
%%
/BLACK { 0.0 } bind def
/CP {closepath} bind def
/FI {eofill} bind def
/E {exch} bind def
/FF {findfont} bind def
/GR {grestore} bind def
/GS {gsave} bind def
/MF {makefont} bind def
/NP {newpath} bind def
/RO {rotate} bind def
/ST {stroke} bind def
/SC {scale} bind def
/SF {setfont} bind def
/SG {setgray} bind def
/SLC {setlinecap} bind def
/SLJ {setlinejoin} bind def
/SLW {setlinewidth} bind def
/TR {translate} bind def
/WHITE { 1.0 } bind def
/m {moveto} bind def
/r {rmoveto} bind def
/l {lineto} bind def
/sp {x 0 rmoveto} bind def
/rl {rlineto} bind def
/s {show} bind def
/box { NP m l l l CP } bind def
/pageboundary { NP m l l l CP } bind def
/BS {   % black stroke
GS SLJ SLW BLACK SG ST GR
} bind def
/WS {   % white stroke
GS SLJ SLW WHITE SG ST GR
} bind def
/reencode_small_dict 12 dict def
/ReencodeSmall {
reencode_small_dict begin
/new_codes_and_names E def
/new_font_name E def
/base_font_name E def
/base_font_dict base_font_name FF def
/newfont base_font_dict maxlength dict def
base_font_dict {
E dup /FID ne
{ dup /Encoding eq
{ E dup length array copy newfont 3 1 roll put }
{ E newfont 3 1 roll put }
ifelse
}
{ pop pop }
ifelse
} forall
newfont /FontName new_font_name put
new_codes_and_names aload pop
new_codes_and_names length 2 idiv
{ newfont /Encoding get 3 1 roll put }
repeat
new_font_name newfont definefont pop
end     %reencode_small_dict
} def
/extended_Zapf [
8#223 /a89
8#224 /a90
8#225 /a93
8#226 /a94
8#227 /a91
8#230 /a92
8#231 /a205
8#232 /a85
8#233 /a206
8#234 /a86
8#235 /a87
8#236 /a88
8#237 /a95
8#240 /a96
] def
/extended_Standard [
29 /thorn
30 /yacute
31 /divide
128 /Acircumflex
129 /Adieresis
130 /Agrave
131 /Aring
132 /Atilde
133 /Ccedilla
134 /Eacute
135 /Ecircumflex
136 /Edieresis
137 /Egrave
138 /Iacute
139 /Icircumflex
140 /Idieresis
141 /Igrave
142 /Ntilde
143 /Oacute
144 /Ocircumflex
145 /Odieresis
146 /Ograve
147 /Otilde
148 /Scaron
149 /Uacute
150 /Ucircumflex
151 /Udieresis
152 /Ugrave
153 /Ydieresis
154 /Zcaron
155 /aacute
156 /acircumflex
157 /adieresis
158 /agrave
159 /aring
160 /atilde
161 /exclamdown
162 /cent
163 /sterling
164 /fraction
165 /yen
166 /florin
167 /section
168 /currency
169 /quotesingle
170 /quotedblleft
171 /guillemotleft
172 /guilsinglleft
173 /guilsinglright
174 /fi
175 /fl
176 /plusminus
177 /endash
178 /dagger
179 /daggerdbl
180 /periodcentered
181 /twosuperior
182 /paragraph
183 /bullet
184 /quotesinglebase
185 /quotedblbase
186 /quotedblright
187 /guillemotright
188 /ellipsis
189 /perthousand
190 /threesuperior
191 /questiondown
192 /mu
193 /grave
194 /acute
195 /circumflex
196 /tilde
197 /macron
198 /breve
199 /dotaccent
200 /dieresis
201 /onesuperior
202 /ring
203 /cedilla
204 /onequarter
205 /hungarumlaut
206 /ogonek
207 /caron
208 /emdash
209 /ccedilla
210 /copyright
211 /eacute
212 /ecircumflex
213 /edieresis
214 /egrave
215 /iacute
216 /icircumflex
217 /idieresis
218 /igrave
219 /logicalnot
220 /minus
221 /ntilde
222 /oacute
223 /ocircumflex
224 /odieresis
225 /AE
226 /onehalf
227 /ordfeminine
228 /ograve
229 /otilde
230 /registered
231 /scaron
232 /Lslash
233 /Oslash
234 /OE
235 /ordmasculine
236 /trademark
237 /uacute
238 /ucircumflex
239 /udieresis
240 /ugrave
241 /ae
242 /ydieresis
243 /zcaron
244 /Aacute
245 /dotlessi
246 /threequarters
247 /Eth
248 /lslash
249 /oslash
250 /oe
251 /germandbls
252 /multiply
253 /Yacute
254 /Thorn
255 /eth
] def
/extended_Symbol [
] def
/extend_font {  % stack: fontname newfontname
E dup (ZapfDingbats) eq
{ cvn E cvn extended_Zapf ReencodeSmall }
{ dup (Symbol) eq
{ cvn E cvn extended_Symbol ReencodeSmall }
{ cvn E cvn extended_Standard ReencodeSmall }
ifelse
}
ifelse
} bind def
/getfont {
/f E def f cvn where
% { begin f cvx cvn exec SF end }
{ begin f cvn load exec SF end }
% { f 0 f length 8 sub getinterval (LocalFont) extend_font
%/LocalFont FF
{ f 0 f length 8 sub getinterval dup
dup length 1 add string /localfont exch def
localfont exch 0 exch putinterval
localfont dup length 1 sub (X) putinterval
localfont extend_font
localfont FF
/xsz f f length 4 sub 4 getinterval cvi def
/ysz f f length 8 sub 4 getinterval cvi def
[ xsz 0 0 ysz neg 0 0 ] MF dup f cvn E def
SF
}
ifelse
} bind def
/ul { % space drop thickness
GS currentpoint currentlinewidth 
currentpoint NP m 6 -3 roll 
SLW 0 E r
0 rl ST SLW m
GR 
} bind def
/ss { currentpoint pop E m } bind def
/image_raster { % sw sh dw dh xs ys
TR SC /sh E def /sw E def
/imagebuf sw 7 add 8 idiv string def
sw sh 1 [sw 0 0 sh 0 0] { currentfile imagebuf readhexstring pop }
image
} bind def
/image_color_raster { % sw sh sd dw dh xs ys
systemdict /colorimage known not {
/colorimage /colimg load def
} if
TR SC /sd E def /sh E def /sw E def
/imagebuf sw 3 mul sd mul 7 add 8 idiv string def
sw sh sd [sw 0 0 sh 0 0] { currentfile imagebuf readhexstring pop }
false 3 colorimage
} bind def
/nx { /x E def } bind def
0. nx
%%EndFixedProlog
%%EndProlog

%%Page: 1 1
gsave
2.83465 -2.83465 scale 0 -279.4 translate
topmat currentmatrix pop
% Group
gsave
n 34.925 42.862 m 34.925 37.602 30.661 33.337 25.4 33.337 c
20.139 33.337 15.875 37.602 15.875 42.862 c
15.875 48.123 20.139 52.387 25.4 52.387 c
30.661 52.387 34.925 48.123 34.925 42.862 c
eoclip
n 31.793 34.857 m 31.793 34.672 31.643 34.522 31.459 34.522 c
31.273 34.522 31.124 34.672 31.124 34.857 c
31.124 35.041 31.273 35.191 31.459 35.191 c
31.643 35.191 31.793 35.041 31.793 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 32.308 34.857 m 32.308 34.388 31.928 34.007 31.459 34.007 c
30.989 34.007 30.609 34.388 30.609 34.857 c
30.609 35.326 30.989 35.706 31.459 35.706 c
31.928 35.706 32.308 35.326 32.308 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 32.823 34.857 m 32.823 34.103 32.212 33.492 31.459 33.492 c
30.705 33.492 30.094 34.103 30.094 34.857 c
30.094 35.61 30.705 36.221 31.459 36.221 c
32.212 36.221 32.823 35.61 32.823 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 33.338 34.857 m 33.338 33.819 32.497 32.977 31.459 32.977 c
30.421 32.977 29.579 33.819 29.579 34.857 c
29.579 35.894 30.421 36.736 31.459 36.736 c
32.497 36.736 33.338 35.894 33.338 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 33.852 34.857 m 33.852 33.534 32.781 32.462 31.459 32.462 c
30.137 32.462 29.064 33.534 29.064 34.857 c
29.064 36.179 30.137 37.251 31.459 37.251 c
32.781 37.251 33.852 36.179 33.852 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 34.367 34.857 m 34.367 33.25 33.065 31.947 31.459 31.947 c
29.852 31.947 28.549 33.25 28.549 34.857 c
28.549 36.463 29.852 37.766 31.459 37.766 c
33.065 37.766 34.367 36.463 34.367 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 34.882 34.857 m 34.882 32.966 33.35 31.433 31.459 31.433 c
29.568 31.433 28.034 32.966 28.034 34.857 c
28.034 36.748 29.568 38.28 31.459 38.28 c
33.35 38.28 34.882 36.748 34.882 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 35.397 34.857 m 35.397 32.681 33.634 30.918 31.459 30.918 c
29.283 30.918 27.52 32.681 27.52 34.857 c
27.52 37.032 29.283 38.795 31.459 38.795 c
33.634 38.795 35.397 37.032 35.397 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 35.912 34.857 m 35.912 32.397 33.919 30.403 31.459 30.403 c
28.999 30.403 27.005 32.397 27.005 34.857 c
27.005 37.316 28.999 39.31 31.459 39.31 c
33.919 39.31 35.912 37.316 35.912 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 36.427 34.857 m 36.427 32.112 34.203 29.888 31.459 29.888 c
28.715 29.888 26.49 32.112 26.49 34.857 c
26.49 37.601 28.715 39.825 31.459 39.825 c
34.203 39.825 36.427 37.601 36.427 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 36.942 34.857 m 36.942 31.828 34.486 29.373 31.459 29.373 c
28.43 29.373 25.975 31.828 25.975 34.857 c
25.975 37.885 28.43 40.34 31.459 40.34 c
34.486 40.34 36.942 37.885 36.942 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 37.456 34.857 m 37.456 31.544 34.771 28.858 31.459 28.858 c
28.146 28.858 25.46 31.544 25.46 34.857 c
25.46 38.17 28.146 40.855 31.459 40.855 c
34.771 40.855 37.456 38.17 37.456 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 37.971 34.857 m 37.971 31.259 35.055 28.343 31.459 28.343 c
27.861 28.343 24.945 31.259 24.945 34.857 c
24.945 38.454 27.861 41.37 31.459 41.37 c
35.055 41.37 37.971 38.454 37.971 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 38.486 34.857 m 38.486 30.975 35.34 27.829 31.459 27.829 c
27.577 27.829 24.43 30.975 24.43 34.857 c
24.43 38.738 27.577 41.884 31.459 41.884 c
35.34 41.884 38.486 38.738 38.486 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 39.001 34.857 m 39.001 30.691 35.624 27.314 31.459 27.314 c
27.292 27.314 23.915 30.691 23.915 34.857 c
23.915 39.022 27.292 42.399 31.459 42.399 c
35.624 42.399 39.001 39.022 39.001 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 39.516 34.857 m 39.516 30.407 35.909 26.799 31.459 26.799 c
27.008 26.799 23.401 30.407 23.401 34.857 c
23.401 39.306 27.008 42.914 31.459 42.914 c
35.909 42.914 39.516 39.306 39.516 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 40.031 34.857 m 40.031 30.122 36.193 26.284 31.459 26.284 c
26.724 26.284 22.886 30.122 22.886 34.857 c
22.886 39.591 26.724 43.429 31.459 43.429 c
36.193 43.429 40.031 39.591 40.031 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 40.546 34.857 m 40.546 29.838 36.477 25.769 31.459 25.769 c
26.44 25.769 22.371 29.838 22.371 34.857 c
22.371 39.875 26.44 43.944 31.459 43.944 c
36.477 43.944 40.546 39.875 40.546 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 41.061 34.857 m 41.061 29.554 36.762 25.254 31.459 25.254 c
26.156 25.254 21.856 29.554 21.856 34.857 c
21.856 40.16 26.156 44.459 31.459 44.459 c
36.762 44.459 41.061 40.16 41.061 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 41.575 34.857 m 41.575 29.269 37.046 24.739 31.459 24.739 c
25.871 24.739 21.341 29.269 21.341 34.857 c
21.341 40.444 25.871 44.974 31.459 44.974 c
37.046 44.974 41.575 40.444 41.575 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 42.09 34.857 m 42.09 28.985 37.331 24.224 31.459 24.224 c
25.587 24.224 20.826 28.985 20.826 34.857 c
20.826 40.728 25.587 45.488 31.459 45.488 c
37.331 45.488 42.09 40.728 42.09 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 42.605 34.857 m 42.605 28.7 37.615 23.71 31.459 23.71 c
25.303 23.71 20.311 28.7 20.311 34.857 c
20.311 41.013 25.303 46.003 31.459 46.003 c
37.615 46.003 42.605 41.013 42.605 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 43.12 34.857 m 43.12 28.416 37.899 23.195 31.459 23.195 c
25.018 23.195 19.797 28.416 19.797 34.857 c
19.797 41.297 25.018 46.518 31.459 46.518 c
37.899 46.518 43.12 41.297 43.12 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 43.635 34.857 m 43.635 28.132 38.184 22.68 31.459 22.68 c
24.734 22.68 19.282 28.132 19.282 34.857 c
19.282 41.582 24.734 47.033 31.459 47.033 c
38.184 47.033 43.635 41.582 43.635 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 44.15 34.857 m 44.15 27.847 38.468 22.165 31.459 22.165 c
24.449 22.165 18.767 27.847 18.767 34.857 c
18.767 41.866 24.449 47.548 31.459 47.548 c
38.468 47.548 44.15 41.866 44.15 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 44.665 34.857 m 44.665 27.563 38.753 21.65 31.459 21.65 c
24.165 21.65 18.252 27.563 18.252 34.857 c
18.252 42.15 24.165 48.063 31.459 48.063 c
38.753 48.063 44.665 42.15 44.665 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 45.179 34.857 m 45.179 27.278 39.036 21.135 31.459 21.135 c
23.88 21.135 17.737 27.278 17.737 34.857 c
17.737 42.435 23.88 48.578 31.459 48.578 c
39.036 48.578 45.179 42.435 45.179 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 45.694 34.857 m 45.694 26.994 39.321 20.62 31.459 20.62 c
23.596 20.62 17.222 26.994 17.222 34.857 c
17.222 42.719 23.596 49.093 31.459 49.093 c
39.321 49.093 45.694 42.719 45.694 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 46.209 34.857 m 46.209 26.709 39.605 20.106 31.459 20.106 c
23.312 20.106 16.707 26.709 16.707 34.857 c
16.707 43.004 23.312 49.607 31.459 49.607 c
39.605 49.607 46.209 43.004 46.209 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 46.724 34.857 m 46.724 26.425 39.889 19.591 31.459 19.591 c
23.027 19.591 16.192 26.425 16.192 34.857 c
16.192 43.288 23.027 50.122 31.459 50.122 c
39.889 50.122 46.724 43.288 46.724 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 47.239 34.857 m 47.239 26.141 40.174 19.076 31.459 19.076 c
22.743 19.076 15.678 26.141 15.678 34.857 c
15.678 43.572 22.743 50.637 31.459 50.637 c
40.174 50.637 47.239 43.572 47.239 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 47.754 34.857 m 47.754 25.857 40.458 18.561 31.459 18.561 c
22.458 18.561 15.163 25.857 15.163 34.857 c
15.163 43.856 22.458 51.152 31.459 51.152 c
40.458 51.152 47.754 43.856 47.754 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 48.269 34.857 m 48.269 25.573 40.743 18.046 31.459 18.046 c
22.174 18.046 14.648 25.573 14.648 34.857 c
14.648 44.14 22.174 51.667 31.459 51.667 c
40.743 51.667 48.269 44.14 48.269 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 48.784 34.857 m 48.784 25.288 41.027 17.531 31.459 17.531 c
21.89 17.531 14.133 25.288 14.133 34.857 c
14.133 44.425 21.89 52.182 31.459 52.182 c
41.027 52.182 48.784 44.425 48.784 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 49.298 34.857 m 49.298 25.004 41.311 17.016 31.459 17.016 c
21.606 17.016 13.618 25.004 13.618 34.857 c
13.618 44.709 21.606 52.697 31.459 52.697 c
41.311 52.697 49.298 44.709 49.298 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 49.813 34.857 m 49.813 24.72 41.596 16.502 31.459 16.502 c
21.322 16.502 13.103 24.72 13.103 34.857 c
13.103 44.994 21.322 53.211 31.459 53.211 c
41.596 53.211 49.813 44.994 49.813 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 50.328 34.857 m 50.328 24.435 41.88 15.987 31.459 15.987 c
21.037 15.987 12.588 24.435 12.588 34.857 c
12.588 45.278 21.037 53.726 31.459 53.726 c
41.88 53.726 50.328 45.278 50.328 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 50.843 34.857 m 50.843 24.151 42.165 15.472 31.459 15.472 c
20.753 15.472 12.074 24.151 12.074 34.857 c
12.074 45.562 20.753 54.241 31.459 54.241 c
42.165 54.241 50.843 45.562 50.843 34.857 c
gsave
0 0 0 0.088 0 B
grestore
n 21.989 42.862 m 21.989 42.116 21.384 41.511 20.637 41.511 c
19.892 41.511 19.286 42.116 19.286 42.862 c
19.286 43.609 19.892 44.214 20.637 44.214 c
21.384 44.214 21.989 43.609 21.989 42.862 c
1 1 1 F
grestore
n savemat currentmatrix pop [1 0 0 1 38.1 50.8] concat
25.4 1440 div 1.000000 mul dup scale 0 0 m

0 0 m 0 ss (Helvetica-Bold05600560) getfont () s
0.00 0.00 0.00 setrgbcolor  (estec) s
savemat setmatrix
n savemat currentmatrix pop [1.013 0 0 1 37.769 42.863] concat
25.4 1440 div 1.000000 mul dup scale 0 0 m

0 0 m 0 ss (Helvetica-Bold08600860) getfont () s
0.00 0.00 0.00 setrgbcolor  (esa) s
savemat setmatrix
n savemat currentmatrix pop [1 0 0 1 115.887 44.45] concat
25.4 1440 div 1.000000 mul dup scale 0 0 m

0 0 m 0 ss (Helvetica-Bold03200320) getfont () s
0.00 0.00 0.00 setrgbcolor  (european space research) s
0 0 m 375 ss (Helvetica-Bold03200320) getfont (and technology centre) s
savemat setmatrix
n 28.262 42.006 m
34.776 42.006 l
34.776 43.952 l
28.262 43.952 l
cl
1 1 1 F
gsave
1 1 1 0 0 B
grestore
n 34.797 43.95 m 34.797 43.95 34.92 43.36 34.882 42.659 c
34.857 42.196 34.757 41.692 34.588 41.265 c
34.419 40.837 34.218 40.421 33.906 40.009 c
33.578 39.579 33.104 39.117 32.642 38.817 c
32.18 38.517 31.691 38.282 31.153 38.161 c
30.615 38.041 30.054 37.953 29.471 38.026 c
28.57 38.138 28.284 38.248 27.817 38.463 c
27.428 38.643 27.115 38.819 26.536 39.33 c
26.173 39.651 25.85 40.085 25.595 40.502 c
25.34 40.919 25.168 41.43 25.049 41.93 c
24.93 42.43 24.918 43.019 24.968 43.521 c
25.017 44.018 25.086 44.382 25.253 44.906 c
25.421 45.433 25.823 46.217 26.141 46.617 c
26.486 47.052 26.921 47.481 26.921 47.481 c
26.921 47.481 27.566 48.045 28.197 48.371 c
28.663 48.613 29.112 48.774 29.666 48.909 c
30.25 49.051 30.944 49.087 31.554 49.039 c
32.219 48.988 32.78 48.813 33.296 48.617 c
33.812 48.422 34.271 48.155 34.649 47.867 c
35.027 47.579 35.238 47.386 35.607 46.963 c
35.91 46.615 36.286 46.025 36.286 46.025 c
35.157 42.969 l
35.157 42.969 35.173 43.693 34.923 44.385 c
34.77 44.81 34.526 45.221 34.243 45.581 c
33.961 45.941 33.634 46.227 33.248 46.477 c
32.863 46.726 32.429 46.918 31.92 47.029 c
31.412 47.139 30.932 47.17 30.245 47.054 c
29.735 46.968 29.183 46.716 28.939 46.565 c
28.505 46.297 28.325 46.173 27.919 45.734 c
27.405 45.178 27.12 44.49 27.006 43.99 c
26.893 43.491 26.834 42.895 26.912 42.454 c
26.991 42.013 27.081 41.692 27.35 41.344 c
27.618 40.995 28.021 40.543 28.427 40.323 c
28.834 40.102 29.448 39.962 29.875 39.934 c
30.303 39.907 30.885 40.086 31.261 40.255 c
31.636 40.424 31.855 40.641 32.093 40.862 c
32.331 41.083 32.473 41.357 32.584 41.53 c
32.694 41.702 32.749 41.839 32.822 42.073 c
32.894 42.308 32.969 42.936 32.969 42.936 c
34.797 43.95 l
cl 1 1 1 F
gsave
1 1 1 0 0 B
grestore
userdict /#copies 1 put
grestore

%%Trailer
end
restore


%%EndDocument
FMENDEPSF
85.04 39.7 509.08 77.78 R
7 X
0 K
V
0 8 Q
0 X
(Spacecraft Control and Data Systems Division \050WS\051) 204.86 72.45 T
(Keplerlaan 1 - Noordwijk - The Netherlands) 220.41 62.45 T
(Mail address: Postbus 299 - 2200 AG Noordwijk - The Netherlands) 178.85 52.45 T
(Tel: +31-71-565 4722 - Telex: 39098 - E-mail: sandi@ws.estec.esa.nl - Fax: +31-71-565 4295) 131.01 42.45 T
216.41 759.03 535.41 842.9 R
7 X
V
0.5 H
0 Z
N
352.9 756.35 510.24 805.05 R
V
1 14 Q
0 X
-0.66 (european space agency) 352.9 795.72 P
0 F
-0.66 (european space research) 352.9 779.72 P
(and technology centre) 352.9 763.72 T
85.04 754.03 510.23 754.03 2 L
7 X
V
0.9 H
2 Z
0 X
N
0 12 Q
(WSM/SH/010) 396.85 726.18 T
(Issue 1) 396.85 712.18 T
(February 1996) 396.85 698.18 T
85.04 90.72 510.24 104.89 R
7 X
V
0 9 Q
0 X
(Prepared by S. Habinc) 252.43 98.89 T
1 24 Q
(VHDL Models for) 201.02 431.17 T
( Board-level Simulation) 164.34 401.17 T
FMENDPAGE
%%EndPage: "1" 2
%%Page: "2" 2
595.3 841.9 0 FMBEGINPAGE
2 12 Q
0 X
0 K
(Page intentionally left blank) 229.85 418.97 T
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
N
85.04 773.87 510.24 785.21 R
7 X
V
0 F
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(2) 294.3 777.21 T
(european space agency) 382.23 777.21 T
0 9 Q
(Copyright \251 1995 European Space Agency. All rights reserved.) 85.04 88.97 T
0.94 (This document may be used and distributed without restrictions provided that this copyright statement is) 85.04 77.97 P
(retained and that any derivative work acknowledges the origin of the information.) 85.04 66.97 T
FMENDPAGE
%%EndPage: "2" 3
%%Page: "3" 3
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(3) 294.3 777.21 T
(european space agency) 382.23 777.21 T
3 F
(T) 85.04 734.69 T
(able of contents) 91.94 734.69 T
2 F
(1) 85.04 707.69 T
(INTRODUCTION) 127.56 707.69 T
(..........................................................................................) 218.88 707.69 T
(5) 501.4 707.69 T
(1.1) 85.04 693.69 T
(Purpose and scope) 127.56 693.69 T
(..........................................................................................) 218.88 693.69 T
(5) 501.4 693.69 T
(1.2) 85.04 679.69 T
(Document organisation) 127.56 679.69 T
(...................................................................................) 239.87 679.69 T
(5) 501.4 679.69 T
(1.3) 85.04 665.69 T
(References) 127.56 665.69 T
(......................................................................................................) 182.9 665.69 T
(6) 501.4 665.69 T
(1.4) 85.04 651.69 T
(Conventions) 127.56 651.69 T
(....................................................................................................) 188.9 651.69 T
(6) 501.4 651.69 T
(2) 85.04 625.69 T
(BOARD-LEVEL SIMULATION) 127.56 625.69 T
(..................................................................) 290.84 625.69 T
(7) 501.4 625.69 T
(2.1) 85.04 611.69 T
(Definition of board-level simulation) 127.56 611.69 T
(..............................................................) 302.83 611.69 T
(7) 501.4 611.69 T
(2.2) 85.04 597.69 T
(Benefits of board-level simulation) 127.56 597.69 T
(.................................................................) 293.84 597.69 T
(8) 501.4 597.69 T
(2.3) 85.04 583.69 T
(Board-level simulation using VHDL) 127.56 583.69 T
(.............................................................) 305.83 583.69 T
(9) 501.4 583.69 T
(3) 85.04 557.69 T
(MODELS FOR BOARD-LEVEL SIMULATION) 127.56 557.69 T
(........................................) 368.8 557.69 T
(10) 495.41 557.69 T
(3.1) 85.04 543.69 T
(Hierarchy) 127.56 543.69 T
(........................................................................................................) 176.9 543.69 T
(11) 495.41 543.69 T
(3.2) 85.04 529.69 T
(Functional modelling) 127.56 529.69 T
(......................................................................................) 230.87 529.69 T
(13) 495.41 529.69 T
(3.2.1) 85.04 515.69 T
(Modelling for functional accuracy) 127.56 515.69 T
(.................................................................) 293.84 515.69 T
(13) 495.41 515.69 T
(3.2.2) 85.04 501.69 T
(Modelling for simulation performance) 127.56 501.69 T
(...........................................................) 311.83 501.69 T
(14) 495.41 501.69 T
(3.2.3) 85.04 487.69 T
(Evaluation of simulation performance) 127.56 487.69 T
(...........................................................) 311.83 487.69 T
(21) 495.41 487.69 T
(3.2.4) 85.04 473.69 T
(Outline of entity and architecture declarations for functional cores) 127.56 473.69 T
(..............) 446.76 473.69 T
(22) 495.41 473.69 T
(3.3) 85.04 459.69 T
(Interface modelling) 127.56 459.69 T
(.........................................................................................) 221.88 459.69 T
(24) 495.41 459.69 T
(3.3.1) 85.04 445.69 T
(Timing modelling) 127.56 445.69 T
(...........................................................................................) 215.88 445.69 T
(24) 495.41 445.69 T
(3.3.2) 85.04 431.69 T
(Management of unknown input values) 127.56 431.69 T
(..........................................................) 314.83 431.69 T
(36) 495.41 431.69 T
(3.3.3) 85.04 417.69 T
(Reporting model messages) 127.56 417.69 T
(.............................................................................) 257.86 417.69 T
(39) 495.41 417.69 T
(3.3.4) 85.04 403.69 T
(Outline of entity and architecture declarations for models) 127.56 403.69 T
(............................) 404.78 403.69 T
(39) 495.41 403.69 T
(4) 85.04 377.69 T
(VERIFICATION OF MODELS FOR BOARD-LEVEL SIMULATION) 127.56 377.69 T
(.....) 473.74 377.69 T
(42) 495.41 377.69 T
(4.1) 85.04 363.69 T
(Test bench) 127.56 363.69 T
(.......................................................................................................) 179.9 363.69 T
(43) 495.41 363.69 T
(4.2) 85.04 349.69 T
(Test object) 127.56 349.69 T
(......................................................................................................) 182.9 349.69 T
(45) 495.41 349.69 T
(4.3) 85.04 335.69 T
(Test generator and result checker) 127.56 335.69 T
(...................................................................) 287.84 335.69 T
(46) 495.41 335.69 T
(4.3.1) 85.04 321.69 T
(Verification of functionality) 127.56 321.69 T
(...........................................................................) 263.86 321.69 T
(48) 495.41 321.69 T
(4.3.2) 85.04 307.69 T
(Verification of interfaces) 127.56 307.69 T
(................................................................................) 248.86 307.69 T
(51) 495.41 307.69 T
(4.3.3) 85.04 293.69 T
(Verification result compression) 127.56 293.69 T
(......................................................................) 278.85 293.69 T
(52) 495.41 293.69 T
(4.4) 85.04 279.69 T
(Evaluation of verification coverage) 127.56 279.69 T
(...............................................................) 299.83 279.69 T
(54) 495.41 279.69 T
(5) 85.04 253.69 T
(MODELLING AND SIMULATING BOARD DESIGNS) 127.56 253.69 T
(............................) 404.78 253.69 T
(55) 495.41 253.69 T
(5.1) 85.04 239.69 T
(Board designs in VHDL) 127.56 239.69 T
(.................................................................................) 245.87 239.69 T
(55) 495.41 239.69 T
(5.2) 85.04 225.69 T
(Verification of board designs) 127.56 225.69 T
(.........................................................................) 269.85 225.69 T
(60) 495.41 225.69 T
(6) 85.04 199.69 T
(DESIGN DOCUMENTATION) 127.56 199.69 T
(.....................................................................) 281.85 199.69 T
(62) 495.41 199.69 T
(6.1) 85.04 185.69 T
(User\325s Manual) 127.56 185.69 T
(................................................................................................) 200.89 185.69 T
(62) 495.41 185.69 T
(6.2) 85.04 171.69 T
(Supplement) 127.56 171.69 T
(.....................................................................................................) 185.9 171.69 T
(63) 495.41 171.69 T
(APPENDIX A:) 85.04 145.69 T
(OUTLINE OF USER\325S MANUAL) 170.08 145.69 T
(.................................................) 341.81 145.69 T
(64) 495.41 145.69 T
(APPENDIX B:) 85.04 119.69 T
(MULTIPLE-INPUT) 170.08 119.69 T
(SIGNATURE) 271.67 119.69 T
(REGISTER) 342.63 119.69 T
(.............................) 401.78 119.69 T
(65) 495.41 119.69 T
(APPENDIX C:) 85.04 93.69 T
(TIMING PARAMETER TYPES) 170.08 93.69 T
(.....................................................) 329.82 93.69 T
(69) 495.41 93.69 T
(APPENDIX D:) 85.04 67.69 T
(ABBREVIATIONS) 170.08 67.69 T
(..........................................................................) 266.85 67.69 T
(70) 495.41 67.69 T
FMENDPAGE
%%EndPage: "3" 4
%%Page: "4" 4
595.3 841.9 0 FMBEGINPAGE
2 12 Q
0 X
0 K
(Page intentionally left blank) 229.85 418.97 T
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
N
85.04 773.87 510.24 785.21 R
7 X
V
0 F
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(4) 294.3 777.21 T
(european space agency) 382.23 777.21 T
FMENDPAGE
%%EndPage: "4" 5
%%Page: "5" 5
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(5) 294.3 777.21 T
(european space agency) 382.23 777.21 T
3 F
(1) 85.04 734.69 T
(INTRODUCTION) 127.56 734.69 T
(1.1) 85.04 694.69 T
(Purpose and scope) 127.56 694.69 T
2 F
0.15 (This document provides recommendations for development and usage of VHDL models) 85.04 668.69 P
0.48 (intended for board-level simulation. This document is intended to be read together with) 85.04 654.69 P
-0.22 (the VHDL Modelling Guidelines, RD1. It could be used in ESA developments of models) 85.04 640.69 P
(for board-level simulation and for simulation of board designs comprising such models.) 85.04 626.69 T
2.01 (The information herein is not to be considered as requirements, although sometimes) 85.04 598.69 P
(expressed as such, but merely as useful hints and recommendations.) 85.04 584.69 T
0.68 (The purpose of these recommendations is to de\336ne modelling criteria that will produce) 85.04 556.69 P
2.35 (models for board-level simulation that are highly accurate in both functionality and) 85.04 542.69 P
4.2 (timing, and that will provide suf) 85.04 528.69 P
4.2 (\336cient simulation performance to facilitate long) 260.4 528.69 P
1.47 (simulation runs. The document also provides suf) 85.04 514.69 P
1.47 (\336cient information to allow someone) 327.14 514.69 P
0.1 (with little VHDL knowledge to perform a simulation of a board design using models for) 85.04 500.69 P
(board-level simulation.) 85.04 486.69 T
0.12 (Parts of the document, such as the discussion on model veri\336cation, can also be used for) 85.04 458.69 P
2.01 (ASIC developments. Requirements on models for board-level simulation and VHDL) 85.04 444.69 P
0.07 (models used for synthesis are dissimilar and therefore are no synthesis aspects discussed) 85.04 430.69 P
0.37 (in this document. The document does not address distribution of models for board-level) 85.04 416.69 P
0.54 (simulation nor the protection of design information, issues which are discussed in \322The) 85.04 402.69 P
(Usage of VHDL in the European Space Agency\323, RD6.) 85.04 388.69 T
-0.34 (This document is not intended to be a guide to the VHDL language itself. On the contrary) 85.04 360.69 P
1.29 (is the reader expected to have previous VHDL knowledge before developing a model) 85.04 346.69 P
(intended for board-level simulation.) 85.04 332.69 T
3 F
(1.2) 85.04 290.69 T
(Document organisation) 127.56 290.69 T
2 F
1.32 (This document is divided in \336ve major parts, the \336rst one covering the de\336nition and) 85.04 264.69 P
1.98 (bene\336ts of board-level simulation, followed by guidelines for developing models for) 85.04 250.69 P
2.29 (board-level simulation. The third part covers the veri\336cation of these model, and is) 85.04 236.69 P
1.57 (followed by a description on how to model and verify a board design. The \336nal part) 85.04 222.69 P
(speci\336es requirements on model documentation.) 85.04 208.69 T
3.79 (For each requirement or suggestion stated in the document there is normally an) 85.04 180.69 P
-0.49 (accompanying explanation and often a code example or a \336gure. All code examples in the) 85.04 166.69 P
0.62 (document have been taken from a complete model for board-level simulation, although) 85.04 152.69 P
0.52 (the VHDL code may sometimes have been reduced to highlight the essential parts. The) 85.04 138.69 P
0.06 (code examples are therefore not always possible to be analysed by a VHDL simulator as) 85.04 124.69 P
0.22 (presented. A complete model is not included in the document due to the prohibitive size) 85.04 110.69 P
(of the source code, but is made available via) 85.04 96.69 T
4 F
(ftp) 300.87 96.69 T
2 F
( as described in section) 313.54 96.69 T
(1.3.) 427.79 96.69 T
FMENDPAGE
%%EndPage: "5" 6
%%Page: "6" 6
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(6) 294.3 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(1.3) 85.04 737.52 T
(Refer) 127.56 737.52 T
(ences) 155.97 737.52 T
2 F
(This document is available from ESA in the PostScript format via) 85.04 711.52 T
4 F
(ftp) 403.85 711.52 T
2 F
( at URL) 416.51 711.52 T
2 11 Q
(ftp://ftp.estec.esa.nl/pub/vhdl/doc/BoardLevel.ps) 85.04 697.52 T
2 12 Q
(.) 299.87 697.52 T
2.64 (Additional information on board-level simulation, including a complete example, is) 85.04 669.52 P
(available at URL) 85.04 655.52 T
2 11 Q
(http://www) 169.98 655.52 T
(.estec.esa.nl/wsmwww/vhdl/boardlevel.html) 219.32 655.52 T
2 12 Q
(.) 414.61 655.52 T
(The following documents are being referenced:) 85.04 627.52 T
(RD1) 85.04 599.52 T
3 F
(VHDL Modelling Guidelines) 127.56 599.52 T
2 F
(,) 274.84 599.52 T
(P) 127.56 585.52 T
(. Sinander) 132.9 585.52 T
(, ESA ASIC/001, European Space Agency) 181.05 585.52 T
(, The Netherlands, 1994,) 384.46 585.52 T
(URL) 127.56 571.52 T
2 11 Q
(ftp://ftp.estec.esa.nl/pub/vhdl/doc/ModelGuide.ps) 154.54 571.52 T
2 12 Q
(RD2) 85.04 557.52 T
3 F
(IEEE Standard VHDL Language Refer) 127.56 557.52 T
(ence Manual) 329.91 557.52 T
2 F
(,) 395.54 557.52 T
(IEEE Std 1076-1993, IEEE, New Y) 127.56 543.52 T
(ork, USA, 1994) 298.57 543.52 T
(RD3) 85.04 529.52 T
3 F
-0.45 (IEEE Standard Multivalue Logic System for VHDL Model Inter) 127.56 529.52 P
-0.45 (operability) 454.26 529.52 P
(\050Std_logic_1) 127.56 515.52 T
(164\051) 190.2 515.52 T
2 F
(, IEEE Std 1) 212.18 515.52 T
(164-1993, IEEE, New Y) 271.71 515.52 T
(ork, USA, 1993) 388.75 515.52 T
(RD4) 85.04 501.52 T
3 F
(IEEE Standard VIT) 127.56 501.52 T
(AL ASIC Modelling Speci\336cation) 230.64 501.52 T
2 F
(, V) 402.23 501.52 T
(ersion 3.0,) 415.56 501.52 T
(IEEE, New) 127.56 487.52 T
(Y) 185.18 487.52 T
(ork, USA, URL) 192.63 487.52 T
2 11 Q
(http://vhdl.or) 271.59 487.52 T
(g/vi/vital) 329.08 487.52 T
2 12 Q
(RD5) 85.04 473.52 T
3 F
(Built-In T) 127.56 473.52 T
(est for VLSI: Pseudorandom T) 178.11 473.52 T
(echniques) 335.58 473.52 T
2 F
(,) 386.23 473.52 T
(P) 127.56 459.52 T
(. H. Bardell et al., John W) 132.9 459.52 T
(iley & Sons, New Y) 257.66 459.52 T
(ork, USA, 1987) 353.41 459.52 T
(RD6) 85.04 445.52 T
3 F
(The Usage of VHDL in the Eur) 127.56 445.52 T
(opean Space Agency) 286.59 445.52 T
2 F
(,) 390.42 445.52 T
(P) 127.56 431.52 T
(. Sinander) 132.9 431.52 T
(, European Space Agency) 181.05 431.52 T
(, The Netherlands, 1995,) 304.16 431.52 T
(URL) 127.56 417.52 T
2 11 Q
(ftp://ftp.estec.esa.nl/pub/vhdl/doc/UseOfVHDL.ps) 154.54 417.52 T
2 12 Q
(RD7) 85.04 403.52 T
3 F
(VHDL Coding Styles and Methodologies: an In-Depth T) 127.56 403.52 T
(utorial) 414.66 403.52 T
2 F
(,) 449.31 403.52 T
(B. Cohen, Kluwer Academic Publishers, USA, 1995) 127.56 389.52 T
3 F
(1.4) 85.04 347.52 T
(Conventions) 127.56 347.52 T
2 F
0.96 (A) 85.04 321.52 P
4 F
0.96 (component model) 97.66 321.52 P
2 F
0.96 (in this document is a gate level netlist or a synthesisable Register) 187.52 321.52 P
0.55 (T) 85.04 307.52 P
0.55 (ransfer level, R) 91.95 307.52 P
0.55 (TL, description, in VHDL or any other notation, representing the logic) 165.94 307.52 P
3.68 (design from which the component has been manufactured and being suitable for) 85.04 293.52 P
(simulation.) 85.04 279.52 T
1.32 (The types and subprograms declared in the packages) 85.04 251.52 P
4 F
1.32 ( ESA.Simulation) 347.05 251.52 P
2 F
1.32 ( de\336ned in RD1,) 427 251.52 P
4 F
0.09 (Std.Standar) 85.04 237.52 P
0.09 (d) 140.9 237.52 P
2 F
0.09 ( and) 146.9 237.52 P
4 F
0.09 (Std.T) 170.39 237.52 P
0.09 (extIO) 194.28 237.52 P
2 F
0.09 ( de\336ned in RD2,) 220.92 237.52 P
4 F
0.09 (IEEE.Std_Logic_1) 303.56 237.52 P
0.09 (164) 392.29 237.52 P
2 F
0.09 ( de\336ned in RD3, and) 410.28 237.52 P
4 F
0.62 (IEEE.V) 85.04 223.52 P
0.62 (ital_T) 120.46 223.52 P
0.62 (iming) 148.46 223.52 P
2 F
0.62 ( and) 175.78 223.52 P
4 F
0.62 (IEEE.V) 200.34 223.52 P
0.62 (ital_Primitives) 235.75 223.52 P
2 F
0.62 ( de\336ned in RD4, will be addressed in this) 307.05 223.52 P
-0.62 (document without necessarily further stating their origin or in which package they belong.) 85.04 209.52 P
FMENDPAGE
%%EndPage: "6" 7
%%Page: "7" 7
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(7) 294.3 777.21 T
(european space agency) 382.23 777.21 T
3 F
(2) 85.04 734.69 T
(BOARD-LEVEL SIMULA) 127.56 734.69 T
(TION) 265.6 734.69 T
2 F
0.13 (This section de\336nes board-level simulation and describes its bene\336ts and limitations. By) 85.04 708.69 P
-0.02 (knowing the purpose and characteristics of models intended for board-level simulation it) 85.04 694.69 P
-0.21 (is more likely that such a simulation will be successful. Knowing what can and cannot be) 85.04 680.69 P
(achieved using board-level simulation can reduce unpro\336table ef) 85.04 666.69 T
(forts in advance.) 395.58 666.69 T
3 F
(2.1) 85.04 624.69 T
(De\336nition of board-level simulation) 127.56 624.69 T
2 F
0.9 (Board-level simulation can be de\336ned as simulating the functionality of one or several) 85.04 598.69 P
-0.5 (printed circuit boards built with standard components, possibly incorporating Application) 85.04 584.69 P
1.01 (Speci\336c Integrated Circuits, ASIC, and Application Speci\336c Standard Products, ASSP) 85.04 570.69 P
1.01 (.) 507.24 570.69 P
0.84 (Board-level simulation is also known under the names rapid or virtual prototyping and) 85.04 556.69 P
1.95 (sometimes system simulation. The purpose of board-level simulation is to verify the) 85.04 542.69 P
0.27 (behaviour of the board design, e.g. that the components operate correctly in the selected) 85.04 528.69 P
(operating modes.) 85.04 514.69 T
0.6 (When board designs contain processors it is also possible to perform veri\336cation of the) 85.04 486.69 P
-0.01 (hardware-software interaction, such as verifying that ASIC registers can be programmed) 85.04 472.69 P
1.41 (and software drivers work properly etc. In addition, the performance of the processor) 85.04 458.69 P
0.32 (board could be evaluated. Board-level simulation will also give some information about) 85.04 444.69 P
(timing correctness, though it can probably not replace worst-case timing analysis.) 85.04 430.69 T
0.81 (Board-level simulation does not comprise veri\336cation of individual ASICs during their) 85.04 402.69 P
-0.49 (development. It does not comprise system performance simulation including aspects such) 85.04 388.69 P
0.59 (as throughput, latency) 85.04 374.69 P
0.59 (, buf) 191.71 374.69 P
0.59 (fer allocation and utilisation, where neither accurate data nor) 214.07 374.69 P
(clock behaviour is considered being essential.) 85.04 360.69 T
3 F
(Figure 1:) 85.04 60.78 T
4 F
(The designers view of a boar) 155.91 60.78 T
(d design when using boar) 294.38 60.78 T
(d-level simulation.) 417.21 60.78 T
85.04 56.71 510.24 742.69 C
86.63 84.78 508.65 356.69 C
418.63 259.44 446.97 231.09 446.97 245.27 418.63 273.61 4 Y
7 X
0 K
V
0.5 H
2 Z
0 X
N
410.12 256.61 438.47 228.26 438.47 242.43 410.12 270.78 4 Y
7 X
V
0 X
N
410.12 270.78 418.63 273.61 446.97 245.27 438.47 242.43 4 Y
7 X
V
0 X
N
438.47 228.26 446.97 231.09 446.97 245.27 438.47 242.43 4 Y
7 X
V
0 X
N
138 188.57 194.69 131.88 449.81 216.92 393.11 273.61 4 Y
7 X
V
0 X
N
138 194.24 194.69 137.55 449.81 222.59 393.11 279.28 4 Y
7 X
V
0 X
N
138 194.24 138 188.57 194.69 131.88 194.69 137.55 4 Y
7 X
V
0 X
N
194.69 131.88 449.81 216.92 449.81 222.59 194.69 137.55 4 Y
7 X
V
0 X
N
234.38 194.24 276.89 208.42 2 L
1 H
N
242.38 186.24 284.89 200.42 2 L
N
163.51 171.57 206.03 185.74 2 L
N
171.51 163.57 214.03 177.74 2 L
N
322.25 211.25 364.77 225.42 2 L
N
310.91 222.59 353.43 236.76 2 L
N
155.01 171.57 183.35 143.22 183.35 157.39 155.01 185.74 4 Y
7 X
V
0.5 H
0 X
N
146.5 168.73 174.85 140.39 174.85 154.56 146.5 182.91 4 Y
7 X
V
0 X
N
146.5 182.91 155.01 185.74 183.35 157.39 174.85 154.56 4 Y
7 X
V
0 X
N
174.85 140.39 183.35 143.22 183.35 157.39 174.85 154.56 4 Y
7 X
V
0 X
N
214.53 194.24 200.36 208.42 285.4 236.76 313.74 208.42 4 L
1 H
N
211.7 185.74 240.04 157.39 325.08 185.74 296.74 214.09 4 L
N
305.24 219.76 333.59 191.41 398.78 214.09 370.44 242.43 4 L
N
214.53 165.9 257.05 180.07 228.71 208.42 186.19 194.24 4 Y
7 X
V
0.5 H
0 X
N
214.53 171.57 257.05 185.74 228.71 214.09 186.19 199.91 4 Y
7 X
V
0 X
N
186.19 199.91 186.19 194.24 214.53 165.9 214.53 171.57 4 Y
7 X
V
0 X
N
257.05 185.74 257.05 180.07 214.53 165.9 214.53 171.57 4 Y
7 X
V
0 X
N
381.78 233.93 424.3 248.1 2 L
1 H
N
370.44 245.27 412.96 259.44 2 L
N
364.77 216.92 407.29 231.09 378.94 259.44 336.42 245.27 4 Y
7 X
V
0.5 H
0 X
N
364.77 222.59 407.29 236.76 378.94 265.11 336.42 250.94 4 Y
7 X
V
0 X
N
336.42 250.94 336.42 245.27 364.77 216.92 364.77 222.59 4 Y
7 X
V
0 X
N
407.29 236.76 407.29 231.09 364.77 216.92 364.77 222.59 4 Y
7 X
V
0 X
N
308.08 194.24 435.64 236.76 2 L
1 H
N
296.74 182.91 339.26 197.08 310.91 225.42 268.39 211.25 4 Y
7 X
V
0.5 H
0 X
N
296.74 188.57 339.26 202.75 310.91 231.09 268.39 216.92 4 Y
7 X
V
0 X
N
268.39 216.92 268.39 211.25 296.74 182.91 296.74 188.57 4 Y
7 X
V
0 X
N
339.26 202.75 339.26 197.08 296.74 182.91 296.74 188.57 4 Y
7 X
V
0 X
N
296.74 200.36 265.56 129.49 353.43 129.49 305.24 200.36 4 Y
N
265.56 92.64 353.43 146.5 18 RR
7 X
V
1 H
0 X
N
5 8 Q
(Entering state S1) 268.82 129.53 T
(Entering state S3) 268.82 121.53 T
(Entering state S5) 268.82 113.53 T
(Entering state S0) 268.82 105.53 T
7 X
90 450 7.09 2.83 300.99 200.36 G
0.5 H
0 X
90 450 7.09 2.83 300.99 200.36 A
376.11 237.21 376.11 240.04 373.27 118.15 461.15 126.66 384.61 237.21 5 Y
N
373.27 92.64 461.15 146.5 18 RR
7 X
V
1 H
0 X
N
(SW) 376.95 129.53 T
( C2H=11000010B) 386.55 129.53 T
(R0) 376.95 121.53 T
(34H=00110100B) 391.34 121.53 T
(R1 F3H=11110011B) 376.95 113.53 T
(R2 ECH=11101100B) 376.95 105.53 T
7 X
90 450 7.09 2.83 380.36 237.21 G
0.5 H
0 X
90 450 7.09 2.83 380.36 237.21 A
361.93 248.54 325.08 305.24 410.12 308.07 370.44 248.54 4 Y
N
325.11 291.06 412.99 344.92 18 RR
7 X
V
1 H
0 X
N
(Interrupt 2) 342.67 327.91 T
(Interrupt 5) 342.67 319.91 T
(Interrupt 1) 342.67 311.91 T
(Interrupt 2) 342.67 303.91 T
7 X
90 450 7.09 2.83 366.19 248.54 G
0.5 H
0 X
90 450 7.09 2.83 366.19 248.54 A
254.22 203.19 217.37 305.24 305.24 310.91 259.89 203.19 257.05 203.19 5 L
N
7 X
90 450 7.09 2.83 258.47 203.19 G
0 X
90 450 7.09 2.83 258.47 203.19 A
217.37 291.06 305.24 344.92 18 RR
7 X
V
1 H
0 X
N
223.04 316.58 299.57 316.58 2 L
7 X
V
0 X
N
251.38 313.74 279.73 319.41 R
7 X
V
0 X
N
234.38 302.4 234.38 308.07 272.41 308.07 272.41 302.4 299.57 302.4 5 L
7 X
V
0 X
N
234.38 302.4 223.04 302.4 2 L
7 X
V
0 X
N
223.04 325.08 237.21 325.08 237.21 330.75 251.38 330.75 251.38 325.08 265.56 325.08 265.56 330.75
 279.73 330.75 279.73 325.08 293.9 325.08 293.9 330.75 299.57 330.75 12 L
7 X
V
0 X
N
240.04 336.42 240.04 299.57 2 L
7 X
V
0.5 H
0 X
N
268.39 336.42 268.39 299.57 2 L
7 X
V
0 X
N
220.2 191.85 197.52 313.74 112.49 302.4 211.7 191.85 4 Y
N
109.65 291.06 197.52 344.92 18 RR
7 X
V
1 H
0 X
N
(LD R0,R3,0EFFH) 119.15 327.95 T
(LD R1,R2) 119.15 319.95 T
(OR R0,R1,01BCH) 119.15 311.95 T
(ST R0,R3,0EFFH) 119.15 303.95 T
7 X
90 450 7.09 2.83 215.95 191.85 G
0.5 H
0 X
90 450 7.09 2.83 215.95 191.85 A
148.99 101.14 148.99 157.84 92.3 157.84 155.01 166.34 163.51 157.84 5 Y
3 X
V
0 X
N
429.62 262.72 446.63 313.74 446.63 257.05 503.32 257.05 440.96 251.38 5 Y
3 X
V
0 X
N
92.3 101.14 148.99 157.84 R
N
95.12 157.84 95.12 101.14 2 L
N
97.97 157.84 97.97 101.14 2 L
N
100.8 157.84 100.8 101.14 2 L
N
103.63 157.84 103.63 101.14 2 L
N
106.47 157.84 106.47 101.14 2 L
N
109.31 157.84 109.31 101.14 2 L
N
112.14 157.84 112.14 101.14 2 L
N
114.98 157.84 114.98 101.14 2 L
N
117.82 157.84 117.82 101.14 2 L
N
120.63 157.84 120.63 101.14 2 L
N
123.47 157.84 123.47 101.14 2 L
N
126.31 157.84 126.31 101.14 2 L
N
129.13 157.84 129.13 101.14 2 L
N
131.98 157.84 131.98 101.14 2 L
N
134.81 157.84 134.81 101.14 2 L
N
137.65 157.84 137.65 101.14 2 L
N
140.49 157.84 140.49 101.14 2 L
N
143.32 157.84 143.32 101.14 2 L
N
146.16 157.84 146.16 101.14 2 L
N
92.3 155 148.99 155 2 L
N
92.3 152.17 148.99 152.17 2 L
N
92.3 149.33 148.99 149.33 2 L
N
92.3 146.5 148.99 146.5 2 L
N
92.3 143.66 148.99 143.66 2 L
N
92.3 140.83 148.99 140.83 2 L
N
92.3 137.99 148.99 137.99 2 L
N
92.3 135.16 148.99 135.16 2 L
N
92.3 132.32 148.99 132.32 2 L
N
92.3 129.49 148.99 129.49 2 L
N
92.3 126.66 148.99 126.66 2 L
N
92.3 123.82 148.99 123.82 2 L
N
92.3 120.99 148.99 120.99 2 L
N
92.3 118.15 148.99 118.15 2 L
N
92.3 115.32 148.99 115.32 2 L
N
92.3 112.48 148.99 112.48 2 L
N
92.3 109.65 148.99 109.65 2 L
N
92.3 106.81 148.99 106.81 2 L
N
92.3 103.98 148.99 103.98 2 L
N
100.8 152.17 103.64 155 R
V
N
100.8 155 103.64 157.84 R
V
N
103.64 155 106.47 157.84 R
V
N
103.64 152.17 106.47 155 R
V
N
114.98 152.17 117.81 155 R
V
N
117.81 149.33 120.64 152.17 R
V
N
114.98 149.33 117.81 152.17 R
V
N
120.64 140.83 123.48 143.66 R
V
N
123.48 140.83 126.32 143.66 R
V
N
123.48 137.99 126.32 140.83 R
V
N
120.64 137.99 123.48 140.83 R
V
N
123.48 126.66 126.32 129.49 R
V
N
123.48 123.82 126.32 126.66 R
V
N
120.64 123.82 123.48 126.66 R
V
N
140.49 115.32 143.32 118.15 R
V
N
143.32 115.32 146.16 118.15 R
V
N
143.32 112.48 146.16 115.32 R
V
N
140.49 112.48 143.32 115.32 R
V
N
114.98 112.48 117.81 115.32 R
V
N
117.81 112.48 120.64 115.32 R
V
N
117.81 109.65 120.64 112.48 R
V
N
114.98 109.65 117.81 112.48 R
V
N
129.15 103.98 131.98 106.81 R
V
N
131.98 103.98 134.82 106.81 R
V
N
131.98 101.14 134.82 103.98 R
V
N
95.13 135.16 97.97 137.99 R
V
N
97.97 118.15 100.8 120.99 R
V
N
95.13 109.65 97.97 112.48 R
V
N
140.49 149.33 143.32 152.17 R
V
N
134.82 129.49 137.65 132.32 R
V
N
446.63 257.05 503.32 313.74 R
N
449.45 313.74 449.45 257.05 2 L
N
452.3 313.74 452.3 257.05 2 L
N
455.13 313.74 455.13 257.05 2 L
N
457.96 313.74 457.96 257.05 2 L
N
460.8 313.74 460.8 257.05 2 L
N
463.64 313.74 463.64 257.05 2 L
N
466.47 313.74 466.47 257.05 2 L
N
469.31 313.74 469.31 257.05 2 L
N
472.15 313.74 472.15 257.05 2 L
N
474.96 313.74 474.96 257.05 2 L
N
477.8 313.74 477.8 257.05 2 L
N
480.64 313.74 480.64 257.05 2 L
N
483.46 313.74 483.46 257.05 2 L
N
486.31 313.74 486.31 257.05 2 L
N
489.14 313.74 489.14 257.05 2 L
N
491.98 313.74 491.98 257.05 2 L
N
494.82 313.74 494.82 257.05 2 L
N
497.65 313.74 497.65 257.05 2 L
N
500.49 313.74 500.49 257.05 2 L
N
446.63 310.91 503.32 310.91 2 L
N
446.63 308.07 503.32 308.07 2 L
N
446.63 305.24 503.32 305.24 2 L
N
446.63 302.4 503.32 302.4 2 L
N
446.63 299.57 503.32 299.57 2 L
N
446.63 296.73 503.32 296.73 2 L
N
446.63 293.9 503.32 293.9 2 L
N
446.63 291.06 503.32 291.06 2 L
N
446.63 288.23 503.32 288.23 2 L
N
446.63 285.4 503.32 285.4 2 L
N
446.63 282.56 503.32 282.56 2 L
N
446.63 279.73 503.32 279.73 2 L
N
446.63 276.89 503.32 276.89 2 L
N
446.63 274.06 503.32 274.06 2 L
N
446.63 271.22 503.32 271.22 2 L
N
446.63 268.39 503.32 268.39 2 L
N
446.63 265.55 503.32 265.55 2 L
N
446.63 262.72 503.32 262.72 2 L
N
446.63 259.88 503.32 259.88 2 L
N
455.13 308.07 457.97 310.91 R
V
N
455.13 310.91 457.97 313.74 R
V
N
457.97 310.91 460.8 313.74 R
V
N
457.97 308.07 460.8 310.91 R
V
N
469.31 308.07 472.14 310.91 R
V
N
472.14 305.24 474.98 308.07 R
V
N
469.31 305.24 472.14 308.07 R
V
N
474.98 296.73 477.81 299.57 R
V
N
477.81 296.73 480.64 299.57 R
V
N
477.81 293.9 480.64 296.73 R
V
N
474.98 293.9 477.81 296.73 R
V
N
474.98 282.56 477.81 285.4 R
V
N
477.81 282.56 480.64 285.4 R
V
N
477.81 279.72 480.64 282.56 R
V
N
474.98 279.72 477.81 282.56 R
V
N
494.82 271.22 497.65 274.06 R
V
N
497.65 271.22 500.49 274.06 R
V
N
497.65 268.39 500.49 271.22 R
V
N
494.82 268.39 497.65 271.22 R
V
N
469.31 268.39 472.14 271.22 R
V
N
472.14 268.39 474.98 271.22 R
V
N
472.14 265.55 474.98 268.39 R
V
N
469.31 265.55 472.14 268.39 R
V
N
483.48 259.88 486.31 262.72 R
V
N
486.31 259.88 489.15 262.72 R
V
N
486.31 257.05 489.15 259.88 R
V
N
459.38 310.91 470.72 308.07 2 L
2 H
N
470.72 308.07 476.39 296.73 2 L
N
476.39 296.73 477.81 283.98 2 L
N
479.23 282.56 472.14 268.39 2 L
N
473.56 268.39 484.9 259.88 2 L
N
479.23 282.56 499.07 271.22 2 L
N
484.9 259.88 496.23 271.22 2 L
N
472.14 308.07 474.98 310.91 R
V
0.5 H
N
483.48 257.05 486.31 259.88 R
V
N
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "7" 8
%%Page: "8" 8
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(8) 294.3 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(2.2) 85.04 737.52 T
(Bene\336ts of board-level simulation) 127.56 737.52 T
2 F
-0.37 (The feasibility and bene\336ts of board-level simulation have already been proven in several) 85.04 711.52 P
1.26 (projects. It supports a top-down methodology) 85.04 697.52 P
1.26 (, allowing simulation of boards not fully) 309.1 697.52 P
0.98 (implemented, enabling the designer to work with incomplete speci\336cations of the own) 85.04 683.52 P
0.15 (system or component and facilitates early veri\336cation of the design requirements. It also) 85.04 669.52 P
1.34 (allows the designer to explore dif) 85.04 655.52 P
1.34 (ferent design solutions and to prototype manageable) 251.72 655.52 P
(parts of lar) 85.04 641.52 T
(ger systems.) 136.78 641.52 T
2.28 (Product speci\336cations can be veri\336ed before any manufacturing or breadboarding is) 85.04 613.52 P
-0.51 (started. This is useful when de\336ning a system or component in a proposal or to ensure that) 85.04 599.52 P
(when a breadboard is built it does not contain functional errors.) 85.04 585.52 T
3.39 (When designing an ASIC, its operation in a board design can be veri\336ed before) 85.04 557.52 P
0.44 (manufacture. If models intended for board-level simulation are provided before the \336rst) 85.04 543.52 P
(silicon, signi\336cant savings in schedule can be obtained.) 85.04 529.52 T
-0.32 (Integration can be performed earlier and the \336rst design and veri\336cation loop can be done) 85.04 501.52 P
2.38 (without any hardware manufacturing. The manufacturing can be postponed until all) 85.04 487.52 P
-0.01 (speci\336cations have settled and all interfaces have been veri\336ed. It permits full laboratory) 85.04 473.52 P
2.19 (integration without any available hardware, allowing the \336rst integration to be done) 85.04 459.52 P
1.65 (earlier in the design. The designer can deliver a board design comprising models for) 85.04 445.52 P
(board-level simulation to the user for early system veri\336cation.) 85.04 431.52 T
0.54 (Special-built equipment for check-out and unit or system testing, which is nowadays as) 85.04 403.52 P
-0.63 (complex as the actual design, can be modelled as well. Allowing the prototype and the test) 85.04 389.52 P
2.27 (equipment to be simulated together before any of them are built, which can reduce) 85.04 375.52 P
(interfacing problems, or even reduce the need for the test equipment being built.) 85.04 361.52 T
0.51 (Models for board-level simulation allow the test engineer to simulate situations that are) 85.04 333.52 P
-0.45 (dif) 85.04 319.52 P
-0.45 (\336cult to capture in real hardware due to timing synchronisation etc., resulting in a more) 98.15 319.52 P
0.71 (thorough veri\336cation of the board design. Board-level simulation provides the designer) 85.04 305.52 P
2.09 (with unlimited probing and acquisition points, not always possible to realise for the) 85.04 291.52 P
(hardware.) 85.04 277.52 T
2.05 (Models for board-level simulation provide limited simulation support during parallel) 85.04 249.52 P
0.6 (development of hardware and software, since this type of simulations usually take long) 85.04 235.52 P
0.42 (time to perform, but delivers high functional and timing accuracy) 85.04 221.52 P
0.42 (. However) 401.8 221.52 P
0.42 (, it has been) 451.69 221.52 P
3.12 (shown that by carefully selecting which software parts to simulate the time spent) 85.04 207.52 P
-0.49 (simulating can be reduced to manageable lengths. It is perhaps not always feasible to boot) 85.04 193.52 P
0.32 (a complete operating system and launch applications, but all the \336rmware and hardware) 85.04 179.52 P
(drivers could be veri\336ed using board-level simulation.) 85.04 165.52 T
0.59 (Board-level simulation enables hardware and software designers to work together in an) 85.04 137.52 P
3.26 (early stage and to solve interfacing problems before committing the hardware for) 85.04 123.52 P
5.31 (manufacturing. This area of simulation will become more interesting with the) 85.04 109.52 P
(continuously increasing speed of simulators.) 85.04 95.52 T
FMENDPAGE
%%EndPage: "8" 9
%%Page: "9" 9
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(9) 294.3 777.21 T
(european space agency) 382.23 777.21 T
2 F
-0.58 (Board-level simulation should be carefully planned. T) 85.04 734.69 P
-0.58 (ime spent modelling and simulating) 340.64 734.69 P
-0.49 (has to be weighted against what can be gained or lost compared to the replaced or reduced) 85.04 720.69 P
-0.45 (non-simulation activities. Ef) 85.04 706.69 P
-0.45 (\336cient use of board-level simulation can lead to the reduction) 220.18 706.69 P
(of other design activities.) 85.04 692.69 T
-0.17 (It is important to establish by whom the board design model development and simulation) 85.04 664.69 P
-0.32 (should be performed while planning the activity to prevent unnecessary educational costs) 85.04 650.69 P
0.22 (induced by assigning engineers to the task with no VHDL experience, even though only) 85.04 636.69 P
(little experience is actually needed.) 85.04 622.69 T
3 F
(2.3) 85.04 580.69 T
(Board-level simulation using VHDL) 127.56 580.69 T
2 F
0.75 (A major issue for board-level simulation is the availability of simulation models of the) 85.04 554.69 P
1.35 (components used in the board design. Despite commercial models being available for) 85.04 540.69 P
4.34 (many standard components, increasingly often ASSPs, ASICs and other unusual) 85.04 526.69 P
2.65 (components are used. Hardware modellers can solve this problem, though they are) 85.04 512.69 P
-0.25 (expensive, complicated to use and have limitations in the number of components that can) 85.04 498.69 P
(be used simultaneously) 85.04 484.69 T
(.) 196.2 484.69 T
1.4 (Using VHDL models is therefore an interesting alternative when no other models are) 85.04 456.69 P
0.45 (available, which is the typical case for almost all components used on board spacecraft.) 85.04 442.69 P
-0.23 (By using VHDL the ef) 85.04 428.69 P
-0.23 (fort to support several platforms and simulators is greatly reduced,) 193.17 428.69 P
(since VHDL models require no or only minor modi\336cations for each new simulator) 85.04 414.69 T
(.) 485.44 414.69 T
-0.22 (It has been demonstrated that VHDL models of components can be integrated together to) 85.04 386.69 P
3.81 (design and debug embedded systems in their entirety using hardware-less design) 85.04 372.69 P
1.66 (methodology) 85.04 358.69 P
1.66 (. Due to VHDL simulator performance reasons board-level simulation is) 147.56 358.69 P
(normally limited to the digital domain.) 85.04 344.69 T
-0.49 (Using VHDL for board-level simulation enables the user to also perform true mixed-level) 85.04 316.69 P
0.42 (simulation, since detailed models are mostly written in VHDL and the number of ASIC) 85.04 302.69 P
0.16 (libraries written in VHDL is rapidly increasing. Still, all dif) 85.04 288.69 P
0.16 (ferent models have to follow) 371.71 288.69 P
-0.49 (some guidelines to ensure interoperability) 85.04 274.69 P
-0.49 (. This document and RD1 form such guidelines.) 283.49 274.69 P
-0.08 (The board design simulation can also contain non-VHDL representations such as netlists) 85.04 260.69 P
-0.14 (or schematics, being useful when verifying a board design containing an ASIC for which) 85.04 246.69 P
(no VHDL library exists.) 85.04 232.69 T
-0.49 (It is important to establish by whom the simulation models should be provided, which can) 85.04 204.69 P
-0.3 (become a critical issue if there is no model for board-level simulation available. A survey) 85.04 190.69 P
2.15 (of existing models has therefore to be performed well before the simulation begins,) 85.04 176.69 P
(allowing for the development of missing models.) 85.04 162.69 T
FMENDPAGE
%%EndPage: "9" 10
%%Page: "10" 10
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(10) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(3) 85.04 737.52 T
(MODELS FOR BOARD-LEVEL SIMULA) 127.56 737.52 T
(TION) 348.9 737.52 T
2 F
1.96 (A model for board-level simulation is characterised by its accurate modelling of the) 85.04 711.52 P
0.49 (component behaviour) 85.04 697.52 P
0.49 (, simulation performance, and ease of use for board designers. All) 189.3 697.52 P
0.83 (such models delivered to ESA should be developed in accordance with RD1, and their) 85.04 683.52 P
(implementation could bene\336t from following the suggestions made in this document.) 85.04 669.52 T
1.93 (The behaviour of the model as seen from the outside should be the same as for the) 85.04 641.52 P
-0.28 (modelled component and should include the full functionality) 85.04 627.52 P
-0.28 (, though speci\336c test modes) 378.44 627.52 P
0.68 (only used for manufacturing test need not be implemented. The interface signals of the) 85.04 613.52 P
0.26 (model should have the exact waveform behaviour as observed for the component. Since) 85.04 599.52 P
3.39 (the internal structure and state of the model do not need to re\337ect the modelled) 85.04 585.52 P
-0.35 (component, internal signals should not be used during the analysis of acquired simulation) 85.04 571.52 P
(results since they could provide information not being fully correct.) 85.04 557.52 T
0.35 (A model for board-level simulation should be veri\336ed against a) 85.04 529.52 P
4 F
0.35 (component model) 395.63 529.52 P
2 F
0.35 ( when) 480.91 529.52 P
-0.73 (possible, which could be in VHDL or any other representation suitable for simulation. The) 85.04 515.52 P
1.47 (purpose of the veri\336cation should be to ensure the correctness of the model w) 85.04 501.52 P
1.47 (.r) 475.45 501.52 P
1.47 (.t. the) 481.78 501.52 P
1.11 (component behaviour) 85.04 487.52 P
1.11 (. When no other representation of the component is available for) 189.74 487.52 P
1.09 (simulation, the model veri\336cation should be based on the information found in a Data) 85.04 473.52 P
-0.41 (Sheet or similar) 85.04 459.52 P
-0.41 (. Each model intended for board-level simulation should be provided with) 159.52 459.52 P
(a test bench verifying its behaviour) 85.04 445.52 T
(, which is described further in section) 253.44 445.52 T
(4.) 436.64 445.52 T
2.08 (Bus functional models, sometimes called bus interface models, are considered being) 85.04 417.52 P
0.56 (reduced models for board-level simulation, modelling only the timing and behaviour of) 85.04 403.52 P
-0.04 (the interfaces. The timing and format of output drivers for data/control/addresses etc. are) 85.04 389.52 P
0.65 (modelled as accurately as possible, while the internal functionality of the component is) 85.04 375.52 P
1.19 (not necessarily modelled at all. Using bus functional models does not provide the full) 85.04 361.52 P
0.32 (potential of board-level simulation since they simulate only a portion of the component.) 85.04 347.52 P
-0.53 (Nevertheless, the development of such models should follow the suggestions made herein) 85.04 333.52 P
(since they should be possible to use together with models for board-level simulation.) 85.04 319.52 T
-0.71 (The simulation performance should be assessed when transforming a model written on the) 85.04 291.52 P
3.09 (Register T) 85.04 277.52 P
3.09 (ransfer level, R) 138.01 277.52 P
3.09 (TL, to a model intended for board-level simulation. The) 217.06 277.52 P
0.04 (assessment can be supported by comparing the source code with the requirements in this) 85.04 263.52 P
0.04 (document. R) 85.04 249.52 P
0.04 (TL models do normally not have suf) 145.65 249.52 P
0.04 (\336cient simulation performance and will) 320.88 249.52 P
3.29 (need to be modi\336ed since they are normally written for synthesis which imposes) 85.04 235.52 P
-0.31 (con\337icting requirements on the VHDL code w) 85.04 221.52 P
-0.31 (.r) 305.58 221.52 P
-0.31 (.t. models for board-level simulation. The) 311.91 221.52 P
3.45 (main development ef) 85.04 207.52 P
3.45 (fort would then be to optimise the code accordingly) 192.99 207.52 P
3.45 (, and to) 467.68 207.52 P
(implement the model interfaces and develop the veri\336cation test bench.) 85.04 193.52 T
2.7 (Experience has shown that a proper review of the requirements in RD1 should be) 85.04 165.52 P
0.35 (performed before a development begins and each model should be reviewed thoroughly) 85.04 151.52 P
(before being released.) 85.04 137.52 T
0.25 (The source code header of the model entity should contain all information necessary for) 85.04 109.52 P
1.52 (the user to simulate the model in a board design, and is also allowing distribution of) 85.04 95.52 P
0.62 (analysed models containing no source code. A User) 85.04 81.52 P
0.62 (\325) 338.27 81.52 P
0.62 (s Manual should be delivered with) 341.6 81.52 P
(every model intended for board-level simulation, as speci\336ed in section) 85.04 67.52 T
(6.1.) 431.13 67.52 T
FMENDPAGE
%%EndPage: "10" 11
%%Page: "11" 11
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(1) 291.41 777.21 T
(1) 297.19 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.1) 85.04 734.69 T
(Hierar) 127.56 734.69 T
(chy) 161.98 734.69 T
2 F
-0.32 (Hierarchy for models is introduced to obtain good source code readability and to separate) 85.04 708.69 P
-0.74 (dif) 85.04 694.69 P
-0.74 (ferent modelling aspects. The outlined hierarchy scheme below is based on two of these) 98.15 694.69 P
1.47 (aspects, namely timing and functionality) 85.04 680.69 P
1.47 (. Since these usually stem from two dif) 285.01 680.69 P
1.47 (ferent) 482.27 680.69 P
0.12 (lines of documentation and representation, the Data Sheet and the) 85.04 666.69 P
4 F
0.12 (component model) 404.39 666.69 P
2 F
0.12 (, the) 489.46 666.69 P
0.01 (model intended for board-level simulation should be partitioned taking this into account.) 85.04 652.69 P
(A partitioning also enables separate veri\336cation of the two domains of the model.) 85.04 638.69 T
0.04 (The model should be divided in two hierarchical levels; the top-level architecture and its) 85.04 610.69 P
1.26 (functional core, to clearly separate the timing and checking for unknown input values) 85.04 596.69 P
0.32 (from the functionality aspect of the model, as shown in \336gure) 85.04 582.69 P
0.32 (2. It is recommended that) 386.71 582.69 P
0.75 (there are no other than these two hierarchical levels in the model, since multiple levels) 85.04 568.69 P
0.16 (could reduce the code readability if not carefully used. The top-level architecture should) 85.04 554.69 P
-0.19 (be independent of the functional core where possible to reduce the need for changing it if) 85.04 540.69 P
(only the functionality needs to be modi\336ed.) 85.04 526.69 T
1.95 (The two-level hierarchy could be \337attened for improving simulation performance by) 85.04 498.69 P
4.26 (reducing the number of signals interconnecting the hierarchy) 85.04 484.69 P
4.26 (, although it is not) 406.22 484.69 P
0.19 (recommended. This approach should only be used in extreme cases or for small models,) 85.04 470.69 P
(and is shown in \336gure) 85.04 456.69 T
(3.) 193.98 456.69 T
3 F
(Figure 2:) 85.04 207.13 T
4 F
(Pr) 155.91 207.13 T
(eferr) 167.46 207.13 T
(ed two-level hierar) 190.33 207.13 T
(chies \050squar) 281.15 207.13 T
(es with r) 339.67 207.13 T
(ounded corners ar) 380.54 207.13 T
(e) 468.71 207.13 T
-0.09 (pr) 155.91 193.13 P
-0.09 (ocesses or concurr) 166.12 193.13 P
-0.09 (ent pr) 256.09 193.13 P
-0.09 (ocedur) 283.87 193.13 P
-0.09 (es, r) 316.73 193.13 P
-0.09 (egular squar) 336.85 193.13 P
-0.09 (es ar) 397.95 193.13 P
-0.09 (e subcomponents\051.) 421.06 193.13 P
2 F
-0.02 (The functionality of the component should be modelled in the functional core, excluding) 85.04 165.13 P
0.71 (any timing aspects and without internal delays. A functional core could comprise more) 85.04 151.13 P
1.72 (than one entity for lar) 85.04 137.13 P
1.72 (ger designs, each functional block would then be a component) 195.63 137.13 P
0.82 (instantiated in the top-level architecture. There should not be more components for the) 85.04 123.13 P
0.01 (functional core than there are blocks in the architectural block diagram. In the functional) 85.04 109.13 P
-0.42 (core comprises many modules, which could be the case when a model is based on an R) 85.04 95.13 P
-0.42 (TL) 495.58 95.13 P
1.35 (model, an additional hierarchy level could be considered, as shown in \336gure) 85.04 81.13 P
1.35 (3. These) 468.26 81.13 P
(modelling aspects will be further referenced as) 85.04 67.13 T
4 F
(functional modelling) 312.52 67.13 T
2 F
(.) 412.14 67.13 T
85.04 56.71 510.24 742.69 C
85.04 231.13 510.24 452.69 C
96.48 426.55 280.74 440.72 R
0.5 H
0 Z
0 X
0 K
N
0 10 Q
(entity of model for board-level simulation) 98.9 429.99 T
96.48 256.47 280.74 414.51 R
N
(Single entity comprising a functional core) 96.48 235 T
(Multiple entities comprising a functional core) 309.08 235 T
110.66 371.99 266.56 386.17 7.09 RR
N
(Timing checkers) 152.24 375.44 T
110.66 343.65 266.56 357.82 7.09 RR
N
(X-checkers) 163.62 347.09 T
110.66 315.3 266.56 329.47 7.09 RR
N
(Output delays) 157.78 318.74 T
110.66 270.64 266.56 301.13 R
N
(functional core) 156.11 289.15 T
(architecture BoardLevel) 110.66 400.34 T
309.08 426.55 493.34 440.72 R
N
(entity of model for board-level simulation) 311.5 429.99 T
309.08 256.47 493.34 414.51 R
N
323.26 371.99 479.16 386.17 7.09 RR
N
(Timing checkers) 364.83 375.44 T
323.26 343.65 479.16 357.82 7.09 RR
N
(X-checkers) 376.22 347.09 T
323.26 315.3 479.16 329.47 7.09 RR
N
(Output delays) 370.38 318.74 T
323.26 270.64 394.12 301.13 R
N
(functional core) 326.19 289.15 T
(architecture BoardLevel) 323.26 400.34 T
408.3 270.64 479.16 301.13 R
N
(functional core) 411.23 289.15 T
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "11" 12
%%Page: "12" 12
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(12) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(Figure 3:) 85.04 479.57 T
4 F
(Optional one- and thr) 155.91 479.57 T
(ee-level hierar) 260.4 479.57 T
(chies.) 330.23 479.57 T
2 F
2.48 (The external timing of the model should be contained in the top-level architecture,) 85.04 451.57 P
5.2 (including setup and hold time checking, clock-to-output and propagation delay) 85.04 437.57 P
0.49 (scheduling. It could be modelled in the functional core when simulation performance is) 85.04 423.57 P
0.1 (critical and when source code readability is not reduced. Management of unknown input) 85.04 409.57 P
1.87 (values can be divided between the two hierarchical levels as described section) 85.04 395.57 P
1.87 (3.3.2.) 483.25 395.57 P
(These modelling aspects will be further referenced as) 85.04 381.57 T
4 F
(interface modelling) 344.16 381.57 T
2 F
(.) 437.77 381.57 T
2.85 (When a model has more than one hierarchical level the subcomponents should be) 85.04 353.57 P
0.1 (explicitly bound using a con\336guration declaration, never relying on default binding. The) 85.04 339.57 P
0.01 (generics of the subcomponents should be associated to the corresponding generics of the) 85.04 325.57 P
0.95 (preceding entity as shown for) 85.04 311.57 P
4 F
0.95 (InstancePath) 234.68 311.57 P
2 F
0.95 ( in example) 297.97 311.57 P
0.95 (1. Each component declaration) 358.83 311.57 P
1.13 (should have the same name, generic and port declarations as the corresponding entity) 85.04 297.57 P
1.13 (.) 507.24 297.57 P
0.65 (Con\336guration speci\336cations in the architecture should be avoided, permitting the usage) 85.04 283.57 P
(of the more \337exible con\336guration declarations outside the model.) 85.04 269.57 T
6 10 Q
(library) 99.21 242.9 T
5 F
(BitMod_Lib;) 147.19 242.9 T
6 F
(configuration) 99.21 218.9 T
5 F
(BitMod_Configuration) 183.17 218.9 T
6 F
(of) 309.1 218.9 T
5 F
(BitMod) 327.09 218.9 T
6 F
(is) 369.06 218.9 T
(for) 117.2 206.9 T
5 F
(BoardLevel) 141.19 206.9 T
6 F
(for) 135.19 194.9 T
5 F
(FunctionalCore:) 159.18 194.9 T
(BitMod_Core) 255.13 194.9 T
6 F
(use) 153.18 182.9 T
(entity) 177.17 182.9 T
5 F
(BitMod_Lib.BitMod_Core\050Behavioural\051) 219.15 182.9 T
6 F
(generic) 171.17 170.9 T
(map) 219.15 170.9 T
5 F
(\050InstancePath) 237.14 170.9 T
(=>) 321.09 170.9 T
(InstancePath\051;) 339.08 170.9 T
6 F
(end) 135.19 158.9 T
(for) 159.18 158.9 T
5 F
(;) 177.17 158.9 T
6 F
(end) 117.2 146.9 T
(for) 141.19 146.9 T
5 F
(;) 159.18 146.9 T
6 F
(end) 99.21 134.9 T
5 F
(BitMod_Configuration;) 123.2 134.9 T
3 12 Q
(Example 1:) 85.04 107.57 T
4 F
(Con\336guration declaration for a model for boar) 155.91 107.57 T
(d-level simulation.) 382.02 107.57 T
85.04 59.54 510.24 745.52 C
85.04 487.57 510.24 745.52 C
96.49 541.14 280.74 717.61 R
0.5 H
0 Z
0 X
0 K
N
110.66 555.31 266.57 632.57 18 RR
N
96.49 725.39 280.74 739.56 R
N
0 10 Q
(entity of model for board-level simulation) 97.52 728.83 T
(Process comprising a functional core in) 96.49 519.67 T
(Sub-entities comprising a functional core) 309.09 519.67 T
110.66 675.09 266.57 689.26 7.09 RR
N
(Timing checkers) 152.24 678.53 T
110.66 646.74 266.57 660.92 7.09 RR
N
(X-checkers) 163.63 650.18 T
124.84 569.48 252.4 583.66 7.09 RR
N
(Output delays) 157.78 572.92 T
(functional core) 119.29 611.11 T
(architecture BoardLevel) 110.66 703.44 T
309.09 725.39 493.34 739.56 R
N
(entity of model for board-level simulation) 311.51 728.83 T
309.09 541.14 493.34 717.61 R
N
323.26 675.09 479.17 689.26 7.09 RR
N
(Timing checkers) 364.84 678.53 T
323.26 646.74 479.17 660.92 7.09 RR
N
(X-checkers) 376.22 650.18 T
323.26 618.4 479.17 632.57 7.09 RR
N
(Output delays) 370.38 621.84 T
323.26 555.31 479.17 604.22 R
N
(functional core) 337.46 592.24 T
(architecture BoardLevel) 323.26 703.44 T
337.44 569.48 351.61 583.66 R
N
365.78 569.48 379.96 583.66 R
N
450.82 569.48 464.99 583.66 R
N
422.48 569.48 436.65 583.66 R
N
394.13 569.48 408.3 583.66 R
N
(a one-level hierarchy) 96.49 509.67 T
(in a three-level hierarchy) 309.09 509.67 T
85.04 59.54 510.24 745.52 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "12" 13
%%Page: "13" 13
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(13) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.2) 85.04 734.69 T
(Functional modelling) 127.56 734.69 T
2 F
1.4 (Functional modelling comprises in this context the part of the model representing the) 85.04 708.69 P
0.56 (logical functions of the modelled component. The following sections will describe how) 85.04 694.69 P
1.83 (to develop a model with high functional accuracy and good simulation performance,) 85.04 680.69 P
(being two important characteristics of models for board-level simulation.) 85.04 666.69 T
1.58 (The functionality of the component should be contained in the functional core of the) 85.04 638.69 P
0.35 (model for board-level simulation. It should be independent of the top-level architecture,) 85.04 624.69 P
-0.73 (although some functions normally implemented with tristate buf) 85.04 610.69 P
-0.73 (fers in a component could) 388.56 610.69 P
-0.14 (be modelled outside the functional core, as shown in \336gure) 85.04 596.69 P
-0.14 (4. The functional core should) 369.9 596.69 P
(be modelled with zero delay on outputs and without internal signal delays if possible.) 85.04 582.69 T
3 F
(Figure 4:) 85.04 378.53 T
4 F
(Implementation of tristate buffer in the top-level ar) 155.91 378.53 T
(chitectur) 400.32 378.53 T
(e.) 442.51 378.53 T
3 F
(3.2.1) 85.04 336.53 T
(Modelling for functional accuracy) 127.56 336.53 T
2 F
-0.38 (Models for board-level simulation have to re\337ect the functional behaviour of components) 85.04 310.53 P
1.76 (accurately enough to allow board designs to be veri\336ed for functionality and timing.) 85.04 296.53 P
-0.15 (Simulating boards using models with high functional accuracy will reduce the number of) 85.04 282.53 P
-0.37 (errors found on the manufactured board. Errors not found in the simulation, located in the) 85.04 268.53 P
(models or in the board design itself, will eventually be discovered in the real hardware.) 85.04 254.53 T
0.42 (There are two major approaches to modelling for board-level simulation; independently) 85.04 226.53 P
0.99 (develop the model from a Functional Speci\336cation or Data Sheet, or enhance the R) 85.04 212.53 P
0.99 (TL) 495.58 212.53 P
-0.41 (model. The \336rst approach is necessary when no R) 85.04 198.53 P
-0.41 (TL model is available to the developers.) 319.84 198.53 P
-0.14 (It can also be the case when the model for board-level simulation is developed in parallel) 85.04 184.53 P
5.11 (with the component. The component development could then bene\336t from the) 85.04 170.53 P
0.86 (independent interpretation of the speci\336cation. The two models should be compared to) 85.04 156.53 P
3.16 (each other) 85.04 142.53 P
3.16 (, \336rst visually and later automatically when both mature. In the second) 137.34 142.53 P
0.15 (approach, when a R) 85.04 128.53 P
0.15 (TL model is to be revised to ful\336l the requirements posed on models) 180.01 128.53 P
1.49 (for board-level simulation, the protection of the design should be addressed since the) 85.04 114.53 P
0.46 (resulting model could possibly be synthesised. Many of the suggestions in section) 85.04 100.53 P
0.46 (3.2.2) 486.25 100.53 P
-0.54 (describing how to model for simulation performance will often reduce the probability that) 85.04 86.53 P
(a component could be reverse engineered.) 85.04 72.53 T
85.04 56.71 510.24 742.69 C
85.04 402.53 510.24 578.69 C
96.48 409.6 493.33 540.26 R
0.5 H
0 Z
0 X
0 K
N
96.48 548.04 493.33 562.22 R
N
0 10 Q
(entity of model for board-level simulation) 203.82 551.49 T
110.66 494.64 266.56 508.81 7.09 RR
N
(Timing checkers) 152.24 498.08 T
294.91 494.64 450.82 508.81 7.09 RR
N
(X-checkers) 347.87 498.08 T
(functional core) 124.85 468.48 T
(architecture BoardLevel) 110.66 526.09 T
294.91 423.77 450.82 480.47 18 RR
N
(Output delays) 342.03 469.74 T
110.66 423.77 266.56 480.47 R
N
408.3 452.12 266.56 452.12 2 L
2 Z
N
415 446.06 415 433.06 267 433.06 3 L
N
408.3 452.12 408.3 437.95 422.47 452.12 408.3 466.29 4 Y
0 Z
N
476.16 550.53 479.16 555.72 482.16 550.53 479.16 550.53 4 Y
V
479.16 452.12 479.16 550.53 2 L
2 Z
N
422.47 452.12 479.16 452.12 2 L
N
(DEnable) 309.08 437.95 T
(D_NoTime) 309.92 455.45 T
(D) 464.99 455.45 T
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "13" 14
%%Page: "14" 14
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(14) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.16 (Care should be taken when a model is developed using only a Data Sheet as input, since) 85.04 737.52 P
-0.73 (the component is not always described in a Data Sheet as actually being implemented. The) 85.04 723.52 P
2.06 (information in the Data Sheet could have been simpli\336ed, e.g. the description of an) 85.04 709.52 P
1.71 (interface protocol may be more constrained than the actual design requirements. The) 85.04 695.52 P
1.62 (source describing the functionality from which the modelling is performed should be) 85.04 681.52 P
3.22 (identi\336ed. Any unresolved issues should be submitted to the foundry or company) 85.04 667.52 P
(supporting the component and be documented.) 85.04 653.52 T
3.01 (It is not always obvious whether to model the behaviour that is described by the) 85.04 625.52 P
4 F
-0.14 (component model) 85.04 611.52 P
2 F
-0.14 ( or the Data Sheet when there are inconsistencies between them. It may) 169.84 611.52 P
0.25 (be that some functionality of the) 85.04 597.52 P
4 F
0.25 (component model) 245.09 597.52 P
2 F
0.25 ( has been simpli\336ed or omitted in the) 330.27 597.52 P
0.58 (Data Sheet, e.g. proprietary design features. In such a case it is recommended to model) 85.04 583.52 P
-0.68 (the full functionality and issue a warning when used, instead of excluding the function and) 85.04 569.52 P
(consequently have an incorrect simulation.) 85.04 555.52 T
1.5 (The inclusion of unsupported or undocumented functionality of the component in the) 85.04 527.52 P
1.41 (model for board-level simulation could simplify its comparison versus the) 85.04 513.52 P
4 F
1.41 (component) 457.61 513.52 P
2.09 (model) 85.04 499.52 P
2 F
2.09 (, using the same set of stimuli. The model should therefore always re\337ect the) 114.35 499.52 P
1.64 (component behaviour when there are inconsistencies or dif) 85.04 485.52 P
1.64 (ferences between the Data) 379.1 485.52 P
-0.3 (Sheet and the) 85.04 471.52 P
4 F
-0.3 (component model) 151.77 471.52 P
2 F
-0.3 (, otherwise the deviations will possibly turn up as failures) 236.41 471.52 P
(when breadboarding.) 85.04 457.52 T
0.37 (Independently of how the model is developed, the full functionality should be modelled) 85.04 429.52 P
(and veri\336ed versus the) 85.04 415.52 T
4 F
(component model) 196.29 415.52 T
2 F
( when available, as per section) 281.23 415.52 T
(4.) 430.77 415.52 T
3 F
(3.2.2) 85.04 373.52 T
(Modelling for simulation performance) 127.56 373.52 T
2 F
1.38 (The performance of present workstations and VHDL simulators provides a means for) 85.04 347.52 P
8.51 (simulating board designs comprising several complex components such as) 85.04 333.52 P
0.33 (microprocessors and ASICs. However) 85.04 319.52 P
0.33 (, to be able to tap this simulation performance the) 269.41 319.52 P
0.58 (simulation models have to be ef) 85.04 305.52 P
0.58 (\336ciently coded for simulation. An absolute requirement) 240.61 305.52 P
0.28 (on simulation performance for models intended for board-level simulation cannot easily) 85.04 291.52 P
2.68 (be de\336ned, although unnecessarily slow or cumbersome implementations should be) 85.04 277.52 P
(avoided.) 85.04 263.52 T
2.29 (The guidelines presented below are based on experiences with modelling and using) 85.04 235.52 P
-0.16 (models for board-level simulation. This is not an exhaustive list of issues to be addressed) 85.04 221.52 P
1.09 (when a model is tuned for simulation performance. It should also be remembered that) 85.04 207.52 P
0.94 (each suggestion might not be true for all situations and simulators. The best advice on) 85.04 193.52 P
-0.29 (simulation performance modelling is to use common sense in case of uncertainty) 85.04 179.52 P
-0.29 (. A good) 469.17 179.52 P
0.92 (way to choose between two approaches is to simulate both and to select the one being) 85.04 165.52 P
1.39 (most ef) 85.04 151.52 P
1.39 (\336cient. The stimuli used for such comparative simulations should be based on) 121.86 151.52 P
-0.55 (possible and probable input to the model. Dif) 85.04 137.52 P
-0.55 (ferent simulators have dif) 298.17 137.52 P
-0.55 (ferent performance) 419.21 137.52 P
-0.29 (characteristics, for obtaining the complete picture simulations should be performed on all) 85.04 123.52 P
(foreseen simulators to be used.) 85.04 109.52 T
FMENDPAGE
%%EndPage: "14" 15
%%Page: "15" 15
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(15) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
2.98 (Many rules and techniques that apply to writing optimised software, such as loop) 85.04 734.69 P
1.34 (unrolling, code in-lining etc., also apply to models with good simulation performance) 85.04 720.69 P
3.85 (since VHDL has many characteristics of a programming language. Some VHDL) 85.04 706.69 P
1.86 (simulators have less built-in optimisation capabilities than state of the art optimising) 85.04 692.69 P
0.44 (compilers for software, it is therefore often bene\336cial to manually perform optimisation) 85.04 678.69 P
(at the source code level.) 85.04 664.69 T
7.6 (Standard packages, such as the) 85.04 636.69 P
4 F
7.6 (IEEE.Std_Logic_1) 274.26 636.69 P
7.6 (164) 362.99 636.69 P
2 F
7.6 ( and) 380.98 636.69 P
4 F
7.6 (IEEE.V) 419.49 636.69 P
7.6 (ital_T) 454.91 636.69 P
7.6 (iming) 482.92 636.69 P
0.17 (IEEE.V) 85.04 622.69 P
0.17 (ital_Primitives) 120.46 622.69 P
2 F
0.17 (, are sometimes accelerated for simulation performance. But since) 191.76 622.69 P
0.48 (this is not always the case, it could be necessary to assess whether to use other types or) 85.04 608.69 P
(subprograms when simulation performance is an issue.) 85.04 594.69 T
3 F
(3.2.2.1) 85.04 552.69 T
(Pr) 127.56 552.69 T
(ocesses) 140 552.69 T
2 F
0.65 (Each process invocation has a cost in terms of simulation performance and in principle) 85.04 526.69 P
0.71 (the number of processes should therefore be kept small. Each concurrent assignment is) 85.04 512.69 P
-0.27 (treated as a process, and should be avoided where possible. Note that block and generate-) 85.04 498.69 P
(statements can incur the same cost as processes.) 85.04 484.69 T
0.85 (Processes should use sensitivity lists that can be statically allocated and have therefore) 85.04 456.69 P
3.09 (potentially better simulation performance than when using wait-statements that are) 85.04 442.69 P
1.47 (allocated dynamically) 85.04 428.69 P
1.47 (. Process invocation should be minimised, only essential signals) 191.32 428.69 P
-0.49 (should be included in the sensitivity list. Functions sensitive to the same signals should be) 85.04 414.69 P
0.04 (grouped in the same process, reducing the number of processes to invoke for each signal) 85.04 400.69 P
0.81 (event. Following the approach above, all functions related to the same clock should be) 85.04 386.69 P
-0.14 (grouped together) 85.04 372.69 P
-0.14 (. One process per clock region could be used when multiple clocks exist) 165.84 372.69 P
2.39 (for the component. Functions related to dif) 85.04 358.69 P
2.39 (ferent clock regions should be placed in) 304.7 358.69 P
-0.3 (dif) 85.04 344.69 P
-0.3 (ferent processes, not to invoke the process for each event on the irrelevant clocks. This) 98.15 344.69 P
(approach has been found ef) 85.04 330.69 T
(\336cient when clocks have dissimilar switching frequencies.) 216.7 330.69 T
1.25 (It should be decided whether to use single or multiple processes and which signals to) 85.04 302.69 P
1.38 (include in the sensitivity lists when modelling combinational and asynchronous logic,) 85.04 288.69 P
1.53 (based on comparative simulations. Combinational logic only related to a single clock) 85.04 274.69 P
(signal should be included in the process modelling that clock region.) 85.04 260.69 T
0.27 (Code blocks, such as checkers and autonomous functions that can be disabled by means) 85.04 232.69 P
1.19 (of generics or mode pins, could bene\336t from being placed in separate processes using) 85.04 218.69 P
0.17 (generate-statements to prevent them from executing in modes when not needed. It is not) 85.04 204.69 P
2.67 (suf) 85.04 190.69 P
2.67 (\336cient to place such functions in a process and protect them with a conditional) 99.48 190.69 P
-0.05 (statement, since the process will still be invoked each time there is an event on signals in) 85.04 176.69 P
0.98 (the sensitivity list. The generate-statement around the process will exclude the process) 85.04 162.69 P
(from the simulation when disabled, eliminating all invocation costs when not used.) 85.04 148.69 T
2.62 (The outline of the functional core architecture shown in example) 85.04 120.69 P
2.62 (8 represents such) 422.39 120.69 P
0.01 (structuring. The architecture in the example is divided in two processes, representing the) 85.04 106.69 P
0.2 (synchronous and the asynchronous regions of the component. The sensitivity lists of the) 85.04 92.69 P
(processes have been kept short to avoid unnecessary invocations.) 85.04 78.69 T
FMENDPAGE
%%EndPage: "15" 16
%%Page: "16" 16
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(16) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.93 (The synchronous region in the example is clocked by the) 85.04 737.52 P
4 F
0.93 (Clk) 370.77 737.52 P
2 F
0.93 ( input and is reset by the) 387.42 737.52 P
4 F
-0.41 (Reset_N) 85.04 723.52 P
2 F
-0.41 ( input. The) 125.01 723.52 P
4 F
-0.41 (ClkRegion) 179.09 723.52 P
2 F
-0.41 ( process implementing this region is made sensitive only to) 229.73 723.52 P
1.65 (these two signals. The \336rst part of the process handles the asynchronous reset of the) 85.04 709.52 P
0.06 (region. The succeeding two parts model the functionality related to the rising and falling) 85.04 695.52 P
4 F
1.37 (Clk) 85.04 681.52 P
2 F
1.37 ( edges. An edge on the) 101.7 681.52 P
4 F
1.37 (Clk) 222.14 681.52 P
2 F
1.37 ( input is detected using the functions) 238.8 681.52 P
4 F
1.37 (Rising_Edge) 427.25 681.52 P
2 F
1.37 ( and) 488.55 681.52 P
4 F
(Falling_Edge) 85.04 667.52 T
2 F
(, which also handle unknown input values.) 151 667.52 T
-0.16 (The last part of the) 85.04 639.52 P
4 F
-0.16 (ClkRegion) 177.85 639.52 P
2 F
-0.16 ( process is only invoked when no reset has been issued and) 228.49 639.52 P
1.94 (neither of the clock edges have been detected. It is used for detecting and reporting) 85.04 625.52 P
-0.07 (unknown values on the) 85.04 611.52 P
4 F
-0.07 (Clk) 198.7 611.52 P
2 F
-0.07 ( input as described in section) 215.36 611.52 P
-0.07 (3.3.2. This method for checking) 356.94 611.52 P
1.72 (for unknown input values will only negligibly contribute to the performance penalty) 85.04 597.52 P
1.72 (,) 507.24 597.52 P
(compared to checking the clock input at each signal event which occurs frequently) 85.04 583.52 T
(.) 480.62 583.52 T
4.16 (The process) 85.04 555.52 P
4 F
4.16 (Asynchr) 153.96 555.52 P
4.16 (onousRegion) 192.82 555.52 P
2 F
4.16 ( implementing the asynchronous region is made) 255.45 555.52 P
-0.47 (sensitive only to those inputs directly af) 85.04 541.52 P
-0.47 (fecting its behaviour) 273.22 541.52 P
-0.47 (. The inputs) 370.22 541.52 P
4 F
-0.47 (CS_N) 428.77 541.52 P
2 F
-0.47 ( and) 456.76 541.52 P
4 F
-0.47 (R) 479.14 541.52 P
-0.47 (W_N) 486.25 541.52 P
2 F
-0.26 (control the asynchronous write accesses to internal registers and are therefore included in) 85.04 527.52 P
1.08 (the sensitivity list. The data and address buses are latched on the rising) 85.04 513.52 P
4 F
1.08 (CS_N) 441.46 513.52 P
2 F
1.08 ( edge as) 469.45 513.52 P
1.52 (shown in example) 85.04 499.52 P
1.52 (3, and do not af) 178.35 499.52 P
1.52 (fect the process when changing values. They need) 259.15 499.52 P
-0.39 (therefore not be sensed by the process and are not included in the sensitivity list, allowing) 85.04 485.52 P
0.65 (for better simulation performance than if they were included. This modelling is inexact) 85.04 471.52 P
(since the accessing scheme has been somewhat simpli\336ed.) 85.04 457.52 T
3 F
(3.2.2.2) 85.04 415.52 T
(Signals) 127.56 415.52 T
2 F
-0.01 (Variables should be used instead of signals wherever possible) 85.04 389.52 P
-0.01 (, since each signal requires) 381.39 389.52 P
0.26 (one or several drivers, speci\336c handling \050event scheduling,\051 and memory storage, which) 85.04 375.52 P
2.04 (takes more instructions to execute \050and likely decreases the cache hit ratio\051. Signals) 85.04 361.52 P
-0.16 (should preferably be used only for communication between processes. VHDL \32593 shared) 85.04 347.52 P
-0.09 (variables could potentially be used instead of signals, but should be used with precaution) 85.04 333.52 P
-0.13 (since potentially introducing indeterministic behaviour in the simulation. Another reason) 85.04 319.52 P
0.05 (for mer) 85.04 305.52 P
0.05 (ging processes is that the number of signals used for the communication between) 120.51 305.52 P
(them is consequently reduced.) 85.04 291.52 T
2.26 (Resolved types should be avoided internally in the model where possible, since the) 85.04 263.52 P
-0.01 (calculation of the resulting value will need to call a resolution function for each event on) 85.04 249.52 P
3.71 (the driving signals. Using unresolved types instead could potentially increase the) 85.04 235.52 P
4.05 (simulation performance. Resolved types should therefore only be used when the) 85.04 221.52 P
2.57 (resolution function is needed. This does not apply to variables, since no resolution) 85.04 207.52 P
(function is needed and there should be no dif) 85.04 193.52 T
(ference in simulation performance.) 300.67 193.52 T
2.7 (It has however been observed that there is no signi\336cant dif) 85.04 165.52 P
2.7 (ference between using) 397.6 165.52 P
4 F
-0.38 (Std_ULogic) 85.04 151.52 P
2 F
-0.38 ( instead of) 142.34 151.52 P
4 F
-0.38 (Std_Logic) 194.18 151.52 P
2 F
-0.38 (, since the latter is accelerated in some simulators. Some) 242.82 151.52 P
-0.51 (simulators also ensure that the resolution function is not invoked for signals with only one) 85.04 137.52 P
-0.25 (driver) 85.04 123.52 P
-0.25 (. This can be seen as analogous to replacing such signals with their unresolved base) 113.02 123.52 P
0.34 (type, e.g.) 85.04 109.52 P
4 F
0.34 (Std_Logic) 132.69 109.52 P
2 F
0.34 ( signals with one driver becomes) 181.34 109.52 P
4 F
0.34 (Std_ULogic) 343.96 109.52 P
2 F
0.34 ( signals. An additional) 401.26 109.52 P
2.48 (bene\336t of using unresolved types is that unwanted short-circuit connection between) 85.04 95.52 P
-0.13 (signals is automatically detected at analysis time since a signal of an unresolved type can) 85.04 81.52 P
(only have one driver) 85.04 67.52 T
(.) 183.3 67.52 T
FMENDPAGE
%%EndPage: "16" 17
%%Page: "17" 17
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(17) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
0.27 (When moving a concurrent signal assignment into a process, it should be ensured that it) 85.04 734.69 P
-0.49 (is not updated more often than it would had been as a concurrent assignment. Reassigning) 85.04 720.69 P
0.65 (a signal its current value should be avoided, since each such assignment requires that a) 85.04 706.69 P
0.94 (transaction is scheduled for that signal. One should also be careful not to recalculate a) 85.04 692.69 P
0.01 (signal value expression too often when moving the signal assignment into a process, e.g.) 85.04 678.69 P
-0.59 (for each clock cycle instead of each time one of the relevant input signals changes. In such) 85.04 664.69 P
3.32 (case the simulation performance will decrease due to the increase of unnecessary) 85.04 650.69 P
0.79 (calculation, even if the same calculated value is not reassigned to the signal. Similarly) 85.04 636.69 P
0.79 (,) 507.24 636.69 P
0.1 (removing static signals that seldom change will not improve the simulation performance) 85.04 622.69 P
(signi\336cantly or will even decrease it.) 85.04 608.69 T
1.32 (Signal generating attributes such as) 85.04 580.69 P
4 F
1.32 (\324Stable) 264.51 580.69 P
2 F
1.32 ( should be avoided since they result in the) 298.49 580.69 P
-0.01 (creation of implicit signals which have to be handled in the scheduler) 85.04 566.69 P
-0.01 (. Instead should the) 417 566.69 P
(attribute) 85.04 552.69 T
4 F
(\324Event) 128.01 552.69 T
2 F
( be used where possible.) 159.32 552.69 T
3 F
(3.2.2.3) 85.04 510.69 T
(T) 127.56 510.69 T
(ypes) 134.67 510.69 T
2 F
1.08 (Numerical data types such as) 85.04 484.69 P
4 F
1.08 (Integer) 233.31 484.69 P
2 F
1.08 ( normally result in better simulation performance) 267.94 484.69 P
1.25 (than arrays such as) 85.04 470.69 P
4 F
1.25 (Std_Logic_V) 183.95 470.69 P
1.25 (ector) 244.59 470.69 P
2 F
1.25 ( and) 269.24 470.69 P
4 F
1.25 (Bit_V) 295.05 470.69 P
1.25 (ector) 321.04 470.69 P
2 F
1.25 (, and could be used for extensive) 345.2 470.69 P
-0.5 (calculations directly using the arithmetics of the processor on the host machine. However) 85.04 456.69 P
-0.5 (,) 507.24 456.69 P
1.08 (one should be careful when the bit \336eld information is required in the simulation, e.g.) 85.04 442.69 P
0.09 (during instruction decoding in microprocessor models, since retrieving such information) 85.04 428.69 P
0.2 (from an) 85.04 414.69 P
4 F
0.2 (Integer) 126.07 414.69 P
2 F
0.2 ( could potentially be more costly than using an array in the \336rst place. A) 160.71 414.69 P
-0.54 (trade-of) 85.04 400.69 P
-0.54 (f should be performed between the cost for: performing type conversions between) 122.78 400.69 P
4 F
2.22 (Std_Logic_V) 85.04 386.69 P
2.22 (ector) 145.68 386.69 P
2 F
2.22 ( and) 170.32 386.69 P
4 F
2.22 (Integer) 198.07 386.69 P
2 F
2.22 (, and subsequent calculations using) 232.23 386.69 P
4 F
2.22 (Integer) 415.2 386.69 P
2 F
2.22 (; or directly) 449.84 386.69 P
-0.35 (performing calculations on) 85.04 372.69 P
4 F
-0.35 (Std_Logic_V) 216.22 372.69 P
-0.35 (ector) 276.86 372.69 P
2 F
-0.35 (. Findings indicate that the time required for) 300.85 372.69 P
-0.62 (converting a) 85.04 358.69 P
4 F
-0.62 (Std_Logic_V) 146.41 358.69 P
-0.62 (ector) 207.05 358.69 P
2 F
-0.62 ( signal to an) 231.7 358.69 P
4 F
-0.62 (Integer) 290.52 358.69 P
2 F
-0.62 ( variable, adding two) 325.15 358.69 P
4 F
-0.62 (Integer) 426.93 358.69 P
2 F
-0.62 ( variables,) 461.56 358.69 P
0.88 (and to convert the result back to a) 85.04 344.69 P
4 F
0.88 (Std_Logic_V) 257.27 344.69 P
0.88 (ector) 317.91 344.69 P
2 F
0.88 ( variable is faster than to make an) 342.55 344.69 P
(addition between two) 85.04 330.69 T
4 F
(Std_Logic_V) 191.3 330.69 T
(ector) 251.94 330.69 T
2 F
( signals.) 276.59 330.69 T
1.7 (The computations on data and address in example) 85.04 302.69 P
1.7 (3 are made using the type) 339.46 302.69 P
4 F
1.7 (Integer) 475.6 302.69 P
2 F
4.31 (instead of) 85.04 288.69 P
4 F
4.31 (Std_Logic_V) 143.63 288.69 P
4.31 (ector) 204.27 288.69 P
2 F
4.31 (\050not shown\051. The conversion is made directly from) 236.22 288.69 P
4 F
1.18 (Std_Logic_V) 85.04 274.69 P
1.18 (ector) 145.68 274.69 P
2 F
1.18 ( to) 170.32 274.69 P
4 F
1.18 (Integer) 188.02 274.69 P
2 F
1.18 ( with the custom made function) 222.66 274.69 P
4 F
1.18 (T) 384.34 274.69 P
1.18 (o_Integer) 389.9 274.69 P
2 F
1.18 (, which is only) 436.05 274.69 P
-0.39 (called when the value is needed. This function also checks for unknown values and issues) 85.04 260.69 P
(assertion reports when detected, its declaration is shown in example) 85.04 246.69 T
(2.) 413.8 246.69 T
5 10 Q
(--) 99.21 220.02 T
7 F
(------------------------------------------------------------------) 111.21 220.02 T
5 F
(--) 99.21 208.02 T
7 F
(Converts) 117.2 208.02 T
(unsigned) 171.17 208.02 T
(Std_Logic_Vector) 225.14 208.02 T
(to) 327.09 208.02 T
(Integer, leftmost) 345.08 208.02 T
(bit) 453.02 208.02 T
(MSB) 477.01 208.02 T
5 F
(--) 99.21 196.02 T
7 F
(Error) 117.2 196.02 T
(message) 153.18 196.02 T
(for) 201.16 196.02 T
(unknowns) 225.14 196.02 T
(\050U,) 279.11 196.02 T
(X,) 303.1 196.02 T
(W,) 321.09 196.02 T
(Z,) 339.08 196.02 T
(-\051 being) 357.07 196.02 T
(converted) 411.04 196.02 T
(to) 471.01 196.02 T
(0) 489 196.02 T
5 F
(---) 99.21 184.02 T
7 F
(-----------------------------------------------------------------) 117.2 184.02 T
6 F
(function) 99.21 172.02 T
5 F
(To_Integer\050) 153.18 172.02 T
6 F
(constant) 117.2 160.02 T
5 F
(Vector:) 171.17 160.02 T
(Std_Logic_Vector;) 249.13 160.02 T
6 F
(constant) 117.2 148.02 T
5 F
(VectorName:) 171.17 148.02 T
(String) 249.13 148.02 T
(:=) 339.08 148.02 T
("";) 357.07 148.02 T
6 F
(constant) 117.2 136.02 T
5 F
(HeaderMsg:) 171.17 136.02 T
(String) 249.13 136.02 T
(:=) 339.08 136.02 T
("To_Integer:";) 357.07 136.02 T
6 F
(constant) 117.2 124.02 T
5 F
(MsgSeverity: Severity_Level) 171.17 124.02 T
(:=) 339.08 124.02 T
(Warning\051) 357.07 124.02 T
6 F
(return) 117.2 112.02 T
5 F
(Integer;) 249.13 112.02 T
3 12 Q
(Example 2:) 85.04 84.69 T
4 F
(Declaration of a Std_Logic_V) 155.91 84.69 T
(ector to Integer converter function taking) 298.83 84.69 T
(into account unknown values on the input.) 155.91 70.69 T
FMENDPAGE
%%EndPage: "17" 18
%%Page: "18" 18
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(18) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.36 (T) 85.04 737.52 P
0.36 (ype conversions on input signals should be performed in the functional core where the) 91.53 737.52 P
-0.08 (actual value is needed and only when necessary) 85.04 723.52 P
-0.08 (, and is described further in section) 312.52 723.52 P
-0.08 (3.3.2.) 483.25 723.52 P
-0.21 (T) 85.04 709.52 P
-0.21 (o illustrate this, the conversion between) 91.53 709.52 P
4 F
-0.21 (Std_Logic_V) 283.79 709.52 P
-0.21 (ector) 344.43 709.52 P
2 F
-0.21 ( and) 369.08 709.52 P
4 F
-0.21 (Integer) 391.97 709.52 P
2 F
-0.21 ( and the checking) 426.61 709.52 P
-0.01 (for unknown values on the data and address buses in example) 85.04 695.52 P
-0.01 (3 are only necessary when) 383.72 695.52 P
3.27 (the values are latched. No type conversion is therefore necessary in the top-level) 85.04 681.52 P
-0.65 (architecture for the two buses. This scheme has better simulation performance than if each) 85.04 667.52 P
-0.34 (signal would be type converted each time there is an event. Unnecessary assertion reports) 85.04 653.52 P
-0.08 (are also avoided since checking for unknown values is only done when the value is used.) 85.04 639.52 P
1.35 (It has been seen that enumerated types have better simulation performance than array) 85.04 611.52 P
4.15 (type, especially for coding of \336nite state machines using case-statements, where) 85.04 597.52 P
4 F
(Bit_V) 85.04 583.52 T
(ectors) 111.03 583.52 T
2 F
( and) 140.34 583.52 T
4 F
(Std_Logic_V) 163.66 583.52 T
(ectors) 224.29 583.52 T
2 F
( are slower than enumerated types.) 253.61 583.52 T
5 10 Q
(---) 99.21 556.86 T
7 F
(-----------------------------------------------------------------) 117.2 556.86 T
5 F
(--) 99.21 544.86 T
7 F
(Implementation) 117.2 544.86 T
(of) 207.15 544.86 T
(all) 225.14 544.86 T
(asynchronous) 249.13 544.86 T
(functionality.) 327.09 544.86 T
5 F
(--) 99.21 532.86 T
7 F
(Latching) 117.2 532.86 T
(of) 171.17 532.86 T
(data) 189.16 532.86 T
(to) 219.15 532.86 T
(be) 237.14 532.86 T
(written) 255.13 532.86 T
(into) 303.1 532.86 T
(the) 333.08 532.86 T
(internal) 357.07 532.86 T
(registers.) 411.04 532.86 T
5 F
(--) 99.21 520.86 T
7 F
(Generation) 117.2 520.86 T
(of) 183.17 520.86 T
(external) 201.16 520.86 T
(data) 255.13 520.86 T
(bus) 285.11 520.86 T
(enable.) 309.1 520.86 T
(Checks) 357.07 520.86 T
(for) 399.05 520.86 T
(unknown) 423.04 520.86 T
(-- values) 99.21 508.86 T
(are) 159.18 508.86 T
(done) 183.17 508.86 T
(for) 213.15 508.86 T
(the) 237.14 508.86 T
(input) 261.12 508.86 T
(signals.) 297.1 508.86 T
5 F
(--) 99.21 496.86 T
7 F
(The) 117.2 496.86 T
(modelling) 141.19 496.86 T
(is) 201.16 496.86 T
(not) 219.15 496.86 T
(fully) 243.13 496.86 T
(correct) 279.11 496.86 T
(w.r.t.) 327.09 496.86 T
(a) 369.06 496.86 T
(typical) 381.06 496.86 T
(-- RAM) 99.21 484.86 T
(I/F,) 141.19 484.86 T
(since) 171.17 484.86 T
(some relaxations) 207.15 484.86 T
(have) 309.1 484.86 T
(been) 339.08 484.86 T
(introduced.) 369.06 484.86 T
5 F
(---) 99.21 472.86 T
7 F
(-----------------------------------------------------------------) 117.2 472.86 T
5 F
(AsynchronousRegion:) 99.21 460.86 T
6 F
(process) 219.15 460.86 T
5 F
(\050CS_N,) 261.12 460.86 T
(RW_N,) 303.1 460.86 T
(Reset_N\051) 339.08 460.86 T
6 F
(begin) 99.21 448.86 T
(if) 117.2 436.86 T
5 F
(Reset_N) 135.19 436.86 T
(=) 183.17 436.86 T
('0') 195.16 436.86 T
6 F
(then) 219.15 436.86 T
5 F
(--) 135.19 424.86 T
7 F
(To_X01) 153.18 424.86 T
(on) 195.16 424.86 T
(Reset_N) 213.15 424.86 T
(is) 261.12 424.86 T
(done) 279.11 424.86 T
(in) 309.1 424.86 T
(the top-level architecture) 327.09 424.86 T
5 F
(--) 135.19 412.86 T
7 F
(Asynchronous) 153.18 412.86 T
(reset) 231.14 412.86 T
(of) 267.12 412.86 T
(model) 285.11 412.86 T
5 F
(DEnable) 135.19 400.86 T
(<=) 183.17 400.86 T
(False;) 201.16 400.86 T
6 F
(elsif) 117.2 388.86 T
5 F
(Rising_Edge\050CS_N\051) 153.18 388.86 T
6 F
(then) 261.12 388.86 T
5 F
(--) 135.19 376.86 T
7 F
(End) 153.18 376.86 T
(of) 177.17 376.86 T
(access) 195.16 376.86 T
6 F
(if) 135.19 364.86 T
5 F
(To_X01\050RW_N,) 153.18 364.86 T
("RW_N",) 231.14 364.86 T
(InstancePath,) 279.11 364.86 T
(Error\051='0') 363.07 364.86 T
6 F
(then) 429.03 364.86 T
5 F
(--) 153.18 352.86 T
7 F
(Write) 171.17 352.86 T
(access) 207.15 352.86 T
(to) 249.13 352.86 T
(internal) 267.12 352.86 T
(registers) 321.09 352.86 T
5 F
(--) 153.18 340.86 T
7 F
(X) 171.17 340.86 T
(on) 183.17 340.86 T
(CS_N) 201.16 340.86 T
(is) 231.14 340.86 T
(treated) 249.13 340.86 T
(as) 297.1 340.86 T
(no) 315.09 340.86 T
(event) 333.08 340.86 T
(\050no) 369.06 340.86 T
(access\051) 393.05 340.86 T
5 F
(--) 153.18 328.86 T
7 F
(X) 171.17 328.86 T
(on) 183.17 328.86 T
(RW_N) 201.16 328.86 T
(is) 231.14 328.86 T
(treated) 249.13 328.86 T
(as) 297.1 328.86 T
(1) 315.09 328.86 T
(\050no) 327.09 328.86 T
(write) 351.07 328.86 T
(access\051) 387.05 328.86 T
5 F
(--) 153.18 316.86 T
7 F
(X) 171.17 316.86 T
(on) 183.17 316.86 T
(A) 201.16 316.86 T
(and) 213.15 316.86 T
(D_In) 237.14 316.86 T
(are) 267.12 316.86 T
(treated) 291.11 316.86 T
(as) 339.08 316.86 T
(0) 357.07 316.86 T
(-- A and D_In are converted to Integer) 153.18 304.86 T
5 F
(AWrite) 153.18 292.86 T
(<=) 201.16 292.86 T
(To_Integer\050A,) 219.15 292.86 T
("A",) 321.09 292.86 T
(InstancePath,) 351.07 292.86 T
(Error\051;) 435.03 292.86 T
(DWrite) 153.18 280.86 T
(<=) 201.16 280.86 T
(To_Integer\050D_In,) 219.15 280.86 T
("D",) 321.09 280.86 T
(InstancePath,) 351.07 280.86 T
(Error\051;) 435.03 280.86 T
6 F
(end) 135.19 268.86 T
(if) 159.18 268.86 T
5 F
(;) 171.17 268.86 T
(DEnable) 135.19 256.86 T
(<=) 183.17 256.86 T
(False;) 201.16 256.86 T
6 F
(elsif) 117.2 244.86 T
5 F
(Now) 153.18 244.86 T
(/=) 177.17 244.86 T
(0) 195.16 244.86 T
(ns) 207.15 244.86 T
6 F
(then) 225.14 244.86 T
5 F
(--) 135.19 232.86 T
7 F
(Asynchronous) 153.18 232.86 T
(behaviour) 231.14 232.86 T
5 F
(--) 135.19 220.86 T
7 F
(Enabled) 153.18 220.86 T
(for) 201.16 220.86 T
(read) 225.14 220.86 T
(cycles) 255.13 220.86 T
(after) 297.1 220.86 T
(Reset) 333.08 220.86 T
5 F
(--) 135.19 208.86 T
7 F
(X) 153.18 208.86 T
(on) 165.18 208.86 T
(RW_N) 183.17 208.86 T
(is) 213.15 208.86 T
(treated) 231.14 208.86 T
(as) 279.11 208.86 T
(0) 297.1 208.86 T
(-- X) 135.19 196.86 T
(on) 165.18 196.86 T
(CS_N) 183.17 196.86 T
(is) 213.15 196.86 T
(treated) 231.14 196.86 T
(as) 279.11 196.86 T
(1) 297.1 196.86 T
5 F
(DEnable) 135.19 184.86 T
(<=) 183.17 184.86 T
(\050To_X01\050RW_N,) 201.16 184.86 T
("RW_N",) 285.11 184.86 T
(InstancePath,) 333.08 184.86 T
(Error\051='1'\051) 417.04 184.86 T
6 F
(and) 489 184.86 T
5 F
(\050To_X01\050CS_N,) 201.16 172.86 T
("CS_N",) 285.11 172.86 T
(InstancePath,) 333.08 172.86 T
(Error\051='0'\051) 417.04 172.86 T
6 F
(and) 489 172.86 T
5 F
(\050Reset_N='1'\051;) 201.16 160.86 T
6 F
(end) 117.2 148.86 T
(if) 141.19 148.86 T
5 F
(;) 153.18 148.86 T
6 F
(end) 99.21 136.86 T
(process) 123.2 136.86 T
5 F
(AsynchronousRegion;) 171.17 136.86 T
3 12 Q
(Example 3:) 85.04 109.52 T
4 F
(Implementation of asynchr) 155.91 109.52 T
(onous write access to internal r) 284.04 109.52 T
(egisters.) 435.18 109.52 T
FMENDPAGE
%%EndPage: "18" 19
%%Page: "19" 19
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(19) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
0.58 (When modelling lar) 85.04 734.69 P
0.58 (ge memory elements the memory actually used by the simulator on) 181.93 734.69 P
-0.39 (the host machine should be taken into account, since the cache hit ratio will decrease with) 85.04 720.69 P
-0.49 (lar) 85.04 706.69 P
-0.49 (ger memory usage, and as a consequence the simulation performance will be decreased) 97.48 706.69 P
0.03 (as well. Note that it is not the size of the memory being allocated by the simulator that is) 85.04 692.69 P
2.78 (critical, but the size and the distribution of the memory which is being frequently) 85.04 678.69 P
1.12 (accessed. Since the allocation of the modelled memory into the actual memory dif) 85.04 664.69 P
1.12 (fers) 492.26 664.69 P
-0.48 (between simulators, operating systems and hardware, it is dif) 85.04 650.69 P
-0.48 (\336cult determine what impact) 374.1 650.69 P
4.34 (the method chosen will have on the simulation performance. But, as a general) 85.04 636.69 P
-0.18 (recommendation the memory usage should be minimised as much as possible. Also from) 85.04 622.69 P
3.73 (a memory usage point of view signal declarations are more costly than variable) 85.04 608.69 P
(declarations.) 85.04 594.69 T
2.1 (For example, an eight bit wide register would at least require 48 bits of memory if) 85.04 566.69 P
-0.19 (modelled as a) 85.04 552.69 P
4 F
-0.19 (Std_Logic_V) 153.4 552.69 P
-0.19 (ector) 214.04 552.69 P
2 F
-0.19 ( since each bit would be represented as 4 bits in memory) 238.69 552.69 P
-0.19 (,) 507.24 552.69 P
-0.23 (covering all nine) 85.04 538.69 P
4 F
-0.23 (Std_Logic) 167.94 538.69 P
2 F
-0.23 ( strengths. The same register contents could be represented as) 216.59 538.69 P
1.77 (an) 85.04 524.69 P
4 F
1.77 (Integer) 101.13 524.69 P
2 F
1.77 ( and would then require 4) 135.77 524.69 P
1.77 (bytes in most simulators, which is less than the) 270.52 524.69 P
4 F
2.83 (Std_Logic_V) 85.04 510.69 P
2.83 (ector) 145.68 510.69 P
2 F
2.83 ( representation, but which cannot represent all the nine) 170.32 510.69 P
4 F
2.83 (Std_Logic) 461.59 510.69 P
2 F
0.81 (strengths. The memory usage should be measured for the two approaches and be used,) 85.04 496.69 P
2.17 (together with the requirements on the level of detail for the data representation, for) 85.04 482.69 P
(deciding on how to model such registers.) 85.04 468.69 T
3 F
(3.2.2.4) 85.04 426.69 T
(Subpr) 127.56 426.69 T
(ograms) 159.34 426.69 T
2 F
2.3 (Passing lar) 85.04 400.69 P
2.3 (ge data structures as parameters to subprograms decreases the simulation) 139.43 400.69 P
1.17 (performance when the data structure size increases, which should be considered when) 85.04 386.69 P
0.85 (deciding whether to represent data as) 85.04 372.69 P
4 F
0.85 (Std_Logic_V) 271.3 372.69 P
0.85 (ector) 331.94 372.69 P
2 F
0.85 ( or) 356.58 372.69 P
4 F
0.85 (Integer) 374.26 372.69 P
2 F
0.85 (. In addition, calls to) 408.24 372.69 P
1.53 (subprograms declared in packages are dif) 85.04 358.69 P
1.53 (\336cult to optimised by the analyser since the) 291.31 358.69 P
-0.6 (package body can be reanalysed without necessitating that the code where the call is made) 85.04 344.69 P
-0.24 (from is reanalysed as well. It is therefore necessary to manually replace subprogram calls) 85.04 330.69 P
-0.65 (by in-line coding in the source code when optimising a model for simulation performance.) 85.04 316.69 P
3 F
(3.2.2.5) 85.04 274.69 T
(Expr) 127.56 274.69 T
(essions) 153.33 274.69 T
2 F
-0.26 (Globally static constants, such as deferred constants, cannot be evaluated at analysis time) 85.04 248.69 P
-0.11 (by the analyser) 85.04 234.69 P
-0.11 (. A way to work around this is to declare a local constant that is computed) 156.77 234.69 P
2.56 (once during the elaboration from the deferred constant or constants, e.g. \322) 85.04 220.69 P
3 F
2.56 (constant) 466.93 220.69 P
4 F
(LocalTpd) 85.04 206.69 T
2 F
(:) 131.02 206.69 T
4 F
(T) 137.35 206.69 T
(ime) 143.36 206.69 T
2 F
( :=) 160.68 206.69 T
4 F
(GlobalTpd /2) 176.78 206.69 T
2 F
(;\323 where) 241.09 206.69 T
4 F
(GlobalTpd) 285.04 206.69 T
2 F
( is a deferred constant.) 337.02 206.69 T
0.2 (It is believed that some simulators do not optimise expressions for common terms and it) 85.04 178.69 P
(is therefore necessary to manually make the optimisation in the code, as in example) 85.04 164.69 T
(4.) 489.09 164.69 T
5 10 Q
(-- Original code:) 99.21 138.02 T
(-- Optimised code:) 283.46 138.02 T
(Result0 := A+B*C;) 99.21 126.02 T
(Temp0) 283.46 126.02 T
(:= B*C;) 331.44 126.02 T
(Result1 := D-B*C;) 99.21 114.02 T
(Result0 := A+Temp0;) 283.46 114.02 T
(Result1 := D-Temp0;) 283.46 102.02 T
3 12 Q
(Example 4:) 85.04 74.69 T
4 F
(Common term in expr) 155.91 74.69 T
(essions being expr) 260.39 74.69 T
(essed as a temporary variable.) 348.56 74.69 T
FMENDPAGE
%%EndPage: "19" 20
%%Page: "20" 20
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(20) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.08 (On the other hand, unnecessary usage of temporary expressions could potentially reduce) 85.04 737.52 P
0.14 (the simulation performance since each temporary variable assignment has a certain cost,) 85.04 723.52 P
2.73 (as shown in example) 85.04 709.52 P
2.73 (5. Needless to say is that when performing calculations with) 196.5 709.52 P
(temporary signals instead of variables, the penalty is worse.) 85.04 695.52 T
5 10 Q
(-- Original code:) 99.21 668.86 T
(-- Optimised code:) 283.46 668.86 T
(Temp1) 99.21 656.86 T
(:= A+B;) 147.19 656.86 T
(Result2 := \050A*B\051/\050C*D\051*\050E) 283.46 656.86 T
6 F
(mod) 439.38 656.86 T
5 F
( F\051;) 457.37 656.86 T
(Temp2) 99.21 644.86 T
( := C-D;) 141.19 644.86 T
(Temp3) 99.21 632.86 T
( := E) 141.19 632.86 T
6 F
(mod) 177.17 632.86 T
5 F
( F;) 195.16 632.86 T
(Result2 := Temp1/Temp2*Temp3;) 99.21 620.86 T
3 12 Q
(Example 5:) 85.04 593.52 T
4 F
(Unnecessary temporary expr) 155.91 593.52 T
(essions mer) 294.68 593.52 T
(ged into one.) 350.54 593.52 T
2 F
-0.02 (Since VHDL speci\336es short-circuit boolean evaluation, terms that would short-circuit an) 85.04 565.52 P
-0.74 (expression evaluation should be placed as early as possible in the expression. Short-circuit) 85.04 551.52 P
-0.19 (evaluation is speci\336ed for the types) 85.04 537.52 P
4 F
-0.19 (Boolean) 256.43 537.52 P
2 F
-0.19 ( and) 296.41 537.52 P
4 F
-0.19 (Bit) 319.34 537.52 P
2 F
-0.19 (. The logical operators \050) 333.33 537.52 P
3 F
-0.19 (and) 447.48 537.52 P
2 F
-0.19 (,) 466.81 537.52 P
3 F
-0.19 (or) 472.61 537.52 P
2 F
-0.19 (, etc.\051) 483.45 537.52 P
-0.35 (do not evaluate short-circuit for) 85.04 523.52 P
4 F
-0.35 (Std_Logic) 238.19 523.52 P
2 F
-0.35 (, but can be exploited as in example) 286.84 523.52 P
-0.35 (6. The two) 459.3 523.52 P
1.03 (signals) 85.04 509.52 P
4 F
1.03 (A) 122.39 509.52 P
2 F
1.03 ( and) 129.72 509.52 P
4 F
1.03 (B) 155.1 509.52 P
2 F
1.03 ( are of type) 162.43 509.52 P
4 F
1.03 (Std_Logic) 223.84 509.52 P
2 F
1.03 (, but each expression within the parenthesis will) 272.49 509.52 P
2.67 (result in a) 85.04 495.52 P
4 F
2.67 (Boolean) 143.35 495.52 P
2 F
2.67 ( value, and the or) 183.33 495.52 P
2.67 (-operator could thus bene\336t from short-circuit) 276.7 495.52 P
(evaluation in case the \336rst parenthesis result is) 85.04 481.52 T
4 F
(T) 310.89 481.52 T
(rue) 316.9 481.52 T
2 F
(.) 332.88 481.52 T
6 10 Q
(signal) 99.21 454.86 T
5 F
( A, B: Std_Logic;) 135.19 454.86 T
(...) 99.21 442.86 T
6 F
(if) 99.21 430.86 T
5 F
( \050A=\3251\325\051) 111.21 430.86 T
6 F
(or) 165.18 430.86 T
5 F
( \050B=\3250\325\051) 177.17 430.86 T
6 F
(then) 231.14 430.86 T
5 F
(...) 117.2 418.86 T
6 F
(end if) 99.21 406.86 T
5 F
(;) 135.19 406.86 T
3 12 Q
(Example 6:) 85.04 379.52 T
4 F
(Expr) 155.91 379.52 T
(ession with potential short-cir) 178.78 379.52 T
(cuit evaluation.) 322.6 379.52 T
3 F
(3.2.2.6) 85.04 337.52 T
(Conditional statements) 127.56 337.52 T
2 F
0.34 (A fundamental rule when modelling for simulation performance using VHDL is to only) 85.04 311.52 P
-0.33 (execute code when necessary) 85.04 297.52 P
-0.33 (. Therefore, conditional) 224.12 297.52 P
-0.33 (statements should be used to reduce) 339.69 297.52 P
3.61 (unnecessary execution of code. The outer conditional) 85.04 283.52 P
3.61 (statement should reduce the) 365.83 283.52 P
1.28 (necessity to evaluate enclosed conditional) 85.04 269.52 P
1.28 (statements, based on an assessment on how) 294.35 269.52 P
0.77 (often subsequent code needs to be executed. This is done by using nested if- and case-) 85.04 255.52 P
0.9 (statements, ordered so that the branches with the highest probability are executed \336rst.) 85.04 241.52 P
-0.59 (Conditional expressions in the) 85.04 227.52 P
-0.59 (statements should be ordered for maximum boolean short-) 234.25 227.52 P
8.4 (circuit evaluation and the complexity should be minimised. Ef) 85.04 213.52 P
8.4 (\336ciency of) 450.87 213.52 P
0.05 (conditional) 85.04 199.52 P
0.05 (statement structures can be analysed using code coverage results. It has been) 142.01 199.52 P
0.39 (shown that an assignment of a signal is between one and two orders of magnitude more) 85.04 185.52 P
1.76 (costly in terms of simulation time compared to reading a signal or variable in an if-) 85.04 171.52 P
1.11 (statement. This suggests that one can use lar) 85.04 157.52 P
1.11 (ge structures of if-statements to prevent a) 305.09 157.52 P
(signal to be unnecessarily assigned, and still gain in simulation performance.) 85.04 143.52 T
1.96 (It can be seen in example) 85.04 115.52 P
1.96 (3 that the if) 219.41 115.52 P
1.96 (statements have been nested. The conditional) 283.25 115.52 P
3.84 (expression in the outer if-statement is the) 85.04 101.52 P
4 F
3.84 (Rising_Edge) 312.82 101.52 P
2 F
3.84 ( function. The conditional) 374.11 101.52 P
-0.46 (expression in the inner if) 85.04 87.52 P
-0.46 (statement is a custom made) 205.45 87.52 P
4 F
-0.46 (T) 338.07 87.52 P
-0.46 (o_X01) 343.64 87.52 P
2 F
-0.46 ( function that will detect and) 374.95 87.52 P
(report unknown values on the input.) 85.04 73.52 T
FMENDPAGE
%%EndPage: "20" 21
%%Page: "21" 21
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(21) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
-0.14 (The) 85.04 734.69 P
4 F
-0.14 (Rising_Edge) 106.54 734.69 P
2 F
-0.14 ( function is believed to execute faster than the custom) 167.84 734.69 P
4 F
-0.14 (T) 427.53 734.69 P
-0.14 (o_X01) 433.1 734.69 P
2 F
-0.14 ( function,) 464.41 734.69 P
0.18 (since it is accelerated in most VHDL simulators, and is consequently placed in the outer) 85.04 720.69 P
0.19 (if) 85.04 706.69 P
0.19 (statement that will be executed more frequently) 95.37 706.69 P
0.19 (. The two conditions are not combined) 324.22 706.69 P
(in one expression, not to evaluate any part of the expressions unnecessarily) 85.04 692.69 T
(.) 444.66 692.69 T
1.51 (The) 85.04 664.69 P
4 F
1.51 (DEnable) 108.2 664.69 P
2 F
1.51 ( signal in example) 150.84 664.69 P
1.51 (3 is used for enabling the tristate buf) 245.99 664.69 P
1.51 (fer isolating the) 431.92 664.69 P
1.86 (outgoing) 85.04 650.69 P
4 F
1.86 (D_Out) 132.54 650.69 P
2 F
1.86 ( bus from the external port) 165.19 650.69 P
4 F
1.86 (D) 306.91 650.69 P
2 F
1.86 ( in the top-level architecture. The type) 315.57 650.69 P
4 F
1.15 (Boolea) 85.04 636.69 P
2 F
1.15 (n was being simple to use in if) 119.02 636.69 P
1.15 (statements and could potentially simulate faster) 276.3 636.69 P
-0.49 (than) 85.04 622.69 P
4 F
-0.49 (Std_ULogic) 108.21 622.69 P
2 F
-0.49 (. Its usage in the top-level architecture is described further in example) 165.51 622.69 P
-0.49 (22) 498.24 622.69 P
(and \336gure) 85.04 608.69 T
(4.) 136.34 608.69 T
3 F
(3.2.3) 85.04 566.69 T
(Evaluation of simulation performance) 127.56 566.69 T
2 F
1.8 (The simulation performance of a model should be evaluated continuously during the) 85.04 540.69 P
2.15 (development to identify simulation bottlenecks and accordingly modify the code for) 85.04 526.69 P
0.5 (improvements. An analysis of the simulation speed should compare the model intended) 85.04 512.69 P
2.45 (for board-level simulation and the actual hardware performance, stating the relative) 85.04 498.69 P
(simulation performance measured in terms of instructions per second, etc.) 85.04 484.69 T
1.77 (The test suite used for this purpose should have a low in\337uence on the performance) 85.04 456.69 P
1.6 (measurements, but should also re\337ect realistic simulation scenarios and execute lar) 85.04 442.69 P
1.6 (ge) 498.91 442.69 P
-0.66 (portions of the model. The measurements should be compared for dif) 85.04 428.69 P
-0.66 (ferent simulators and) 410.3 428.69 P
(platforms when possible, avoiding simulation pitfalls.) 85.04 414.69 T
0.79 (A code coverage utility is a useful means for identifying simulation bottlenecks during) 85.04 386.69 P
0.22 (model development. The output from such tools usually states the number of times each) 85.04 372.69 P
3.37 (statement in the source code has been executed during a simulation, allowing an) 85.04 358.69 P
(identi\336cation of statements frequently executed.) 85.04 344.69 T
0.29 (Simulation performance can often be improved by reordering the code or modifying the) 85.04 316.69 P
1.76 (structure of the conditional statements. It is also possible to identi\336ed redundant and) 85.04 302.69 P
(unnecessary code that could complicate maintenance.) 85.04 288.69 T
1.43 (The Coverage utility in the Synopsys\250 VSS simulator records the number of times a) 85.04 260.69 P
2.54 (statement is executed when running a particular simulation. The Leapfrog\250 VHDL) 85.04 246.69 P
-0.31 (simulator from Cadence has been announced to includes a code pro\336ler) 85.04 232.69 P
-0.31 (, comparable with) 424.58 232.69 P
0.66 (the Coverage utility) 85.04 218.69 P
0.66 (, but which also identi\336es where in the code most of the simulation) 180.85 218.69 P
(time is spent.) 85.04 204.69 T
1.44 (The VHDLCover\252 tool is a simulator independent coverage utility) 85.04 176.69 P
1.44 (, that adds VHDL) 420.65 176.69 P
-0.52 (code to the model which can then be simulate on any VHDL simulator) 85.04 162.69 P
-0.52 (, and the results can) 417.4 162.69 P
0.32 (be further analysed the tool. This tool claims to analyse branches taken and other things) 85.04 148.69 P
(besides the executed statement count.) 85.04 134.69 T
FMENDPAGE
%%EndPage: "21" 22
%%Page: "22" 22
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(22) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(3.2.4) 85.04 737.52 T
(Outline of entity and ar) 127.56 737.52 T
(chitectur) 247.95 737.52 T
(e declarations for functional cor) 293.69 737.52 T
(es) 457.37 737.52 T
2 F
-0.19 (The entity of the functional core should have the same name as the model for board-level) 85.04 711.52 P
-0.55 (simulation but with) 85.04 697.52 P
4 F
-0.55 (_Cor) 179.68 697.52 P
-0.55 (e) 203.89 697.52 P
2 F
-0.55 ( suf) 209.21 697.52 P
-0.55 (\336xed when only one entity is needed. The architecture name) 226.1 697.52 P
-0.52 (should re\337ect the nature of its contents:) 85.04 683.52 P
4 F
-0.52 (Behavioural) 273.62 683.52 P
2 F
-0.52 ( or) 332.92 683.52 P
4 F
-0.52 (Structural) 347.87 683.52 P
2 F
-0.52 (. When multiple entities) 396.52 683.52 P
-0.12 (are used for the functional core they should be named after their function. If a three-level) 85.04 669.52 P
2.29 (hierarchy is needed, the name of the second level should have) 85.04 655.52 P
4 F
2.29 (_Cor) 410.04 655.52 P
2.29 (e) 434.25 655.52 P
2 F
2.29 ( suf) 439.58 655.52 P
2.29 (\336xed. The) 459.31 655.52 P
4 F
2.84 (InstancePath) 85.04 641.52 P
2 F
2.84 ( generic should be passed down the hierarchy where the checkers are) 148.33 641.52 P
-0.54 (implemented. The default value should then be the same as the name of the corresponding) 85.04 627.52 P
-0.29 (entity) 85.04 613.52 P
-0.29 (, which will not appear in an assertion report when the) 111.58 613.52 P
4 F
-0.29 (InstancePath) 372.2 613.52 P
2 F
-0.29 ( is passed down) 435.49 613.52 P
(correctly) 85.04 599.52 T
(. It should only be used for sub-module veri\336cation during the development.) 126.88 599.52 T
0.13 (The entity shown in example) 85.04 571.52 P
0.13 (7 has ports of type) 227.8 571.52 P
4 F
0.13 (Std_ULogic) 320.05 571.52 P
2 F
0.13 ( since no tristate drivers are) 377.36 571.52 P
2.82 (implemented in the functional core. No type conversion is needed in the top-level) 85.04 557.52 P
-0.21 (architecture between the) 85.04 543.52 P
4 F
-0.21 (Std_Logic) 204.63 543.52 P
2 F
-0.21 ( ports of the top-level entity and the) 253.28 543.52 P
4 F
-0.21 (Std_ULogic) 426.15 543.52 P
2 F
-0.21 ( ports) 483.46 543.52 P
7.01 (of the functional core, since they are equivalent and compatible. Ports of) 85.04 529.52 P
4 F
1.53 (Std_Logic_V) 85.04 515.52 P
1.53 (ector) 145.68 515.52 P
2 F
1.53 ( type have not been converted to the unresolved) 170.32 515.52 P
4 F
1.53 (Std_ULogic_V) 416.29 515.52 P
1.53 (ector) 485.59 515.52 P
2 F
0.94 (type in the top-level architecture. It is done in the functional core where and when the) 85.04 501.52 P
0.27 (value is truly used and the ports are therefore of type) 85.04 487.52 P
4 F
0.27 (Std_Logic_V) 344.17 487.52 P
0.27 (ector) 404.81 487.52 P
2 F
0.27 (. The output port) 428.8 487.52 P
4 F
1.14 (D_Out) 85.04 473.52 P
2 F
1.14 ( of type) 117.68 473.52 P
4 F
1.14 (Integer) 160.73 473.52 P
2 F
1.14 ( is converted to) 195.37 473.52 P
4 F
1.14 (Std_ULogic_V) 276.52 473.52 P
1.14 (ector) 345.82 473.52 P
2 F
1.14 ( in the top-level architecture) 370.47 473.52 P
(only when its value is used, and is therefore not converted in the functional core.) 85.04 459.52 T
6 10 Q
(library) 99.21 432.86 T
5 F
(IEEE;) 147.19 432.86 T
6 F
(use) 99.21 420.86 T
5 F
(IEEE.Std_Logic_1164.) 123.2 420.86 T
6 F
(all) 243.13 420.86 T
5 F
(;) 261.12 420.86 T
6 F
(entity) 99.21 396.86 T
5 F
(BitMod_Core) 141.19 396.86 T
6 F
(is) 213.15 396.86 T
(generic) 117.2 384.86 T
5 F
(\050) 159.18 384.86 T
(InstancePath:) 135.19 372.86 T
(String) 219.15 372.86 T
(:=) 261.12 372.86 T
("BitMod_Core:"\051;) 279.11 372.86 T
(--) 381.06 372.86 T
7 F
(For) 399.05 372.86 T
(assertions) 423.04 372.86 T
6 F
(port) 117.2 360.86 T
5 F
(\050) 141.19 360.86 T
(--) 135.19 348.86 T
7 F
(System) 153.18 348.86 T
(signals) 195.16 348.86 T
5 F
(Test0:) 135.19 336.86 T
6 F
(in) 189.16 336.86 T
5 F
(Std_ULogic;) 219.15 336.86 T
(--) 381.06 336.86 T
7 F
(Test) 399.05 336.86 T
(mode) 429.03 336.86 T
5 F
(Clk:) 135.19 324.86 T
6 F
(in) 189.16 324.86 T
5 F
(Std_ULogic;) 219.15 324.86 T
(--) 381.06 324.86 T
7 F
(Master) 399.05 324.86 T
(Clock) 441.02 324.86 T
5 F
(Reset_N:) 135.19 312.86 T
6 F
(in) 189.16 312.86 T
5 F
(Std_ULogic;) 219.15 312.86 T
( --) 375.06 312.86 T
7 F
(Master) 399.05 312.86 T
(Reset) 441.02 312.86 T
5 F
(--) 135.19 300.86 T
7 F
(Interface) 153.18 300.86 T
(to) 213.15 300.86 T
(internal) 231.14 300.86 T
(registers) 285.11 300.86 T
5 F
(A:) 135.19 288.86 T
6 F
(in) 189.16 288.86 T
5 F
(Std_Logic_Vector\0500) 219.15 288.86 T
6 F
(to) 333.08 288.86 T
5 F
(1\051;) 351.07 288.86 T
(--) 381.06 288.86 T
7 F
(Address) 399.05 288.86 T
(bus) 447.02 288.86 T
5 F
(CS_N:) 135.19 276.86 T
6 F
(in) 189.16 276.86 T
5 F
(Std_ULogic;) 219.15 276.86 T
(--) 381.06 276.86 T
7 F
(Chip) 399.05 276.86 T
(select) 429.03 276.86 T
5 F
(RW_N:) 135.19 264.86 T
6 F
(in) 189.16 264.86 T
5 F
(Std_ULogic;) 219.15 264.86 T
(--) 381.06 264.86 T
7 F
(Read/write) 399.05 264.86 T
5 F
(D_In:) 135.19 252.86 T
6 F
(in) 189.16 252.86 T
5 F
(Std_Logic_Vector\0500) 219.15 252.86 T
6 F
(to) 333.08 252.86 T
5 F
(7\051;) 351.07 252.86 T
(--) 381.06 252.86 T
7 F
(Data) 399.05 252.86 T
(bus) 429.03 252.86 T
(input) 453.02 252.86 T
5 F
(D_Out:) 135.19 240.86 T
6 F
(out) 189.16 240.86 T
5 F
(Integer) 219.15 240.86 T
6 F
(range) 267.12 240.86 T
5 F
(0) 303.1 240.86 T
6 F
(to) 315.09 240.86 T
5 F
(255;) 333.08 240.86 T
( --) 375.06 240.86 T
7 F
(Data) 399.05 240.86 T
(bus) 429.03 240.86 T
(output) 453.02 240.86 T
5 F
(DEnable:) 135.19 228.86 T
6 F
(out) 189.16 228.86 T
5 F
(Boolean;) 219.15 228.86 T
(--) 381.06 228.86 T
7 F
(Data) 399.05 228.86 T
(bus) 429.03 228.86 T
(enable) 453.02 228.86 T
5 F
(--) 135.19 216.86 T
7 F
(Serial) 153.18 216.86 T
(Interface) 195.16 216.86 T
5 F
(SClk:) 135.19 204.86 T
6 F
(in) 189.16 204.86 T
5 F
(Std_ULogic;) 219.15 204.86 T
(--) 381.06 204.86 T
7 F
(Serial) 399.05 204.86 T
(clock) 441.02 204.86 T
5 F
(SData:) 135.19 192.86 T
6 F
(in) 189.16 192.86 T
5 F
(Std_ULogic;) 219.15 192.86 T
(--) 381.06 192.86 T
7 F
(Serial) 399.05 192.86 T
(input) 441.02 192.86 T
5 F
(MData:) 135.19 180.86 T
6 F
(out) 189.16 180.86 T
5 F
(Std_ULogic\051;) 219.15 180.86 T
(--) 381.06 180.86 T
7 F
(Serial) 399.05 180.86 T
(output) 441.02 180.86 T
6 F
(end) 99.21 168.86 T
5 F
(BitMod_Core;) 123.2 168.86 T
3 12 Q
(Example 7:) 85.04 141.52 T
4 F
(Outline of a functional cor) 155.91 141.52 T
(e entity for a model for boar) 283.39 141.52 T
(d-level simulation.) 418.87 141.52 T
2 F
2.29 (All scheduling of output delays and timing checking are performed in the top-level) 85.04 113.52 P
-0.14 (architecture. All type conversions and checking for unknown value on the input ports are) 85.04 99.52 P
2.05 (performed in the functional core, except the static signals) 85.04 85.52 P
4 F
2.05 (Reset_N) 381.24 85.52 P
2 F
2.05 ( and) 421.22 85.52 P
4 F
2.05 (T) 448.62 85.52 P
2.05 (est) 454.19 85.52 P
2 F
2.05 ( that are) 467.51 85.52 P
(converted in the top-level architecture.) 85.04 71.52 T
FMENDPAGE
%%EndPage: "22" 23
%%Page: "23" 23
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(23) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
2.21 (The outline of the functional core architecture in example) 85.04 734.69 P
2.21 (8 covers some aspects of) 382.16 734.69 P
2.02 (modelling for functional accuracy and simulation performance described earlier) 85.04 720.69 P
2.02 (. The) 483.57 720.69 P
4 F
1.88 (ClkRegion) 85.04 706.69 P
2 F
1.88 ( process covers all functionality related to the) 135.68 706.69 P
4 F
1.88 (Clk) 371.9 706.69 P
2 F
1.88 ( input and is only made) 388.56 706.69 P
0.65 (sensitive to the) 85.04 692.69 P
4 F
0.65 (Clk) 161.95 692.69 P
2 F
0.65 ( and) 178.61 692.69 P
4 F
0.65 (Reset_N) 203.23 692.69 P
2 F
0.65 ( inputs, being asynchronously reset by) 243.2 692.69 P
4 F
0.65 (Reset_N) 433.99 692.69 P
2 F
0.65 (. An if-) 473.96 692.69 P
-0.19 (statement divides the process in four regions: reset of the process, functionality related to) 85.04 678.69 P
2.75 (the rising) 85.04 664.69 P
4 F
2.75 (Clk) 138.52 664.69 P
2 F
2.75 ( edge, functionality related to the falling) 155.18 664.69 P
4 F
2.75 (Clk) 370.33 664.69 P
2 F
2.75 ( edge, and checking for) 386.98 664.69 P
(unknown values on) 85.04 650.69 T
4 F
(Clk) 181.31 650.69 T
2 F
( when neither in reset nor an edge is detected.) 197.97 650.69 T
-0.19 (The) 85.04 622.69 P
4 F
-0.19 (Asynchr) 106.5 622.69 P
-0.19 (onousRegion) 145.35 622.69 P
2 F
-0.19 ( process includes all asynchronous functionality in the example) 207.98 622.69 P
0.76 (and is made sensitive to) 85.04 608.69 P
4 F
0.76 (Reset_N) 206.41 608.69 P
2 F
0.76 (,) 246.39 608.69 P
4 F
0.76 (CS_N) 253.14 608.69 P
2 F
0.76 ( and) 281.13 608.69 P
4 F
0.76 (R) 305.96 608.69 P
0.76 (W_N) 313.07 608.69 P
2 F
0.76 (, which are the only inputs that can) 337.06 608.69 P
-0.21 (induce any changes on the outputs due to an event. An if-statement divides the process in) 85.04 594.69 P
1.86 (three regions: reset of the process, functionality related to the rising) 85.04 580.69 P
4 F
1.86 (CS_N) 432.57 580.69 P
2 F
1.86 ( edge and) 460.56 580.69 P
(functionality related to) 85.04 566.69 T
4 F
(R) 197.3 566.69 T
(W_N) 204.41 566.69 T
2 F
( input when there is no rising) 228.4 566.69 T
4 F
(CS_N) 371.31 566.69 T
2 F
( edge.) 399.3 566.69 T
6 10 Q
(architecture) 99.21 540.02 T
5 F
(Behavioural) 177.17 540.02 T
6 F
(of) 249.13 540.02 T
5 F
(BitMod_Core) 267.12 540.02 T
6 F
(is) 339.08 540.02 T
5 F
(--) 117.2 528.02 T
7 F
(Local) 135.19 528.02 T
(signal) 171.17 528.02 T
(declarations.) 213.15 528.02 T
6 F
(begin) 99.21 516.02 T
5 F
(--) 117.2 504.02 T
7 F
(Implementation) 135.19 504.02 T
(of) 225.14 504.02 T
(all) 243.13 504.02 T
(functionality) 267.12 504.02 T
(driven) 351.08 504.02 T
(by) 393.05 504.02 T
(Clk) 411.04 504.02 T
5 F
(ClkRegion:) 117.2 492.02 T
6 F
(process) 183.17 492.02 T
5 F
(\050Reset_N,) 225.14 492.02 T
(Clk\051) 285.11 492.02 T
6 F
(begin) 117.2 480.02 T
(if) 135.19 468.02 T
5 F
(Reset_N) 153.18 468.02 T
(=) 201.16 468.02 T
('0') 213.15 468.02 T
6 F
(then) 237.14 468.02 T
5 F
(--) 153.18 456.02 T
7 F
(Asynchronous) 171.17 456.02 T
(reset) 249.13 456.02 T
(of) 285.11 456.02 T
(model) 303.1 456.02 T
6 F
(elsif) 135.19 444.02 T
5 F
(Rising_Edge\050Clk\051) 171.17 444.02 T
6 F
(then) 273.12 444.02 T
5 F
(--) 153.18 432.02 T
7 F
(Rising) 171.17 432.02 T
(Clk) 213.15 432.02 T
(edge) 237.14 432.02 T
(region) 267.12 432.02 T
6 F
(elsif) 135.19 420.02 T
5 F
(Falling_Edge\050Clk\051) 171.17 420.02 T
6 F
(then) 279.11 420.02 T
5 F
(--) 153.18 408.02 T
7 F
(Falling) 171.17 408.02 T
(Clk) 219.15 408.02 T
(edge) 243.13 408.02 T
(region) 273.12 408.02 T
6 F
(else) 135.19 396.02 T
5 F
(--) 153.18 384.02 T
7 F
(Check) 171.17 384.02 T
(for) 207.15 384.02 T
(unknown) 231.14 384.02 T
(Clk) 279.11 384.02 T
(value,) 303.1 384.02 T
(since) 345.08 384.02 T
(the) 381.06 384.02 T
(model) 405.05 384.02 T
(is) 441.02 384.02 T
(not) 459.02 384.02 T
(-- being) 153.18 372.02 T
(reset) 207.15 372.02 T
(and) 243.13 372.02 T
(neither) 267.12 372.02 T
(rising) 315.09 372.02 T
(nor) 357.07 372.02 T
(falling) 381.06 372.02 T
(Clk) 429.03 372.02 T
(edge) 453.02 372.02 T
(-- is) 153.18 360.02 T
(detected.) 189.16 360.02 T
5 F
(--) 153.18 348.02 T
7 F
(No) 171.17 348.02 T
(assertions) 189.16 348.02 T
(at) 255.13 348.02 T
(start up of simulation) 273.12 348.02 T
6 F
(assert) 153.18 336.02 T
(not) 195.16 336.02 T
5 F
(\050Is_X\050Clk\051) 219.15 336.02 T
6 F
(and) 285.11 336.02 T
5 F
(\050Now) 309.1 336.02 T
(/=) 339.08 336.02 T
(0) 357.07 336.02 T
(ns\051\051) 369.07 336.02 T
6 F
(report) 171.17 324.02 T
5 F
(InstancePath) 213.15 324.02 T
(&) 291.11 324.02 T
(") 303.1 324.02 T
('X') 315.09 324.02 T
(on) 339.08 324.02 T
(Clk) 357.07 324.02 T
(input") 381.06 324.02 T
6 F
(severity) 171.17 312.02 T
5 F
(Error;) 225.14 312.02 T
6 F
(end) 135.19 300.02 T
(if) 159.18 300.02 T
5 F
(;) 171.17 300.02 T
6 F
(end) 117.2 288.02 T
(process) 141.19 288.02 T
5 F
(ClkRegion;) 189.16 288.02 T
(--) 117.2 264.02 T
7 F
(Implementation of asynchronous functionality) 135.19 264.02 T
5 F
(AsynchronousRegion:) 117.2 252.02 T
6 F
(process) 237.14 252.02 T
5 F
(\050Reset_N, CS_N,) 279.11 252.02 T
(RW_N\051) 375.06 252.02 T
6 F
(begin) 117.2 240.02 T
(if) 135.19 228.02 T
5 F
(Reset_N) 153.18 228.02 T
(=) 201.16 228.02 T
('0') 213.15 228.02 T
6 F
(then) 237.14 228.02 T
5 F
(--) 153.18 216.02 T
7 F
(Asynchronous) 171.17 216.02 T
(reset) 249.13 216.02 T
(of) 285.11 216.02 T
(model) 303.1 216.02 T
6 F
(else) 135.19 204.02 T
5 F
(Rising_Edge\050CS_N\051) 165.18 204.02 T
6 F
(then) 273.12 204.02 T
5 F
(--) 153.18 192.02 T
7 F
(Asynchronous behaviour related to CS_N) 171.17 192.02 T
6 F
(else) 135.19 180.02 T
5 F
(--) 153.18 168.02 T
7 F
(Asynchronous behaviour related to RW_N) 171.17 168.02 T
6 F
(end) 135.19 156.02 T
(if) 159.18 156.02 T
5 F
(;) 171.17 156.02 T
6 F
(end) 117.2 144.02 T
(process) 141.19 144.02 T
5 F
(AsynchronousRegion;) 189.16 144.02 T
6 F
(end) 99.21 132.02 T
5 F
(Behavioural;) 123.2 132.02 T
3 12 Q
(Example 8:) 85.04 104.69 T
4 F
(Outline of a functional cor) 155.91 104.69 T
(e ar) 283.4 104.69 T
(chitectur) 301.94 104.69 T
(e for a model for boar) 344.13 104.69 T
(d-level) 449.96 104.69 T
(simulation.) 155.91 90.69 T
FMENDPAGE
%%EndPage: "23" 24
%%Page: "24" 24
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(24) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(3.3) 85.04 737.52 T
(Interface modelling) 127.56 737.52 T
2 F
0.74 (Models having similar user interfaces for simulation condition selection, the same type) 85.04 711.52 P
0.88 (and format of error messages etc., provide the user with a single interface to learn and) 85.04 697.52 P
-0.32 (understand. The model interfaces in this document have been made as simple as possible,) 85.04 683.52 P
1.23 (without necessarily sacri\336cing the potential of the language, promoting their usage by) 85.04 669.52 P
(others than experienced VHDL users.) 85.04 655.52 T
(The following interface modelling aspects are covered in this section:) 85.04 627.52 T
(\245) 85.04 613.52 T
(De\336nition of timing parameters;) 99.21 613.52 T
(\245) 85.04 599.52 T
(Checking for timing constraint violations;) 99.21 599.52 T
(\245) 85.04 585.52 T
(Scheduling of output delays;) 99.21 585.52 T
(\245) 85.04 571.52 T
(Management of unknown input values;) 99.21 571.52 T
(\245) 85.04 557.52 T
(Reporting of model messages.) 99.21 557.52 T
3 F
(3.3.1) 85.04 515.52 T
(T) 127.56 515.52 T
(iming modelling) 135.34 515.52 T
2 F
0.29 (In the VHDL Modelling Guidelines, RD1, the timing modelling concept is based on the) 85.04 489.52 P
-0.74 (IEEE VHDL Initiative T) 85.04 475.52 P
-0.74 (oward ASIC Libraries activity) 200.88 475.52 P
-0.74 (, VIT) 343.44 475.52 P
-0.74 (AL, as described in RD4. This) 367.71 475.52 P
0.46 (allows the VIT) 85.04 461.52 P
0.46 (AL subprograms to be reused, saving coding ef) 156.95 461.52 P
0.46 (fort as well as potentially) 387.14 461.52 P
6.21 (of) 85.04 447.52 P
6.21 (fering high simulation performance since several simulators already provide) 94.81 447.52 P
(accelerated versions of VIT) 85.04 433.52 T
(AL subprograms.) 216.96 433.52 T
-0.69 (Full VIT) 85.04 405.52 P
-0.69 (AL compliance has not been achieved since a dif) 125.7 405.52 P
-0.69 (ferent technique for the selection) 355.12 405.52 P
2.37 (of the simulation conditions \050e.g. minimum or maximum delay\051 has been speci\336ed.) 85.04 391.52 P
0.05 (VIT) 85.04 377.52 P
0.05 (AL is based on using an external delay calculator) 104.06 377.52 P
0.05 (, where the actual timing values for) 340.43 377.52 P
0.08 (a speci\336c simulation condition are back-annotated using the Standard Delay File format,) 85.04 363.52 P
(SDF) 85.04 349.52 T
(, which is well adapted for simulation of ASICs.) 106.08 349.52 T
-0.12 (The ESA timing modelling concept de\336nes the notion of an operating point and provides) 85.04 321.52 P
-0.88 (a single generic with which a user can change the simulation condition for all components.) 85.04 307.52 P
0.79 (For models intended for board-level simulation developed for ESA the selection of the) 85.04 279.52 P
4.88 (simulation condition should be controlled by the) 85.04 265.52 P
4 F
4.88 ( SimCondition) 346.83 265.52 P
2 F
4.88 ( generic of type) 420.68 265.52 P
4 F
0.44 (SimConditionT) 85.04 251.52 P
0.44 (ype) 156.8 251.52 P
2 F
0.44 ( declared in the package) 173.44 251.52 P
4 F
0.44 ( ESA.Simulation) 291.08 251.52 P
2 F
0.44 (, and should have the default) 370.15 251.52 P
2.3 (value) 85.04 237.52 P
4 F
2.3 (W) 116.31 237.52 P
2.3 (orstCase) 125.2 237.52 P
2 F
2.3 (. The generic) 167.85 237.52 P
4 F
2.3 (T) 240.67 237.52 P
2.3 (imingChecksOn) 246.68 237.52 P
2 F
2.3 (of type) 328.58 237.52 P
4 F
2.3 (Boolean) 369.81 237.52 P
2 F
2.3 (should be used for) 415.08 237.52 P
(disabling the timing checkers and should have the default value) 85.04 223.52 T
4 F
(False) 392.83 223.52 T
2 F
(.) 419.48 223.52 T
0.55 (It is recommended to only report timing violations and not to generate unknown values) 85.04 195.52 P
1.01 (on the outputs. In case it is implemented, the) 85.04 181.52 P
4 F
1.01 (XGenerationOn) 311.67 181.52 P
2 F
1.01 ( generic of type) 388.29 181.52 P
4 F
1.01 (Boolean) 470.26 181.52 P
2 F
2.76 (with the default value) 85.04 167.52 P
4 F
2.76 (False) 203.34 167.52 P
2 F
2.76 ( should be declared in the top-level entity declaration,) 229.99 167.52 P
1.09 (disabling generation of unknowns when set to) 85.04 153.52 P
4 F
1.09 (False) 316.17 153.52 P
2 F
1.09 (, which should also be the default) 342.82 153.52 P
3.34 (value. Generation of unknown values on outputs is usually only implemented for) 85.04 139.52 P
-0.1 (components with low complexity where the propagation of the unknown values could be) 85.04 125.52 P
1.93 (useful to follow and analyse. Note that the VIT) 85.04 111.52 P
1.93 (AL speci\336cation uses the name) 325.7 111.52 P
4 F
1.93 (XOn) 488.25 111.52 P
2 F
(instead of) 85.04 97.52 T
4 F
(XGenerationOn) 135 97.52 T
2 F
(.) 211.62 97.52 T
FMENDPAGE
%%EndPage: "24" 25
%%Page: "25" 25
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(25) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
0.25 (Normally) 85.04 734.69 P
0.25 (, the following generics should not be needed. The generic) 130.23 734.69 P
4 F
0.25 (XChecksOn) 416.48 734.69 P
2 F
0.25 ( of type) 473.1 734.69 P
4 F
-0.09 (Boolean) 85.04 720.69 P
2 F
-0.09 ( should be used for disabling the checking for unknown input values, and should) 125.01 720.69 P
1.61 (have the default value) 85.04 706.69 P
4 F
1.61 (T) 200.04 706.69 P
1.61 (rue) 206.05 706.69 P
2 F
1.61 (. The generic) 222.04 706.69 P
4 F
1.61 (MsgOn) 292.8 706.69 P
2 F
1.61 ( of type) 328.11 706.69 P
4 F
1.61 (Boolean) 372.57 706.69 P
2 F
1.61 ( should be used for) 412.54 706.69 P
2.21 (disabling the generation of messages from timing checkers, which could be used in) 85.04 692.69 P
0.07 (conjunction with) 85.04 678.69 P
4 F
0.07 (XGenerationOn) 169.14 678.69 P
2 F
0.07 ( when only unknown values on the outputs are wanted,) 245.76 678.69 P
(and should have the default value) 85.04 664.69 T
4 F
(T) 248.92 664.69 T
(rue) 254.93 664.69 T
2 F
(.) 270.91 664.69 T
0.89 (Since models developed following the proposed scheme are not VIT) 85.04 636.69 P
0.89 (AL compliant, the) 420.85 636.69 P
0.46 (VIT) 85.04 622.69 P
0.46 (AL compliance checkers possibly found in VHDL analysers should be switched of) 104.06 622.69 P
0.46 (f) 506.24 622.69 P
0.93 (not to generate unnecessary warning and error messages during the analysis. No back-) 85.04 608.69 P
-0.23 (annotation should be performed using SDF and the negative constraint calculation phase,) 85.04 594.69 P
-0.39 (as speci\336ed in RD4, should be disabled not to change the generics used for negative setup) 85.04 580.69 P
(and hold constraints as described further in section) 85.04 566.69 T
(3.3.1.2.1.) 331.53 566.69 T
-0.44 (The two attributes) 85.04 538.69 P
4 F
-0.44 (V) 173.98 538.69 P
-0.44 (ital_Level0) 180.43 538.69 P
2 F
-0.44 ( and) 234.4 538.69 P
4 F
-0.44 (V) 256.82 538.69 P
-0.44 (ital_Level1) 263.26 538.69 P
2 F
-0.44 ( de\336ned in RD4 should not be used since) 317.23 538.69 P
(models for board-level simulation using) 85.04 524.69 T
4 F
(ESA.Simulation) 279.92 524.69 T
2 F
( are not compliant with either) 355.55 524.69 T
(.) 496.46 524.69 T
3 F
(3.3.1.1) 85.04 482.69 T
(T) 127.56 482.69 T
(iming parameters) 135.34 482.69 T
2 F
1.93 (The timing parameters should preferably be of the) 85.04 456.69 P
4 F
1.93 (T) 344.33 456.69 P
1.93 (ime Array) 350.34 456.69 P
2 F
1.93 ( types declared in the) 400.58 456.69 P
-0.06 (packages) 85.04 442.69 P
4 F
-0.06 (ESA.Simulation) 131.94 442.69 P
2 F
-0.06 ( and) 207.57 442.69 P
4 F
-0.06 (ESA.T) 230.77 442.69 P
-0.06 (iming) 260.43 442.69 P
2 F
-0.06 ( de\336ned in appendix) 287.75 442.69 P
-0.06 (C, supporting most of the) 388.19 442.69 P
0.03 (types declared in) 85.04 428.69 P
4 F
0.03 (V) 169.38 428.69 P
0.03 (ital_T) 175.82 428.69 P
0.03 (iming) 203.83 428.69 P
2 F
0.03 ( used for timing information. The) 231.15 428.69 P
4 F
0.03 (T) 394.87 428.69 P
0.03 (ime Array) 400.88 428.69 P
2 F
0.03 ( types are all) 449.21 428.69 P
1.5 (indexed by the type) 85.04 414.69 P
4 F
1.5 (SimConditionT) 188.3 414.69 P
1.5 (ype) 260.06 414.69 P
2 F
1.5 (, as shown in example) 276.7 414.69 P
1.5 (9, making it possible to) 391.96 414.69 P
-0.3 (select the value corresponding to the simulation condition, which is performed in the top-) 85.04 400.69 P
-0.62 (level architecture. There is no need for having a) 85.04 386.69 P
4 F
-0.62 ( T) 309.56 386.69 P
-0.62 (ime) 317.95 386.69 P
-0.62 (Array) 337.65 386.69 P
2 F
-0.62 ( with) 365.63 386.69 P
4 F
-0.62 (V) 391.71 386.69 P
-0.62 (italDelayT) 398.15 386.69 P
-0.62 (ype) 448.57 386.69 P
2 F
-0.62 ( elements) 465.22 386.69 P
-0.32 (since they are equivalent to the type) 85.04 372.69 P
4 F
-0.32 (T) 258.32 372.69 P
-0.32 (ime) 264.33 372.69 P
2 F
-0.32 ( for which a) 281.65 372.69 P
4 F
-0.32 (T) 340.98 372.69 P
-0.32 (ime Array) 346.98 372.69 P
2 F
-0.32 ( type is already declared) 394.96 372.69 P
(in the package) 85.04 358.69 T
4 F
(ESA.Simulation) 157.31 358.69 T
2 F
(.) 232.94 358.69 T
0.41 (The two packages) 85.04 330.69 P
4 F
0.41 (ESA.Simulation) 175.85 330.69 P
2 F
0.41 ( and) 251.48 330.69 P
4 F
0.41 (ESA.T) 275.61 330.69 P
0.41 (iming) 305.27 330.69 P
2 F
0.41 ( should never be rede\336ned or moved) 332.59 330.69 P
0.11 (to a dif) 85.04 316.69 P
0.11 (ferent library since the intention is to provide only one format for the selection of) 119.01 316.69 P
(simulation condition for all models, normally originating from dif) 85.04 302.69 T
(ferent developers.) 400.98 302.69 T
5 10 Q
(--) 99.21 276.02 T
7 F
(Definition) 117.2 276.02 T
(of) 183.17 276.02 T
(the) 201.16 276.02 T
(SimConditionType) 225.14 276.02 T
(type) 327.09 276.02 T
6 F
(type) 99.21 264.02 T
5 F
(SimConditionType) 129.2 264.02 T
6 F
(is) 231.14 264.02 T
5 F
(\050WorstCase,) 249.13 264.02 T
(TypCase,) 321.09 264.02 T
(BestCase\051;) 375.06 264.02 T
(--) 99.21 240.02 T
7 F
(Definition) 117.2 240.02 T
(of) 183.17 240.02 T
(Time) 201.16 240.02 T
(Array) 231.14 240.02 T
(type,) 267.12 240.02 T
(used with Time.) 303.1 240.02 T
6 F
(type) 99.21 228.02 T
5 F
(TimeArray) 129.2 228.02 T
6 F
(is) 213.15 228.02 T
(array) 231.14 228.02 T
5 F
(\050SimConditionType\051) 261.12 228.02 T
6 F
(of) 375.06 228.02 T
5 F
(Time;) 393.05 228.02 T
(--) 99.21 202.02 T
7 F
(Definition) 117.2 202.02 T
(of) 183.17 202.02 T
(Time) 201.16 202.02 T
(Array) 231.14 202.02 T
(types,) 267.12 202.02 T
(used with) 309.1 202.02 T
(Vital) 369.07 202.02 T
(Delay) 405.05 202.02 T
(Types.) 441.02 202.02 T
6 F
(type) 99.21 190.02 T
5 F
(TimeArray01) 129.2 190.02 T
6 F
(is) 213.15 190.02 T
(array) 231.14 190.02 T
5 F
(\050SimConditionType\051) 261.12 190.02 T
6 F
(of) 375.06 190.02 T
5 F
(VitalDelayType01;) 393.05 190.02 T
6 F
(type) 99.21 178.02 T
5 F
(TimeArray01Z) 129.2 178.02 T
6 F
(is) 213.15 178.02 T
(array) 231.14 178.02 T
5 F
(\050SimConditionType\051) 261.12 178.02 T
6 F
(of) 375.06 178.02 T
5 F
(VitalDelayType01Z;) 393.05 178.02 T
6 F
(type) 99.21 166.02 T
5 F
(TimeArray01ZX) 129.2 166.02 T
6 F
(is) 213.15 166.02 T
(array) 231.14 166.02 T
5 F
(\050SimConditionType\051) 261.12 166.02 T
6 F
(of) 375.06 166.02 T
5 F
(VitalDelayType01ZX;) 393.05 166.02 T
3 12 Q
(Example 9:) 85.04 138.69 T
4 F
(Contents of the Simulation and T) 155.91 138.69 T
(iming packages.) 313.51 138.69 T
2 F
1.83 (The intended purpose of the) 85.04 110.69 P
4 F
1.83 (V) 231.75 110.69 P
1.83 (ital Delay Array T) 238.19 110.69 P
1.83 (ype) 331.08 110.69 P
2 F
1.83 (s declared in) 347.73 110.69 P
4 F
1.83 (V) 416.83 110.69 P
1.83 (ital_T) 423.27 110.69 P
1.83 (iming) 451.27 110.69 P
2 F
1.83 ( is for) 478.6 110.69 P
0.11 (specifying the timing for each individual element of an array) 85.04 96.69 P
0.11 (, such as for data or address) 376.69 96.69 P
-0.27 (signals, and should never replace the usage of the) 85.04 82.69 P
4 F
-0.27 (T) 323.07 82.69 P
-0.27 (ime Array) 329.08 82.69 P
2 F
-0.27 ( types declared above, since) 377.11 82.69 P
(they are indexed with the subtype) 85.04 68.69 T
4 F
(Natural) 249.59 68.69 T
2 F
( and not the required) 286.91 68.69 T
4 F
(SimConditionT) 389.17 68.69 T
(ype) 460.92 68.69 T
2 F
(.) 477.57 68.69 T
FMENDPAGE
%%EndPage: "25" 26
%%Page: "26" 26
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(26) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
-0.64 (No) 85.04 737.52 P
4 F
-0.64 (T) 102.05 737.52 P
-0.64 (ime Array) 108.06 737.52 P
2 F
-0.64 ( types have been declared in package) 155.72 737.52 P
4 F
-0.64 (ESA.T) 332.08 737.52 P
-0.64 (iming) 361.74 737.52 P
2 F
-0.64 ( for any of the) 389.06 737.52 P
4 F
-0.64 (V) 456.8 737.52 P
-0.64 (ital Delay) 463.24 737.52 P
-0.16 (Array T) 85.04 723.52 P
-0.16 (ypes) 121.64 723.52 P
2 F
-0.16 (, since it is not possible to de\336ne a constrained array of unconstrained arrays.) 142.95 723.52 P
-0.62 (The level of detailed timing information that is represented by the) 85.04 695.52 P
4 F
-0.62 (V) 396.96 695.52 P
-0.62 (ital Delay Array T) 403.4 695.52 P
-0.62 (ypes) 488.92 695.52 P
2 F
0.19 (is not necessary for most models. Should such detailed timing information be necessary) 85.04 681.52 P
0.19 (,) 507.24 681.52 P
0.11 (the required declarations should be done for those array widths needed and placed in the) 85.04 667.52 P
0.01 (timing package of the model. Example) 85.04 653.52 P
0.01 (10 shows a declaration of a) 273.96 653.52 P
4 F
0.01 (T) 407.92 653.52 P
0.01 (ime Array) 413.93 653.52 P
2 F
0.01 ( type with) 462.24 653.52 P
4 F
1.48 (V) 85.04 639.52 P
1.48 (italDelayT) 91.48 639.52 P
1.48 (ype01ZX) 141.9 639.52 P
2 F
1.48 ( elements that is used for holding timing information related to a) 184.54 639.52 P
4 F
(Std_Logic_V) 85.04 625.52 T
(ector\0500) 145.68 625.52 T
(to 7\051) 183.31 625.52 T
2 F
(port.) 208.63 625.52 T
6 10 Q
(type) 99.21 598.86 T
5 F
(TimeArray01ZX_0_7) 129.2 598.86 T
6 F
(is) 237.14 598.86 T
(array) 255.13 598.86 T
5 F
(\050SimConditionType\051) 285.11 598.86 T
6 F
(of) 399.05 598.86 T
5 F
(VitalDelayArrayType01ZX\0500 to 7\051;) 315.09 586.86 T
6 F
(constant) 99.21 574.86 T
5 F
(tpd_Clk_Data: TimeArray01ZX_0_7;) 153.18 574.86 T
3 12 Q
(Example 10:) 85.04 547.52 T
4 F
(Declaration of T) 155.91 547.52 T
(ime Array type for a port with individual timing on each) 235.21 547.52 T
(of the eight elements, supporting the full V) 155.91 533.52 T
(ital T) 358.91 533.52 T
(ransition T) 383.91 533.52 T
(ype range.) 436.01 533.52 T
2 F
1.83 (The timing parameters needed by the model should be declared in a separate timing) 85.04 505.52 P
-0.47 (package as a deferred constant as it has been shown in example) 85.04 491.52 P
-0.47 (1) 386.99 491.52 P
-0.47 (1. The package body can) 392.54 491.52 P
0.55 (then be modi\336ed if necessary and analysed without the need to re-analyse the complete) 85.04 477.52 P
0.96 (design, which can be necessary when new data from foundries become available. This) 85.04 463.52 P
(also eases distribution of analysed models.) 85.04 449.52 T
2.75 (The timing parameters in the timing package can be used directly in the top-level) 85.04 421.52 P
0.32 (architecture or be passed via generics to the model. The latter option permits the user to) 85.04 407.52 P
2.68 (modify the timing parameters for each individual component instantiation by using) 85.04 393.52 P
(generic maps, useful e.g. when modelling lar) 85.04 379.52 T
(ge capacitive loads on boards.) 300.33 379.52 T
6 10 Q
(library) 99.21 352.86 T
5 F
(ESA;) 147.19 352.86 T
6 F
(use) 99.21 340.86 T
5 F
(ESA.Simulation.) 123.2 340.86 T
6 F
(all) 213.15 340.86 T
5 F
(;) 231.14 340.86 T
6 F
(use) 99.21 328.86 T
5 F
(ESA.Timing.) 123.2 328.86 T
6 F
(all) 189.16 328.86 T
7 F
(;) 207.15 328.86 T
6 F
(package) 99.21 304.86 T
5 F
(BitMod_Timing) 147.19 304.86 T
6 F
(is) 231.14 304.86 T
5 F
(--) 117.2 292.86 T
7 F
(Deferred) 135.19 292.86 T
(constants) 189.16 292.86 T
(for) 249.13 292.86 T
(the) 273.12 292.86 T
(timing) 297.1 292.86 T
(parameters.) 339.08 292.86 T
5 F
(...) 99.21 280.86 T
6 F
(constant) 117.2 268.86 T
5 F
(tpd_Clk_MData: TimeArray01;) 171.17 268.86 T
( --) 471.01 268.86 T
7 F
(T9) 494.99 268.86 T
5 F
(...) 99.21 256.86 T
6 F
(end) 99.21 244.86 T
5 F
(BitMod_Timing;) 123.2 244.86 T
6 F
(package) 99.21 232.86 T
(body) 147.19 232.86 T
5 F
(BitMod_Timing) 177.17 232.86 T
6 F
(is) 261.12 232.86 T
5 F
(...) 99.21 220.86 T
6 F
(constant) 117.2 208.86 T
5 F
(tpd_Clk_MData:) 171.17 208.86 T
(TimeArray01) 261.12 208.86 T
(:=) 333.08 208.86 T
(-- T9) 477.01 208.86 T
(\050\05025) 351.07 196.86 T
(ns,) 381.06 196.86 T
(24) 405.05 196.86 T
(ns\051,) 423.04 196.86 T
( --) 471.01 196.86 T
7 F
(WC) 494.99 196.86 T
5 F
(\05011) 357.07 184.86 T
(ns,) 381.06 184.86 T
(13) 405.05 184.86 T
(ns\051,) 423.04 184.86 T
( --) 471.01 184.86 T
7 F
(TC) 494.99 184.86 T
5 F
(\050) 357.07 172.86 T
(7) 369.06 172.86 T
(ns,) 381.06 172.86 T
(8) 411.04 172.86 T
(ns\051\051;) 423.04 172.86 T
( --) 471.01 172.86 T
7 F
(BC) 494.99 172.86 T
5 F
(...) 99.21 160.86 T
6 F
(end) 99.21 148.86 T
5 F
(BitMod_Timing;) 123.2 148.86 T
3 12 Q
(Example 11:) 85.04 121.52 T
4 F
(Package containing timing parameters declar) 155.91 121.52 T
(ed as deferr) 375.98 121.52 T
(ed constants.) 432.83 121.52 T
2 F
-0.54 (The constants in the timing package and the generics in the entity declaration can have the) 85.04 93.52 P
-0.21 (same names due to visibility rules in the language. It is therefore no need to have suf) 85.04 79.52 P
-0.21 (\336xes) 487.58 79.52 P
(such as) 85.04 65.52 T
4 F
(_Default) 123.01 65.52 T
2 F
( attached to the constant names.) 164.99 65.52 T
FMENDPAGE
%%EndPage: "26" 27
%%Page: "27" 27
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(27) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
0.72 (T) 85.04 734.69 P
0.72 (iming parameters should have names compliant with RD4, or alternatively use names) 91.95 734.69 P
0.32 (from the Data Sheet. It is recommended that timing parameters containing signal names) 85.04 720.69 P
-0.53 (with underscores should be written without them. For example, a timing parameter for the) 85.04 706.69 P
-0.02 (signal) 85.04 692.69 P
4 F
-0.02 (CS_N) 116.67 692.69 P
2 F
-0.02 ( could be written as) 144.66 692.69 P
4 F
-0.02 (tperiod_CSN) 241.5 692.69 P
2 F
-0.02 (, which is compliant with RD4. The timing) 304.14 692.69 P
0.75 (parameter suf) 85.04 678.69 P
0.75 (\336xes de\336ned in RD4 should be used where applicable:) 151.18 678.69 P
4 F
0.75 (posedge) 422.12 678.69 P
2 F
0.75 ( for rising) 461.43 678.69 P
(signal edges,) 85.04 664.69 T
4 F
(negedge) 150 664.69 T
2 F
( for falling signal edges etc.) 189.96 664.69 T
-0.01 (The timing parameters should be given in an integer number of nanoseconds with values) 85.04 636.69 P
-0.26 (rounded in a pessimistic way) 85.04 622.69 P
-0.26 (, to avoid simulation time limitations. Simulators supporting) 222.48 622.69 P
-0.16 (64 bit implementation of the time counter support approximately 300 years of simulation) 85.04 608.69 P
1.07 (time with a resolution of 1 ns, and 32 bit implementations support only 2 seconds but) 85.04 594.69 P
(should be suf) 85.04 580.69 T
(\336cient for limited hardware and software co-simulation.) 148.79 580.69 T
3 F
(3.3.1.2) 85.04 538.69 T
(T) 127.56 538.69 T
(iming constraint checking) 135.34 538.69 T
2 F
-0.48 (All timing constraint checkers should be contained in the process) 85.04 512.69 P
4 F
-0.48 (T) 396.06 512.69 P
-0.48 (imingCheck) 402.07 512.69 P
2 F
-0.48 ( in the top-) 459.36 512.69 P
2.93 (level architecture, as outlined in example) 85.04 498.69 P
2.93 (12, but the process could be divided for) 299.87 498.69 P
1.89 (performance reasons when found bene\336cial. The processes should be sensitive to all) 85.04 484.69 P
0.13 (signals checked or referenced. All code in the process should be possible to disable with) 85.04 470.69 P
1.85 (the) 85.04 456.69 P
4 F
1.85 (T) 104.54 456.69 P
1.85 (imingChecksOn) 110.55 456.69 P
2 F
1.85 ( generic and a generate-statement, also shown in example) 187.16 456.69 P
1.85 (12, to) 481.07 456.69 P
2.62 (reduce the performance penalty when not used. This outline supports only positive) 85.04 442.69 P
1.35 (constraints, a version supporting negative constraints is shown in example) 85.04 428.69 P
1.35 (16. T) 455.99 428.69 P
1.35 (iming) 482.24 428.69 P
1.35 (parameters to be checked should be assigned to the subprogram formals using named) 85.04 414.69 P
0.19 (association, indexed by the) 85.04 400.69 P
4 F
0.19 (SimCondition) 218.73 400.69 P
2 F
0.19 ( generic to allow selection of timing parameter) 284.7 400.69 P
(values corresponding to the simulation condition as shown in example) 85.04 386.69 T
(15.) 425.5 386.69 T
3.92 (T) 85.04 358.69 P
3.92 (iming constraint checkers should be enabled individually when relevant for the) 91.95 358.69 P
0.89 (simulation. This should be done by using the subprogram parameter) 85.04 344.69 P
4 F
0.89 (CheckEnabled) 423.41 344.69 P
2 F
0.89 (, as) 493.36 344.69 P
1.87 (shown in example) 85.04 330.69 P
1.87 (15 and example) 179.06 330.69 P
1.87 (18. Note that this parameter does not prevent the) 261.75 330.69 P
0.18 (checker from being executed, it only masks the assertion reports and the assertion of the) 85.04 316.69 P
4 F
0.41 (V) 85.04 302.69 P
0.41 (iolation) 91.48 302.69 P
2 F
0.41 ( parameter in) 128.8 302.69 P
4 F
0.41 (V) 196.3 302.69 P
0.41 (ital_T) 202.74 302.69 P
0.41 (iming) 230.75 302.69 P
2 F
0.41 ( subprograms, and should not be used instead of the) 258.07 302.69 P
4 F
(T) 85.04 288.69 T
(imingChecksOn) 91.05 288.69 T
2 F
( generic used in the generate-statement.) 167.66 288.69 T
-0.34 (Care should be taken when establishing the conditions for which each checker is enabled,) 85.04 260.69 P
-0.21 (e.g. some checkers are not enabled during reset of the model, other checkers may only be) 85.04 246.69 P
1.05 (enabled after write operations. Enabling conditions of checkers related to clock period) 85.04 232.69 P
0.96 (timing constraints should be carefully modelled not to enable when not relevant to the) 85.04 218.69 P
1.46 (simulation, e.g. during reset. The frequent value changes on clock inputs could cause) 85.04 204.69 P
0.36 (many unnecessary subprogram invocations, decreasing the simulation performance, and) 85.04 190.69 P
(should be disabled for a clock not used in some mode or similar) 85.04 176.69 T
(.) 390.85 176.69 T
0.42 (Enabling of the checkers for some timing constraints could be a rather complex task, as) 85.04 148.69 P
0.76 (for the setup and hold checker in example) 85.04 134.69 P
0.76 (15. The expression for the enabling variable) 294.18 134.69 P
4 F
1.96 (DataCheckEnabled) 85.04 120.69 P
2 F
1.96 ( is shown in example) 178.97 120.69 P
1.96 (13. The checker is enabled when there is a) 291.08 120.69 P
-0.21 (falling edge on either) 85.04 106.69 P
4 F
-0.21 (CS_N) 189.47 106.69 P
2 F
-0.21 ( or) 217.46 106.69 P
4 F
-0.21 (R) 233.04 106.69 P
-0.21 (W_N) 240.15 106.69 P
2 F
-0.21 ( while the other input is asserted, which is when the) 264.13 106.69 P
0.29 (registers are written. It is kept enabled until there is a falling) 85.04 92.69 P
4 F
0.29 (CS_N) 380.68 92.69 P
2 F
0.29 ( edge while) 408.68 92.69 P
4 F
0.29 (R) 467.85 92.69 P
0.29 (W_N) 474.96 92.69 P
2 F
0.29 ( is) 498.94 92.69 P
-0.41 (de-asserted, which is when the registers are read. The checker will therefore be enabled at) 85.04 78.69 P
(the beginning of a write access and be kept enabled until the next read access begins.) 85.04 64.69 T
FMENDPAGE
%%EndPage: "27" 28
%%Page: "28" 28
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(28) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
5 10 Q
(TimingGenerate:) 99.21 738.86 T
6 F
(if) 195.16 738.86 T
5 F
(TimingChecksOn) 213.15 738.86 T
6 F
(generate) 303.1 738.86 T
5 F
(TimingCheck:) 117.2 726.86 T
6 F
(process) 195.16 726.86 T
5 F
(\050Clk,) 237.14 726.86 T
(SClk,) 273.12 726.86 T
(D,) 309.1 726.86 T
(CS_N,) 327.09 726.86 T
(RW_N,) 363.07 726.86 T
(Reset_N_X01\051) 399.05 726.86 T
(--) 135.19 714.86 T
7 F
(Variables) 153.18 714.86 T
(containing) 213.15 714.86 T
(information) 279.11 714.86 T
(for) 351.07 714.86 T
(period) 375.06 714.86 T
(checkers) 417.04 714.86 T
5 F
(--) 135.19 702.86 T
7 F
(Variables) 153.18 702.86 T
(containing) 213.15 702.86 T
(information) 279.11 702.86 T
(for) 351.07 702.86 T
(setup) 375.06 702.86 T
(&) 411.04 702.86 T
(hold) 423.04 702.86 T
(checkers) 453.02 702.86 T
5 F
(--) 135.19 690.86 T
7 F
(Variables) 153.18 690.86 T
(for) 213.15 690.86 T
(enabling) 237.14 690.86 T
(timing) 291.11 690.86 T
(checkers) 333.08 690.86 T
6 F
(begin) 117.2 678.86 T
5 F
(--) 135.19 666.86 T
7 F
(Enabling) 153.18 666.86 T
(of) 207.15 666.86 T
(various) 225.14 666.86 T
(checkers) 273.12 666.86 T
5 F
(--) 135.19 654.86 T
7 F
(Reset_N) 153.18 654.86 T
(low) 201.16 654.86 T
(time) 225.14 654.86 T
(w.r.t.) 255.13 654.86 T
(Clk checking) 297.1 654.86 T
5 F
(--) 135.19 642.86 T
7 F
(Register) 153.18 642.86 T
(interfaces) 207.15 642.86 T
(checked) 273.12 642.86 T
(for) 321.09 642.86 T
(illegal) 345.08 642.86 T
(events etc.) 393.05 642.86 T
5 F
(--) 135.19 618.86 T
7 F
(Checkers) 153.18 618.86 T
(using) 207.15 618.86 T
(custom) 243.13 618.86 T
(made) 285.11 618.86 T
(subprograms.) 315.09 618.86 T
5 F
(PeriodCheck\050...\051;) 135.19 606.86 T
(--) 303.1 606.86 T
7 F
(SClk) 321.09 606.86 T
(period) 351.07 606.86 T
5 F
(CheckWidth\050...\051;) 135.19 594.86 T
(--) 303.1 594.86 T
7 F
(CS_N) 321.09 594.86 T
(de-assertion) 351.07 594.86 T
(width) 429.03 594.86 T
5 F
(--) 135.19 570.86 T
7 F
(Timing) 153.18 570.86 T
(checkers) 195.16 570.86 T
(using) 249.13 570.86 T
(Vital_Timing) 285.11 570.86 T
(subprograms.) 363.07 570.86 T
5 F
(VitalPeriodPulseCheck\050...\051; --) 135.19 558.86 T
7 F
(Clk) 321.09 558.86 T
(period,) 345.08 558.86 T
(high) 393.05 558.86 T
(and) 423.04 558.86 T
(low) 447.02 558.86 T
(times) 471.01 558.86 T
5 F
(VitalPeriodPulseCheck\050...\051; --) 135.19 546.86 T
7 F
(CS_N) 321.09 546.86 T
(width) 351.07 546.86 T
(for) 387.05 546.86 T
(write) 411.04 546.86 T
(access=) 447.02 546.86 T
5 F
(VitalSetupHoldCheck\050...\051;) 135.19 534.86 T
(--) 303.1 534.86 T
7 F
(D) 321.09 534.86 T
(setup) 333.08 534.86 T
(&) 369.06 534.86 T
(hold) 381.06 534.86 T
(w.r.t.) 411.04 534.86 T
(CS_N) 453.02 534.86 T
6 F
(end) 117.2 522.86 T
(process) 141.19 522.86 T
5 F
(TimingCheck;) 189.16 522.86 T
6 F
(end) 99.21 510.86 T
(generate) 123.2 510.86 T
5 F
(TimingGenerate;) 177.17 510.86 T
3 12 Q
(Example 12:) 85.04 483.52 T
4 F
(The pr) 155.91 483.52 T
(ocess T) 187.11 483.52 T
(imingCheck r) 222.1 483.52 T
(esides in the top-level ar) 286.61 483.52 T
(chitectur) 404.08 483.52 T
(e.) 446.28 483.52 T
2 F
-0.33 (If the checker in example) 85.04 455.52 P
-0.33 (13 was disabled on the rising) 208.61 455.52 P
4 F
-0.33 (CS_N) 349.21 455.52 P
2 F
-0.33 ( or) 377.2 455.52 P
4 F
-0.33 (R) 392.53 455.52 P
-0.33 (W_N) 399.64 455.52 P
2 F
-0.33 ( edge at the end of) 423.62 455.52 P
-0.39 (the write access, the hold constraint would not be checked since it is normally longer than) 85.04 441.52 P
-0.01 (0 ns relative to that event. The same enabling scheme could be implemented by delaying) 85.04 427.52 P
0.12 (the control signals but would have lesser performance. Note the usage of the accelerated) 85.04 413.52 P
(functions) 85.04 399.52 T
4 F
(Falling_Edge) 132.68 399.52 T
2 F
( and) 198.64 399.52 T
4 F
(T) 221.96 399.52 T
(o_X01) 227.52 399.52 T
2 F
( in the example.) 258.84 399.52 T
-0.3 (The type conversion is made locally in the) 85.04 371.52 P
4 F
-0.3 (T) 289.18 371.52 P
-0.3 (imingCheck) 295.19 371.52 P
2 F
-0.3 ( process, since the signals are not) 352.48 371.52 P
2.42 (converted in the top-level architecture but only in the functional core, and will not) 85.04 357.52 P
1.16 (contribute any simulation performance penalty when timing checking is disabled. It is) 85.04 343.52 P
3.1 (preferable to formulate a smart enabling condition for an accelerated) 85.04 329.52 P
4 F
3.1 (V) 448.47 329.52 P
3.1 (ital_T) 454.91 329.52 P
3.1 (iming) 482.91 329.52 P
2 F
(subprogram than to develop a completely new timing checker) 85.04 315.52 T
(.) 380.83 315.52 T
5 10 Q
(--) 99.21 288.86 T
7 F
(Enables) 117.2 288.86 T
(the) 165.18 288.86 T
(setup) 189.16 288.86 T
(and) 225.14 288.86 T
(hold) 249.13 288.86 T
(checker) 279.11 288.86 T
(for) 327.09 288.86 T
(D) 351.07 288.86 T
(during) 363.07 288.86 T
(write) 405.05 288.86 T
(operations.) 441.02 288.86 T
5 F
(--) 99.21 276.86 T
7 F
(The) 117.2 276.86 T
(checker) 141.19 276.86 T
(is) 189.16 276.86 T
(enabled) 207.15 276.86 T
(when) 255.13 276.86 T
(both) 285.11 276.86 T
(CS_N) 315.09 276.86 T
(and) 345.08 276.86 T
(RW_N) 369.06 276.86 T
(are) 399.05 276.86 T
(asserted,) 423.04 276.86 T
(-- until) 99.21 264.86 T
(the) 153.18 264.86 T
(next) 177.17 264.86 T
(read) 207.15 264.86 T
(access) 237.14 264.86 T
(begins,) 279.11 264.86 T
(since) 327.09 264.86 T
(the) 363.07 264.86 T
(data) 387.05 264.86 T
(hold) 417.04 264.86 T
(constraint) 447.02 264.86 T
(-- is) 99.21 252.86 T
(longer) 135.19 252.86 T
(than) 177.17 252.86 T
(either) 207.15 252.86 T
(CS_N) 249.13 252.86 T
(or) 279.11 252.86 T
(RW_N) 297.1 252.86 T
(is) 327.09 252.86 T
(de-asserted) 345.08 252.86 T
( after) 417.04 252.86 T
(write.) 459.02 252.86 T
6 F
(if) 99.21 240.86 T
5 F
(\050\050Falling_Edge\050CS_N\051) 117.2 240.86 T
6 F
(and) 243.13 240.86 T
5 F
(To_X01\050RW_N\051='0'\051) 267.12 240.86 T
6 F
(or) 375.06 240.86 T
5 F
(\050Falling_Edge\050RW_N\051) 123.2 228.86 T
6 F
(and) 243.13 228.86 T
5 F
(To_X01\050CS_N\051='0'\051\051) 267.12 228.86 T
6 F
(then) 381.06 228.86 T
5 F
(DataCheckEnabled) 117.2 216.86 T
(:=) 219.15 216.86 T
(True;) 237.14 216.86 T
(--) 375.06 216.86 T
7 F
(Enable) 393.05 216.86 T
(checker) 435.03 216.86 T
6 F
(elsif) 99.21 204.86 T
5 F
(\050Falling_Edge\050CS_N\051) 135.19 204.86 T
6 F
(and) 255.13 204.86 T
5 F
(To_X01\050RW_N\051='1'\051) 279.11 204.86 T
6 F
(then) 387.05 204.86 T
5 F
(DataCheckEnabled) 117.2 192.86 T
(:=) 219.15 192.86 T
(False;) 237.14 192.86 T
(--) 375.06 192.86 T
7 F
(Disable) 393.05 192.86 T
(checker) 441.02 192.86 T
6 F
(end) 99.21 180.86 T
(if) 123.2 180.86 T
5 F
(;) 135.19 180.86 T
3 12 Q
(Example 13:) 85.04 153.52 T
4 F
(A complex enable expr) 155.91 153.52 T
(ession for a setup and hold checker) 265.03 153.52 T
(.) 433.59 153.52 T
FMENDPAGE
%%EndPage: "28" 29
%%Page: "29" 29
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(29) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.3.1.2.1) 85.04 734.69 T
(T) 130.01 734.69 T
(iming constraint checking using V) 137.8 734.69 T
(ital_T) 311.94 734.69 T
(iming subpr) 342.38 734.69 T
(ograms) 404.48 734.69 T
2 F
-0.64 (It is recommended that the timing checkers declared in the) 85.04 708.69 P
4 F
-0.64 (V) 362.47 708.69 P
-0.64 (ital_T) 368.91 708.69 P
-0.64 (iming) 396.91 708.69 P
2 F
-0.64 ( package are used.) 424.23 708.69 P
2.96 (The) 85.04 694.69 P
4 F
2.96 (V) 109.65 694.69 P
2.96 (ital_T) 116.09 694.69 P
2.96 (iming) 144.1 694.69 P
2 F
2.96 ( procedures) 171.42 694.69 P
4 F
2.96 (V) 235.96 694.69 P
2.96 (italSetupHoldCheck) 242.4 694.69 P
2 F
2.96 (,) 339 694.69 P
4 F
2.96 (V) 347.96 694.69 P
2.96 (italRecoveryRemovalCheck) 354.4 694.69 P
2 F
2.96 ( and) 486.95 694.69 P
4 F
2.25 (V) 85.04 680.69 P
2.25 (italPeriodPulseCheck) 91.48 680.69 P
2 F
2.25 ( are declared for the types) 196.75 680.69 P
4 F
2.25 (Std_ULogic) 337.48 680.69 P
2 F
2.25 ( and) 394.79 680.69 P
4 F
2.25 (Std_Logic_V) 422.61 680.69 P
2.25 (ector) 483.25 680.69 P
2 F
2.25 (.) 507.24 680.69 P
0.16 (Note that) 85.04 666.69 P
4 F
0.16 (Std_ULogic_V) 132.66 666.69 P
0.16 (ector) 201.96 666.69 P
2 F
0.16 ( and) 226.61 666.69 P
4 F
0.16 (Std_Logic_V) 250.25 666.69 P
0.16 (ector) 310.89 666.69 P
2 F
0.16 ( are not compatible, but) 335.53 666.69 P
4 F
0.16 (Std_ULogic) 452.93 666.69 P
2 F
(and) 85.04 652.69 T
4 F
(Std_Logic) 105.36 652.69 T
2 F
( are, which excludes the possibility to check) 154 652.69 T
4 F
(Std_ULogic_V) 368.85 652.69 T
(ector) 438.15 652.69 T
2 F
( inputs.) 462.8 652.69 T
0.11 (The) 85.04 624.69 P
4 F
0.11 (V) 106.79 624.69 P
0.11 (italSetupHoldCheck) 113.23 624.69 P
2 F
0.11 ( procedure detects a setup or a hold violation on the test signal) 209.84 624.69 P
0.8 (with respect to the corresponding reference signal. The timing constraints are speci\336ed) 85.04 610.69 P
0.88 (through parameters representing the setup and hold times for low and high test values.) 85.04 596.69 P
1.23 (This procedure assumes non-negative values for the timing constraints. The setup and) 85.04 582.69 P
0.47 (hold checker shown in example) 85.04 568.69 P
0.47 (15 supports only positive timing constraint values, thus) 241.78 568.69 P
(neither of the timing parameters can have a negative value.) 85.04 554.69 T
-0.16 (The) 85.04 526.69 P
4 F
-0.16 (V) 106.53 526.69 P
-0.16 (italRecoveryRemovalCheck) 112.97 526.69 P
2 F
-0.16 ( detects the presence of a recovery or removal violation) 245.52 526.69 P
3.59 (on the test signal with respect to the corresponding reference signal. The timing) 85.04 512.69 P
-0.25 (constraints are speci\336ed through parameters representing the recovery and removal times) 85.04 498.69 P
-0.65 (associated with a reference edge of the reference signal. This procedure also assumes non-) 85.04 484.69 P
(negative values for the timing constraints.) 85.04 470.69 T
-0.24 (The) 85.04 442.69 P
4 F
-0.24 (V) 106.45 442.69 P
-0.24 (italPeriodPulseCheck) 112.89 442.69 P
2 F
-0.24 ( checks for minimum periodicity and pulse width for low and) 218.15 442.69 P
2.2 (high values of the test signal. The timing constraint is speci\336ed through parameters) 85.04 428.69 P
0.79 (representing the minimal period between successive rising and falling edges of the test) 85.04 414.69 P
0.13 (signal and the minimum pulse widths associated with high and low values. Note that the) 85.04 400.69 P
-0.01 (procedure cannot be used for checking maximum period widths, when such checkers are) 85.04 386.69 P
0.23 (needed they have to be developed separately) 85.04 372.69 P
0.23 (. Note also that the timing parameter names) 299.45 372.69 P
0.46 (de\336ned in RD1 containing the suf) 85.04 358.69 P
0.46 (\336xes) 249.36 358.69 P
4 F
0.46 (_min) 275.48 358.69 P
2 F
0.46 ( and) 299.46 358.69 P
4 F
0.46 (_max) 323.7 358.69 P
2 F
0.46 ( are no longer VIT) 349.68 358.69 P
0.46 (AL compliant,) 439.82 358.69 P
-0.4 (but could still be used for models intended for board-level simulation developed for ESA.) 85.04 344.69 P
5 10 Q
(--) 99.21 318.02 T
7 F
(Variables) 117.2 318.02 T
(containing) 177.17 318.02 T
(information) 243.13 318.02 T
(for) 315.09 318.02 T
(checkers) 339.08 318.02 T
6 F
(variable) 99.21 306.02 T
5 F
(Period_Clk:) 153.18 306.02 T
(VitalPeriodDataType) 225.14 306.02 T
(:=) 345.08 306.02 T
(VitalPeriodDataInit;) 363.07 306.02 T
6 F
(variable) 99.21 294.02 T
5 F
(Period_CSN:) 153.18 294.02 T
(VitalPeriodDataType) 225.14 294.02 T
(:=) 345.08 294.02 T
(VitalPeriodDataInit;) 363.07 294.02 T
6 F
(variable) 99.21 282.02 T
5 F
(Timing_D:) 153.18 282.02 T
(VitalTimingDataType) 225.14 282.02 T
(:=) 345.08 282.02 T
(VitalTimingDataInit;) 363.07 282.02 T
3 12 Q
(Example 14:) 85.04 254.69 T
4 F
(Initialisation of variables used by V) 155.91 254.69 T
(ital_T) 326.6 254.69 T
(iming subpr) 354.6 254.69 T
(ograms.) 411.8 254.69 T
2 F
-0.61 (V) 85.04 226.69 P
-0.61 (ariables used by the) 92.37 226.69 P
4 F
-0.61 (V) 187.88 226.69 P
-0.61 (ital_T) 194.32 226.69 P
-0.61 (iming) 222.32 226.69 P
2 F
-0.61 ( subprograms for storing intermediate results should be) 249.64 226.69 P
-0.23 (initialised as shown in example) 85.04 212.69 P
-0.23 (14 for correct operation. Most) 237.69 212.69 P
4 F
-0.23 (V) 383.74 212.69 P
-0.23 (ital_T) 390.19 212.69 P
-0.23 (iming) 418.19 212.69 P
2 F
-0.23 ( subprograms) 445.51 212.69 P
2.52 (apply implicitly) 85.04 198.69 P
4 F
2.52 (T) 169.38 198.69 P
2.52 (o_X01) 174.94 198.69 P
2 F
2.52 ( conversion on their inputs. It is therefore not necessary to) 206.26 198.69 P
1.09 (perform any type conversions on the signals external to the subprograms, as shown in) 85.04 184.69 P
2.35 (example) 85.04 170.69 P
2.35 (15. These implicit internal type conversions should be implemented in any) 128.67 170.69 P
4.78 (custom developed timing checkers when possible, to have similar interfaces as) 85.04 156.69 P
4 F
-0.38 (V) 85.04 142.69 P
-0.38 (ital_T) 91.48 142.69 P
-0.38 (iming) 119.49 142.69 P
2 F
-0.38 ( subprograms. The severity level of most) 146.81 142.69 P
4 F
-0.38 (V) 343.31 142.69 P
-0.38 (ital_T) 349.75 142.69 P
-0.38 (iming) 377.76 142.69 P
2 F
-0.38 ( subprogram assertion) 405.08 142.69 P
0.35 (reports can be controlled via the) 85.04 128.69 P
4 F
0.35 (MsgSeverity) 244.35 128.69 P
2 F
0.35 ( parameter as shown in example) 303.63 128.69 P
0.35 (15, which) 462.58 128.69 P
3.18 (makes it possible to implement timing checkers that are compliant to the scheme) 85.04 114.69 P
-0 (suggested in RD1. The) 85.04 100.69 P
4 F
-0 (RefT) 197.96 100.69 P
-0 (ransition) 219.96 100.69 P
2 F
-0 ( parameter used by most) 263.28 100.69 P
4 F
-0 (V) 383.52 100.69 P
-0 (ital_T) 389.96 100.69 P
-0 (iming) 417.96 100.69 P
2 F
-0 ( subprograms) 445.28 100.69 P
FMENDPAGE
%%EndPage: "29" 30
%%Page: "30" 30
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(30) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
3.6 (is of type) 85.04 737.52 P
4 F
3.6 (V) 143.47 737.52 P
3.6 (italEdgeSymbolT) 149.91 737.52 P
3.6 (ype) 231.64 737.52 P
2 F
3.6 ( which allows the user to specify complex signal) 248.29 737.52 P
2.4 (transitions for the reference signals. The value \324) 85.04 723.52 P
4 F
2.4 (R) 331.01 723.52 P
2 F
2.4 (\325 used in example) 338.33 723.52 P
2.4 (15 denotes any) 433.48 723.52 P
(possible rising edge.) 85.04 709.52 T
0.32 (When it is chosen no to generate any unknown values on outputs at timing violations, it) 85.04 681.52 P
1.18 (is suf) 85.04 667.52 P
1.18 (\336cient to declare only one variable for all the) 111.66 667.52 P
4 F
1.18 (V) 341.15 667.52 P
1.18 (iolation) 347.59 667.52 P
2 F
1.18 ( parameters of the timing) 384.92 667.52 P
0.34 (checkers, since the value of the variable will not be used. The parameter) 85.04 653.52 P
4 F
0.34 (XOn) 438.91 653.52 P
2 F
0.34 ( is used in) 460.89 653.52 P
-0.21 (conjunction with) 85.04 639.52 P
4 F
-0.21 (XGenerationOn) 168.57 639.52 P
2 F
-0.21 (, preventing an \324) 245.19 639.52 P
4 F
-0.21 (X) 323.16 639.52 P
2 F
-0.21 (\325 from being assigned to the) 330.49 639.52 P
4 F
-0.21 (V) 466.47 639.52 P
-0.21 (iolation) 472.91 639.52 P
2 F
0.37 (parameter when a timing violation is detected. It should have no impact when unknown) 85.04 625.52 P
(value generation is not implemented.) 85.04 611.52 T
5 10 Q
(VitalSetupHoldCheck\050) 99.21 584.86 T
(--) 327.09 584.86 T
7 F
(D) 345.08 584.86 T
(setup) 357.07 584.86 T
(&) 393.05 584.86 T
(hold) 405.05 584.86 T
(w.r.t.) 435.03 584.86 T
(CS_N) 477.01 584.86 T
5 F
( Violation) 111.21 572.86 T
(=>) 207.15 572.86 T
(Violation,) 225.14 572.86 T
(TimingData) 117.2 560.86 T
(=>) 207.15 560.86 T
(Timing_D,) 225.14 560.86 T
( TestSignal) 111.21 548.86 T
(=>) 207.15 548.86 T
(D,) 225.14 548.86 T
(TestSignalName) 117.2 536.86 T
(=>) 207.15 536.86 T
("D",) 225.14 536.86 T
(RefSignal) 117.2 524.86 T
(=>) 207.15 524.86 T
(CS_N,) 225.14 524.86 T
(RefSignalName) 117.2 512.86 T
(=>) 207.15 512.86 T
("CS_N",) 225.14 512.86 T
(SetupHigh) 117.2 500.86 T
(=>) 207.15 500.86 T
(tsetup_D_CSN\050SimCondition\051,) 225.14 500.86 T
(SetupLow) 117.2 488.86 T
(=>) 207.15 488.86 T
(tsetup_D_CSN\050SimCondition\051,) 225.14 488.86 T
(HoldHigh) 117.2 476.86 T
(=>) 207.15 476.86 T
(thold_D_CSN\050SimCondition\051,) 225.14 476.86 T
(HoldLow) 117.2 464.86 T
(=>) 207.15 464.86 T
(thold_D_CSN\050SimCondition\051,) 225.14 464.86 T
(CheckEnabled) 117.2 452.86 T
(=>) 207.15 452.86 T
(DataCheckEnabled,) 225.14 452.86 T
(RefTransition) 117.2 440.86 T
(=>) 207.15 440.86 T
('R',) 225.14 440.86 T
(HeaderMsg) 117.2 428.86 T
(=>) 207.15 428.86 T
(InstancePath,) 225.14 428.86 T
(XOn) 117.2 416.86 T
(=>) 207.15 416.86 T
(False,) 225.14 416.86 T
(MsgOn) 117.2 404.86 T
(=>) 207.15 404.86 T
(True,) 225.14 404.86 T
(MsgSeverity) 117.2 392.86 T
(=>) 207.15 392.86 T
(Warning\051;) 225.14 392.86 T
3 12 Q
(Example 15:) 85.04 365.52 T
4 F
(Implementation of positive timing constraints using V) 155.91 365.52 T
(ital_T) 412.22 365.52 T
(iming) 440.22 365.52 T
(subpr) 155.91 351.52 T
(ograms.) 182.78 351.52 T
2 F
-0.15 (Since the) 85.04 323.52 P
4 F
-0.15 (V) 132.05 323.52 P
-0.15 (italSetupHoldCheck) 138.49 323.52 P
2 F
-0.15 ( and) 235.1 323.52 P
4 F
-0.15 (V) 258.12 323.52 P
-0.15 (italRecoveryRemovalCheck) 264.56 323.52 P
2 F
-0.15 ( procedures accept only) 397.11 323.52 P
0.32 (positive setup and hold values, the relation between the test and reference signals has to) 85.04 309.52 P
1.14 (be adjusted. Negative setup and recovery times correspond to an internal delay on the) 85.04 295.52 P
0.53 (reference signal. Negative hold or removal times correspond to an internal delay on the) 85.04 281.52 P
(test signal.) 85.04 267.52 T
0.96 (Negative timing constraints are handled internally in the model by delaying the test or) 85.04 239.52 P
2.7 (reference signals using the function) 85.04 225.52 P
4 F
2.7 (V) 272.08 225.52 P
2.7 (italSignalDelay) 278.53 225.52 P
2 F
2.7 ( as shown in example) 353.82 225.52 P
2.7 (16. The) 470.89 225.52 P
4 F
-0.17 (V) 85.04 211.52 P
-0.17 (italSignalDelay) 91.48 211.52 P
2 F
-0.17 ( procedure is called in the top-level architecture to delay the appropriate) 166.77 211.52 P
0.99 (test or reference signal in order to accommodate negative constraint checks. When the) 85.04 197.52 P
-0.56 (delays are associated with other signals they may need to be appropriately adjusted so that) 85.04 183.52 P
(all constraint intervals overlap the delayed reference signals.) 85.04 169.52 T
-0.01 (When negative timing constraints are to be used in a model, two extra timing parameters) 85.04 141.52 P
2.49 (need to be declared for each setup and hold or recovery and removal pair) 85.04 127.52 P
2.49 (. T) 466.84 127.52 P
2.49 (iming) 482.24 127.52 P
1.55 (parameters on the format) 85.04 113.52 P
4 F
1.55 (ticd_<ClkPort>) 214.47 113.52 P
2 F
1.55 ( should be used for declaring the time with) 292.64 113.52 P
-0.07 (which a reference signal should be delay) 85.04 99.52 P
-0.07 (, and) 278.99 99.52 P
4 F
-0.07 (tisd_<InPort>_<ClkPort>) 305.16 99.52 P
2 F
-0.07 ( should be used) 436.17 99.52 P
(for declaring the time with which a test signal should be delayed.) 85.04 85.52 T
FMENDPAGE
%%EndPage: "30" 31
%%Page: "31" 31
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(31) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
7.55 (The additional local signals needed and the concurrent procedure calls to) 85.04 734.69 P
4 F
0.06 (V) 85.04 720.69 P
0.06 (italSignalDelay) 91.48 720.69 P
2 F
0.06 ( should all be placed in a block statement within the generate-statement) 166.77 720.69 P
0.43 (containing the procedure) 85.04 706.69 P
4 F
0.43 (T) 208.56 706.69 P
0.43 (imingCheck) 214.57 706.69 P
2 F
0.43 (, as shown in example) 271.86 706.69 P
0.43 (16. It is suggested that the) 382.83 706.69 P
-0.44 (label of the block is named) 85.04 692.69 P
4 F
-0.44 (T) 214.96 692.69 P
-0.44 (imingBlock) 220.96 692.69 P
2 F
-0.44 (. By including the signal declarations in the block) 275.59 692.69 P
0.86 (instead of in the declarative part of the architecture, the signals will not be allocated if) 85.04 678.69 P
-0.53 (timing checking is disabled, potentially reducing the memory usage. The block statement,) 85.04 664.69 P
-0.18 (the signal declarations and the delaying of the signals should only be used when negative) 85.04 650.69 P
2.8 (timing values are checked, since it would else unnecessarily reduce the simulation) 85.04 636.69 P
(performance.) 85.04 622.69 T
5 10 Q
(--) 99.21 596.02 T
7 F
(In) 117.2 596.02 T
(the) 135.19 596.02 T
(timing) 159.18 596.02 T
(package \050and in generic declaration\051:) 201.16 596.02 T
6 F
(constant) 99.21 584.02 T
5 F
(tsetup_IO_Clk:) 153.18 584.02 T
(TimeArray) 243.13 584.02 T
(:=) 303.1 584.02 T
(\05010) 321.09 584.02 T
(ns,) 345.08 584.02 T
(10) 369.07 584.02 T
(ns,) 387.05 584.02 T
(10) 411.04 584.02 T
(ns\051;) 429.03 584.02 T
6 F
(constant) 99.21 572.02 T
5 F
(thold_IO_Clk:) 153.18 572.02 T
(TimeArray) 243.13 572.02 T
(:=) 303.1 572.02 T
(\05010) 321.09 572.02 T
(ns,) 345.08 572.02 T
(10) 369.07 572.02 T
(ns,) 387.05 572.02 T
(10) 411.04 572.02 T
(ns\051;) 429.03 572.02 T
6 F
(constant) 99.21 560.02 T
5 F
(ticd_Clk:) 153.18 560.02 T
(TimeArray) 243.13 560.02 T
(:=) 303.1 560.02 T
(\05015) 321.09 560.02 T
(ns,) 345.08 560.02 T
(0) 375.06 560.02 T
(ns,) 387.05 560.02 T
(0) 417.04 560.02 T
(ns\051;) 429.03 560.02 T
6 F
(constant) 99.21 548.02 T
5 F
(tisd_IO_Clk:) 153.18 548.02 T
(TimeArray) 243.13 548.02 T
(:=) 303.1 548.02 T
(\050) 321.09 548.02 T
(0) 333.08 548.02 T
(ns,) 345.08 548.02 T
(0) 375.06 548.02 T
(ns,) 387.05 548.02 T
(15) 411.04 548.02 T
(ns\051;) 429.03 548.02 T
(--) 99.21 524.02 T
7 F
(In) 117.2 524.02 T
(the) 135.19 524.02 T
(architecture) 159.18 524.02 T
(BoardLevel:) 237.14 524.02 T
5 F
(TimingGenerate:) 99.21 512.02 T
6 F
(if) 195.16 512.02 T
5 F
(TimingChecksOn) 213.15 512.02 T
6 F
(generate) 303.1 512.02 T
5 F
(TimingBlock:) 117.2 500.02 T
6 F
(block) 195.16 500.02 T
(signal) 135.19 488.02 T
5 F
(IO_Delay:) 177.17 488.02 T
(Std_ULogic;) 243.13 488.02 T
(--) 387.05 488.02 T
7 F
(Delayed) 405.05 488.02 T
(test) 453.02 488.02 T
6 F
(signal) 135.19 476.02 T
5 F
(Clk_Delay:) 177.17 476.02 T
(Std_ULogic;) 243.13 476.02 T
(--) 387.05 476.02 T
7 F
(Delayed) 405.05 476.02 T
(reference) 453.02 476.02 T
6 F
(begin) 117.2 464.02 T
5 F
(VitalSignalDelay\050Clk_Delay,) 135.19 452.02 T
(Clk,) 303.1 452.02 T
(ticd_Clk\050SimCondition\051\051;) 333.08 452.02 T
(VitalSignalDelay\050IO_Delay,) 135.19 440.02 T
(IO,) 303.1 440.02 T
(tisd_IO_Clk\050SimCondition\051\051;) 333.08 440.02 T
(TimingCheck:) 135.19 428.02 T
6 F
(process) 213.15 428.02 T
5 F
(\050Clk_Delay,) 255.13 428.02 T
(IO_Delay\051) 327.09 428.02 T
6 F
(variable) 153.18 416.02 T
5 F
(IO_TD:) 207.15 416.02 T
(VitalTimingDataType) 249.13 416.02 T
(:=) 369.07 416.02 T
(VitalTimingDataInit;) 387.05 416.02 T
6 F
(variable) 153.18 404.02 T
5 F
(Violation:) 207.15 404.02 T
(X01) 273.12 404.02 T
(:=) 369.07 404.02 T
('0';) 387.05 404.02 T
6 F
(begin) 135.19 392.02 T
5 F
(VitalSetupHoldCheck\050) 153.18 380.02 T
(Violation) 171.17 368.02 T
(=>) 261.12 368.02 T
(Violation,) 279.11 368.02 T
(TimingData) 171.17 356.02 T
(=>) 261.12 356.02 T
(IO_TD,) 279.11 356.02 T
(TestSignal) 171.17 344.02 T
(=>) 261.12 344.02 T
(IO_Delay,) 279.11 344.02 T
(TestSignalName) 171.17 332.02 T
(=>) 261.12 332.02 T
("IO",) 279.11 332.02 T
(TestDelay) 171.17 320.02 T
(=>) 261.12 320.02 T
(tisd_IO_Clk\050SimCondition\051,) 279.11 320.02 T
(RefSignal) 171.17 308.02 T
(=>) 261.12 308.02 T
(Clk_Delay,) 279.11 308.02 T
(RefSignalName) 171.17 296.02 T
(=>) 261.12 296.02 T
("Clk",) 279.11 296.02 T
(RefDelay) 171.17 284.02 T
(=>) 261.12 284.02 T
(ticd_Clk\050SimCondition\051,) 279.11 284.02 T
(SetupHigh) 171.17 272.02 T
(=>) 261.12 272.02 T
(tsetup_IO_Clk\050SimCondition\051,) 279.11 272.02 T
(SetupLow) 171.17 260.02 T
(=>) 261.12 260.02 T
(tsetup_IO_Clk\050SimCondition\051,) 279.11 260.02 T
(HoldHigh) 171.17 248.02 T
(=>) 261.12 248.02 T
(thold_IO_Clk\050SimCondition\051,) 279.11 248.02 T
(HoldLow) 171.17 236.02 T
(=>) 261.12 236.02 T
(thold_IO_Clk\050SimCondition\051,) 279.11 236.02 T
(CheckEnabled) 171.17 224.02 T
(=>) 261.12 224.02 T
(True,) 279.11 224.02 T
(RefTransition) 171.17 212.02 T
(=>) 261.12 212.02 T
('R',) 279.11 212.02 T
(HeaderMsg) 171.17 200.02 T
(=>) 261.12 200.02 T
(InstancePath,) 279.11 200.02 T
(XOn) 171.17 188.02 T
(=>) 261.12 188.02 T
(False,) 279.11 188.02 T
(MsgOn) 171.17 176.02 T
(=>) 261.12 176.02 T
(True,) 279.11 176.02 T
(MsgSeverity) 171.17 164.02 T
(=>) 261.12 164.02 T
(Warning\051;) 279.11 164.02 T
6 F
(end) 135.19 152.02 T
(process) 159.18 152.02 T
5 F
(TimingCheck;) 207.15 152.02 T
6 F
(end) 117.2 140.02 T
(block) 141.19 140.02 T
5 F
(TimingBlock;) 177.17 140.02 T
6 F
(end) 99.21 128.02 T
(generate) 123.2 128.02 T
5 F
(TimingGenerate;) 177.17 128.02 T
3 12 Q
(Example 16:) 85.04 100.69 T
4 F
(Implementation of negative timing constraints using V) 155.91 100.69 T
(ital_T) 415.54 100.69 T
(iming) 443.54 100.69 T
(subpr) 155.91 86.69 T
(ograms.) 182.78 86.69 T
FMENDPAGE
%%EndPage: "31" 32
%%Page: "32" 32
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(32) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
-0.21 (The calculation of the ef) 85.04 737.52 P
-0.21 (fective timing constraint values for the setup and hold checker in) 201.22 737.52 P
(example) 85.04 723.52 T
(16 is explained in example) 128.67 723.52 T
(17.) 260.25 723.52 T
5 10 Q
(--------------------------------------------------------------------) 99.21 696.86 T
(--) 99.21 684.86 T
7 F
(The) 117.2 684.86 T
(effective) 141.19 684.86 T
(setup) 201.16 684.86 T
(and) 237.14 684.86 T
(hold) 261.12 684.86 T
(times) 291.11 684.86 T
(can) 327.09 684.86 T
(be) 351.07 684.86 T
(calculated) 369.06 684.86 T
(from) 435.03 684.86 T
(the) 465.01 684.86 T
5 F
(--) 99.21 672.86 T
7 F
(tsetup,) 117.2 672.86 T
(thold,) 165.18 672.86 T
(ticd) 207.15 672.86 T
(and) 237.14 672.86 T
(tisd) 261.12 672.86 T
(timing) 291.11 672.86 T
(parameters as follows:) 333.08 672.86 T
(--) 99.21 660.86 T
5 F
(--) 99.21 648.86 T
7 F
(formulas:) 117.2 648.86 T
(tsetup) 183.17 648.86 T
(=) 231.14 648.86 T
(tsetup_IO_Clk) 243.13 648.86 T
(-) 327.09 648.86 T
(ticd_Clk) 339.08 648.86 T
(+) 393.05 648.86 T
(tisd_IO_Clk) 405.05 648.86 T
5 F
(--) 99.21 636.86 T
7 F
(thold) 183.17 636.86 T
(=) 231.14 636.86 T
(thold_IO_Clk) 243.13 636.86 T
(+) 327.09 636.86 T
(ticd_Clk) 339.08 636.86 T
(-) 393.05 636.86 T
(tisd_IO_Clk) 405.05 636.86 T
5 F
(--) 99.21 624.86 T
7 F
(twindow) 183.17 624.86 T
(=) 231.14 624.86 T
(tsetup) 243.13 624.86 T
(+) 285.11 624.86 T
(thold) 297.1 624.86 T
5 F
(--) 99.21 612.86 T
(--) 99.21 600.86 T
7 F
(The) 117.2 600.86 T
(formulas) 141.19 600.86 T
(will) 195.16 600.86 T
(give) 225.14 600.86 T
(the) 255.13 600.86 T
(following) 279.11 600.86 T
(effective) 339.08 600.86 T
(parameter) 399.05 600.86 T
(values:) 459.02 600.86 T
(--) 99.21 588.86 T
5 F
(--) 99.21 576.86 T
7 F
(WorstCase:) 117.2 576.86 T
(tsetup) 183.17 576.86 T
(=) 231.14 576.86 T
(10) 243.13 576.86 T
(ns) 261.12 576.86 T
(-) 279.11 576.86 T
(15) 291.11 576.86 T
(ns) 309.1 576.86 T
(+) 327.09 576.86 T
(0) 345.08 576.86 T
(ns) 357.07 576.86 T
(=) 375.06 576.86 T
(-5) 387.05 576.86 T
(ns) 405.05 576.86 T
5 F
(--) 99.21 564.86 T
7 F
(thold) 183.17 564.86 T
(=) 231.14 564.86 T
(10) 243.13 564.86 T
(ns) 261.12 564.86 T
(+) 279.11 564.86 T
(15) 291.11 564.86 T
(ns) 309.1 564.86 T
(-) 327.09 564.86 T
(0) 345.08 564.86 T
(ns) 357.07 564.86 T
(=) 375.06 564.86 T
(25) 387.05 564.86 T
(ns) 405.05 564.86 T
5 F
(--) 99.21 552.86 T
7 F
(twindow) 183.17 552.86 T
(=) 231.14 552.86 T
(-5) 243.13 552.86 T
(ns) 261.12 552.86 T
(+) 279.11 552.86 T
(25) 291.11 552.86 T
(ns) 309.1 552.86 T
(=) 375.06 552.86 T
(20) 387.05 552.86 T
(ns) 405.05 552.86 T
5 F
(--) 99.21 540.86 T
7 F
(TypCase:) 117.2 540.86 T
(tsetup) 183.17 540.86 T
(=) 231.14 540.86 T
(10) 243.13 540.86 T
(ns) 261.12 540.86 T
(-) 279.11 540.86 T
(0) 297.1 540.86 T
(ns) 309.1 540.86 T
(+) 327.09 540.86 T
(0) 345.08 540.86 T
(ns) 357.07 540.86 T
(=) 375.06 540.86 T
(10) 387.05 540.86 T
(ns) 405.05 540.86 T
5 F
(--) 99.21 528.86 T
7 F
(thold) 183.17 528.86 T
(=) 231.14 528.86 T
(10) 243.13 528.86 T
(ns) 261.12 528.86 T
(+) 279.11 528.86 T
(0) 297.1 528.86 T
(ns) 309.1 528.86 T
(-) 327.09 528.86 T
(0) 345.08 528.86 T
(ns) 357.07 528.86 T
(=) 375.06 528.86 T
(10) 387.05 528.86 T
(ns) 405.05 528.86 T
5 F
(--) 99.21 516.86 T
7 F
(twindow) 183.17 516.86 T
(=) 231.14 516.86 T
(10) 243.13 516.86 T
(ns) 261.12 516.86 T
(+) 279.11 516.86 T
(10) 291.11 516.86 T
(ns) 309.1 516.86 T
(=) 375.06 516.86 T
(20) 387.05 516.86 T
(ns) 405.05 516.86 T
5 F
(--) 99.21 504.86 T
7 F
(BestCase:) 117.2 504.86 T
(tsetup) 183.17 504.86 T
(=) 231.14 504.86 T
(10) 243.13 504.86 T
(ns) 261.12 504.86 T
(-) 279.11 504.86 T
(0) 297.1 504.86 T
(ns) 309.1 504.86 T
(+) 327.09 504.86 T
(15) 339.08 504.86 T
(ns) 357.07 504.86 T
(=) 375.06 504.86 T
(25) 387.05 504.86 T
(ns) 405.05 504.86 T
5 F
(--) 99.21 492.86 T
7 F
(thold) 183.17 492.86 T
(=) 231.14 492.86 T
(10) 243.13 492.86 T
(ns) 261.12 492.86 T
(+) 279.11 492.86 T
(0) 297.1 492.86 T
(ns) 309.1 492.86 T
(-) 327.09 492.86 T
(15) 339.08 492.86 T
(ns) 357.07 492.86 T
(=) 375.06 492.86 T
(-5) 387.05 492.86 T
(ns) 405.05 492.86 T
5 F
(--) 99.21 480.86 T
7 F
(twindow) 183.17 480.86 T
(=) 231.14 480.86 T
(25) 243.13 480.86 T
(ns) 261.12 480.86 T
(+) 279.11 480.86 T
(-5) 291.11 480.86 T
(ns) 309.1 480.86 T
(=) 375.06 480.86 T
(20) 387.05 480.86 T
(ns) 405.05 480.86 T
(--) 99.21 468.86 T
5 F
(--) 99.21 456.86 T
7 F
(The) 117.2 456.86 T
(timing) 141.19 456.86 T
(parameters) 183.17 456.86 T
(define) 249.13 456.86 T
(a) 291.11 456.86 T
(negative) 303.1 456.86 T
(setup) 357.07 456.86 T
(time) 393.05 456.86 T
(of) 423.04 456.86 T
(-5) 441.02 456.86 T
(ns) 459.02 456.86 T
(for) 477.01 456.86 T
5 F
(--) 99.21 444.86 T
7 F
(WorstCase,) 117.2 444.86 T
(10) 183.17 444.86 T
(ns) 201.16 444.86 T
(setup) 219.15 444.86 T
(and) 255.13 444.86 T
(10) 279.11 444.86 T
(ns) 297.1 444.86 T
(hold) 315.09 444.86 T
(for) 345.08 444.86 T
(TypCase,) 369.06 444.86 T
(and) 423.04 444.86 T
(negative) 447.02 444.86 T
5 F
(--) 99.21 432.86 T
7 F
(hold) 117.2 432.86 T
(time) 147.19 432.86 T
(of) 177.17 432.86 T
(-5) 195.16 432.86 T
(ns) 213.15 432.86 T
(for) 231.14 432.86 T
(BestCase.) 255.13 432.86 T
(For) 315.09 432.86 T
(all) 339.08 432.86 T
(cases) 363.07 432.86 T
(is) 399.05 432.86 T
(the) 417.04 432.86 T
(window) 441.02 432.86 T
5 F
(--) 99.21 420.86 T
7 F
(20) 117.2 420.86 T
(ns) 135.19 420.86 T
(wide) 153.18 420.86 T
(in) 183.17 420.86 T
(which) 201.16 420.86 T
(the) 237.14 420.86 T
(IO) 261.12 420.86 T
(input) 279.11 420.86 T
(must) 315.09 420.86 T
(be) 345.08 420.86 T
(stable.) 363.07 420.86 T
(--) 99.21 408.86 T
5 F
(--) 99.21 396.86 T
7 F
(WorstCase,) 117.2 396.86 T
(setup) 183.17 396.86 T
(-5) 219.15 396.86 T
(ns,) 237.14 396.86 T
(hold) 261.12 396.86 T
(15) 291.11 396.86 T
(ns,) 309.1 396.86 T
(window) 333.08 396.86 T
(20) 375.06 396.86 T
(ns:) 393.05 396.86 T
5 F
(--) 99.21 384.86 T
7 F
(-->) 225.14 384.86 T
5 F
(|) 243.13 384.86 T
7 F
(stable) 285.11 384.86 T
(region) 327.09 384.86 T
5 F
(|) 405.05 384.86 T
7 F
(<--) 411.04 384.86 T
5 F
(--) 99.21 372.86 T
7 F
(Test) 117.2 372.86 T
(XXXXXXXXXXX____________________________XXXXXXXXXXX) 177.17 372.86 T
5 F
(--) 99.21 360.86 T
7 F
(______________________________________________) 201.16 360.86 T
5 F
(--) 99.21 348.86 T
7 F
(Reference) 117.2 348.86 T
(___/) 177.17 348.86 T
5 F
(--) 99.21 336.86 T
(|) 195.16 336.86 T
7 F
(-->) 225.14 336.86 T
5 F
(|) 243.13 336.86 T
(|) 405.05 336.86 T
7 F
(<--) 411.04 336.86 T
(hold) 435.03 336.86 T
5 F
(--) 99.21 324.86 T
7 F
(-->) 177.17 324.86 T
5 F
(|) 195.16 324.86 T
(|) 243.13 324.86 T
7 F
(<--) 249.13 324.86 T
(negative) 273.12 324.86 T
(setup) 327.09 324.86 T
5 F
(--) 99.21 312.86 T
(--) 99.21 300.86 T
7 F
(TypCase,) 117.2 300.86 T
(setup) 171.17 300.86 T
(10) 207.15 300.86 T
(ns,) 225.14 300.86 T
(hold) 249.13 300.86 T
(10) 279.11 300.86 T
(ns,) 297.1 300.86 T
(window) 321.09 300.86 T
(20) 363.07 300.86 T
(ns:) 381.06 300.86 T
5 F
(--) 99.21 288.86 T
7 F
(-->) 225.14 288.86 T
5 F
(|) 243.13 288.86 T
7 F
(stable) 285.11 288.86 T
(region) 327.09 288.86 T
5 F
(|) 405.05 288.86 T
7 F
(<--) 411.04 288.86 T
5 F
(--) 99.21 276.86 T
7 F
(Test) 117.2 276.86 T
(XXXXXXXXXXX____________________________XXXXXXXXXXX) 177.17 276.86 T
5 F
(--) 99.21 264.86 T
7 F
(_________________________) 327.09 264.86 T
5 F
(--) 99.21 252.86 T
7 F
(Reference) 117.2 252.86 T
(________________________/) 177.17 252.86 T
5 F
(--) 99.21 240.86 T
(|) 243.13 240.86 T
7 F
(-->) 303.1 240.86 T
5 F
(|) 321.09 240.86 T
(|) 405.05 240.86 T
7 F
(<--) 411.04 240.86 T
(hold) 435.03 240.86 T
5 F
(--) 99.21 228.86 T
7 F
(-->) 225.14 228.86 T
5 F
(|) 243.13 228.86 T
7 F
(setup) 267.12 228.86 T
5 F
(|) 321.09 228.86 T
7 F
(<--) 327.09 228.86 T
5 F
(--) 99.21 216.86 T
(--) 99.21 204.86 T
7 F
(BestCase,) 117.2 204.86 T
(setup) 177.17 204.86 T
(15) 213.15 204.86 T
(ns,) 231.14 204.86 T
(hold) 255.13 204.86 T
(-5) 285.11 204.86 T
(ns,) 303.1 204.86 T
(window) 327.09 204.86 T
(20) 369.06 204.86 T
(ns:) 387.05 204.86 T
5 F
(--) 99.21 192.86 T
7 F
(-->) 225.14 192.86 T
5 F
(|) 243.13 192.86 T
7 F
(stable) 285.11 192.86 T
(region) 327.09 192.86 T
5 F
(|) 405.05 192.86 T
7 F
(<--) 411.04 192.86 T
5 F
(--) 99.21 180.86 T
7 F
(Test) 117.2 180.86 T
(XXXXXXXXXXX____________________________XXXXXXXXXXX) 177.17 180.86 T
5 F
(--) 99.21 168.86 T
7 F
(___) 459.02 168.86 T
5 F
(--) 99.21 156.86 T
7 F
(Reference) 117.2 156.86 T
(______________________________________________/) 177.17 156.86 T
5 F
(--) 99.21 144.86 T
(|) 243.13 144.86 T
7 F
(negative) 303.1 144.86 T
(hold) 357.07 144.86 T
(-->) 387.05 144.86 T
5 F
(|) 405.05 144.86 T
(|) 453.02 144.86 T
7 F
(<--) 459.02 144.86 T
5 F
(--) 99.21 132.86 T
7 F
(-->) 225.14 132.86 T
5 F
(|) 243.13 132.86 T
7 F
(setup) 303.1 132.86 T
5 F
(|) 405.05 132.86 T
7 F
(<--) 411.04 132.86 T
5 F
(--) 99.21 120.86 T
7 F
(------------------------------------------------------------------) 111.21 120.86 T
3 12 Q
(Example 17:) 85.04 93.52 T
4 F
(Calculation of negative timing constraints) 155.91 93.52 T
FMENDPAGE
%%EndPage: "32" 33
%%Page: "33" 33
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(33) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.3.1.2.2) 85.04 734.69 T
(T) 130.01 734.69 T
(iming constraint checking using non-V) 137.8 734.69 T
(ital_T) 335.27 734.69 T
(iming subpr) 365.71 734.69 T
(ograms) 427.81 734.69 T
2 F
-0.14 (There may be some timing constraint types that are unique for a design and cannot easily) 85.04 708.69 P
3.06 (be checked using subprograms from the) 85.04 694.69 P
4 F
3.06 (V) 297.9 694.69 P
3.06 (ital_T) 304.34 694.69 P
3.06 (iming) 332.35 694.69 P
2 F
3.06 ( package. In such cases it is) 359.67 694.69 P
1.14 (preferable to develop new timing checkers for the model instead of inef) 85.04 680.69 P
1.14 (\336ciently using) 440.79 680.69 P
4 F
1.8 (V) 85.04 666.69 P
1.8 (ital_T) 91.48 666.69 P
1.8 (iming) 119.49 666.69 P
2 F
1.8 ( subprograms. Format and parameter names could resemble those of the) 146.81 666.69 P
4 F
1.17 (V) 85.04 652.69 P
1.17 (ital_T) 91.48 652.69 P
1.17 (iming) 119.49 652.69 P
2 F
1.17 ( subprograms, to make it easier for the user to recognise each parameters) 146.81 652.69 P
0.18 (purpose and usage. Each parameter should have a default value when possible, allowing) 85.04 638.69 P
(the user to assign only those parameters needed for the application.) 85.04 624.69 T
1.91 (For example, a timing checker could have a parameter speci\336ed in number of clock) 85.04 596.69 P
2.35 (periods. Since the clock period can vary) 85.04 582.69 P
2.35 (, no \336xed time value can be provided to a) 290.55 582.69 P
4 F
3.54 (V) 85.04 568.69 P
3.54 (ital_T) 91.48 568.69 P
3.54 (iming) 119.49 568.69 P
2 F
3.54 ( subprogram. It is usually possible to examine the actual design and) 146.81 568.69 P
1.57 (transform the timing constraint stating number of periods to state number of relevant) 85.04 554.69 P
(clock edges, which are easier to detect and count than clock periods.) 85.04 540.69 T
-0.24 (A subprogram with the declaration shown in example) 85.04 512.69 P
-0.24 (18 could cover several such timing) 343.87 512.69 P
-0.58 (constraint types. An inappropriate solution would be to sample the clock period and to use) 85.04 498.69 P
0.56 (the measured value as a parameter to a) 85.04 484.69 P
4 F
0.56 (V) 278.02 484.69 P
0.56 (ital_T) 284.46 484.69 P
0.56 (iming) 312.47 484.69 P
2 F
0.56 ( subprogram. That approach would) 339.79 484.69 P
0.45 (not be able to handle clocks with irregular although correct behaviour) 85.04 470.69 P
0.45 (, e.g. a clock with) 423.49 470.69 P
(changing period length.) 85.04 456.69 T
5 10 Q
(---) 99.21 430.02 T
7 F
(-----------------------------------------------------------------) 117.2 430.02 T
5 F
(--) 99.21 418.02 T
7 F
(Checks) 117.2 418.02 T
(the) 159.18 418.02 T
(relation) 183.17 418.02 T
(between) 237.14 418.02 T
(two) 285.11 418.02 T
(clocks) 309.1 418.02 T
5 F
(--) 99.21 406.02 T
7 F
(If) 117.2 406.02 T
(FasterThanRef) 135.19 406.02 T
(=) 219.15 406.02 T
(True,) 231.14 406.02 T
5 F
(--) 99.21 394.02 T
7 F
(then) 117.2 394.02 T
(the) 147.19 394.02 T
(TestSignal) 171.17 394.02 T
(may) 237.14 394.02 T
(not) 261.12 394.02 T
(have) 285.11 394.02 T
(more) 315.09 394.02 T
(than) 345.08 394.02 T
(Period) 375.06 394.02 T
(rising) 417.04 394.02 T
(edges) 459.02 394.02 T
5 F
(--) 99.21 382.02 T
7 F
(between) 117.2 382.02 T
(two) 165.18 382.02 T
(RefSignal) 189.16 382.02 T
(rising) 249.13 382.02 T
(edges.) 291.11 382.02 T
5 F
(--) 99.21 370.02 T
7 F
(If) 117.2 370.02 T
(FasterThanRef) 135.19 370.02 T
(=) 219.15 370.02 T
(False, then vice versa.) 231.14 370.02 T
5 F
(---) 99.21 358.02 T
7 F
(-----------------------------------------------------------------) 117.2 358.02 T
6 F
(procedure) 99.21 346.02 T
5 F
(PeriodCheck\050) 159.18 346.02 T
6 F
(variable) 117.2 334.02 T
5 F
(Violation:) 171.17 334.02 T
6 F
(out) 267.12 334.02 T
5 F
(X01;) 303.1 334.02 T
6 F
(variable) 117.2 322.02 T
5 F
(PeriodData:) 171.17 322.02 T
6 F
(inout) 267.12 322.02 T
5 F
(Integer;) 303.1 322.02 T
6 F
(signal) 117.2 310.02 T
5 F
(TestSignal:) 171.17 310.02 T
6 F
(in) 267.12 310.02 T
5 F
(Std_ULogic;) 303.1 310.02 T
6 F
(constant) 117.2 298.02 T
5 F
(TestSignalName:) 171.17 298.02 T
6 F
(in) 267.12 298.02 T
5 F
(String) 303.1 298.02 T
(:=) 393.05 298.02 T
("";) 411.04 298.02 T
6 F
(signal) 117.2 286.02 T
5 F
(RefSignal:) 171.17 286.02 T
6 F
(in) 267.12 286.02 T
5 F
(Std_ULogic;) 303.1 286.02 T
6 F
(constant) 117.2 274.02 T
5 F
(RefSignalName:) 171.17 274.02 T
6 F
(in) 267.12 274.02 T
5 F
(String) 303.1 274.02 T
(:=) 393.05 274.02 T
("";) 411.04 274.02 T
6 F
(constant) 117.2 262.02 T
5 F
(Period:) 171.17 262.02 T
6 F
(in) 267.12 262.02 T
5 F
(Integer) 303.1 262.02 T
(:=) 393.05 262.02 T
(0;) 411.04 262.02 T
6 F
(constant) 117.2 250.02 T
5 F
(FasterThanRef:) 171.17 250.02 T
6 F
(in) 267.12 250.02 T
5 F
(Boolean) 303.1 250.02 T
(:=) 393.05 250.02 T
(True;) 411.04 250.02 T
6 F
(constant) 117.2 238.02 T
5 F
(CheckEnabled:) 171.17 238.02 T
6 F
(in) 267.12 238.02 T
5 F
(Boolean) 303.1 238.02 T
(:=) 393.05 238.02 T
(True;) 411.04 238.02 T
6 F
(constant) 117.2 226.02 T
5 F
(HeaderMsg:) 171.17 226.02 T
6 F
(in) 267.12 226.02 T
5 F
(String) 303.1 226.02 T
(:=) 393.05 226.02 T
("PeriodCheck:";) 411.04 226.02 T
6 F
(constant) 117.2 214.02 T
5 F
(XOn:) 171.17 214.02 T
6 F
(in) 267.12 214.02 T
5 F
(Boolean) 303.1 214.02 T
(:=) 393.05 214.02 T
(True;) 411.04 214.02 T
6 F
(constant) 117.2 202.02 T
5 F
(MsgOn:) 171.17 202.02 T
6 F
(in) 267.12 202.02 T
5 F
(Boolean) 303.1 202.02 T
(:=) 393.05 202.02 T
(True;) 411.04 202.02 T
6 F
(constant) 117.2 190.02 T
5 F
(MsgSeverity:) 171.17 190.02 T
6 F
(in) 267.12 190.02 T
5 F
(Severity_Level) 303.1 190.02 T
(:=) 393.05 190.02 T
(Warning\051;) 411.04 190.02 T
3 12 Q
(Example 18:) 85.04 162.69 T
4 F
(Custom made period checker that checks the r) 155.91 162.69 T
(elation between two clocks.) 377.63 162.69 T
2 F
2.4 (There are types of checkers that could be directly incorporated in the) 85.04 134.69 P
4 F
2.4 (T) 446.93 134.69 P
2.4 (imingCheck) 452.94 134.69 P
2 F
1.15 (process since their small code sizes do not motivate development of subprograms. An) 85.04 120.69 P
1.63 (example could be a checker verifying that an input signal does not change while the) 85.04 106.69 P
0.27 (reference signal is asserted. Some memories require that the read/write selector may not) 85.04 92.69 P
-0.06 (change while the component is selected. This is checked for in example) 85.04 78.69 P
-0.06 (19, and could be) 431.14 78.69 P
-0.47 (further optimised not to report unnecessary events, such as transitions between equivalent) 85.04 64.69 P
FMENDPAGE
%%EndPage: "33" 34
%%Page: "34" 34
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(34) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
4 F
1.08 (Std_Logic) 85.04 737.52 P
2 F
1.08 ( strengths, by \336rst converting the input) 133.68 737.52 P
4 F
1.08 (R) 329.77 737.52 P
1.08 (W_N) 336.88 737.52 P
2 F
1.08 ( to the subtype) 360.87 737.52 P
4 F
1.08 (X01) 438.46 737.52 P
2 F
1.08 (. Note that) 457.79 737.52 P
4 F
0.2 (CS_N) 85.04 723.52 P
2 F
0.2 ( requires) 113.03 723.52 P
4 F
0.2 (T) 158.05 723.52 P
0.2 (o_X01) 163.62 723.52 P
2 F
0.2 ( conversion in this example, since not previously done in the top-) 194.93 723.52 P
(level architecture and both the strengths \324) 85.04 709.52 T
4 F
(0) 283.55 709.52 T
2 F
(\325 and \324) 289.55 709.52 T
4 F
(L) 320.85 709.52 T
2 F
(\325 should be interpreted as asserted.) 326.42 709.52 T
5 10 Q
(--) 99.21 682.86 T
7 F
(RW_N) 117.2 682.86 T
(may) 147.19 682.86 T
(not) 171.17 682.86 T
(change) 195.16 682.86 T
(when) 237.14 682.86 T
(CS_N) 267.12 682.86 T
(is) 297.1 682.86 T
(asserted.) 315.09 682.86 T
6 F
(assert) 99.21 670.86 T
(not) 141.19 670.86 T
5 F
(\050RW_N'Event) 165.18 670.86 T
6 F
(and) 237.14 670.86 T
5 F
(To_X01\050CS_N\051='0') 261.12 670.86 T
6 F
(and) 363.07 670.86 T
5 F
(Reset_N_X01='1'\051) 387.05 670.86 T
6 F
(report) 117.2 658.86 T
5 F
(InstancePath) 159.18 658.86 T
(&) 237.14 658.86 T
(") 249.13 658.86 T
(RW_N) 261.12 658.86 T
(event) 291.11 658.86 T
(while) 327.09 658.86 T
(CS_N) 363.07 658.86 T
(asserted") 393.05 658.86 T
6 F
(severity) 117.2 646.86 T
5 F
(Warning;) 171.17 646.86 T
3 12 Q
(Example 19:) 85.04 619.52 T
4 F
(Simple checker that could be included in the timing checker pr) 155.91 619.52 T
(ocess.) 455.91 619.52 T
2 F
-0.16 (T) 85.04 591.52 P
-0.16 (wo types of timing constraints can be identi\336ed; timing parameters that change with the) 91.53 591.52 P
-0.02 (simulation condition and timing parameters that are \336xed by the architectural design. An) 85.04 577.52 P
-0.5 (example of the former is an absolute setup time related to a clock edge. An example of the) 85.04 563.52 P
(latter is a setup time that is related to the number of periods of a reference clock.) 85.04 549.52 T
1.97 (The \336rst type could vary for dif) 85.04 521.52 P
1.97 (ferent simulation conditions and should therefore be) 247.9 521.52 P
-0.37 (included as a deferred constant in the timing package, allowing to be changed by the user) 85.04 507.52 P
-0.37 (.) 507.24 507.52 P
1.3 (These timing constraints can normally be checked using) 85.04 493.52 P
4 F
1.3 (V) 367.92 493.52 P
1.3 (ital_T) 374.36 493.52 P
1.3 (iming) 402.37 493.52 P
2 F
1.3 ( subprograms as) 429.69 493.52 P
(described in section) 85.04 479.52 T
(3.3.1.2.1.) 183.3 479.52 T
5 10 Q
(--) 99.21 452.86 T
7 F
(Asserts) 117.2 452.86 T
(that) 165.18 452.86 T
(there) 195.16 452.86 T
(are) 231.14 452.86 T
(at) 255.13 452.86 T
(least) 273.12 452.86 T
(tpw_ResetN_negedge) 309.1 452.86 T
(number) 423.04 452.86 T
(of) 465.01 452.86 T
5 F
(--) 99.21 440.86 T
7 F
(falling) 117.2 440.86 T
(Clk) 165.18 440.86 T
(edges) 189.16 440.86 T
(during) 225.14 440.86 T
(the) 267.12 440.86 T
(assertion) 291.11 440.86 T
(of) 351.07 440.86 T
(Reset_N.) 369.06 440.86 T
5 F
(--) 99.21 428.86 T
7 F
(This) 117.2 428.86 T
(timing) 147.19 428.86 T
(checker) 189.16 428.86 T
(is) 237.14 428.86 T
(approximated) 255.13 428.86 T
(w.r.t.) 333.08 428.86 T
(the) 375.06 428.86 T
(data) 399.05 428.86 T
(sheet.) 429.03 428.86 T
(-- Only) 99.21 416.86 T
(the number) 147.19 416.86 T
(of) 213.15 416.86 T
(Clk) 231.14 416.86 T
(edges) 255.13 416.86 T
(are) 291.11 416.86 T
(counted) 315.09 416.86 T
(for) 363.07 416.86 T
(tpw_ResetN_negedge.) 387.05 416.86 T
6 F
(if) 99.21 404.86 T
5 F
(\050Falling_Edge\050Clk\051) 117.2 404.86 T
6 F
(and) 231.14 404.86 T
5 F
(Reset_N_X01='0') 255.13 404.86 T
6 F
(and) 351.07 404.86 T
5 F
(\050Period_Reset>0\051\051) 375.06 404.86 T
6 F
(then) 483 404.86 T
5 F
(Period_Reset) 117.2 392.86 T
(:=) 195.16 392.86 T
(Period_Reset) 213.15 392.86 T
(-) 291.11 392.86 T
(1;) 303.1 392.86 T
6 F
(end) 99.21 380.86 T
(if) 123.2 380.86 T
5 F
(;) 135.19 380.86 T
6 F
(if) 99.21 356.86 T
5 F
(Falling_Edge\050Reset_N_X01\051) 117.2 356.86 T
6 F
(then) 273.12 356.86 T
5 F
(--) 375.06 356.86 T
7 F
(Reset) 393.05 356.86 T
(begins) 429.03 356.86 T
5 F
(Period_Reset) 117.2 344.86 T
(:=) 195.16 344.86 T
(tpw_ResetN_negedge;) 213.15 344.86 T
6 F
(elsif) 99.21 332.86 T
5 F
(Rising_Edge\050Reset_N_X01\051) 135.19 332.86 T
6 F
(then) 285.11 332.86 T
5 F
(--) 375.06 332.86 T
7 F
(Reset) 393.05 332.86 T
(ends) 429.03 332.86 T
6 F
(assert) 117.2 320.86 T
5 F
(\050Period_Reset) 159.18 320.86 T
(=) 243.13 320.86 T
(0\051) 255.13 320.86 T
6 F
(report) 135.19 308.86 T
5 F
(InstancePath) 177.17 308.86 T
(&) 255.13 308.86 T
(") 267.12 308.86 T
(Signal) 279.11 308.86 T
(width) 321.09 308.86 T
(too) 357.07 308.86 T
(short) 381.06 308.86 T
(on) 417.04 308.86 T
(Reset_N") 435.03 308.86 T
6 F
(severity) 135.19 296.86 T
5 F
(Error;) 189.16 296.86 T
6 F
(end) 99.21 284.86 T
(if) 123.2 284.86 T
5 F
(;) 135.19 284.86 T
3 12 Q
(Example 20:) 85.04 257.52 T
4 F
(Check of timing constraint on the Reset_N input.) 155.91 257.52 T
2 F
0.42 (The second type of parameter will normally not change, since established by the design) 85.04 229.52 P
3.6 (of the component, and could be declared in the declarative part of the top-level) 85.04 215.52 P
2.29 (architecture or in the) 85.04 201.52 P
4 F
2.29 (T) 196.77 201.52 P
2.29 (imingCheck) 202.78 201.52 P
2 F
2.29 ( process. The checker in example) 260.07 201.52 P
2.29 (20 veri\336es that) 434.37 201.52 P
4 F
1.87 (Reset_N) 85.04 187.52 P
2 F
1.87 ( is asserted during a minimum number of) 125.01 187.52 P
4 F
1.87 (Clk) 340.51 187.52 P
2 F
1.87 ( periods. Its implementation is) 357.17 187.52 P
-0.38 (somewhat approximated, only checking number of falling) 85.04 173.52 P
4 F
-0.38 (Clk) 363.55 173.52 P
2 F
-0.38 ( edges. It could be included) 380.21 173.52 P
(in the) 85.04 159.52 T
4 F
(T) 115.02 159.52 T
(imingCheck) 121.03 159.52 T
2 F
( process due to its small size.) 178.32 159.52 T
FMENDPAGE
%%EndPage: "34" 35
%%Page: "35" 35
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(35) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.3.1.3) 85.04 734.69 T
(Scheduling of output delays) 127.56 734.69 T
2 F
0.73 (Scheduling of output values with appropriate timing delays should be performed in the) 85.04 708.69 P
0.29 (top-level architecture, not to introduce timing related information in the functional core.) 85.04 694.69 P
-0.06 (This could simplify the design and veri\336cation of the functional core since the behaviour) 85.04 680.69 P
(of synchronous designs will mostly be related to the clock cycle.) 85.04 666.69 T
-0.2 (When adequate timing information is not available in the Data Sheet, the design house or) 85.04 638.69 P
1.71 (foundry responsible for the design should be consulted. Each output delay should be) 85.04 624.69 P
0.06 (related to the relevant driving clock or signal edge, and should be modelled to re\337ect the) 85.04 610.69 P
0.52 (actual component. The output values on signals being driven should be restricted to the) 85.04 596.69 P
4 F
0.34 (Std_Logic) 85.04 582.69 P
2 F
0.34 ( strengths \324) 133.68 582.69 P
4 F
0.34 (U) 187.67 582.69 P
2 F
0.34 (\325, \324) 196.33 582.69 P
4 F
0.34 (0) 210.65 582.69 P
2 F
0.34 (\325, \324) 216.65 582.69 P
4 F
0.34 (1) 230.98 582.69 P
2 F
0.34 (\325, \324) 236.97 582.69 P
4 F
0.34 (X) 251.3 582.69 P
2 F
0.34 (\325 and \324) 258.63 582.69 P
4 F
0.34 (Z) 290.61 582.69 P
2 F
0.34 (\325. Signals with internal pull up or pull down) 297.28 582.69 P
-0.52 (could be assigned the strengths \324) 85.04 568.69 P
4 F
-0.52 (L) 238.68 568.69 P
2 F
-0.52 (\325, \324) 244.25 568.69 P
4 F
-0.52 (H) 257.71 568.69 P
2 F
-0.52 (\325 and \324) 266.37 568.69 P
4 F
-0.52 (W) 296.64 568.69 P
2 F
-0.52 (\325 as well. The) 306.63 568.69 P
4 F
-0.52 (don\325) 372.84 568.69 P
-0.52 (t car) 393.5 568.69 P
-0.52 (e) 414.86 568.69 P
2 F
-0.52 ( strength \324) 420.18 568.69 P
4 F
-0.52 (-) 467.78 568.69 P
2 F
-0.52 (\325 should) 471.77 568.69 P
-0.18 (not appear at any output, not representing a logic level that should be expected in a board) 85.04 554.69 P
-0.17 (design. Local signals in the top-level architecture not being delayed, i.e. outputs from the) 85.04 540.69 P
(functional core, should have) 85.04 526.69 T
4 F
(_NoT) 223.93 526.69 T
(ime) 249.94 526.69 T
2 F
( suf) 267.26 526.69 T
(\336xed to their names.) 284.69 526.69 T
1.89 (Scheduling of output delays should be done by using concurrent signal assignments.) 85.04 498.69 P
4 F
-0.4 (V) 85.04 484.69 P
-0.4 (italPathDelay) 91.48 484.69 P
2 F
-0.4 ( is a function used to select the propagation delay path and schedule a new) 158.77 484.69 P
0.62 (output value, but should be avoided since most output delays could be implemented by) 85.04 470.69 P
1.19 (the simpler and faster) 85.04 456.69 P
3 F
1.19 (after) 196.39 456.69 P
2 F
1.19 ( construct. It is normally suf) 221.03 456.69 P
1.19 (\336cient to have a single timing) 362.02 456.69 P
0.4 (parameter for both the rising and falling signal transitions. The) 85.04 442.69 P
4 F
0.4 (V) 393.13 442.69 P
0.4 (italCalcDelay) 399.57 442.69 P
2 F
0.4 ( function) 466.87 442.69 P
3.93 (could be used when more elaborated timing modelling is required, as shown in) 85.04 428.69 P
-0.28 (example) 85.04 414.69 P
-0.28 (21. The function accepts the) 128.67 414.69 P
4 F
-0.28 (V) 265.81 414.69 P
-0.28 (ital Delay T) 272.25 414.69 P
-0.28 (ypes) 328.1 414.69 P
2 F
-0.28 ( and selects the correct delay time) 349.41 414.69 P
(based on the previous and new signal values.) 85.04 400.69 T
5 10 Q
(MData) 99.21 374.02 T
(<=) 135.19 374.02 T
(MData_NoTime) 153.18 374.02 T
6 F
(after) 231.14 374.02 T
5 F
(VitalCalcDelay\050) 267.12 374.02 T
(NewVal) 273.12 362.02 T
(=>) 315.09 362.02 T
(MData_NoTime,) 333.08 362.02 T
(OldVal) 273.12 350.02 T
(=>) 315.09 350.02 T
(MData_NoTime'Last_Value,) 333.08 350.02 T
(Delay) 273.12 338.02 T
(=>) 315.09 338.02 T
(tpd_Clk_MData\050SimCondition\051\051;) 333.08 338.02 T
3 12 Q
(Example 21:) 85.04 310.69 T
4 F
(V) 155.91 310.69 T
(italCalcDelay usage.) 162.35 310.69 T
2 F
0.89 (Complex timing relations can be modelled with small code size overhead. Example) 85.04 282.69 P
0.89 (22) 498.24 282.69 P
-0.61 (shows a memory interface where the timing of output data is related to both the chip select) 85.04 268.69 P
-0.57 (signal and to the arrival of the address. It illustrates that complex timing relations need not) 85.04 254.69 P
(be modelled in the functional core, but can readily be done in the top-level architecture.) 85.04 240.69 T
5 10 Q
(--) 99.21 214.02 T
7 F
(Generation) 117.2 214.02 T
(of) 183.17 214.02 T
(tristate) 201.16 214.02 T
(or) 255.13 214.02 T
(drive) 273.12 214.02 T
(for) 309.1 214.02 T
(the) 333.08 214.02 T
(external) 357.07 214.02 T
(data) 411.04 214.02 T
(bus.) 441.02 214.02 T
(-- D_NoTime) 99.21 202.02 T
(is delayed) 171.17 202.02 T
(w.r.t.) 237.14 202.02 T
(the) 279.11 202.02 T
(address.) 303.1 202.02 T
(DEn_NoTime) 357.07 202.02 T
(is) 423.04 202.02 T
(delayed,) 441.02 202.02 T
(--) 99.21 190.02 T
(with) 117.2 190.02 T
(different) 147.19 190.02 T
(timing for) 207.15 190.02 T
(tristate.) 273.12 190.02 T
(The) 333.08 190.02 T
(D) 357.07 190.02 T
(assignment) 369.07 190.02 T
(includes) 435.03 190.02 T
(an) 489 190.02 T
(-- Integer to) 99.21 178.02 T
(Std_Logic_Vector) 183.17 178.02 T
(conversion.) 285.11 178.02 T
5 F
(DEn_Delayed) 99.21 166.02 T
(<=) 171.17 166.02 T
6 F
(transport) 189.16 166.02 T
5 F
(DEn_NoTime) 249.13 166.02 T
6 F
(after) 315.09 166.02 T
5 F
(tpd_CSN_D_negedge\050SimCondition\051) 309.1 154.02 T
6 F
(when) 207.15 142.02 T
5 F
(DEn_NoTime) 237.14 142.02 T
6 F
(else) 303.1 142.02 T
5 F
(DEn_NoTime) 189.16 130.02 T
6 F
(after) 255.13 130.02 T
5 F
(tpd_CSN_D_posedge\050SimCondition\051;) 291.11 130.02 T
(D_Delayed) 99.21 118.02 T
(<=) 171.17 118.02 T
6 F
(transport) 189.16 118.02 T
5 F
(D_NoTime) 249.13 118.02 T
6 F
(after) 315.09 118.02 T
5 F
(tpd_A_D\050SimCondition\051;) 351.08 118.02 T
(D) 99.21 106.02 T
(<=) 171.17 106.02 T
(To_StdLogicVector\050D_Delayed,) 189.16 106.02 T
(8\051) 363.07 106.02 T
6 F
(when) 207.15 94.02 T
5 F
(DEn_Delayed) 237.14 94.02 T
6 F
(else) 309.1 94.02 T
5 F
( \050) 333.08 94.02 T
6 F
(others) 345.08 94.02 T
5 F
(=>) 387.05 94.02 T
('Z'\051;) 405.05 94.02 T
3 12 Q
(Example 22:) 85.04 66.69 T
4 F
(T) 155.91 66.69 T
(iming and tristate modelling of the data output of a memory interface.) 161.91 66.69 T
FMENDPAGE
%%EndPage: "35" 36
%%Page: "36" 36
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(36) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(3.3.2) 85.04 737.52 T
(Management of unknown input values) 127.56 737.52 T
2 F
-0.54 (Inputs should be checked for unknown values which should be reported to the model user) 85.04 711.52 P
-0.54 (.) 507.24 711.52 P
-0.23 (This information is very useful since the behaviour of the real component is normally not) 85.04 697.52 P
2.54 (speci\336ed for unknown input values and could result in failure. The nine) 85.04 683.52 P
4 F
2.54 (Std_Logic) 461.59 683.52 P
2 F
0.08 (strengths are reduced to the three strengths \324) 85.04 669.52 P
4 F
0.08 (0) 297.77 669.52 P
2 F
0.08 (\325, \324) 303.77 669.52 P
4 F
0.08 (1) 317.83 669.52 P
2 F
0.08 (\325 and \324) 323.83 669.52 P
4 F
0.08 (X) 355.29 669.52 P
2 F
0.08 (\325, where \324) 362.62 669.52 P
4 F
0.08 (0) 409.07 669.52 P
2 F
0.08 (\325 corresponds to the) 415.06 669.52 P
-0.36 (equivalent strengths \324) 85.04 655.52 P
4 F
-0.36 (0) 187.58 655.52 P
2 F
-0.36 (\325 and \324) 193.57 655.52 P
4 F
-0.36 (L) 224.15 655.52 P
2 F
-0.36 (\325, where \324) 229.72 655.52 P
4 F
-0.36 (1) 275.28 655.52 P
2 F
-0.36 (\325 corresponds to the equivalent strengths \324) 281.27 655.52 P
4 F
-0.36 (1) 480.29 655.52 P
2 F
-0.36 (\325 and) 486.29 655.52 P
-0.32 (\324) 85.04 641.52 P
4 F
-0.32 (H) 89.03 641.52 P
2 F
-0.32 (\325, and \324) 97.69 641.52 P
4 F
-0.32 (X) 131.35 641.52 P
2 F
-0.32 (\325 corresponds to the rest of the strengths consider being incorrect input values.) 138.68 641.52 P
-0.53 (The detection, propagation and handling of unknown input values should be implemented) 85.04 627.52 P
(in accordance with RD1, and be documented in the source code header) 85.04 613.52 T
(.) 424.77 613.52 T
0.58 (T) 85.04 585.52 P
0.58 (ype conversion and checking for unknown values on inputs should be performed only) 91.53 585.52 P
0.08 (where and when the data are used. This can be performed per statement or per process if) 85.04 571.52 P
0.4 (the value is evaluated and used in more than one place at the same time. The reason for) 85.04 557.52 P
-0.1 (this is to avoid unnecessary type conversion when events occur on inputs but the value is) 85.04 543.52 P
0.73 (not used by the model. It will also reduce the number of unnecessary assertion reports.) 85.04 529.52 P
-0.17 (This can be done in the top-level architecture as well as in the functional core, depending) 85.04 515.52 P
(on the usage of the input value.) 85.04 501.52 T
1.95 (For example, if an input is only used in one process in the functional core the type) 85.04 473.52 P
-0.3 (conversion should be then done only there, on the other hand if an input is used in several) 85.04 459.52 P
2.07 (processes in which it is evaluated simultaneously then the type conversion could be) 85.04 445.52 P
0.21 (performed in the top-level architecture to reduce the number of conversions and reports.) 85.04 431.52 P
2.31 (A trade of) 85.04 417.52 P
2.31 (f based on measured simulation performance should be performed before) 138.06 417.52 P
-0.16 (deciding which approach is the most ef) 85.04 403.52 P
-0.16 (\336cient. Detection of unknown input values should) 271.7 403.52 P
1.65 (be inhibited when not relevant to the simulation, not to induce unnecessary assertion) 85.04 389.52 P
(reporting, e.g. during reset of the model.) 85.04 375.52 T
2.01 (The severity level of assertion reports when unknown values are detected should be) 85.04 347.52 P
-0.54 (related to their impact on the simulation as speci\336ed in RD1. An unknown value changing) 85.04 333.52 P
0.51 (the state of the model should have the severity level) 85.04 319.52 P
4 F
0.51 (Err) 342.02 319.52 P
0.51 (or) 358.23 319.52 P
2 F
0.51 (, but when only changing the) 368.42 319.52 P
0.18 (data being consumed or produced and not af) 85.04 305.52 P
0.18 (fecting the state of the model it should have) 298.93 305.52 P
(the severity level) 85.04 291.52 T
4 F
(W) 169.98 291.52 T
(arning) 178.86 291.52 T
2 F
(.) 210.85 291.52 T
0.88 (Inputs should be converted to the) 85.04 263.52 P
4 F
0.88 (X01) 252.89 263.52 P
2 F
0.88 (subtype of) 276.1 263.52 P
4 F
0.88 ( Std_ULogic) 327.28 263.52 P
2 F
0.88 (, reducing the number of) 388.46 263.52 P
-0.35 (signal strengths to be handled in the functional core. Signals being converted should have) 85.04 249.52 P
4 F
2.81 (_X01) 85.04 235.52 P
2 F
2.81 ( suf) 110.36 235.52 P
2.81 (\336xed to their names. A) 130.61 235.52 P
4 F
2.81 ( T) 251.46 235.52 P
2.81 (o_X01) 262.83 235.52 P
2 F
2.81 ( function could be implemented using the) 294.15 235.52 P
1.08 (functions) 85.04 221.52 P
4 F
1.08 (T) 133.75 221.52 P
1.08 (o_X01) 139.32 221.52 P
2 F
1.08 ( and) 170.63 221.52 P
4 F
1.08 (Is_X) 196.1 221.52 P
2 F
1.08 ( together with an assertion) 218.08 221.52 P
1.08 (statement to both make the type) 351.96 221.52 P
(conversion and check for unknown input values.) 85.04 207.52 T
1.21 (Conversion of inputs of the type) 85.04 179.52 P
4 F
1.21 (Std_Logic_V) 250.22 179.52 P
1.21 (ector) 310.86 179.52 P
2 F
1.21 ( to the subtype) 335.51 179.52 P
4 F
1.21 (X01) 413.65 179.52 P
2 F
1.21 ( should only be) 432.97 179.52 P
0.46 (done when necessary) 85.04 165.52 P
0.46 (. In example) 187.09 165.52 P
0.46 (3 the data and address buses are converted directly to) 250.63 165.52 P
0.27 (the type) 85.04 151.52 P
4 F
0.27 (Integer) 126.89 151.52 P
2 F
0.27 ( when being used in the functional core. A custom subprogram could be) 161.53 151.52 P
3.26 (developed which converts an) 85.04 137.52 P
4 F
3.26 (Std_Logic_V) 240.62 137.52 P
3.26 (ector) 301.26 137.52 P
2 F
3.26 ( array to the type) 325.9 137.52 P
4 F
3.26 (Integer) 426.45 137.52 P
2 F
3.26 ( and also) 461.09 137.52 P
-0.62 (performs checking, reporting and handling of unknown values. No type conversion would) 85.04 123.52 P
(therefore be needed for the two buses in the top-level architecture.) 85.04 109.52 T
FMENDPAGE
%%EndPage: "36" 37
%%Page: "37" 37
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(37) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
0.18 (Propagation of unknown values to outputs should be implemented in the functional core) 85.04 734.69 P
0.37 (and only be done when not changing the state of the model, i.e. unknown values should) 85.04 720.69 P
0.28 (only be propagated when used as data. The propagation of unknown values is useful for) 85.04 706.69 P
0.27 (tracing the migration of possible faults in a system. The propagation is normally closely) 85.04 692.69 P
0.65 (related to the functional behaviour of the model and could therefore bene\336t from being) 85.04 678.69 P
(implemented in the functional core, reducing any simulation performance penalties.) 85.04 664.69 T
0.75 (Handling of unknown input values on signals used for clocking and latching should be) 85.04 636.69 P
1.5 (done by using functions such as) 85.04 622.69 P
4 F
1.5 (Rising_Edge, Falling_Edge) 249.91 622.69 P
2 F
1.5 ( and) 384.67 622.69 P
4 F
1.5 (Is_X) 410.97 622.69 P
2 F
1.5 ( when possible,) 432.96 622.69 P
1.72 (reducing the need of) 85.04 608.69 P
4 F
1.72 (T) 193.17 608.69 P
1.72 (o_X01) 198.74 608.69 P
2 F
1.72 ( conversions since the functions perform the conversion) 230.05 608.69 P
4.17 (implicitly an are accelerated for simulation performance. If-statements should be) 85.04 594.69 P
3.01 (structured to explicitly check whether an input has the desired value as shown in) 85.04 580.69 P
(example) 85.04 566.69 T
(23, never relaying on an else) 128.67 566.69 T
(statement.) 269.56 566.69 T
0.14 (The input) 85.04 538.69 P
4 F
0.14 (CS_N) 134.62 538.69 P
2 F
0.14 ( in example) 162.62 538.69 P
0.14 (3 is checked for unknown values in the else) 221.86 538.69 P
0.14 (statement when) 435.15 538.69 P
0.32 (the model is not being reset and no rising) 85.04 524.69 P
4 F
0.32 (CS_N) 288.82 524.69 P
2 F
0.32 ( edge has been detected, and is done for) 316.81 524.69 P
-0.18 (simulation performance reasons. Unknown values on) 85.04 510.69 P
4 F
-0.18 (CS_N) 342.11 510.69 P
2 F
-0.18 ( are treated as \324) 370.11 510.69 P
4 F
-0.18 (1) 442.65 510.69 P
2 F
-0.18 (\325 during read) 448.65 510.69 P
(and write accesses, i.e. the access is being ignored.) 85.04 496.69 T
0.52 (Clock inputs could be checked in the functional core with an ef) 85.04 468.69 P
0.52 (\336cient checking scheme) 393.96 468.69 P
(using if) 85.04 454.69 T
(statements as shown in example) 124.35 454.69 T
(8.) 281.25 454.69 T
6 10 Q
(if) 99.21 428.02 T
5 F
( CS_N_X01=\3250\325) 111.21 428.02 T
6 F
(and) 195.16 428.02 T
5 F
( RW_N_X01=\3250\325) 213.15 428.02 T
6 F
(then) 297.1 428.02 T
5 F
(--) 117.2 416.02 T
7 F
(Write access, unknown value on CS_N_X01 or RW_N_X01 is) 135.19 416.02 T
( -- handled as \3241\325 which will not activate the access.) 111.21 404.02 T
6 F
(elsif) 99.21 392.02 T
5 F
( CS_N_X01=\3250\325) 129.2 392.02 T
6 F
(and) 213.15 392.02 T
5 F
( RW_N_X01=\3251\325) 231.14 392.02 T
6 F
(then) 315.09 392.02 T
5 F
(--) 117.2 380.02 T
7 F
(Read access, unknown value on CS_N_X01 or RW_N_X01 is) 135.19 380.02 T
( -- handled as \3241\325 which will not activate the access.) 111.21 368.02 T
6 F
(else) 99.21 356.02 T
5 F
(--) 117.2 344.02 T
7 F
(Neither write nor read access, check for unknown values.) 135.19 344.02 T
6 F
(end) 99.21 332.02 T
(if) 123.2 332.02 T
5 F
(;) 135.19 332.02 T
3 12 Q
(Example 23:) 85.04 304.69 T
4 F
(Handling of unknown input values.) 155.91 304.69 T
2 F
1.14 (Inputs that are used in more than one process or that change state infrequently can be) 85.04 276.69 P
4.27 (checked for unknown values in the top-level architecture. T) 85.04 262.69 P
4.27 (o avoid unnecessary) 404.45 262.69 P
0.99 (invocation of processes, these checkers should be divided in two or more processes as) 85.04 248.69 P
-0.05 (shown in example) 85.04 234.69 P
-0.05 (8, grouping inputs together that change with comparable frequencies.) 175.22 234.69 P
-0.23 (The) 85.04 206.69 P
4 F
-0.23 ( T) 103.69 206.69 P
-0.23 (o_X01) 112.02 206.69 P
2 F
-0.23 ( conversion could be performed in the top-level architecture when an input is) 143.33 206.69 P
-0.46 (used in a static manner) 85.04 192.69 P
-0.46 (, e.g. mode pins that are normally held to de\336ned levels when used,) 192.64 192.69 P
-0.24 (or used in many concurrent statements in the functional core. In example) 85.04 178.69 P
-0.24 (24, static inputs) 435.09 178.69 P
4.29 (or inputs with infrequent state changes are checked for unknown values in the) 85.04 164.69 P
4 F
-0.73 (CheckStaticInputs) 85.04 150.69 P
2 F
-0.73 ( process. The checking is only performed when reset is inactive or when) 172.32 150.69 P
-0.5 (reset is deactivated, requiring the) 85.04 136.69 P
4 F
-0.5 (Reset_N) 244.41 136.69 P
2 F
-0.5 ( signal to be in the sensitivity list of the process.) 284.38 136.69 P
-0.05 (Static inputs that are not allowed to change after reset are checked for such illegal events) 85.04 122.69 P
0.99 (as well. All checkers in the example are disabled during the initial simulation cycle to) 85.04 108.69 P
(prevent unnecessary assertion reporting.) 85.04 94.69 T
FMENDPAGE
%%EndPage: "37" 38
%%Page: "38" 38
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(38) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.2 (The production test is activated by the) 85.04 737.52 P
4 F
0.2 (T) 272.66 737.52 P
0.2 (est) 278.22 737.52 P
2 F
0.2 ( input but is not modelled in the example and) 291.55 737.52 P
0.82 (any attempt to use it will result in an assertion report with the severity level) 85.04 723.52 P
4 F
0.82 (Note) 462.11 723.52 P
2 F
0.82 (. The) 484.77 723.52 P
4 F
-0.4 (Reset_N) 85.04 709.52 P
2 F
-0.4 ( input is also checked for unknown values in this process, using the) 125.01 709.52 P
4 F
-0.4 (Is_X) 445.67 709.52 P
2 F
-0.4 ( function) 467.66 709.52 P
-0.49 (only for the sake of conformance since already being converted to the subtype) 85.04 695.52 P
4 F
-0.49 (X01) 456.75 695.52 P
2 F
-0.49 (. Clock) 476.07 695.52 P
-0.46 (inputs and other inputs with frequent state changes are checked for unknown values in the) 85.04 681.52 P
4 F
3.02 (CheckDynamicInputs) 85.04 667.52 P
2 F
3.02 ( procedure in example) 188.29 667.52 P
3.02 (25, which is kept simple to reduce the) 307.24 667.52 P
2.72 (performance penalty for each invocation. The) 85.04 653.52 P
4 F
2.72 (Is_X) 323.51 653.52 P
2 F
2.72 ( function will make the) 345.49 653.52 P
4 F
2.72 (T) 473.36 653.52 P
2.72 (o_X01) 478.92 653.52 P
2 F
(conversion implicitly) 85.04 639.52 T
(.) 186.54 639.52 T
5 10 Q
(CheckStaticInputs:) 99.21 612.86 T
6 F
(process) 213.15 612.86 T
5 F
(\050Reset_N_X01,) 255.13 612.86 T
(Test_X01\051) 339.08 612.86 T
6 F
(begin) 99.21 600.86 T
(if) 117.2 588.86 T
5 F
(\050Reset_N_X01='1'\051) 135.19 588.86 T
6 F
(and) 243.13 588.86 T
5 F
(\050Now) 267.12 588.86 T
(/=) 297.1 588.86 T
(0) 315.09 588.86 T
(ns\051) 327.09 588.86 T
6 F
( then) 345.08 588.86 T
5 F
(--) 135.19 576.86 T
7 F
(No) 153.18 576.86 T
(assertions) 171.17 576.86 T
(at) 237.14 576.86 T
(start-up) 255.13 576.86 T
(or) 309.1 576.86 T
(when) 327.09 576.86 T
(Reset_N) 357.07 576.86 T
(is) 405.05 576.86 T
(asserted) 423.04 576.86 T
(-- The Test input is a vector, element 0 is used for) 135.19 564.86 T
(-- production test only.) 135.19 552.86 T
6 F
(assert) 135.19 540.86 T
5 F
(\050Test_X01\0501\051='0'\051) 177.17 540.86 T
6 F
(report) 153.18 528.86 T
5 F
(InstancePath) 195.16 528.86 T
(&) 273.12 528.86 T
(") 285.11 528.86 T
(Prod.) 297.1 528.86 T
(test) 333.08 528.86 T
(not) 363.07 528.86 T
(modelled") 387.05 528.86 T
6 F
(severity) 153.18 516.86 T
5 F
(Note;) 207.15 516.86 T
6 F
(assert) 135.19 504.86 T
(not) 177.17 504.86 T
5 F
(Is_X\050Test_X01\051) 201.16 504.86 T
(--) 357.07 504.86 T
7 F
(Note:) 375.06 504.86 T
(done) 411.04 504.86 T
(on) 441.02 504.86 T
(a) 459.02 504.86 T
(vecto) 471.01 504.86 T
5 F
(r) 500.99 504.86 T
6 F
(report) 153.18 492.86 T
5 F
(InstancePath) 195.16 492.86 T
(&) 273.12 492.86 T
(") 285.11 492.86 T
('X') 297.1 492.86 T
(on) 321.09 492.86 T
(Test) 339.08 492.86 T
(input") 369.06 492.86 T
6 F
(severity) 153.18 480.86 T
5 F
(Error;) 207.15 480.86 T
(--) 135.19 468.86 T
7 F
(Check) 153.18 468.86 T
(if) 189.16 468.86 T
(the) 207.15 468.86 T
(static) 231.14 468.86 T
(pin) 273.12 468.86 T
(changed) 297.1 468.86 T
(after) 345.08 468.86 T
(reset) 381.06 468.86 T
6 F
(assert) 135.19 456.86 T
(not) 177.17 456.86 T
5 F
(Test_X01'Event) 201.16 456.86 T
6 F
(report) 153.18 444.86 T
5 F
(InstancePath) 195.16 444.86 T
(&) 273.12 444.86 T
(") 285.11 444.86 T
(Test) 297.1 444.86 T
(changed) 327.09 444.86 T
(after) 375.06 444.86 T
(reset") 411.04 444.86 T
6 F
(severity) 153.18 432.86 T
5 F
(Error;) 207.15 432.86 T
6 F
(elsif) 117.2 420.86 T
5 F
(Reset_N_X01'Event) 153.18 420.86 T
6 F
(and) 261.12 420.86 T
5 F
(\050Now) 285.11 420.86 T
(/=) 315.09 420.86 T
(0) 333.08 420.86 T
(ns\051) 345.08 420.86 T
6 F
(then) 369.06 420.86 T
5 F
(--) 135.19 408.86 T
7 F
(Check) 153.18 408.86 T
(for) 189.16 408.86 T
(X) 213.15 408.86 T
(on) 225.14 408.86 T
(Reset_N) 243.13 408.86 T
6 F
(assert) 135.19 396.86 T
(not) 177.17 396.86 T
5 F
(Is_X\050Reset_N_X01\051) 201.16 396.86 T
6 F
(report) 153.18 384.86 T
5 F
(InstancePath) 195.16 384.86 T
(&) 273.12 384.86 T
(") 285.11 384.86 T
('X') 297.1 384.86 T
(on) 321.09 384.86 T
(Reset_N) 339.08 384.86 T
(input") 387.05 384.86 T
6 F
(severity) 153.18 372.86 T
5 F
(Error;) 207.15 372.86 T
6 F
(end) 117.2 360.86 T
(if) 141.19 360.86 T
5 F
(;) 153.18 360.86 T
6 F
(end) 99.21 348.86 T
(process) 123.2 348.86 T
5 F
(CheckStaticInputs;) 171.17 348.86 T
3 12 Q
(Example 24:) 85.04 321.52 T
4 F
(Check for unknown values on static inputs.) 155.91 321.52 T
2 F
0.45 (Separation of dynamic and static input checking is important when the number of static) 85.04 293.52 P
0.23 (inputs is lar) 85.04 279.52 P
0.23 (ge and would slow down the simulation if each was checked for every event) 141.25 279.52 P
1.71 (that occurred on the dynamic inputs. It can be worthwhile to assess the performance) 85.04 265.52 P
(impact on whether to use more than one process when checking dynamic inputs.) 85.04 251.52 T
7 10 Q
(--------------------------------------------------------------------) 99.21 224.86 T
(--) 99.21 212.86 T
(Check) 117.2 212.86 T
(for) 153.18 212.86 T
(unknown) 177.17 212.86 T
(values) 225.14 212.86 T
(on) 267.12 212.86 T
(the) 285.11 212.86 T
(SClk) 309.1 212.86 T
(input.) 339.08 212.86 T
(--) 99.21 200.86 T
(The) 117.2 200.86 T
(Clk) 141.19 200.86 T
(input) 165.18 200.86 T
(is) 201.16 200.86 T
(checked) 219.15 200.86 T
(in) 267.12 200.86 T
(the) 285.11 200.86 T
(functional) 309.1 200.86 T
(core.) 375.06 200.86 T
(--------------------------------------------------------------------) 99.21 188.86 T
5 F
(CheckDynamicInputs:) 99.21 176.86 T
6 F
(process) 219.15 176.86 T
5 F
(\050SClk\051) 261.12 176.86 T
6 F
(begin) 99.21 164.86 T
5 F
(--) 117.2 152.86 T
7 F
(No) 135.19 152.86 T
(assertions) 153.18 152.86 T
(at) 219.15 152.86 T
(start) 237.14 152.86 T
6 F
(assert) 117.2 140.86 T
(not) 159.18 140.86 T
5 F
(\050Is_X\050SClk\051) 183.17 140.86 T
6 F
(and) 255.13 140.86 T
5 F
(\050Now) 279.11 140.86 T
(/=) 309.1 140.86 T
(0) 327.09 140.86 T
(ns\051\051) 339.08 140.86 T
6 F
(report) 135.19 128.86 T
5 F
(InstancePath) 177.17 128.86 T
(&) 255.13 128.86 T
(") 267.12 128.86 T
('X') 279.11 128.86 T
(on) 303.1 128.86 T
(SClk) 321.09 128.86 T
(input") 351.07 128.86 T
6 F
(severity) 135.19 116.86 T
5 F
(Error;) 189.16 116.86 T
6 F
(end) 99.21 104.86 T
(process) 123.2 104.86 T
5 F
(CheckDynamicInputs;) 171.17 104.86 T
3 12 Q
(Example 25:) 85.04 77.52 T
4 F
(Check of dynamic inputs which change states fr) 155.91 77.52 T
(equently) 384.32 77.52 T
(.) 424.29 77.52 T
FMENDPAGE
%%EndPage: "38" 39
%%Page: "39" 39
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(39) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(3.3.3) 85.04 734.69 T
(Reporting model messages) 127.56 734.69 T
2 F
1.57 (Each message should contain the) 85.04 708.69 P
4 F
1.57 (InstancePath) 254.43 708.69 P
2 F
1.57 ( generic in the beginning of the report) 317.72 708.69 P
0.12 (string. In case of more than one hierarchical level, the sub-level path should be the same) 85.04 694.69 P
-0.17 (as for the top-level entity) 85.04 680.69 P
-0.17 (, since the user would normally not need to know from which of) 204.16 680.69 P
0.76 (the subcomponents the report originates. The purpose of the) 85.04 666.69 P
4 F
0.76 (InstancePath) 383.04 666.69 P
2 F
0.76 ( generic is to) 446.32 666.69 P
-0.41 (provide the user with a mean for naming each instance with a unique name corresponding) 85.04 652.69 P
0.56 (to the component identi\336er on the simulated board. This scheme makes it easier for the) 85.04 638.69 P
-0.25 (user to identify the source of a report than if all the instances of the same component type) 85.04 624.69 P
(would produce exactly the same name.) 85.04 610.69 T
0.35 (The) 85.04 582.69 P
4 F
0.35 (InstancePath) 107.04 582.69 P
2 F
0.35 ( generic should have a default value corresponding to the model name) 170.32 582.69 P
1.51 (as shown in example) 85.04 568.69 P
1.51 (26. A colon is used as a delimiter in the) 192.83 568.69 P
4 F
1.51 (String) 400.78 568.69 P
2 F
1.51 ( returned by the) 430.11 568.69 P
1.59 (attributes) 85.04 554.69 P
4 F
1.59 (Path_Name) 134.26 554.69 P
2 F
1.59 ( and) 190.9 554.69 P
4 F
1.59 (Instance_Path) 217.38 554.69 P
2 F
1.59 ( de\336ned for VHDL) 286.67 554.69 P
1.59 (\32593, and should therefore) 386.01 554.69 P
-0.45 (also be used for the) 85.04 540.69 P
4 F
-0.45 (InstancePath) 179.06 540.69 P
2 F
-0.45 ( generic in models for board-level simulation. The usage) 242.35 540.69 P
-0.15 (of the) 85.04 526.69 P
4 F
-0.15 (InstancePath) 115.38 526.69 P
2 F
-0.15 ( generics will be discussed further in section) 178.67 526.69 P
-0.15 (5 where an example of a) 393.44 526.69 P
(board design is presented.) 85.04 512.69 T
5 10 Q
(InstancePath: String :=) 99.21 486.02 T
("BitMod:";) 243.13 486.02 T
3 12 Q
(Example 26:) 85.04 458.69 T
4 F
(Declaration of InstancePath generic with default value.) 155.91 458.69 T
2 F
1.03 (No features for masking assertions and their reports need to be included in the model,) 85.04 430.69 P
(since most VHDL simulators can stop the simulation at a preset severity level.) 85.04 416.69 T
3 F
(3.3.4) 85.04 374.69 T
(Outline of entity and ar) 127.56 374.69 T
(chitectur) 247.95 374.69 T
(e declarations for models) 293.69 374.69 T
2 F
-0.34 (The generics and ports of the top-level entity provide the interface of the model. Generics) 85.04 348.69 P
1.87 (are used for passing timing parameters and to select simulation conditions etc. Ports) 85.04 334.69 P
0.8 (represent the pins of the component. The generic and port names should be selected in) 85.04 320.69 P
0.07 (accordance with RD1 and section) 85.04 306.69 P
0.07 (3.3.1. Any control parameters and \336les names used by) 249.52 306.69 P
1.29 (the model should be declared as generics, allowing them to be \337exibly selected using) 85.04 292.69 P
(con\336guration declarations.) 85.04 278.69 T
-0.32 (The only standard packages which should be made visible when using a model for board-) 85.04 250.69 P
1.09 (level simulation are) 85.04 236.69 P
4 F
1.09 (Standar) 185.91 236.69 P
1.09 (d, T) 223.45 236.69 P
1.09 (extIO, Std_Logic_1) 242.1 236.69 P
1.09 (164) 335.57 236.69 P
2 F
1.09 (,) 353.56 236.69 P
4 F
1.09 (V) 360.64 236.69 P
1.09 (ital_T) 367.08 236.69 P
1.09 (iming) 395.09 236.69 P
2 F
1.09 (,) 422.41 236.69 P
4 F
1.09 (V) 429.5 236.69 P
1.09 (ital_Primitives) 435.94 236.69 P
2 F
1.09 (,) 507.24 236.69 P
4 F
1.91 (ESA.Simulation) 85.04 222.69 P
2 F
1.91 (and) 165.58 222.69 P
4 F
1.91 ( ESA.T) 182.9 222.69 P
1.91 (iming) 217.47 222.69 P
2 F
1.91 (. The only model speci\336c packages made visible are) 244.79 222.69 P
0.37 (those containing the timing parameters of the models. The packages made visible to the) 85.04 208.69 P
(entity declaration should only be) 85.04 194.69 T
4 F
(Std_Logic_1) 245.27 194.69 T
(164) 305.02 194.69 T
2 F
(,) 323.01 194.69 T
4 F
(ESA.Simulation) 329.01 194.69 T
2 F
(and) 407.64 194.69 T
4 F
( ESA.T) 424.96 194.69 T
(iming) 457.61 194.69 T
2 F
(.) 484.94 194.69 T
5.79 (The entity declaration in example) 85.04 166.69 P
5.79 (7 contains the simulation condition selector) 272.41 166.69 P
4 F
0.27 (SimCondition) 85.04 152.69 P
2 F
0.27 (,) 151.01 152.69 P
4 F
0.27 (InstancePath) 157.29 152.69 P
2 F
0.27 ( for messages, and) 220.57 152.69 P
4 F
0.27 (T) 313.26 152.69 P
0.27 (imingChecksOn) 319.27 152.69 P
2 F
0.27 ( for enabling the timing) 395.88 152.69 P
-0.75 (checkers, all of them having default values. The timing parameters are passed to the model) 85.04 138.69 P
1.16 (via the timing generics declared as types declared in) 85.04 124.69 P
4 F
1.16 (ESA.Simulation) 348.98 124.69 P
2 F
1.16 (and) 428.78 124.69 P
4 F
1.16 ( ESA.T) 446.09 124.69 P
1.16 (iming) 479.92 124.69 P
2 F
1.16 (,) 507.24 124.69 P
-0.02 (each containing three values for the simulation conditions. Note the usage of the suf) 85.04 110.69 P
-0.02 (\336xes) 487.58 110.69 P
4 F
0.68 (posedge) 85.04 96.69 P
2 F
0.68 ( and) 124.34 96.69 P
4 F
0.68 (negedge) 149.03 96.69 P
2 F
0.68 (. The default values are fetched from the) 188.99 96.69 P
4 F
0.68 (BitMod_T) 391.96 96.69 P
0.68 (iming) 439.94 96.69 P
2 F
0.68 ( package) 467.26 96.69 P
-0.24 (already made visible to the entity) 85.04 82.69 P
-0.24 (. There is no need to have dif) 242.62 82.69 P
-0.24 (ferent names for the timing) 380.62 82.69 P
(constants in the timing package and the timing generics.) 85.04 68.69 T
FMENDPAGE
%%EndPage: "39" 40
%%Page: "40" 40
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(40) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.56 (The VIT) 85.04 737.52 P
0.56 (AL packages have not been made visible since the types declared there are not) 126.27 737.52 P
0.04 (used explicitly) 85.04 723.52 P
0.04 (. If a timing generic would need to contain individual timing data for each) 154.6 723.52 P
-0.19 (element of a) 85.04 709.52 P
4 F
-0.19 (Std_Logic_V) 146.76 709.52 P
-0.19 (ector) 207.39 709.52 P
2 F
-0.19 (, the needed) 231.56 709.52 P
4 F
-0.19 (T) 291.61 709.52 P
-0.19 (ime Array T) 297.62 709.52 P
-0.19 (ype) 354.32 709.52 P
2 F
-0.19 ( would have been declared in) 370.96 709.52 P
-0.62 (the) 85.04 695.52 P
4 F
-0.62 (BitMod_T) 102.07 695.52 P
-0.62 (iming) 150.06 695.52 P
2 F
-0.62 ( package and would be visible to the entity) 177.38 695.52 P
-0.62 (. The ports are grouped after) 376.81 695.52 P
0.46 (functionality and the arrays have the most signi\336cant bit to the left. Each parameter has) 85.04 681.52 P
(been commented on the line where being declared.) 85.04 667.52 T
6 10 Q
(library) 99.21 640.86 T
5 F
(IEEE;) 147.19 640.86 T
6 F
(use) 99.21 628.86 T
5 F
(IEEE.Std_Logic_1164.) 123.2 628.86 T
6 F
(all) 243.13 628.86 T
5 F
(;) 261.12 628.86 T
6 F
(library) 99.21 604.86 T
5 F
(ESA;) 147.19 604.86 T
6 F
(use) 99.21 592.86 T
5 F
(ESA.Simulation.) 123.2 592.86 T
6 F
(all) 213.15 592.86 T
5 F
(;) 231.14 592.86 T
6 F
(use) 99.21 580.86 T
5 F
(ESA.Timing.) 123.2 580.86 T
6 F
(all) 189.16 580.86 T
5 F
(;) 207.15 580.86 T
6 F
(library) 99.21 556.86 T
5 F
(BitMod_Lib;) 147.19 556.86 T
6 F
(use) 99.21 544.86 T
5 F
(BitMod_Lib.BitMod_Timing.) 123.2 544.86 T
6 F
(all) 273.12 544.86 T
5 F
(;) 291.11 544.86 T
(--) 369.06 544.86 T
7 F
(Default) 387.05 544.86 T
(timing) 435.03 544.86 T
6 F
(entity) 99.21 520.86 T
5 F
(BitMod) 141.19 520.86 T
6 F
(is) 183.17 520.86 T
(generic) 117.2 508.86 T
5 F
(\050) 159.18 508.86 T
(SimCondition:) 135.19 496.86 T
(SimConditionType) 249.13 496.86 T
(:=) 351.07 496.86 T
(WorstCase;) 369.06 496.86 T
(InstancePath:) 135.19 484.86 T
(String) 249.13 484.86 T
(:=) 351.07 484.86 T
("BitMod:";) 369.06 484.86 T
(TimingChecksOn:) 135.19 472.86 T
(Boolean) 249.13 472.86 T
(:=) 351.07 472.86 T
(False;) 369.06 472.86 T
(tperiod_Clk:) 135.19 448.86 T
(TimeArray) 249.13 448.86 T
(:=) 351.07 448.86 T
(tperiod_Clk;) 369.06 448.86 T
(--) 465.01 448.86 T
7 F
(TClk) 483 448.86 T
5 F
(tpw_Clk_posedge:) 135.19 436.86 T
(TimeArray) 249.13 436.86 T
(:=) 351.07 436.86 T
(tpw_Clk_posedge;--) 369.06 436.86 T
7 F
(TCHi) 483 436.86 T
5 F
(tpw_Clk_negedge:) 135.19 424.86 T
(TimeArray) 249.13 424.86 T
(:=) 351.07 424.86 T
(tpw_Clk_negedge;--) 369.06 424.86 T
7 F
(TCLo) 483 424.86 T
5 F
(tpw_CSN_negedge:) 135.19 412.86 T
(TimeArray) 249.13 412.86 T
(:=) 351.07 412.86 T
(tpw_CSN_negedge;) 369.06 412.86 T
(--) 477.01 412.86 T
7 F
(T1) 494.99 412.86 T
5 F
(tsetup_D_CSN:) 135.19 400.86 T
(TimeArray) 249.13 400.86 T
(:=) 351.07 400.86 T
(tsetup_D_CSN;) 369.06 400.86 T
(--) 477.01 400.86 T
7 F
(T2) 494.99 400.86 T
5 F
(thold_D_CSN:) 135.19 388.86 T
(TimeArray) 249.13 388.86 T
(:=) 351.07 388.86 T
(thold_D_CSN;) 369.06 388.86 T
(--) 477.01 388.86 T
7 F
(T3) 494.99 388.86 T
5 F
(tpd_CSN_D_negedge:) 135.19 376.86 T
(TimeArray) 249.13 376.86 T
(:=) 351.07 376.86 T
(tpd_CSN_D_negedge;--) 369.06 376.86 T
7 F
(T4) 494.99 376.86 T
5 F
(tpd_CSN_D_posedge:) 135.19 364.86 T
(TimeArray) 249.13 364.86 T
(:=) 351.07 364.86 T
(tpd_CSN_D_posedge;--) 369.06 364.86 T
7 F
(T5) 494.99 364.86 T
5 F
(tpd_A_D:) 135.19 352.86 T
(TimeArray) 249.13 352.86 T
(:=) 351.07 352.86 T
(tpd_A_D;) 369.06 352.86 T
(--) 477.01 352.86 T
7 F
(T6) 494.99 352.86 T
5 F
(tpd_Clk_MData:) 135.19 340.86 T
(TimeArray01) 249.13 340.86 T
(:=) 351.07 340.86 T
(tpd_Clk_MData\051;) 369.06 340.86 T
(--) 477.01 340.86 T
7 F
(T9) 494.99 340.86 T
6 F
(port) 117.2 316.86 T
5 F
(\050) 141.19 316.86 T
(--) 135.19 304.86 T
7 F
(System) 153.18 304.86 T
(signals) 195.16 304.86 T
(\0504\051) 243.13 304.86 T
5 F
(Test:) 135.19 292.86 T
6 F
(in) 189.16 292.86 T
5 F
(Std_Logic_Vector\0500) 231.14 292.86 T
6 F
(to) 345.08 292.86 T
5 F
(1\051;) 363.07 292.86 T
(--) 411.04 292.86 T
7 F
(Test) 429.03 292.86 T
(mode) 459.02 292.86 T
5 F
(Clk:) 135.19 280.86 T
6 F
(in) 189.16 280.86 T
5 F
(Std_Logic;) 231.14 280.86 T
(--) 411.04 280.86 T
7 F
(Master) 429.03 280.86 T
(Clock) 471.01 280.86 T
5 F
(Reset_N:) 135.19 268.86 T
6 F
(in) 189.16 268.86 T
5 F
(Std_Logic;) 231.14 268.86 T
(--) 411.04 268.86 T
7 F
(Master) 429.03 268.86 T
(Reset) 471.01 268.86 T
5 F
(--) 135.19 244.86 T
7 F
(Interface) 153.18 244.86 T
(to) 213.15 244.86 T
(internal) 231.14 244.86 T
(registers) 285.11 244.86 T
(\05012\051) 345.08 244.86 T
5 F
(A:) 135.19 232.86 T
6 F
(in) 189.16 232.86 T
5 F
(Std_Logic_Vector\0500) 231.14 232.86 T
6 F
(to) 345.08 232.86 T
5 F
(1\051;) 363.07 232.86 T
(--) 411.04 232.86 T
7 F
(Address) 429.03 232.86 T
(bus) 477.01 232.86 T
5 F
(CS_N:) 135.19 220.86 T
6 F
(in) 189.16 220.86 T
5 F
(Std_Logic;) 231.14 220.86 T
(--) 411.04 220.86 T
7 F
(Chip) 429.03 220.86 T
(select) 459.02 220.86 T
5 F
(RW_N:) 135.19 208.86 T
6 F
(in) 189.16 208.86 T
5 F
(Std_Logic;) 231.14 208.86 T
(--) 411.04 208.86 T
7 F
(Read/write) 429.03 208.86 T
5 F
(D:) 135.19 196.86 T
6 F
(inout) 189.16 196.86 T
5 F
(Std_Logic_Vector\0500) 231.14 196.86 T
6 F
(to) 345.08 196.86 T
5 F
(7\051;) 363.07 196.86 T
(--) 411.04 196.86 T
7 F
(Bidirectional) 429.03 196.86 T
5 F
(--) 135.19 172.86 T
7 F
(Serial) 153.18 172.86 T
(Interface) 195.16 172.86 T
(\0503\051) 255.13 172.86 T
5 F
(SClk:) 135.19 160.86 T
6 F
(in) 189.16 160.86 T
5 F
(Std_Logic;) 231.14 160.86 T
(--) 411.04 160.86 T
7 F
(Serial) 429.03 160.86 T
(clock) 471.01 160.86 T
5 F
(SData:) 135.19 148.86 T
6 F
(in) 189.16 148.86 T
5 F
(Std_Logic;) 231.14 148.86 T
(--) 411.04 148.86 T
7 F
(Serial) 429.03 148.86 T
(input) 471.01 148.86 T
5 F
(MData:) 135.19 136.86 T
6 F
(out) 189.16 136.86 T
5 F
(Std_Logic\051;) 231.14 136.86 T
7 F
(-- Serial) 411.04 136.86 T
(output) 471.01 136.86 T
6 F
(end) 99.21 124.86 T
5 F
(BitMod;) 123.2 124.86 T
3 12 Q
(Example 27:) 85.04 97.52 T
4 F
(Outline of entity declaration for a model for boar) 155.91 97.52 T
(d-level simulation.) 392.67 97.52 T
FMENDPAGE
%%EndPage: "40" 41
%%Page: "41" 41
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(41) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
2.39 (The architecture declaration in example) 85.04 734.69 P
2.39 (28 contains: component declarations for the) 288.1 734.69 P
2.53 (functional core; local signal declarations; timing parameters which are \336xed by the) 85.04 720.69 P
0.26 (architecture and do not change with simulation conditions;) 85.04 706.69 P
4 F
0.26 (T) 371.64 706.69 P
0.26 (o_X01) 377.2 706.69 P
2 F
0.26 ( conversion for static) 408.52 706.69 P
1.23 (inputs and inputs used in multiple processes; process for checking dynamic inputs for) 85.04 692.69 P
2.11 (unknown values; process for checking static inputs for unknown values; process for) 85.04 678.69 P
2.28 (timing checking contained in a generate-statement; assignment of output delays and) 85.04 664.69 P
0.65 (instantiation of subcomponents. Each components should be declared including at least) 85.04 650.69 P
1.38 (the) 85.04 636.69 P
4 F
1.38 (InstancePath) 104.07 636.69 P
2 F
1.38 ( generic when any checking is performed in the functional core. The) 167.36 636.69 P
-0.1 (component instantiation should associate the) 85.04 622.69 P
4 F
-0.1 (InstancePath) 302.08 622.69 P
2 F
-0.1 ( generic of the entity to that of) 365.37 622.69 P
3.67 (the component. The packages) 85.04 608.69 P
4 F
3.67 (V) 245.26 608.69 P
3.67 (ital_T) 251.7 608.69 P
3.67 (iming) 279.7 608.69 P
2 F
3.67 ( and) 307.02 608.69 P
4 F
3.67 (BitMod_De\336nition) 337.67 608.69 P
2 F
3.67 ( which contains) 427.62 608.69 P
(custom made timing checkers are made visible only to the architecture, not to the entity) 85.04 594.69 T
(.) 504.3 594.69 T
6 10 Q
(library) 99.21 568.02 T
5 F
(IEEE;) 147.19 568.02 T
6 F
(use) 99.21 556.02 T
5 F
(IEEE.Vital_Timing.) 123.2 556.02 T
6 F
(all) 231.14 556.02 T
5 F
(;) 249.13 556.02 T
6 F
(library) 99.21 532.02 T
5 F
(BitMod_Lib;) 147.19 532.02 T
6 F
(use) 99.21 520.02 T
5 F
(BitMod_Lib.BitMod_Definition.) 123.2 520.02 T
6 F
(all) 297.1 520.02 T
5 F
(;) 315.09 520.02 T
(--) 369.07 520.02 T
7 F
(For) 387.05 520.02 T
(custom) 411.04 520.02 T
(functions) 453.02 520.02 T
6 F
(architecture) 99.21 496.02 T
5 F
(BoardLevel) 177.17 496.02 T
6 F
(of) 243.13 496.02 T
5 F
(BitMod) 261.12 496.02 T
6 F
(is) 303.1 496.02 T
5 F
(--) 117.2 484.02 T
7 F
(Component) 135.19 484.02 T
(declarations.) 195.16 484.02 T
5 F
(--) 117.2 472.02 T
7 F
(Local) 135.19 472.02 T
(signal) 171.17 472.02 T
(declarations.) 213.15 472.02 T
5 F
(--) 117.2 460.02 T
7 F
(Declaration) 135.19 460.02 T
(of) 207.15 460.02 T
(timing) 225.14 460.02 T
(parameters) 267.12 460.02 T
(not) 333.08 460.02 T
(to) 357.07 460.02 T
(be) 375.06 460.02 T
(changed) 393.05 460.02 T
(by) 441.02 460.02 T
(user.) 459.02 460.02 T
6 F
(begin) 99.21 448.02 T
5 F
(--) 117.2 436.02 T
7 F
(Strength) 135.19 436.02 T
(stripping) 189.16 436.02 T
(to) 249.13 436.02 T
(X01) 267.12 436.02 T
(for some signals) 291.11 436.02 T
(using) 393.05 436.02 T
(--) 117.2 424.02 T
(Std_Logic_1164) 135.19 424.02 T
(subprogram To_X01.) 225.14 424.02 T
5 F
(--) 117.2 400.02 T
7 F
(Check) 135.19 400.02 T
(for) 171.17 400.02 T
(unknown) 195.16 400.02 T
(values) 243.13 400.02 T
(on) 285.11 400.02 T
(dynamic) 303.1 400.02 T
(input.) 351.08 400.02 T
5 F
(CheckDynamicInputs:) 117.2 388.02 T
6 F
(process) 237.14 388.02 T
5 F
(\050...\051) 279.11 388.02 T
6 F
(begin) 117.2 376.02 T
(end) 117.2 364.02 T
(process) 141.19 364.02 T
5 F
(CheckDynamicInputs;) 189.16 364.02 T
(--) 117.2 340.02 T
7 F
(Check) 135.19 340.02 T
(for) 171.17 340.02 T
(unknown) 195.16 340.02 T
(values) 243.13 340.02 T
(on) 285.11 340.02 T
(the) 303.1 340.02 T
(static) 327.09 340.02 T
(inputs.) 369.07 340.02 T
5 F
(CheckStaticInputs:) 117.2 328.02 T
6 F
(process) 231.14 328.02 T
5 F
(\050...\051) 273.12 328.02 T
6 F
(begin) 117.2 316.02 T
(end) 117.2 304.02 T
(process) 141.19 304.02 T
5 F
(CheckStaticInputs;) 189.16 304.02 T
(--) 117.2 280.02 T
7 F
(Timing) 135.19 280.02 T
(checks) 177.17 280.02 T
(on) 219.15 280.02 T
(inputs) 237.14 280.02 T
(\050setup,) 279.11 280.02 T
(hold,) 327.09 280.02 T
(period,) 363.07 280.02 T
(pulse) 411.04 280.02 T
(width\051.) 447.02 280.02 T
5 F
(TimingGenerate:) 117.2 268.02 T
6 F
(if) 213.15 268.02 T
5 F
(TimingChecksOn) 231.14 268.02 T
6 F
(generate) 321.09 268.02 T
5 F
(TimingCheck:) 135.19 256.02 T
6 F
(process) 213.15 256.02 T
5 F
(\050...\051) 255.13 256.02 T
(--) 135.19 244.02 T
7 F
(Variables) 153.18 244.02 T
(containing) 213.15 244.02 T
(information) 279.11 244.02 T
(for) 351.08 244.02 T
(checkers) 375.06 244.02 T
6 F
(begin) 135.19 232.02 T
5 F
(--) 153.18 220.02 T
7 F
(Enabling) 171.17 220.02 T
(of) 225.14 220.02 T
(various) 243.13 220.02 T
(checkers.) 291.11 220.02 T
5 F
(--) 153.18 208.02 T
7 F
(Checkers) 171.17 208.02 T
(implemented) 225.14 208.02 T
(in) 297.1 208.02 T
(the) 315.09 208.02 T
(process.) 339.08 208.02 T
5 F
(--) 153.18 196.02 T
7 F
(Checkers) 171.17 196.02 T
(using) 225.14 196.02 T
(custom) 261.12 196.02 T
(made) 303.1 196.02 T
(subprograms.) 333.08 196.02 T
5 F
(--) 153.18 184.02 T
7 F
(Timing) 171.17 184.02 T
(checkers) 213.15 184.02 T
(using) 267.12 184.02 T
(Vital_Timing) 303.1 184.02 T
(subprograms.) 381.06 184.02 T
6 F
(end) 135.19 172.02 T
(process) 159.18 172.02 T
5 F
(TimingCheck;) 207.15 172.02 T
6 F
(end) 117.2 160.02 T
(generate) 141.19 160.02 T
5 F
(TimingGenerate;) 195.16 160.02 T
(--) 117.2 136.02 T
7 F
(Assignment) 135.19 136.02 T
(of) 201.16 136.02 T
(output) 219.15 136.02 T
(delays.) 261.12 136.02 T
5 F
(--) 117.2 124.02 T
7 F
(Instantiation) 135.19 124.02 T
(of) 219.15 124.02 T
(subcomponents.) 237.14 124.02 T
6 F
(end) 99.21 100.02 T
5 F
(BoardLevel;) 123.2 100.02 T
3 12 Q
(Example 28:) 85.04 72.69 T
4 F
(Outline of a top-level ar) 155.91 72.69 T
(chitectur) 271.39 72.69 T
(e.) 313.58 72.69 T
FMENDPAGE
%%EndPage: "41" 42
%%Page: "42" 42
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(42) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(4) 85.04 737.52 T
(VERIFICA) 127.56 737.52 T
(TION OF MODELS FOR BOARD-LEVEL SIMULA) 185.97 737.52 T
(TION) 460.62 737.52 T
2 F
-0.43 (Model veri\336cation is performed to ensure that the model for board-level simulation ful\336ls) 85.04 711.52 P
0.03 (its requirements, both on functionality and timing. The method outlined in this section is) 85.04 697.52 P
0.75 (based on the existence of a) 85.04 683.52 P
4 F
0.75 (component model) 221.43 683.52 P
2 F
0.75 ( for comparison. When such model is not) 307.12 683.52 P
0.14 (available, emphasis should be put on performing the veri\336cation independently from the) 85.04 669.52 P
0.83 (model development. T) 85.04 655.52 P
0.83 (wo categories of veri\336cation can be identi\336ed; to ensure that the) 194.13 655.52 P
2.16 (model has the same functionality as the) 85.04 641.52 P
4 F
2.16 (component model) 292.4 641.52 P
2 F
2.16 ( \050performed during model) 379.5 641.52 P
0.22 (development\051, and to verify that the model works for a certain combination of simulator) 85.04 627.52 P
(and platform \050performed by the user with test suites provided by the model developer\051.) 85.04 613.52 T
-0.75 (The \336rst category of veri\336cation should be performed at the end of the model development) 85.04 585.52 P
1.32 (to ensure that the model re\337ects the functionality of the component. Such veri\336cation) 85.04 571.52 P
-0.61 (should include all functional test stimuli used during the component development. It is the) 85.04 557.52 P
-0.1 (responsibility of the model developer to verify the functionality of the subcomponents of) 85.04 543.52 P
-0.68 (the model. Normally this type of veri\336cation is best performed by the designer who knows) 85.04 529.52 P
-0.61 (all the details of the model. Subcomponent veri\336cation should be an exhaustive test which) 85.04 515.52 P
0.78 (includes every input combination with both legal and illegal values, and be applied for) 85.04 501.52 P
-0.7 (every state. Exhaustive testing at higher level is not always feasible because of complexity) 85.04 487.52 P
-0.6 (reasons. It could be advantageous to begin the development of the test programme already) 85.04 473.52 P
1.83 (during the design of the component when a development of a model for board-level) 85.04 459.52 P
-0.12 (simulation is foreseen. A veri\336cation of the model should be performed by placing it in a) 85.04 445.52 P
(typical board design to detect any system problems.) 85.04 431.52 T
0.24 (The second category of veri\336cation should be performed by the user when installing the) 85.04 403.52 P
1.4 (model in his particular simulation environment to ensure that it will operate correctly) 85.04 389.52 P
2.27 (when simulated. This should be done by using a test bench provided by the model) 85.04 375.52 P
2.48 (developer) 85.04 361.52 P
2.48 (, developed in accordance with RD1, including one or more test benches,) 131.85 361.52 P
-0.1 (reporting whether a test has passed or failed etc. The reason for performing a veri\336cation) 85.04 347.52 P
3.23 (when a model is installed is that there are still some dif) 85.04 333.52 P
3.23 (ferences between VHDL) 384.55 333.52 P
0.88 (simulators. Each model should preferably be veri\336ed by the model developer for more) 85.04 319.52 P
-0.35 (than one combination of computer platform, operating system and simulator before being) 85.04 305.52 P
0.76 (released. The test should allow automatic veri\336cation and be suitable as a maintenance) 85.04 291.52 P
0.57 (vehicle for verifying the model after modi\336cations. As for all veri\336cation activities, the) 85.04 277.52 P
1.57 (test suites should be developed by somebody not involved in the development of the) 85.04 263.52 P
(model itself to avoid masking of errors.) 85.04 249.52 T
1.41 (The structure of the test environment dif) 85.04 221.52 P
1.41 (fers between the two categories. For the \336rst) 287.17 221.52 P
1.48 (category several dif) 85.04 207.52 P
1.48 (ferent structures can be used, depending on the simulator) 182.36 207.52 P
1.48 (. For the) 466.97 207.52 P
0.06 (simulation of the model in its environment, the test structure will normally be developed) 85.04 193.52 P
-0.45 (as a board design, which is described in section) 85.04 179.52 P
-0.45 (5.1. T) 311.94 179.52 P
-0.45 (est structure for the second category) 338.97 179.52 P
(should provide full controllability and observability of the test object.) 85.04 165.52 T
0.65 (The following sections will present an approach to development of test benches for the) 85.04 137.52 P
0.54 (second category of veri\336cation. The \336rst category of veri\336cation should also follow the) 85.04 123.52 P
-0.63 (suggestions presented below as far as possible. Since being more related to the stimuli and) 85.04 109.52 P
1.7 (data from the component development, it could be performed in several ways and is) 85.04 95.52 P
(therefore not completely covered in this document.) 85.04 81.52 T
FMENDPAGE
%%EndPage: "42" 43
%%Page: "43" 43
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(43) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(4.1) 85.04 734.69 T
(T) 127.56 734.69 T
(est bench) 134.46 734.69 T
2 F
1.59 (The test bench contains the model to be veri\336ed, referred to as the test object, a test) 85.04 708.69 P
1.08 (generator) 85.04 694.69 P
1.08 (, and occasionally objects external to the test object that are necessary for its) 129.85 694.69 P
-0.16 (operation, such as memories or buf) 85.04 680.69 P
-0.16 (fers, as outlined in \336gure) 252.55 680.69 P
-0.16 (5. For complete veri\336cation,) 374.48 680.69 P
0.23 (all external objects should be modelled in the test generator) 85.04 666.69 P
0.23 (, e.g. protocol machines, bus) 372.08 666.69 P
0.08 (interfaces etc. allowing for generation of non-nominal stimuli such as inducing incorrect) 85.04 652.69 P
0.38 (or corrupted accesses, error injection etc., which is normally only possible when having) 85.04 638.69 P
1.33 (full controllability and observability) 85.04 624.69 P
1.33 (. The test generator can have several architectures) 261.82 624.69 P
(implementing dif) 85.04 610.69 T
(ferent test suites.) 167.78 610.69 T
1.21 (The test bench should have no ports or generics in the entity declaration, since this is) 85.04 582.69 P
0.48 (potential not portable. Therefore should there be no needed to make any declarations in) 85.04 568.69 P
-0.26 (the test bench entity and it should be independent of any packages or design units, i.e. the) 85.04 554.69 P
(entity declaration should be completely empty) 85.04 540.69 T
(.) 306.45 540.69 T
-0.15 (Each architecture of the test bench should have a purely structural composition re\337ecting) 85.04 512.69 P
2.47 (only possible interconnections of physical components and contain no functionality) 85.04 498.69 P
2.47 (,) 507.24 498.69 P
2.55 (allowing the test bench to be replaced with a schematic containing the VHDL test) 85.04 484.69 P
2.25 (generator and the) 85.04 470.69 P
4 F
2.25 (component model) 178.03 470.69 P
2 F
2.25 ( when using mixed-level simulation. Signals not) 265.22 470.69 P
5.46 (present as physical pins on any external objects, e.g. debugging umbilical to) 85.04 456.69 P
0.2 (microprocessor model, should not be connected to the test object, since the test object is) 85.04 442.69 P
-0.42 (used for Board-Level simulation where only physically possible connections are allowed.) 85.04 428.69 P
3 F
(Figure 5:) 85.04 250.83 T
4 F
(Entity and ar) 155.91 250.83 T
(chitectur) 218.76 250.83 T
(e of the T) 260.96 250.83 T
(estBench.) 304.83 250.83 T
2 F
0.82 (Each component declaration in the test bench architecture should have the same name,) 85.04 222.83 P
1.05 (generic and port declarations as for the corresponding entity) 85.04 208.83 P
1.05 (. Since the test bench root) 381.08 208.83 P
-0.63 (entity should not have any generics, the selection of the simulation condition and test suite) 85.04 194.83 P
-0.29 (could either be made in the test bench architecture or by using con\336guration declarations.) 85.04 180.83 P
0.81 (The selection of the simulation condition is necessary for the veri\336cation of the timing) 85.04 166.83 P
(interfaces of the model.) 85.04 152.83 T
-0.46 (The \336rst approach is to have one test bench architecture for each simulation condition and) 85.04 124.83 P
-0.14 (test suite pair) 85.04 110.83 P
-0.14 (. The component instantiation and interconnection of the test object and test) 148.05 110.83 P
0.15 (generator will be the same for all architectures, only dif) 85.04 96.83 P
0.15 (fering in the values associated in) 352.61 96.83 P
0.4 (the generic maps and the selection of the test generator architecture in the con\336guration) 85.04 82.83 P
(speci\336cation.) 85.04 68.83 T
85.04 56.71 510.24 742.69 C
85.04 274.83 510.24 424.69 C
167.35 394.44 422.47 408.61 R
0.5 H
0 Z
0 X
0 K
N
0 10 Q
(entity TestBench) 257.69 397.88 T
167.35 281.05 422.47 380.26 R
N
(architecture Structural) 182.92 358.8 T
181.52 295.22 280.74 351.92 R
N
(component) 202.79 336.02 T
309.08 295.22 408.3 351.92 R
N
(component) 322.28 336.02 T
(instantiation) 202.79 326.02 T
(Test_Object:) 202.79 316.02 T
(instantiation) 322.28 326.02 T
(Test_Generator:) 322.28 316.02 T
(BitMod) 202.79 306.02 T
(TestGenerator) 322.28 306.02 T
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "43" 44
%%Page: "44" 44
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(44) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
0.82 (The second approach is more advanced and utilises the full power of the language and) 85.04 737.52 P
1.19 (yields less code. The component declarations for the test object and the test generator) 85.04 723.52 P
1.07 (should only contain the ports declared for each entity) 85.04 709.52 P
1.07 (, not any generic declarations, as) 347.99 709.52 P
(shown in example) 85.04 695.52 T
(29.) 175.31 695.52 T
6 10 Q
(entity) 99.21 668.86 T
5 F
(TestBench) 141.19 668.86 T
6 F
(is) 201.16 668.86 T
(end) 99.21 656.86 T
5 F
(TestBench;) 123.2 656.86 T
6 F
(library) 99.21 632.86 T
5 F
(IEEE;) 147.19 632.86 T
6 F
(use) 99.21 620.86 T
5 F
(IEEE.Std_Logic_1164.) 123.2 620.86 T
6 F
(all) 243.13 620.86 T
5 F
(;) 261.12 620.86 T
6 F
(architecture) 99.21 596.86 T
5 F
(Structural) 177.17 596.86 T
6 F
(of) 243.13 596.86 T
5 F
(TestBench) 261.12 596.86 T
6 F
(is) 321.09 596.86 T
(component) 117.2 584.86 T
5 F
(BitMod) 177.17 584.86 T
6 F
(port) 135.19 572.86 T
5 F
(\050...\051;) 159.18 572.86 T
6 F
(end) 117.2 560.86 T
(component) 141.19 560.86 T
5 F
(;) 195.16 560.86 T
6 F
(component) 117.2 548.86 T
5 F
(TestGenerator) 177.17 548.86 T
6 F
(port) 135.19 536.86 T
5 F
(\050...\051;) 159.18 536.86 T
6 F
(end) 117.2 524.86 T
(component) 141.19 524.86 T
5 F
(;) 195.16 524.86 T
(--) 117.2 512.86 T
7 F
(Local) 135.19 512.86 T
(signal) 171.17 512.86 T
(declarations.) 213.15 512.86 T
6 F
(begin) 117.2 500.86 T
5 F
(Test_Object:) 117.2 488.86 T
(BitMod) 195.16 488.86 T
6 F
(port) 135.19 476.86 T
(map) 165.18 476.86 T
5 F
(\050...\051;) 183.17 476.86 T
(Test_Generator:) 117.2 464.86 T
(TestGenerator) 213.15 464.86 T
6 F
(port) 135.19 452.86 T
(map) 165.18 452.86 T
5 F
(\050...\051;) 183.17 452.86 T
6 F
(end) 99.21 440.86 T
5 F
(Structural;) 123.2 440.86 T
3 12 Q
(Example 29:) 85.04 413.52 T
4 F
(Outline of entity and ar) 155.91 413.52 T
(chitectur) 268.07 413.52 T
(e of test bench.) 310.26 413.52 T
2 F
1.35 (Con\336guration declarations are used to bind the component instances in the test bench) 85.04 385.52 P
3.69 (architecture using con\336guration speci\336cations; selecting corresponding entities and) 85.04 371.52 P
-0.22 (architectures, binding port and generic formals with actuals. Each test suite is selected by) 85.04 357.52 P
0.32 (its architecture name in the con\336guration speci\336cation for the test generator instance, as) 85.04 343.52 P
(shown in \336gure) 85.04 329.52 T
(6.) 162.66 329.52 T
3 F
(Figure 6:) 85.04 136.61 T
4 F
(Con\336guration declarations for the T) 155.91 136.61 T
(estBench.) 329.39 136.61 T
2 F
1.07 (The con\336guration declaration of the test object should be selected in the con\336guration) 85.04 108.61 P
1.38 (speci\336cation, as shown for) 85.04 94.61 P
4 F
1.38 (BitMod_Con\336guration) 221.46 94.61 P
2 F
1.38 ( in example) 330.75 94.61 P
1.38 (30, since the test object) 392.46 94.61 P
-0.69 (normally has a hierarchy) 85.04 80.61 P
-0.69 (. The binding of the component and entity ports is done by default) 201.08 80.61 P
1.15 (named association when their declarations are identical. V) 85.04 66.61 P
1.15 (alues can be assigned to the) 371.57 66.61 P
85.04 59.54 510.24 745.52 C
85.04 160.61 510.24 325.52 C
96.48 232.17 450.81 303.04 R
7 X
0 K
V
0.5 H
0 Z
0 X
N
0 10 Q
(configuration FunctionalTest) 110.37 290.75 T
110.66 218 464.99 288.86 R
7 X
V
0 X
N
(configuration X_HandlingTest) 124.55 276.57 T
124.83 203.82 479.16 274.69 R
7 X
V
0 X
N
(configuration WorstCaseTest) 138.72 262.4 T
139 189.65 493.33 260.52 R
7 X
V
0 X
N
(configuration TypCaseTest) 152.89 248.23 T
153.18 175.48 507.51 246.34 R
7 X
V
0 X
N
(configuration BestCaseTest) 167.07 234.05 T
(for Test_Object: BitMod use configuration...) 180.99 224.88 T
(generic map \050SimCondition => BestCase...) 189.33 214.88 T
(for Test_Generator: TestGenerator use entity...TestGenerator\050Timing\051) 180.99 204.88 T
(generic map \050SimCondition => BestCase...) 189.33 194.88 T
85.04 59.54 510.24 745.52 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "44" 45
%%Page: "45" 45
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(45) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
3.64 (entity generics using generic maps in the con\336guration speci\336cations, e.g. timing) 85.04 734.69 P
1.38 (parameters, \336le names, simulation condition, since the generic declarations have been) 85.04 720.69 P
0.99 (omitted in the component declaration in the architecture. The declarations made in the) 85.04 706.69 P
4 F
0.71 (ESA.Simulation) 85.04 692.69 P
2 F
0.71 ( package should be made visible to the con\336guration declarations using) 160.67 692.69 P
(library and use) 85.04 678.69 T
(statements as shown in example) 159.32 678.69 T
(30.) 316.21 678.69 T
6 10 Q
(library) 99.21 652.02 T
5 F
(BitMod_Lib;) 147.19 652.02 T
6 F
(library) 99.21 628.02 T
5 F
(BitMod_TB_Lib;) 147.19 628.02 T
6 F
(library) 99.21 604.02 T
5 F
(ESA;) 147.19 604.02 T
6 F
(use) 99.21 592.02 T
5 F
(ESA.Simulation.) 123.2 592.02 T
6 F
(all) 213.15 592.02 T
5 F
(;) 231.14 592.02 T
6 F
(use) 99.21 580.02 T
5 F
(ESA.Timing.) 123.2 580.02 T
6 F
(all) 189.16 580.02 T
5 F
(;) 207.15 580.02 T
6 F
(configuration) 99.21 556.02 T
5 F
(FunctionalTest) 183.17 556.02 T
6 F
(of) 273.12 556.02 T
5 F
(TestBench) 291.11 556.02 T
6 F
(is) 351.08 556.02 T
(for) 117.2 544.02 T
5 F
(Structural) 141.19 544.02 T
6 F
(for) 135.19 532.02 T
5 F
(Test_Object:) 159.18 532.02 T
(BitMod) 237.14 532.02 T
6 F
(use) 153.18 520.02 T
(configuration) 177.17 520.02 T
5 F
(BitMod_Lib.BitMod_Configuration) 261.12 520.02 T
6 F
(generic) 171.17 508.02 T
(map) 219.15 508.02 T
5 F
(\050) 237.14 508.02 T
(SimCondition) 189.16 496.02 T
(=>) 279.11 496.02 T
(WorstCase,) 297.1 496.02 T
(InstancePath) 189.16 484.02 T
(=>) 279.11 484.02 T
(":TestBench:Test_Object:",) 297.1 484.02 T
( TimingChecksOn) 183.17 472.02 T
(=>) 279.11 472.02 T
(False\051;) 297.1 472.02 T
6 F
(end) 135.19 460.02 T
(for) 159.18 460.02 T
5 F
(;) 177.17 460.02 T
6 F
(for) 135.19 448.02 T
5 F
(Test_Generator:) 159.18 448.02 T
(TestGenerator) 255.13 448.02 T
6 F
(use) 153.18 436.02 T
(entity) 177.17 436.02 T
5 F
(BitMod_TB_Lib.TestGenerator\050Timing\051) 219.15 436.02 T
6 F
(generic) 171.17 424.02 T
(map) 219.15 424.02 T
5 F
(\050) 237.14 424.02 T
(SimCondition) 189.16 412.02 T
(=>) 279.11 412.02 T
(WorstCase,) 297.1 412.02 T
(InstancePath) 189.16 400.02 T
(=>) 279.11 400.02 T
(":TestBench:Test_Generator:"\051;) 297.1 400.02 T
6 F
(end) 135.19 388.02 T
(for) 159.18 388.02 T
5 F
(;) 177.17 388.02 T
6 F
(end) 117.2 376.02 T
(for) 141.19 376.02 T
5 F
(;) 159.18 376.02 T
6 F
(end) 99.21 364.02 T
5 F
(FunctionalTest;) 123.2 364.02 T
3 12 Q
(Example 30:) 85.04 336.69 T
4 F
(Outline of con\336guration declaration of test bench.) 155.91 336.69 T
2 F
0.77 (By providing one con\336guration declaration for each simulation condition and test suite) 85.04 308.69 P
0.02 (pair) 85.04 294.69 P
0.02 (, the amount of code duplication can be reduced compared to the \336rst approach since) 103.21 294.69 P
1.12 (only one architecture is necessary for the test bench. It is generally a good practice to) 85.04 280.69 P
1.19 (select only con\336guration declarations, not entities, when binding components of a test) 85.04 266.69 P
0.77 (bench with con\336guration speci\336cations. The test bench, test generator and its packages) 85.04 252.69 P
1.39 (should be analysed to a library separate from the test object. The name of the library) 85.04 238.69 P
-0.64 (should be the same as for that of the test object, but with) 85.04 224.69 P
4 F
-0.64 (_TB_Lib) 350.55 224.69 P
2 F
-0.64 (suffix) 394.89 224.69 P
4 F
-0.64 (e) 422.88 224.69 P
2 F
-0.64 (d instead of) 428.2 224.69 P
4 F
-0.64 (_Lib) 485.24 224.69 P
2 F
-0.64 (.) 507.24 224.69 P
3 F
(4.2) 85.04 182.69 T
(T) 127.56 182.69 T
(est object) 134.46 182.69 T
2 F
1.96 (The test object is instantiated in the test bench architecture as explained above. The) 85.04 156.69 P
-0.63 (component declaration should be identical to the entity declaration, but should not include) 85.04 142.69 P
2.14 (the generics when the second approach described above is used for the selection of) 85.04 128.69 P
2.87 (simulation conditions and test suites. The development of the test object has been) 85.04 114.69 P
(described in section) 85.04 100.69 T
(3.) 183.3 100.69 T
FMENDPAGE
%%EndPage: "45" 46
%%Page: "46" 46
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(46) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(4.3) 85.04 737.52 T
(T) 127.56 737.52 T
(est generator and r) 134.46 737.52 T
(esult checker) 231.83 737.52 T
2 F
-0.26 (The test generator should generate stimuli and acquire response data for comparison with) 85.04 711.52 P
0.15 (the expected results in order to verify the behaviour of the test object. The test generator) 85.04 697.52 P
0.6 (could have more than one architecture, implementing dif) 85.04 683.52 P
0.6 (ferent test suites with dif) 361.49 683.52 P
0.6 (ferent) 482.27 683.52 P
2.51 (functions as outlined in \336gure) 85.04 669.52 P
2.51 (7. An architecture of a test generator should include) 241.34 669.52 P
1.65 (processes that generate the test suite, evaluate test results, generate list \336les, perform) 85.04 655.52 P
0.32 (output data compression etc. Since several of these functions are normally used in more) 85.04 641.52 P
1.61 (than one architecture, subprograms could be declared in a separate package or in the) 85.04 627.52 P
(declarative part of the entity) 85.04 613.52 T
(.) 219.49 613.52 T
3 F
(Figure 7:) 85.04 466.53 T
4 F
(Entity and ar) 155.91 466.53 T
(chitectur) 218.76 466.53 T
(es of the T) 260.96 466.53 T
(estGenerator) 309.49 466.53 T
(.) 371.45 466.53 T
2 F
-0.3 (The test generator entity should have the same port declaration as the test object, but with) 85.04 438.53 P
-0.44 (the opposite directions for the signal \337ow) 85.04 424.53 P
-0.44 (, as shown in example) 280.82 424.53 P
-0.44 (31. The entity declaration) 388.32 424.53 P
1.07 (should include the) 85.04 410.53 P
4 F
1.07 (InstancePath) 179.21 410.53 P
2 F
1.07 (generic and) 246.57 410.53 P
4 F
1.07 ( SimCondition) 303.26 410.53 P
2 F
1.07 ( generic for the selection of) 373.31 410.53 P
1.21 (simulation condition as described in section) 85.04 396.53 P
1.21 (3.3.1, to allow for ef) 304.31 396.53 P
1.21 (\336cient veri\336cation of) 407.21 396.53 P
2.73 (timing checkers. Enabling of optional functions, e.g. generation of log \336les or test) 85.04 382.53 P
-0.04 (statistics, should be done using generics to allow the usage of con\336guration declarations.) 85.04 368.53 P
0.18 (File names should be passed to the test generator using generics of type) 85.04 354.53 P
4 F
0.18 (String) 433.43 354.53 P
2 F
0.18 (, enabling) 462.76 354.53 P
(the users to provide a \336le path supported by their operating system.) 85.04 340.53 T
1.37 (When test suites consist of several sequential sub-tests, each such sub-test should run) 85.04 312.53 P
2.06 (independently from the preceding tests, i.e. the sub-test results should not af) 85.04 298.53 P
2.06 (fect the) 472.55 298.53 P
0.84 (adjacent sub-tests. This is useful during the development of the test suite to reduce the) 85.04 284.53 P
-0.35 (simulation time by being able to exclude preceding sub-test in long simulation runs. Each) 85.04 270.53 P
-0.37 (sub-test should always begin and end with the test object in a known state and each signal) 85.04 256.53 P
-0.03 (being observed by the test bench should have the same value, which is normally the case) 85.04 242.53 P
1.73 (when the model is reset. When compressing the output data, the signature should be) 85.04 228.53 P
4.24 (checked and reset between sub-tests, allowing modi\336cations of sub-tests without) 85.04 214.53 P
(changing the signatures for all other sub-tests, as described in section) 85.04 200.53 T
(4.3.3) 420.14 200.53 T
-0.57 (Each test or sub-test should report whether it has passed or failed, using the severity levels) 85.04 172.53 P
4 F
3.69 (Note) 85.04 158.53 P
2 F
3.69 ( for passed and) 107.69 158.53 P
4 F
3.69 (Err) 197.71 158.53 P
3.69 (or) 213.93 158.53 P
2 F
3.69 ( for failed and the generic) 224.59 158.53 P
4 F
3.69 (InstancePath) 373.26 158.53 P
2 F
3.69 (, as shown in) 436.55 158.53 P
0.81 (example) 85.04 144.53 P
0.81 (32. When a sub-test has failed the assertion report should identify the error to) 128.67 144.53 P
1.08 (allow tracing of the fault, including the name of the test suite and state the simulation) 85.04 130.53 P
0.52 (condition. The criterion used for determining whether a test has passed or failed should) 85.04 116.53 P
-0.42 (be documented, i.e. state what is automatically veri\336ed. One method to indicate that a test) 85.04 102.53 P
(suite is completed is to generate an assertion report with the severity level) 85.04 88.53 T
4 F
(Failur) 442.45 88.53 T
(e) 472.67 88.53 T
2 F
(.) 477.99 88.53 T
85.04 59.54 510.24 745.52 C
85.04 490.53 510.24 609.52 C
167.35 584.45 422.47 598.63 R
0.5 H
0 Z
0 X
0 K
N
0 10 Q
(entity TestGenerator) 249.36 587.89 T
167.35 527.76 422.47 570.28 R
7 X
V
0 X
N
(architecture Functional) 177.35 557.99 T
181.52 513.59 436.64 556.11 R
7 X
V
0 X
N
(architecture X_Handling) 191.52 543.82 T
195.7 499.41 450.82 541.93 R
7 X
V
0 X
N
(architecture Timing) 205.7 529.64 T
85.04 59.54 510.24 745.52 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "46" 47
%%Page: "47" 47
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(47) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
1.15 (Unnecessary assertion reports should be avoided, reducing the amount of output to be) 85.04 734.69 P
(reviewed by the user) 85.04 720.69 T
(.) 183.96 720.69 T
-0.04 (When input and output \336les are used they should be of the type) 85.04 692.69 P
4 F
-0.04 (Std.T) 390.61 692.69 P
-0.04 (extIO.T) 414.51 692.69 P
-0.04 (ext) 449.71 692.69 P
2 F
-0.04 ( to ensure) 463.69 692.69 P
0.35 (portability) 85.04 678.69 P
0.35 (. Binary \336les should not be used as input or output to the test generator) 134.24 678.69 P
0.35 (. If the) 477.9 678.69 P
-0.12 (natural representation of data is in binary format, e.g. in image processing applications, a) 85.04 664.69 P
0.62 (C) 85.04 650.69 P
0.62 (program converting data between the binary and the hexadecimal representation, and) 96.04 650.69 P
(vice versa, should be provided with the binary \336les.) 85.04 636.69 T
6 10 Q
(library) 99.21 610.02 T
5 F
(IEEE;) 147.19 610.02 T
6 F
(use) 99.21 598.02 T
5 F
(IEEE.Std_Logic_1164.) 123.2 598.02 T
6 F
(all) 243.13 598.02 T
5 F
(;) 261.12 598.02 T
6 F
(library) 99.21 574.02 T
5 F
(ESA;) 147.19 574.02 T
6 F
(use) 99.21 562.02 T
5 F
(ESA.Simulation.) 123.2 562.02 T
6 F
(all) 213.15 562.02 T
5 F
(;) 231.14 562.02 T
6 F
(entity) 99.21 538.02 T
5 F
(TestGenerator) 141.19 538.02 T
6 F
(is) 225.14 538.02 T
(generic) 117.2 526.02 T
5 F
(\050) 159.18 526.02 T
(SimCondition:) 135.19 514.02 T
(SimConditionType) 231.14 514.02 T
(:=) 333.08 514.02 T
(WorstCase;) 351.08 514.02 T
(InstancePath:) 135.19 502.02 T
(String) 231.14 502.02 T
(:=) 333.08 502.02 T
("TestGenerator:"\051;) 351.08 502.02 T
6 F
(port) 117.2 490.02 T
5 F
(\050) 141.19 490.02 T
(--) 135.19 478.02 T
7 F
(System) 153.18 478.02 T
(signals) 195.16 478.02 T
(\0504\051) 243.13 478.02 T
5 F
(Test:) 135.19 466.02 T
6 F
(inout) 189.16 466.02 T
5 F
(Std_Logic_Vector\0500) 231.14 466.02 T
6 F
(to) 345.08 466.02 T
5 F
(1\051; --) 363.07 466.02 T
7 F
(Test) 405.05 466.02 T
(mode) 435.03 466.02 T
5 F
(Clk:) 135.19 454.02 T
6 F
(inout) 189.16 454.02 T
5 F
(Std_Logic) 231.14 454.02 T
(:=) 291.11 454.02 T
('0';) 309.1 454.02 T
(--) 387.05 454.02 T
7 F
(Master) 405.05 454.02 T
(Clock) 447.02 454.02 T
5 F
(Reset_N:) 135.19 442.02 T
6 F
(inout) 189.16 442.02 T
5 F
(Std_Logic;) 231.14 442.02 T
(--) 387.05 442.02 T
7 F
(Master) 405.05 442.02 T
(Reset) 447.02 442.02 T
5 F
(--) 135.19 430.02 T
7 F
(Interface) 153.18 430.02 T
(to) 213.15 430.02 T
(internal) 231.14 430.02 T
(registers) 285.11 430.02 T
(\05012\051) 345.08 430.02 T
5 F
(A:) 135.19 418.02 T
6 F
(inout) 189.16 418.02 T
5 F
(Std_Logic_Vector\0500) 231.14 418.02 T
6 F
(to) 345.08 418.02 T
5 F
(1\051;) 363.07 418.02 T
(--) 387.05 418.02 T
7 F
(Address) 405.05 418.02 T
(bus) 453.02 418.02 T
5 F
(CS_N:) 135.19 406.02 T
6 F
(inout) 189.16 406.02 T
5 F
(Std_Logic;) 231.14 406.02 T
(--) 387.05 406.02 T
7 F
(Chip) 405.05 406.02 T
(select) 435.03 406.02 T
5 F
(RW_N:) 135.19 394.02 T
6 F
(inout) 189.16 394.02 T
5 F
(Std_Logic;) 231.14 394.02 T
(--) 387.05 394.02 T
7 F
(Read/write) 405.05 394.02 T
5 F
(D:) 135.19 382.02 T
6 F
(inout) 189.16 382.02 T
5 F
(Std_Logic_Vector\0500) 231.14 382.02 T
6 F
(to) 345.08 382.02 T
5 F
(7\051;) 363.07 382.02 T
(--) 387.05 382.02 T
7 F
(Bidirectional) 405.05 382.02 T
5 F
(--) 135.19 370.02 T
7 F
(Serial) 153.18 370.02 T
(Interface) 195.16 370.02 T
(\0503\051) 255.13 370.02 T
5 F
(SClk:) 135.19 358.02 T
6 F
(inout) 189.16 358.02 T
5 F
(Std_ULogic) 231.14 358.02 T
(:=) 297.1 358.02 T
('0';) 315.09 358.02 T
(--) 387.05 358.02 T
7 F
(Serial) 405.05 358.02 T
(clock) 447.02 358.02 T
5 F
(SData:) 135.19 346.02 T
6 F
(inout) 189.16 346.02 T
5 F
(Std_ULogic) 231.14 346.02 T
(:=) 297.1 346.02 T
('0';) 315.09 346.02 T
(--) 387.05 346.02 T
7 F
(Serial) 405.05 346.02 T
(input) 447.02 346.02 T
5 F
(MData:) 135.19 334.02 T
6 F
(in) 189.16 334.02 T
5 F
(Std_Logic\051;) 231.14 334.02 T
(--) 387.05 334.02 T
7 F
(Serial) 405.05 334.02 T
(output) 447.02 334.02 T
6 F
(end) 99.21 322.02 T
5 F
(TestGenerator;) 123.2 322.02 T
3 12 Q
(Example 31:) 85.04 294.69 T
4 F
(Outline of an entity declaration for a test generator) 155.91 294.69 T
(.) 401.77 294.69 T
2 F
4.33 (The test generator need not be optimised for simulation performance. However) 85.04 266.69 P
4.33 (,) 507.24 266.69 P
0.44 (simulation lengths should not discourage the user from performing the veri\336cation. The) 85.04 252.69 P
-0.19 (usage of wait-statements has been shown ef) 85.04 238.69 P
-0.19 (\336cient due to their \337exibility when modelling) 293.51 238.69 P
-0.21 (test suites, even though not having optimum simulation performance. The duration of the) 85.04 224.69 P
(simulated time of each test suite should be documented.) 85.04 210.69 T
2.41 (T) 85.04 182.69 P
2.41 (est suites could be assembled using calls to procedures that encapsulate low level) 91.53 182.69 P
1.04 (interfacing to the test object. These procedures should be implemented with all timing) 85.04 168.69 P
(values passed as parameters, allowing easy modi\336cation of the interfaces.) 85.04 154.69 T
-0.61 (There should be a separation between the veri\336cation of the functionality of the test object) 85.04 126.69 P
0.11 (and the veri\336cation of its interface modelling. The following sections will more in detail) 85.04 112.69 P
(describe the purpose and implementation of these two dif) 85.04 98.69 T
(ferent veri\336cation procedures.) 359.96 98.69 T
FMENDPAGE
%%EndPage: "47" 48
%%Page: "48" 48
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(48) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(4.3.1) 85.04 737.52 T
(V) 127.56 737.52 T
(eri\336cation of functionality) 135.12 737.52 T
2 F
0.32 (The functional veri\336cation should cover the full functionality of the test object. The test) 85.04 711.52 P
-0.35 (suites implementing this are subject to several diverse requirements. The test suite should) 85.04 697.52 P
0.88 (detect any dif) 85.04 683.52 P
0.88 (ferences between the board-level and detailed models, employing several) 151.85 683.52 P
0.16 (dif) 85.04 669.52 P
0.16 (ferent testing methods as outlined below) 98.15 669.52 P
0.16 (. It should be possible to run the test suite for) 292.39 669.52 P
1.04 (both the test object and the) 85.04 655.52 P
4 F
1.04 (component model) 223.17 655.52 P
2 F
1.04 ( during model development. It should be) 309.14 655.52 P
0.36 (possible to evaluate the ef) 85.04 641.52 P
0.36 (\336ciency of the test suite using fault simulation as described in) 210.83 641.52 P
3.15 (section) 85.04 627.52 P
3.15 (4.4. The results from a simulation performed by the user should either be) 122.01 627.52 P
0.25 (compared to a reference \336le or with reference signatures when data compression is used) 85.04 613.52 P
(to determine whether a test has passed or failed.) 85.04 599.52 T
1.04 (The development time of the functional test suite should not be underestimated. It has) 85.04 571.52 P
-0.13 (been often shown that it takes at least the same amount of time as the development of the) 85.04 557.52 P
(test object itself.) 85.04 543.52 T
0.11 (T) 85.04 515.52 P
0.11 (o ensure that any dif) 91.53 515.52 P
0.11 (ferences between the two models are detected, all inputs should be) 189.69 515.52 P
3.04 (asserted a couple of clock cycles before and after their expected sampling points,) 85.04 501.52 P
1.16 (implementing a sliding window) 85.04 487.52 P
1.16 (. It is suf) 240.01 487.52 P
1.16 (\336cient to verify the clock cycle behaviour for) 285.26 487.52 P
1.51 (fully synchronous designs. The reset of the test object should be treated as any other) 85.04 473.52 P
0.46 (functionality and be adequately exercised. The behaviour of the test object before reset,) 85.04 459.52 P
-0.52 (during reset and after reset should be veri\336ed. The timing checkers of the test object could) 85.04 445.52 P
0.06 (be disabled during this type of veri\336cation since the correct behaviour of the model after) 85.04 431.52 P
(a timing violation is often not required.) 85.04 417.52 T
2.91 (The test object should not be veri\336ed only for its nominal behaviour but also for) 85.04 389.52 P
-0.05 (robustness. All input combinations should be generated including erroneous usage of the) 85.04 375.52 P
-0.27 (test object interfaces, incorrect accessing schemes etc. The test object should be run in all) 85.04 361.52 P
(modes, entering all internal states.) 85.04 347.52 T
-0.47 (Independent high-level checkers should be implemented for the test suite. These checkers) 85.04 319.52 P
0.18 (should evaluate the data sent and received by the test object, verifying that protocols are) 85.04 305.52 P
0.2 (correct, ensure that interface requirements are meet, etc. The incorporation of high-level) 85.04 291.52 P
-0.6 (checkers in the veri\336cation is a complement to the comparison with the) 85.04 277.52 P
4 F
-0.6 (component model) 422.9 277.52 P
2 F
-0.6 (,) 507.24 277.52 P
(and is essential when such a reference model does not exist.) 85.04 263.52 T
0.06 (It has been shown that random generation of input values, the order and type of accesses) 85.04 235.52 P
-0.48 (etc., detects many dif) 85.04 221.52 P
-0.48 (ferences between two model representations and should therefore be) 185.65 221.52 P
2.15 (included in the test suite when found bene\336cial. The implementation of the random) 85.04 207.52 P
-0.14 (function should never use the type) 85.04 193.52 P
4 F
-0.14 (Real) 252.07 193.52 P
2 F
-0.14 (, since its realisation is often simulator dependent) 274.05 193.52 P
(and could give inconsistent simulation results.) 85.04 179.52 T
-0.08 (All inputs to the test object should be synchronously asserted at relevant clock edges and) 85.04 151.52 P
-0.54 (with appropriate clock-to-output delays, not to violate any setup and hold constraints. The) 85.04 137.52 P
-0.64 (logical values on the inputs of the test object should be compatible with the simulator used) 85.04 123.52 P
0.39 (for the) 85.04 109.52 P
4 F
0.39 (component model) 120.45 109.52 P
2 F
0.39 (, which is normally \324) 205.78 109.52 P
4 F
0.39 (1) 306.94 109.52 P
2 F
0.39 (\325 and \324) 312.94 109.52 P
4 F
0.39 (0) 345.02 109.52 P
2 F
0.39 (\325. The use of unknown values on) 351.02 109.52 P
0.13 (the inputs will most likely not produce the same result for the two models and should be) 85.04 95.52 P
1.27 (avoided. When multiple input clocks are used, they should be phased locked to avoid) 85.04 81.52 P
(unnecessary timing violations during the simulation of the) 85.04 67.52 T
4 F
(component model) 367.54 67.52 T
2 F
(.) 452.48 67.52 T
FMENDPAGE
%%EndPage: "48" 49
%%Page: "49" 49
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(49) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
-0.55 (The test suite could generate formatted output \336les showing status, output data etc., which) 85.04 734.69 P
-0.19 (could be useful to the model developer) 85.04 720.69 P
-0.19 (. For example, a serial output data stream could be) 269.78 720.69 P
0.05 (converted to a parallel format before being evaluated in the test bench or written to a \336le) 85.04 706.69 P
0.17 (for further reviewing of the simulation results. These \336les should not be generated when) 85.04 692.69 P
-0.47 (the test suite is run by a user) 85.04 678.69 P
-0.47 (, neither should it be necessary for a user to review those \336les.) 217.48 678.69 P
-0.07 (The outputs of the test object should be sampled with respect to a driving clock edge and) 85.04 650.69 P
-0.43 (be written to a list \336le or be compressed using a Multiple Input Signature Register) 85.04 636.69 P
-0.43 (, MISR,) 472.34 636.69 P
1.46 (as described in section) 85.04 622.69 P
1.46 (4.3.3. Care should be taken when deciding the sampling point) 200.66 622.69 P
2.03 (within the clock cycle, allowing all outputs of the model to settle for all simulation) 85.04 608.69 P
-0.49 (conditions. The test suite should allow the outputs of the) 85.04 594.69 P
4 F
-0.49 (component model) 354.31 594.69 P
2 F
-0.49 ( to obtain other) 438.75 594.69 P
2.42 (values than unknown after reset or start up of the simulation, before beginning the) 85.04 580.69 P
3.04 (comparison of the results. The format of the list \336le should allow straightforward) 85.04 566.69 P
(comparison with the output generated by the) 85.04 552.69 T
4 F
(component model) 301.89 552.69 T
2 F
( simulator) 386.83 552.69 T
(.) 434.48 552.69 T
-0.22 (All inputs to the test object, including those from external components, could be sampled) 85.04 524.69 P
0.28 (at their assertion point and written to a force \336le. The format of the stimuli in force \336les) 85.04 510.69 P
0.27 (should be readable by the simulator used for the) 85.04 496.69 P
4 F
0.27 (component model) 321 496.69 P
2 F
0.27 (. If that simulator can) 406.21 496.69 P
(use the VHDL test bench directly) 85.04 482.69 T
(, the \336le would then not be necessary) 245.14 482.69 T
(.) 422.23 482.69 T
1.41 (Force, list and output \336les can be used when verifying the functionality of the model) 85.04 454.69 P
0.32 (intended for board-level simulation against the) 85.04 440.69 P
4 F
0.32 (component model) 314.11 440.69 P
2 F
0.32 (. When the veri\336cation) 399.37 440.69 P
-0.45 (has been successful, the list \336le from the) 85.04 426.69 P
4 F
-0.45 (component model) 278.97 426.69 P
2 F
-0.45 ( simulation should be provided) 363.45 426.69 P
0.23 (to the user as a reference \336le for comparison with obtained simulation results. When the) 85.04 412.69 P
0.48 (test suite is run by the user) 85.04 398.69 P
0.48 (, the outputs should be sampled and compared to a reference) 215.35 398.69 P
0.32 (\336le to establish whether each sub-test has passed. The comparison could be done within) 85.04 384.69 P
-0.09 (the test generator to avoid generating an output \336le for comparison outside the simulator) 85.04 370.69 P
-0.09 (.) 507.24 370.69 P
0.78 (Since reference \336les tend to become lar) 85.04 356.69 P
0.78 (ge and cumbersome, compression of the output) 278.69 356.69 P
(data is recommended and is described in section) 85.04 342.69 T
(4.3.3.) 319.54 342.69 T
0.51 (When the test suite is to be evaluated using fault simulation as described in section) 85.04 314.69 P
0.51 (4.4,) 492.24 314.69 P
0.43 (the test stimuli could be transferred between the simulators using tool speci\336c methods,) 85.04 300.69 P
0.71 (otherwise the previously mentioned force \336le could be used. In case bidirectional ports) 85.04 286.69 P
1.37 (are used, it could sometimes be necessary to generate force \336les to obtain the correct) 85.04 272.69 P
-0.42 (waveforms even when tool speci\336c methods are available. When Built In Self T) 85.04 258.69 P
-0.42 (est, BIST) 463.23 258.69 P
-0.42 (,) 507.24 258.69 P
0.03 (is not fully implemented in the model for board-level simulation, e.g. it is modelled only) 85.04 244.69 P
0.08 (as a delay before the nominal operation after reset, it should be veri\336ed in a separate test) 85.04 230.69 P
(suite.) 85.04 216.69 T
1.79 (The force, list and output \336le generation should be possible to disable by a) 85.04 188.69 P
4 F
1.79 (Boolean) 470.26 188.69 P
2 F
2.75 (generic with the default value) 85.04 174.69 P
4 F
2.75 (False) 244.33 174.69 P
2 F
2.75 (, and it should be disabled when not used for) 270.98 174.69 P
-0.57 (debugging purposes. It is suggested that the implementation of such \336le generators should) 85.04 160.69 P
6.95 (not induce any simulation penalties when not used and be disabled using) 85.04 146.69 P
(generate) 85.04 132.69 T
(statements as shown in example) 128.66 132.69 T
(12.) 285.56 132.69 T
0.45 (An architecture containing a functional test suite is shown in example) 85.04 104.69 P
0.45 (32. The test suite) 426.94 104.69 P
(in the example will test the full functionality of the model, except the BIST operation.) 85.04 90.69 T
FMENDPAGE
%%EndPage: "49" 50
%%Page: "50" 50
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(50) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
1.91 (The activation of the BIST would preclude the test suite to be evaluated using fault) 85.04 737.52 P
0.7 (simulation. The BIST is tested separately in the architecture) 85.04 723.52 P
4 F
0.7 (X_Handling) 381.85 723.52 P
2 F
0.7 ( as outlined in) 440.49 723.52 P
-0.66 (section) 85.04 709.52 P
-0.66 (4.3.2. Only the) 122.01 709.52 P
4 F
-0.66 (Std_Logic) 194.67 709.52 P
2 F
-0.66 ( strengths \325) 243.31 709.52 P
4 F
-0.66 (0) 295.3 709.52 P
2 F
-0.66 (\325, \325) 301.29 709.52 P
4 F
-0.66 (1) 314.62 709.52 P
2 F
-0.66 (\325, \325) 320.62 709.52 P
4 F
-0.66 (Z) 333.95 709.52 P
2 F
-0.66 (\325 are applied to the inputs, to be able) 340.61 709.52 P
0.41 (to apply the same stimuli to the) 85.04 695.52 P
4 F
0.41 (component model) 241.49 695.52 P
2 F
0.41 ( as well. The outputs are sampled and) 326.84 695.52 P
0.07 (the data is compressed in a concurrent procedure. The resulting signature is compared to) 85.04 681.52 P
0.07 (an expected signature at the end of each sub-test, which is done in the test suite. The test) 85.04 667.52 P
0.9 (object is reset and the MISR is cleared between each sub-test. The length of the) 85.04 653.52 P
4 F
0.9 (MISR) 482.93 653.52 P
2 F
-0.68 (adapts itself to the length of the) 85.04 639.52 P
4 F
-0.68 (Input) 234.53 639.52 P
2 F
-0.68 ( parameter) 259.85 639.52 P
-0.68 (. The MISR will be sampled on each rising) 309.46 639.52 P
4 F
(Clk) 85.04 625.52 T
2 F
( edge. The source code of the) 101.7 625.52 T
4 F
(MISR) 245.57 625.52 T
2 F
( procedure can be found in appendix) 272.88 625.52 T
(B.) 451.07 625.52 T
6 10 Q
(library) 99.21 598.86 T
5 F
(BitMod_TB_Lib;) 147.19 598.86 T
6 F
(use) 99.21 586.86 T
5 F
(BitMod_TB_Lib.MISR_Definition.) 123.2 586.86 T
6 F
(all) 303.1 586.86 T
5 F
(;) 321.09 586.86 T
6 F
(architecture) 99.21 562.86 T
5 F
(Functional) 177.17 562.86 T
6 F
(of) 243.13 562.86 T
5 F
(TestGenerator) 261.12 562.86 T
6 F
(is) 345.08 562.86 T
(signal) 117.2 550.86 T
5 F
(MISRegister:) 171.17 550.86 T
(Std_Logic_Vector\0500) 249.13 550.86 T
6 F
(to) 363.07 550.86 T
5 F
(15\051;) 381.06 550.86 T
6 F
(signal) 117.2 538.86 T
5 F
(MISRInput:) 171.17 538.86 T
(Std_Logic_Vector\0500) 249.13 538.86 T
6 F
(to) 363.07 538.86 T
5 F
(15\051;) 381.06 538.86 T
6 F
(signal) 117.2 526.86 T
5 F
(MISRReset:) 171.17 526.86 T
(Boolean;) 249.13 526.86 T
6 F
(begin) 99.21 514.86 T
5 F
(TestSuite:) 117.2 502.86 T
6 F
(process) 183.17 502.86 T
(variable) 135.19 490.86 T
5 F
(TestFailed:) 189.16 490.86 T
(Boolean) 261.12 490.86 T
(:=) 309.1 490.86 T
(False;) 327.09 490.86 T
6 F
(begin) 117.2 478.86 T
7 F
(... Initialisation) 135.19 466.86 T
5 F
(ResetMISR\050MISRReset\051;) 135.19 454.86 T
7 F
(... Test suite) 135.19 442.86 T
5 F
( CheckMISR\050MISRegister,) 129.2 430.86 T
("1234",) 273.12 430.86 T
(TestFailed,) 321.09 430.86 T
(InstancePath&"Functional:TestSuite:Sub-test 41"\051;) 195.16 418.86 T
(ResetMISR\050MISRReset\051;) 135.19 406.86 T
(Reset\050Test, Clk, Reset_N, A, CS_N, RW_N, Sclk, SData\051;) 135.19 394.86 T
7 F
(... Test suite) 135.19 382.86 T
5 F
(CheckMISR\050MISRegister,) 135.19 370.86 T
("5678",) 273.12 370.86 T
(TestFailed,) 321.09 370.86 T
(InstancePath&"Functional:TestSuite:Sub-test 42"\051;) 195.16 358.86 T
6 F
( assert) 129.2 346.86 T
(not) 177.17 346.86 T
5 F
(TestFailed) 201.16 346.86 T
6 F
(report) 153.18 334.86 T
5 F
(InstancePath&"Functional:TestSuite: Test) 195.16 334.86 T
(failed.") 441.02 334.86 T
6 F
(severity) 153.18 322.86 T
5 F
(Error;) 207.15 322.86 T
6 F
(assert) 135.19 310.86 T
5 F
(TestFailed) 177.17 310.86 T
6 F
(report) 153.18 298.86 T
5 F
(InstancePath&"Functional:TestSuite: Test) 195.16 298.86 T
(passed.") 441.02 298.86 T
6 F
(severity) 153.18 286.86 T
5 F
(Note;) 207.15 286.86 T
6 F
(assert) 135.19 274.86 T
5 F
(False) 177.17 274.86 T
6 F
(report) 153.18 262.86 T
5 F
(InstancePath&"Functional:TestSuite: End) 195.16 262.86 T
(of) 435.03 262.86 T
(test.") 453.02 262.86 T
6 F
( severity) 147.19 250.86 T
5 F
(Failure;) 207.15 250.86 T
6 F
(wait) 135.19 238.86 T
5 F
(;) 159.18 238.86 T
6 F
(end) 117.2 226.86 T
(process) 141.19 226.86 T
5 F
(TestSuite;) 189.16 226.86 T
(MISRInput<=) 117.2 214.86 T
(MData) 189.16 214.86 T
(&) 225.14 214.86 T
(SData) 237.14 214.86 T
(&) 273.12 214.86 T
(SClk) 285.11 214.86 T
(&) 315.09 214.86 T
(D) 327.09 214.86 T
(&) 339.08 214.86 T
(A) 351.07 214.86 T
(&) 363.07 214.86 T
(CS_N) 375.06 214.86 T
(&) 405.05 214.86 T
(RW_N) 417.04 214.86 T
(&) 447.02 214.86 T
(Reset_N;) 459.02 214.86 T
(MISR\050Clk) 117.2 190.86 T
(=>) 225.14 190.86 T
(Clk,) 243.13 190.86 T
(Reset) 147.19 178.86 T
(=>) 225.14 178.86 T
(MISRReset,) 243.13 178.86 T
(Input) 147.19 166.86 T
(=>) 225.14 166.86 T
(MISRInput,) 243.13 166.86 T
(MISR) 147.19 154.86 T
(=>) 225.14 154.86 T
(MISRegister,) 243.13 154.86 T
(Rising) 147.19 142.86 T
(=>) 225.14 142.86 T
(True,) 243.13 142.86 T
(Falling) 147.19 130.86 T
(=>) 225.14 130.86 T
(False,) 243.13 130.86 T
(HeaderMsg) 147.19 118.86 T
(=>) 225.14 118.86 T
(InstancePath&"Functional:MISR:",) 243.13 118.86 T
(Sense) 147.19 106.86 T
(=>) 225.14 106.86 T
(45 ns\051;) 243.13 106.86 T
6 F
(end) 99.21 94.86 T
5 F
(Functional;) 123.2 94.86 T
3 12 Q
(Example 32:) 85.04 67.52 T
4 F
(Outline of ar) 155.91 67.52 T
(chitectur) 217.43 67.52 T
(e containing a functional test suite.) 259.62 67.52 T
FMENDPAGE
%%EndPage: "50" 51
%%Page: "51" 51
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(51) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(4.3.2) 85.04 734.69 T
(V) 127.56 734.69 T
(eri\336cation of interfaces) 135.12 734.69 T
2 F
0.9 (The interfaces of the test object should be veri\336ed to function correctly) 85.04 708.69 P
0.9 (, and should be) 434.91 708.69 P
0.44 (performed separately from the functional veri\336cation. The test results must normally be) 85.04 694.69 P
(visually inspected by the user since automatic veri\336cation is not always possible.) 85.04 680.69 T
-0.15 (T) 85.04 652.69 P
-0.15 (est suites resulting in assertion reports should be delivered together with a reference \336le) 91.53 652.69 P
-0.6 (listing the expected assertion reports, including time of assertion and severity level, which) 85.04 638.69 P
-0.06 (should be used for manual comparison with the results obtained by the user) 85.04 624.69 P
-0.06 (. All message) 445.4 624.69 P
(reports that can be generated by the test object should be veri\336ed.) 85.04 610.69 T
-0.25 (Each input of the test object should be applied all nine) 85.04 582.69 P
4 F
-0.25 (Std_Logic) 345.75 582.69 P
2 F
-0.25 ( strengths, which should) 394.39 582.69 P
0.01 (result in the detection of unknown values and assertion reports. Since inputs are checked) 85.04 568.69 P
-0.35 (for unknown values only when needed in models for board-level simulation, the test suite) 85.04 554.69 P
1.13 (needs to execute the test object to the point when the input value is actually used and) 85.04 540.69 P
-0.55 (af) 85.04 526.69 P
-0.55 (fects the simulation. Models with internal memory elements which are observable at the) 94.14 526.69 P
0.39 (interface should be veri\336ed to return the) 85.04 512.69 P
4 F
0.39 (Std_Logic) 283.29 512.69 P
2 F
0.39 ( strength \324) 331.94 512.69 P
4 F
0.39 (U) 381.35 512.69 P
2 F
0.39 (\325 at simulation start up if) 390.01 512.69 P
(not reset.) 85.04 498.69 T
0.27 (The handling and propagation of unknown values should be veri\336ed for each input. The) 85.04 470.69 P
3.2 (outputs should be sampled and the test suite could use a reference \336le or output) 85.04 456.69 P
2.28 (compression, with expected responses \336rst being examined by the model developer) 85.04 442.69 P
2.28 (.) 507.24 442.69 P
1.12 (Comparison with a) 85.04 428.69 P
4 F
1.12 (component model) 182.68 428.69 P
2 F
1.12 ( will normally not be possible since its unknown) 268.74 428.69 P
(value propagation is implemented dif) 85.04 414.69 T
(ferently) 264.04 414.69 T
(.) 300.56 414.69 T
1.7 (The architecture) 85.04 386.69 P
4 F
1.7 (X_Handling) 169.7 386.69 P
2 F
1.7 ( shown in \336gure) 228.33 386.69 P
1.7 (7 contains a test suite that will test the) 314.06 386.69 P
1.95 (following: all inputs should be applied all nine) 85.04 372.69 P
4 F
1.95 (Std_Logic) 327.21 372.69 P
2 F
1.95 ( strengths; all checkers for) 375.86 372.69 P
-0.27 (unknown values on inputs; the handling of each unknown input value should be checked;) 85.04 358.69 P
0.68 (the propagation of each unknown input value should be checked. This test suite should) 85.04 344.69 P
1.27 (also test the BIST functionality of the model, and should not be evaluated using fault) 85.04 330.69 P
-0.49 (simulation since it would activate portions of the component not modelled for board-level) 85.04 316.69 P
(simulation.) 85.04 302.69 T
0.06 (The veri\336cation of the timing of the test object should include all input-to-output delays,) 85.04 274.69 P
0.29 (clock-to-output delays, setup and hold times etc. The timing veri\336cation should be done) 85.04 260.69 P
0.26 (for all simulation conditions and be selected by the) 85.04 246.69 P
4 F
0.26 (SimCondition) 334.89 246.69 P
2 F
0.26 ( generic. Outputs from) 400.87 246.69 P
2.91 (the test object do not need to be compared with the) 85.04 232.69 P
4 F
2.91 (component model) 364.59 232.69 P
2 F
2.91 ( during the) 452.44 232.69 P
1.4 (veri\336cation of the timing, since they would not necessarily give identical results. The) 85.04 218.69 P
-0.7 (purpose is to verify the operation of the timing checkers, not the functionality of the model) 85.04 204.69 P
0.07 (after a timing violation. No reference \336le nor output compression is therefore needed for) 85.04 190.69 P
(this type of veri\336cation.) 85.04 176.69 T
0.87 (The test suite should not use the timing package provided with the test object to avoid) 85.04 148.69 P
0.59 (possible error masking. It is therefore not necessary that the test suite should be able to) 85.04 134.69 P
0.3 (verify the timing of a test object for which the timing package has been modi\336ed by the) 85.04 120.69 P
-0.25 (user) 85.04 106.69 P
-0.25 (. This approach will also provide a means for detecting whether a timing package has) 104.36 106.69 P
(been modi\336ed since delivered.) 85.04 92.69 T
FMENDPAGE
%%EndPage: "51" 52
%%Page: "52" 52
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(52) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
1.16 (Each timing constraint checker in the model should be veri\336ed by asserting the tested) 85.04 737.52 P
0.46 (signal from two units before to two units after the critical point, implementing a sliding) 85.04 723.52 P
0.47 (window over the timing constraint value. The unit should be) 85.04 709.52 P
4 F
0.47 ( ns) 379.11 709.52 P
2 F
0.47 ( for absolute parameters) 393.25 709.52 P
1.65 (and periods for clock relative parameters. The implementation of the sliding window) 85.04 695.52 P
0.34 (should take into account that the timing parameters could change during the life time of) 85.04 681.52 P
-0.3 (the test object. Each checker in the model should also be checked under conditions which) 85.04 667.52 P
(should not result in an assertion report.) 85.04 653.52 T
2.95 (The output delay timing for each signal, including bidirectional signals, should be) 85.04 625.52 P
(veri\336ed, observing all possible signal transitions and timing parameters.) 85.04 611.52 T
1.41 (The architecture) 85.04 583.52 P
4 F
1.41 (T) 169.12 583.52 P
1.41 (iming) 175.13 583.52 P
2 F
1.41 ( shown in \336gure) 202.45 583.52 P
1.41 (7 should contain a test suite that will test all) 287.3 583.52 P
1.31 (timing constraint checkers \050both with and without timing violations\051. The architecture) 85.04 569.52 P
-0.37 (with the timing test suite should be bound for the three simulation conditions by using the) 85.04 555.52 P
-0.07 (three con\336guration declarations) 85.04 541.52 P
4 F
-0.07 (W) 239.7 541.52 P
-0.07 (orstCaseT) 248.59 541.52 P
-0.07 (est) 296.8 541.52 P
2 F
-0.07 (,) 310.13 541.52 P
4 F
-0.07 (T) 316.05 541.52 P
-0.07 (ypCaseT) 321.83 541.52 P
-0.07 (est) 362.71 541.52 P
2 F
-0.07 ( and) 376.03 541.52 P
4 F
-0.07 (BestCaseT) 399.2 541.52 P
-0.07 (est) 449.41 541.52 P
2 F
-0.07 (. A listing) 462.73 541.52 P
0.68 (of simulator outputs \050assertion reports\051 should be provided in the reference \336les named) 85.04 527.52 P
4 F
(worstcase.r) 85.04 513.52 T
(ef) 140.23 513.52 T
2 F
(,) 148.89 513.52 T
4 F
(typcase.r) 154.89 513.52 T
(ef) 198.08 513.52 T
2 F
( and) 206.74 513.52 T
4 F
(bestcase.r) 230.05 513.52 T
(ef) 277.9 513.52 T
2 F
(.) 286.57 513.52 T
3 F
(4.3.3) 85.04 471.52 T
(V) 127.56 471.52 T
(eri\336cation r) 135.12 471.52 T
(esult compr) 195.19 471.52 T
(ession) 255.26 471.52 T
2 F
0.34 (A method useful for verifying that the exact behaviour of a model has not changed is to) 85.04 445.52 P
3.12 (generate a signature, similar to implementing BIST for ASICs. One usage of this) 85.04 431.52 P
(technique is to prove the exact behaviour of a delivered VHDL model to the user) 85.04 417.52 T
(.) 472.75 417.52 T
0.68 (Data from the sampled outputs of the test object could be compressed using a Multiple) 85.04 389.52 P
2.33 (Input-Signature Register) 85.04 375.52 P
2.33 (, MISR, which is compared to a predetermined signature to) 205.14 375.52 P
0.42 (determine whether a test has passed or failed. The bene\336t of compressing output data is) 85.04 361.52 P
0.54 (the elimination of lar) 85.04 347.52 P
0.54 (ge reference \336les. This method is also useful when combined with) 187.38 347.52 P
-0.34 (high level checkers, since it can provide accurate clock cycle observation of signals when) 85.04 333.52 P
0.42 (the stimuli and responses have been approved. A MISR can be used for regression tests) 85.04 319.52 P
0.4 (during model and ASIC developments, as well as for veri\336cation test benches. A MISR) 85.04 305.52 P
(implemented as a VHDL procedure is shown in appendix) 85.04 291.52 T
(B.) 363.84 291.52 T
0.82 (Data compression is most feasible for data that have been synchronously sampled, and) 85.04 263.52 P
0.24 (should therefore mainly be done for the test suites verifying the functional behaviour on) 85.04 249.52 P
-0.15 (a per clock cycle basis. A MISR can also be clocked by the changes on its input vector) 85.04 235.52 P
-0.15 (, it) 497.72 235.52 P
1.34 (should then be independent of any delta cycles since these can dif) 85.04 221.52 P
1.34 (fer between VHDL) 414.98 221.52 P
-0.46 (simulators. A way to implement this is to allow all events on the input vector to take place) 85.04 207.52 P
0.37 (in each simulation cycle before shifting the MISR. The input vector should therefore be) 85.04 193.52 P
1.83 (stored for each event, and the MISR should be shifted only when there has been an) 85.04 179.52 P
(increase of the simulation time since the last event.) 85.04 165.52 T
0.13 (All outputs from the test object should be input to the MISR, including those interfacing) 85.04 137.52 P
-0.3 (external components such as memories. Inputs to the test object could also be input to the) 85.04 123.52 P
-0.06 (MISR, especially when there is a need to assure that input stimuli have not changed. The) 85.04 109.52 P
-0.64 (MISR should have suf) 85.04 95.52 P
-0.64 (\336cient number of register stages to allow for long test suites without) 190.5 95.52 P
-0.55 (the risk of error detection masking due to register contents repeating themselves. It should) 85.04 81.52 P
FMENDPAGE
%%EndPage: "52" 53
%%Page: "53" 53
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(53) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
-0.5 (therefore be structured as a primitive binary polynomial implementing a maximum length) 85.04 734.69 P
-0.19 (Linear Feedback Shift Register) 85.04 720.69 P
-0.19 (, LFSR, as shown in \336gure) 233.56 720.69 P
-0.19 (8. A list of binary polynomials) 363.9 720.69 P
(for dif) 85.04 706.69 T
(ferent register lengths can be found in RD5.) 115.13 706.69 T
0.47 (The MISR should be able to detect any dif) 85.04 678.69 P
0.47 (ferences on its inputs, taking into account all) 292.43 678.69 P
-0.01 (nine) 85.04 664.69 P
4 F
-0.01 (Std_Logic) 108.68 664.69 P
2 F
-0.01 ( strengths. For an LFSR to function correctly) 157.33 664.69 P
-0.01 (, the) 372.37 664.69 P
4 F
-0.01 (xor) 396.01 664.69 P
2 F
-0.01 ( operator is assumed) 411.99 664.69 P
0.06 (to operate on operands with only the logic strengths \324) 85.04 650.69 P
4 F
0.06 (0) 341.04 650.69 P
2 F
0.06 (\325 and \324) 347.03 650.69 P
4 F
0.06 (1) 378.45 650.69 P
2 F
0.06 (\325. LFSRs are therefore not) 384.44 650.69 P
0.94 (capable to work with the type) 85.04 636.69 P
4 F
0.94 (Std_Logic) 235.88 636.69 P
2 F
0.94 ( directly) 284.53 636.69 P
0.94 (. The nine) 324.32 636.69 P
4 F
0.94 (Std_Logic) 378.43 636.69 P
2 F
0.94 ( strengths should) 427.07 636.69 P
0.37 (therefore be transformed to a binary vector representation with the length 4, assigning a) 85.04 622.69 P
0.44 (unique binary combination for each) 85.04 608.69 P
4 F
0.44 (Std_Logic) 261.43 608.69 P
2 F
0.44 ( strength. The resulting vector could then) 310.08 608.69 P
0.44 (be input to the MISR which would be four times longer than the input vector) 85.04 594.69 P
0.44 (. A way to) 458.96 594.69 P
-0.4 (reduce the vector length is to divide the input vector in four and shift the MISR four times) 85.04 580.69 P
(for each sampling point. The MISR would then have the same length as the input vector) 85.04 566.69 T
(.) 506.76 566.69 T
0.32 (All signals observed by the MISR should be input each clock cycle, be that by applying) 85.04 538.69 P
0.76 (the full input vector once or to split it and clock the MISR multiple times as explained) 85.04 524.69 P
0.89 (above. It is recommended that MISRs containing only) 85.04 510.69 P
4 F
0.89 (xor) 355.01 510.69 P
2 F
0.89 ( operators are set to all ones) 370.99 510.69 P
-0.01 (when reset, to reduce the risk of error detection masking for signatures with all bits zero.) 85.04 496.69 P
0.1 (As for the generation of list \336les, the sampling point within the clock cycle should allow) 85.04 468.69 P
0.08 (the outputs to settle for the test object under all simulation conditions. The MISR should) 85.04 454.69 P
1.84 (therefore be clocked with the same, or derived, clock as the test object, but after an) 85.04 440.69 P
-0.64 (appropriate delay) 85.04 426.69 P
-0.64 (. The usage of multiple MISRs should be considered when the test object) 167.21 426.69 P
(has more than one input clock.) 85.04 412.69 T
0.17 (The MISR signature should be checked and the MISR reset between each sub-test. Both) 85.04 384.69 P
-0.37 (the board-level and detailed models should be in a known state and each sampled input or) 85.04 370.69 P
0.75 (output should always have the same value between two tests. This will enable the sub-) 85.04 356.69 P
-0.22 (tests to be modi\336ed, reordered, or removed without af) 85.04 342.69 P
-0.22 (fecting adjacent sub-tests, since the) 341.57 342.69 P
2.47 (MISR signature of each sub-test would be independent of the preceding simulation) 85.04 328.69 P
(results.) 85.04 314.69 T
1.29 (Each test suite should be developed with data compression in mind, even when using) 85.04 286.69 P
-0.14 (reference \336les since these often tend to grow during the development of the test suite and) 85.04 272.69 P
1.64 (will probably grow too lar) 85.04 258.69 P
1.64 (ge to be manageable and be eventually replaced by output) 217.32 258.69 P
(compression.) 85.04 244.69 T
3 F
(Figure 8:) 85.04 106.59 T
4 F
(MISR implementing the polynomial x) 155.91 106.59 T
4 10 Q
(5) 334.45 111.39 T
4 12 Q
( + x) 339.45 106.59 T
4 10 Q
(2) 358.87 111.39 T
4 12 Q
( + 1) 363.86 106.59 T
85.04 56.71 510.24 742.69 C
85.04 130.59 510.24 240.69 C
127.69 149.54 167.51 192.06 R
7 X
0 K
V
0.5 H
0 Z
0 X
N
0 12 Q
(x) 141.82 164.75 T
0 10 Q
(0) 147.82 169.55 T
104.46 170.8 111.1 170.8 2 L
7 X
V
2 Z
0 X
N
107.78 174.34 107.78 167.25 2 L
7 X
V
0 X
N
0 Z
90 450 6.64 7.09 107.78 170.8 A
104.78 158.51 107.78 163.71 110.78 158.51 107.78 158.51 4 Y
V
107.78 135.36 107.78 158.51 2 L
2 Z
N
122.49 173.8 127.69 170.8 122.49 167.8 122.49 170.8 4 Y
V
114.42 170.8 122.49 170.8 2 L
N
175.59 173.8 180.78 170.8 175.59 167.8 175.59 170.8 4 Y
V
167.51 170.8 175.59 170.8 2 L
N
207.33 149.54 247.15 192.06 R
7 X
V
0 Z
0 X
N
0 12 Q
(x) 221.46 164.75 T
0 10 Q
(1) 227.46 169.55 T
184.1 170.8 190.74 170.8 2 L
7 X
V
2 Z
0 X
N
187.42 174.34 187.42 167.25 2 L
7 X
V
0 X
N
0 Z
90 450 6.64 7.09 187.42 170.8 A
202.13 173.8 207.33 170.8 202.13 167.8 202.13 170.8 4 Y
V
194.05 170.8 202.13 170.8 2 L
2 Z
N
255.22 173.8 260.42 170.8 255.22 167.8 255.22 170.8 4 Y
V
247.15 170.8 255.22 170.8 2 L
N
286.96 149.54 326.78 192.06 R
7 X
V
0 Z
0 X
N
0 12 Q
(x) 301.1 164.75 T
0 10 Q
(2) 307.09 169.55 T
263.74 170.8 270.37 170.8 2 L
7 X
V
2 Z
0 X
N
267.06 174.34 267.06 167.25 2 L
7 X
V
0 X
N
0 Z
90 450 6.64 7.09 267.06 170.8 A
281.77 173.8 286.96 170.8 281.77 167.8 281.77 170.8 4 Y
V
273.69 170.8 281.77 170.8 2 L
2 Z
N
334.86 173.8 340.06 170.8 334.86 167.8 334.86 170.8 4 Y
V
326.78 170.8 334.86 170.8 2 L
N
366.6 149.54 406.42 192.06 R
7 X
V
0 Z
0 X
N
0 12 Q
(x) 380.74 164.75 T
0 10 Q
(3) 386.73 169.55 T
343.38 170.8 350.01 170.8 2 L
7 X
V
2 Z
0 X
N
346.69 174.34 346.69 167.25 2 L
7 X
V
0 X
N
0 Z
90 450 6.64 7.09 346.69 170.8 A
361.41 173.8 366.6 170.8 361.41 167.8 361.41 170.8 4 Y
V
353.33 170.8 361.41 170.8 2 L
2 Z
N
414.5 173.8 419.7 170.8 414.5 167.8 414.5 170.8 4 Y
V
406.42 170.8 414.5 170.8 2 L
N
446.24 149.54 486.06 192.06 R
7 X
V
0 Z
0 X
N
0 12 Q
(x) 460.37 164.75 T
0 10 Q
(4) 466.37 169.55 T
423.01 170.8 429.65 170.8 2 L
7 X
V
2 Z
0 X
N
426.33 174.34 426.33 167.25 2 L
7 X
V
0 X
N
0 Z
90 450 6.64 7.09 426.33 170.8 A
441.05 173.8 446.24 170.8 441.05 167.8 441.05 170.8 4 Y
V
432.97 170.8 441.05 170.8 2 L
2 Z
N
264.06 158.51 267.06 163.71 270.06 158.51 267.06 158.51 4 Y
V
267.06 135.36 267.06 158.51 2 L
N
486.06 170.8 499.34 170.8 499.34 135.36 107.78 135.36 4 L
N
110.78 183.08 107.78 177.88 104.78 183.08 107.78 183.08 4 Y
V
107.78 206.23 107.78 183.08 2 L
N
190.42 183.08 187.42 177.88 184.42 183.08 187.42 183.08 4 Y
V
187.42 206.23 187.42 183.08 2 L
N
270.06 183.08 267.06 177.88 264.06 183.08 267.06 183.08 4 Y
V
267.06 206.23 267.06 183.08 2 L
N
349.69 183.08 346.69 177.88 343.69 183.08 346.69 183.08 4 Y
V
346.69 206.23 346.69 183.08 2 L
N
429.33 183.08 426.33 177.88 423.33 183.08 426.33 183.08 4 Y
V
426.33 206.23 426.33 183.08 2 L
N
(Input 0) 103.1 211.66 T
(Input 1) 182.74 211.66 T
(Input 2) 262.38 211.66 T
(Input 3) 342.02 211.66 T
(Input 4) 419.7 211.66 T
90 450 1.33 1.42 267.05 135.37 G
0 Z
90 450 1.33 1.42 267.05 135.37 A
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "53" 54
%%Page: "54" 54
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(54) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(4.4) 85.04 737.52 T
(Evaluation of veri\336cation coverage) 127.56 737.52 T
2 F
3.36 (The ef) 85.04 711.52 P
3.36 (\336ciency of the test suites can be assessed and evaluated using quantitative) 119.15 711.52 P
0.71 (measurement methods such as code and fault coverage. The purpose of the veri\336cation) 85.04 697.52 P
2.62 (should always be to verify the complete functionality of the model for board-level) 85.04 683.52 P
0.18 (simulation, not to solely satisfy the code and fault coverage goals since these are merely) 85.04 669.52 P
-0.01 (measurements of the veri\336cation ef) 85.04 655.52 P
-0.01 (\336ciently) 253.97 655.52 P
-0.01 (. The calculation of the code coverage should) 292.51 655.52 P
-0.38 (be done in accordance with RD1. The code and fault coverage of each test suite should be) 85.04 641.52 P
(documented.) 85.04 627.52 T
0.11 (The functional coverage of the test suites verifying the functionality of the model can be) 85.04 599.52 P
0.81 (approximated as the fault coverage achieved when applying the same stimuli to a fault) 85.04 585.52 P
-0.29 (simulation of the) 85.04 571.52 P
4 F
-0.29 (component model) 168.45 571.52 P
2 F
-0.29 (. This type of coverage measurement is of course only) 253.09 571.52 P
0.27 (feasible when a) 85.04 557.52 P
4 F
0.27 (component model) 163.45 557.52 P
2 F
0.27 ( exists. Only the fault coverage for the functional core) 248.66 557.52 P
0.58 (of the) 85.04 543.52 P
4 F
0.58 (component model) 116.84 543.52 P
2 F
0.58 ( need to be considered, excluding test structures and logic used) 202.35 543.52 P
(for production or self-test when not fully implemented in the test object.) 85.04 529.52 T
-0.3 (Functions used for internal testability) 85.04 501.52 P
-0.3 (, e.g. BIST) 262.29 501.52 P
-0.3 (, should not be activated by the test suites) 313.1 501.52 P
0.16 (during the fault simulation when not fully implemented in the test object. The testability) 85.04 487.52 P
-0.45 (logic could else cover faults in parts of the) 85.04 473.52 P
4 F
-0.45 (component model) 287.86 473.52 P
2 F
-0.45 ( which are not veri\336ed by the) 372.36 473.52 P
-0.16 (stimuli when applied to the model for board-level simulation. This would result in a fault) 85.04 459.52 P
(coverage not being proportional to the functional coverage.) 85.04 445.52 T
-0.22 (Normally only stimuli stemming from clock cycle oriented test suites can readily be used) 85.04 417.52 P
(as input to fault simulators.) 85.04 403.52 T
FMENDPAGE
%%EndPage: "54" 55
%%Page: "55" 55
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(55) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(5) 85.04 734.69 T
(MODELLING AND SIMULA) 127.56 734.69 T
(TING BOARD DESIGNS) 282.59 734.69 T
2 F
0.32 (Board-level simulations are performed to verify board designs. The veri\336cation strategy) 85.04 708.69 P
1.95 (should be analysed before the simulation commences, assessing its ful\336lment by the) 85.04 694.69 P
3.36 (intended simulation. T) 85.04 680.69 P
3.36 (o be able to make the assessment, an understanding of the) 199.19 680.69 P
0.14 (properties and capabilities of the simulation models is necessary) 85.04 666.69 P
0.14 (. The simulation models) 393.86 666.69 P
0.43 (de\336ne the types of design characteristics that can be simulated. The level of correctness) 85.04 652.69 P
2.82 (in terms of functionality and timing should be assessed for each model, otherwise) 85.04 638.69 P
0.22 (potential errors will be found on the real breadboard after manufacturing. The quality of) 85.04 624.69 P
0.51 (simulation results is rarely higher than the quality of the models used in the simulation.) 85.04 610.69 P
0.5 (Models not meeting the requirements imposed by the purpose of the simulation have to) 85.04 596.69 P
(be modi\336ed or replaced else the desired result will not be achieved.) 85.04 582.69 T
1.57 (Board designs can be simulated in full or only partially) 85.04 554.69 P
1.57 (. When a full board design is) 362.57 554.69 P
1.31 (simulated it is recommended that the interfaces of the board are modelled suf) 85.04 540.69 P
1.31 (\336ciently) 470.92 540.69 P
2.8 (accurately to allow the board design to be used in further simulations without the) 85.04 526.69 P
1.26 (necessity for the user to have excessive knowledge about the board\325) 85.04 512.69 P
1.26 (s structure. Board) 422.77 512.69 P
1.51 (designs can be described in VHDL or in a description suiting mixed-level simulation) 85.04 498.69 P
1.26 (when required. Board designs described exclusively in VHDL have all the bene\336ts as) 85.04 484.69 P
1.12 (earlier described for models for board-level simulation, allowing portability and usage) 85.04 470.69 P
-0.64 (with dif) 85.04 456.69 P
-0.64 (ferent simulators. The rest of this section will outline two approaches to modelling) 121.83 456.69 P
(and veri\336cation of full board designs described in VHDL.) 85.04 442.69 T
3 F
(5.1) 85.04 400.69 T
(Board designs in VHDL) 127.56 400.69 T
2 F
2.01 (The interfaces of a board design should follow the same requirements as previously) 85.04 374.69 P
-0.32 (suggested for models for board-level simulation. All timing parameters, such as clock-to-) 85.04 360.69 P
1.37 (output and propagation delays, which are af) 85.04 346.69 P
1.37 (fected by the interconnection between the) 303.22 346.69 P
1.1 (board design and other equipment, should have a corresponding timing generic with a) 85.04 332.69 P
1.14 (default value declared as a deferred constant in a separate timing package. All signals) 85.04 318.69 P
(interfacing the board design should be declared as ports.) 85.04 304.69 T
2.57 (The board design should have the same control generics as models for board-level) 85.04 276.69 P
0.71 (simulation, such as) 85.04 262.69 P
4 F
0.71 (SimCondition) 181.79 262.69 P
2 F
0.71 ( and) 247.77 262.69 P
4 F
0.71 (InstancePath) 272.51 262.69 P
2 F
0.71 (, with appropriate default values, as) 335.8 262.69 P
1.68 (shown in example) 85.04 248.69 P
1.68 (33. Each component instantiated on the board should have a label) 178.67 248.69 P
0.65 (matching the component number on the board or other unique name. The) 85.04 234.69 P
4 F
0.65 (InstancePath) 446.95 234.69 P
2 F
2.15 (generics of the component instantiations should be associated with the) 85.04 220.69 P
4 F
2.15 (InstancePath) 446.95 220.69 P
2 F
3.43 (generic of the board design entity and the instantiation label name. The generics) 85.04 206.69 P
4 F
-0.44 (SimCondition) 85.04 192.69 P
2 F
-0.44 (,) 151.01 192.69 P
4 F
-0.44 (T) 156.57 192.69 P
-0.44 (imingChecksOn) 162.58 192.69 P
2 F
-0.44 (, etc. should be passed from the entity to the components.) 239.19 192.69 P
1.11 (There are two approaches to how components in a board design can be con\336gured: in) 85.04 164.69 P
6.35 (separate con\336guration declarations or using con\336guration speci\336cations in the) 85.04 150.69 P
0.55 (architecture. The \336rst approach keeps the timing and interconnection separated, placing) 85.04 136.69 P
1.35 (the interconnection in the architecture and the timing in the con\336guration declaration,) 85.04 122.69 P
-0.18 (allowing for greater \337exibility if the user of the board wants to modify timing parameters) 85.04 108.69 P
0.18 (internal to the board. The second approach allows the user to contain all the information) 85.04 94.69 P
-0.09 (about timing and interconnection in one place. Both approaches allow the user to modify) 85.04 80.69 P
(timing parameters that are declared as generics in the board design entity) 85.04 66.69 T
(.) 434.32 66.69 T
FMENDPAGE
%%EndPage: "55" 56
%%Page: "56" 56
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(56) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
6 10 Q
(library) 99.21 738.86 T
5 F
(ESA;) 147.19 738.86 T
6 F
(use) 99.21 726.86 T
5 F
(ESA.Simulation.) 123.2 726.86 T
6 F
(all) 213.15 726.86 T
5 F
(;) 231.14 726.86 T
6 F
(use) 99.21 714.86 T
5 F
(ESA.Timing.) 123.2 714.86 T
6 F
(all) 189.16 714.86 T
5 F
(;) 207.15 714.86 T
6 F
(library) 99.21 690.86 T
5 F
(IEEE;) 147.19 690.86 T
6 F
(use) 99.21 678.86 T
5 F
(IEEE.Std_Logic_1164.) 123.2 678.86 T
6 F
(all) 243.13 678.86 T
5 F
(;) 261.12 678.86 T
6 F
(library) 99.21 654.86 T
5 F
(BoardDesign_Lib;) 147.19 654.86 T
6 F
(use) 99.21 642.86 T
5 F
(BoardDesign_Lib.BoardDesign_Timing.) 123.2 642.86 T
6 F
(all) 333.08 642.86 T
5 F
(;) 351.07 642.86 T
6 F
(entity) 99.21 618.86 T
5 F
(BoardDesign) 141.19 618.86 T
6 F
(is) 213.15 618.86 T
(generic) 117.2 606.86 T
5 F
(\050) 159.18 606.86 T
(SimCondition:) 135.19 594.86 T
(SimConditionType) 231.14 594.86 T
(:=) 333.08 594.86 T
(WorstCase;) 351.07 594.86 T
(InstancePath:) 135.19 582.86 T
(String) 231.14 582.86 T
(:=) 333.08 582.86 T
("BoardDesign:";) 351.07 582.86 T
(TimingChecksOn:) 135.19 570.86 T
(Boolean) 231.14 570.86 T
(:=) 333.08 570.86 T
(False;) 351.07 570.86 T
(tpd_Clk_MData:) 135.19 558.86 T
(TimeArray01) 231.14 558.86 T
(:=) 333.08 558.86 T
(tpd_Clk_MData\051;) 351.07 558.86 T
6 F
(port) 117.2 546.86 T
5 F
(\050) 141.19 546.86 T
(Test:) 135.19 534.86 T
6 F
(in) 189.16 534.86 T
5 F
(Std_Logic_Vector\0500) 225.14 534.86 T
6 F
(to) 339.08 534.86 T
5 F
(1\051;--) 357.07 534.86 T
7 F
(Board) 393.05 534.86 T
(Test) 429.03 534.86 T
(mode) 459.02 534.86 T
5 F
(Clk:) 135.19 522.86 T
6 F
(in) 189.16 522.86 T
5 F
(Std_Logic;) 225.14 522.86 T
(--) 375.06 522.86 T
7 F
(Board) 393.05 522.86 T
(Master) 429.03 522.86 T
(Clock) 471.01 522.86 T
5 F
(Reset_N:) 135.19 510.86 T
6 F
(in) 189.16 510.86 T
5 F
(Std_Logic;) 225.14 510.86 T
(--) 375.06 510.86 T
7 F
(Board) 393.05 510.86 T
(Master) 429.03 510.86 T
(Reset) 471.01 510.86 T
5 F
(A:) 135.19 498.86 T
6 F
(in) 189.16 498.86 T
5 F
(Std_Logic_Vector\0500) 225.14 498.86 T
6 F
(to) 339.08 498.86 T
5 F
(1\051;--) 357.07 498.86 T
7 F
(Board) 393.05 498.86 T
(Address) 429.03 498.86 T
(bus) 477.01 498.86 T
5 F
(D:) 135.19 486.86 T
6 F
(inout) 189.16 486.86 T
5 F
(Std_Logic_Vector\0500) 225.14 486.86 T
6 F
(to) 339.08 486.86 T
5 F
(7\051;--) 357.07 486.86 T
7 F
(Board) 393.05 486.86 T
(Bidirectional) 429.03 486.86 T
5 F
(RW_N:) 135.19 474.86 T
6 F
(in) 189.16 474.86 T
5 F
(Std_Logic;) 225.14 474.86 T
(--) 375.06 474.86 T
7 F
(Board) 393.05 474.86 T
(Read/write) 429.03 474.86 T
5 F
(CS0_N:) 135.19 462.86 T
6 F
(in) 189.16 462.86 T
5 F
(Std_Logic;) 225.14 462.86 T
(--) 375.06 462.86 T
7 F
(Chip) 393.05 462.86 T
(select,) 423.04 462.86 T
(IC0) 471.01 462.86 T
5 F
(CS1_N:) 135.19 450.86 T
6 F
(in) 189.16 450.86 T
5 F
(Std_Logic;) 225.14 450.86 T
(--) 375.06 450.86 T
7 F
(Chip) 393.05 450.86 T
(select,) 423.04 450.86 T
(IC1) 471.01 450.86 T
5 F
(CS2_N:) 135.19 438.86 T
6 F
(in) 189.16 438.86 T
5 F
(Std_Logic;) 225.14 438.86 T
( --) 369.06 438.86 T
7 F
(Chip) 393.05 438.86 T
(select,) 423.04 438.86 T
(IC2) 471.01 438.86 T
5 F
(SClk:) 135.19 426.86 T
6 F
(in) 189.16 426.86 T
5 F
(Std_ULogic;) 225.14 426.86 T
( --) 369.06 426.86 T
7 F
(Serial) 393.05 426.86 T
(Clock) 435.03 426.86 T
5 F
(DataIn:) 135.19 414.86 T
6 F
(in) 189.16 414.86 T
5 F
(Std_ULogic;) 225.14 414.86 T
( --) 369.06 414.86 T
7 F
(Serial) 393.05 414.86 T
(input) 435.03 414.86 T
(data) 471.01 414.86 T
5 F
(DataOut:) 135.19 402.86 T
6 F
(out) 189.16 402.86 T
5 F
(Std_Logic\051;) 225.14 402.86 T
(--) 375.06 402.86 T
7 F
(Serial) 393.05 402.86 T
(output) 435.03 402.86 T
(data) 477.01 402.86 T
6 F
(end) 99.21 390.86 T
5 F
(BoardDesign;) 123.2 390.86 T
3 12 Q
(Example 33:) 85.04 363.52 T
4 F
(Outline of an entity declaration for a boar) 155.91 363.52 T
(d design.) 358.35 363.52 T
2 F
2.75 (The architecture of the \336rst approach contains component declarations without any) 85.04 335.52 P
-0.58 (generics, since the generics of the board-level entities will be associated with values in the) 85.04 321.52 P
3.31 (con\336guration declaration. The architecture statement part contains only component) 85.04 307.52 P
1.5 (instantiations representing the connectivity of the board, as shown in example) 85.04 293.52 P
1.5 (34 and) 476.43 293.52 P
0.04 (\336gure) 85.04 279.52 P
0.04 (9. The port maps should be declared using named association. This approach does) 116.02 279.52 P
-0.34 (not need to make any libraries or packages visible to the architecture. The components on) 85.04 265.52 P
1.68 (the board are de\336ned by the component declarations and are bound to entities in the) 85.04 251.52 P
2.98 (separate con\336guration declaration, allowing the user of the board to select entities) 85.04 237.52 P
(independently of the board design model.) 85.04 223.52 T
3 F
(Figure 9:) 85.04 64.21 T
4 F
(Boar) 155.91 64.21 T
(d design ar) 179.45 64.21 T
(chitectur) 232.98 64.21 T
(e and con\336guration declaration.) 275.17 64.21 T
85.04 59.54 510.24 745.52 C
85.04 88.21 510.24 219.52 C
86.18 191.18 298.77 205.35 R
7 X
0 K
V
0.5 H
0 Z
0 X
N
0 10 Q
(entity BoardDesign) 150.26 194.62 T
86.18 91.96 298.77 177 R
7 X
V
0 X
N
(architecture Structural) 97.62 165.02 T
97.62 106.14 140.14 148.66 R
N
(IC0:) 103.32 129.85 T
(BitMod) 103.32 119.85 T
168.49 106.14 211.01 148.66 R
N
(IC1:) 174.18 129.85 T
(BitMod) 174.18 119.85 T
239.35 106.14 281.87 148.66 R
N
(IC2:) 245.05 129.85 T
(BitMod) 245.05 119.85 T
312.95 91.96 508.64 205.35 R
N
(configuration BoardDesign_Configuration) 322.12 193.37 T
(for IC0: BitMod use configuration...) 327.12 169.72 T
(for IC1: BitMod use configuration...) 327.12 159.72 T
(for IC2: BitMod use configuration...) 327.12 149.72 T
85.04 59.54 510.24 745.52 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "56" 57
%%Page: "57" 57
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(57) 290.97 777.21 T
(european space agency) 382.23 777.21 T
6 10 Q
(architecture) 99.21 736.02 T
5 F
(Structural) 177.17 736.02 T
6 F
(of) 243.13 736.02 T
5 F
(BoardDesign) 261.12 736.02 T
6 F
(is) 333.08 736.02 T
(component) 117.2 724.02 T
5 F
(BitMod) 177.17 724.02 T
6 F
(port) 135.19 712.02 T
5 F
(\050...\051;) 159.18 712.02 T
6 F
(end) 117.2 700.02 T
(component) 141.19 700.02 T
5 F
(;) 195.16 700.02 T
6 F
(begin) 99.21 688.02 T
5 F
(IC0:) 117.2 676.02 T
(BitMod) 147.19 676.02 T
6 F
(port) 135.19 664.02 T
(map) 165.18 664.02 T
5 F
(\050...\051;) 183.17 664.02 T
(IC1:) 117.2 652.02 T
(BitMod) 147.19 652.02 T
6 F
(port) 135.19 640.02 T
(map) 165.18 640.02 T
5 F
(\050...\051;) 183.17 640.02 T
(IC2:) 117.2 628.02 T
(BitMod) 147.19 628.02 T
6 F
(port) 135.19 616.02 T
(map) 165.18 616.02 T
5 F
(\050...\051;) 183.17 616.02 T
6 F
(end) 99.21 604.02 T
5 F
(Structural;) 123.2 604.02 T
3 12 Q
(Example 34:) 85.04 576.69 T
4 F
(Outline of boar) 155.91 576.69 T
(d design ar) 229.43 576.69 T
(chitectur) 282.95 576.69 T
(e without con\336guration speci\336cations.) 325.14 576.69 T
2 F
1.29 (The con\336guration declaration of the board design above is shown in example) 85.04 548.69 P
1.29 (35. The) 472.3 548.69 P
4 F
1.15 (SimCondition) 85.04 534.69 P
2 F
1.15 ( and) 151.01 534.69 P
4 F
1.15 (T) 176.62 534.69 P
1.15 (imingChecksOn) 182.63 534.69 P
2 F
1.15 ( generics in the board design entity are propagated) 259.25 534.69 P
-0.31 (down the hierarchy) 85.04 520.69 P
-0.31 (. Only the timing packages themselves are made visible to the models,) 176.23 520.69 P
1.03 (not their contents. In the general case it is not possible to make all the contents of the) 85.04 506.69 P
0.65 (timing package visible to the con\336guration declaration, since when there are more than) 85.04 492.69 P
1.77 (one component in the design, each having its own timing package, it could result in) 85.04 478.69 P
2.26 (naming con\337icts for some of the timing parameters. Therefore is the default timing) 85.04 464.69 P
0.22 (parameter) 85.04 450.69 P
4 F
0.22 (tpd_Clk_MData) 136.21 450.69 P
2 F
0.22 ( referenced using complete named selection when used in the) 214.16 450.69 P
0.63 (generic map of instance) 85.04 436.69 P
4 F
0.63 (IC0) 204.81 436.69 P
2 F
0.63 (. If timing parameter values are not needed, as for instance) 222.8 436.69 P
4 F
-0.13 (IC2) 85.04 422.69 P
2 F
-0.13 ( which is using the default generic value of the entity) 103.03 422.69 P
-0.13 (, the timing package need not be) 355.45 422.69 P
-0.35 (made visible. A new con\336guration declaration could be derived when other timing values) 85.04 408.69 P
0.75 (are needed, e.g. the output delays of the components can be annotated with signal path) 85.04 394.69 P
(delays or delays due to capacitive loads on the circuit board.) 85.04 380.69 T
2.15 (The architecture of the second approach is shown in example) 85.04 352.69 P
2.15 (36 and \336gure) 400.85 352.69 P
2.15 (10. The) 471.44 352.69 P
0.14 (generic declarations of the component need only to include those generics which will be) 85.04 338.69 P
4.04 (associated in the architecture. The rest will take default values declared for the) 85.04 324.69 P
2.09 (corresponding entity) 85.04 310.69 P
2.09 (. Each timing generic declaration need to have the same default) 185.28 310.69 P
1.11 (values as have been declared for the entity) 85.04 296.69 P
1.11 (, due to language rules. In this example the) 295.51 296.69 P
-0.35 (instantiation) 85.04 282.69 P
4 F
-0.35 (IC2) 147 282.69 P
2 F
-0.35 ( will use the default value for the timing parameter) 164.99 282.69 P
4 F
-0.35 (tpd_Clk_MData) 407.98 282.69 P
2 F
-0.35 (. The) 485.94 282.69 P
-0.42 (default value is fetched from the timing package with named selection not to con\337ict with) 85.04 268.69 P
(the timing parameter names of other models used in the architecture \050not shown here\051.) 85.04 254.69 T
3 F
(Figure 10:) 85.04 63.89 T
4 F
(Boar) 155.91 63.89 T
(d design ar) 179.45 63.89 T
(chitectur) 232.98 63.89 T
(e with con\336guration speci\336cations.) 275.17 63.89 T
85.04 56.71 510.24 742.69 C
85.04 87.89 510.24 250.69 C
195.7 229.24 408.3 243.41 R
7 X
0 K
V
0.5 H
0 Z
0 X
N
0 10 Q
(entity BoardDesign) 259.78 232.68 T
195.7 94.78 408.3 215.07 R
7 X
V
0 X
N
(architecture Structural) 209.87 203.08 T
209.87 108.96 252.39 151.48 R
N
(IC0:) 215.57 132.67 T
(BitMod) 215.57 122.67 T
280.74 108.96 323.26 151.48 R
N
(IC1:) 286.43 132.67 T
(BitMod) 286.43 122.67 T
351.6 108.96 394.12 151.48 R
N
(IC2:) 357.3 132.67 T
(BitMod) 357.3 122.67 T
(for IC0: BitMod use configuration...) 226.07 187.84 T
(for IC1: BitMod use configuration...) 226.07 177.84 T
(for IC2: BitMod use configuration...) 226.07 167.84 T
85.04 56.71 510.24 742.69 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "57" 58
%%Page: "58" 58
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(58) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
2 F
1.12 (All instances of component) 85.04 737.52 P
4 F
1.12 (BitMod) 224.1 737.52 P
2 F
1.12 ( are bound in the con\336guration speci\336cation to the) 260.08 737.52 P
(con\336guration declaration) 85.04 723.52 T
4 F
(BitMod_Con\336guration) 208.28 723.52 T
2 F
( in library) 317.57 723.52 T
4 F
(BitMod_Lib) 367.87 723.52 T
2 F
(.) 425.84 723.52 T
6 10 Q
(library) 99.21 696.86 T
5 F
(IEEE;) 147.19 696.86 T
6 F
(use) 99.21 684.86 T
5 F
(IEEE.Vital_Timing.) 123.2 684.86 T
6 F
(all) 231.14 684.86 T
5 F
(;) 249.13 684.86 T
6 F
(library) 99.21 660.86 T
5 F
(BitMod_Lib;) 147.19 660.86 T
6 F
(configuration) 99.21 636.86 T
5 F
(BoardDesign_Configuration) 183.17 636.86 T
6 F
(of) 339.08 636.86 T
5 F
(BoardDesign) 357.07 636.86 T
6 F
(is) 429.03 636.86 T
(for) 117.2 624.86 T
5 F
(Structural) 141.19 624.86 T
6 F
(for) 135.19 612.86 T
5 F
(IC0:) 159.18 612.86 T
(BitMod) 189.16 612.86 T
(--) 381.06 612.86 T
7 F
(Annotated) 399.05 612.86 T
(timing) 459.02 612.86 T
6 F
(use) 153.18 600.86 T
(configuration) 177.17 600.86 T
5 F
(BitMod_Lib.BitMod_Configuration) 261.12 600.86 T
6 F
(generic) 171.17 588.86 T
(map) 219.15 588.86 T
5 F
(\050) 237.14 588.86 T
(SimCondition) 189.16 576.86 T
(=>) 279.11 576.86 T
(SimCondition,) 297.1 576.86 T
(InstancePath) 189.16 564.86 T
(=>) 279.11 564.86 T
(InstancePath&"IC0:",) 297.1 564.86 T
(TimingChecksOn) 189.16 552.86 T
(=>) 279.11 552.86 T
(TimingChecksOn,) 297.1 552.86 T
(tpd_Clk_MData) 189.16 540.86 T
(=>) 279.11 540.86 T
(\050\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050WorstCase\051) 189.16 528.86 T
( \050tr01\051+) 213.15 516.86 T
(5) 267.12 516.86 T
(ns,) 279.11 516.86 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050WorstCase\051) 195.16 504.86 T
(\050tr10\051+) 219.15 492.86 T
(5) 267.12 492.86 T
(ns\051,) 279.11 492.86 T
(\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050TypCase\051) 189.16 480.86 T
(\050tr01\051+) 219.15 468.86 T
(5) 267.12 468.86 T
(ns,) 279.11 468.86 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050TypCase\051) 195.16 456.86 T
(\050tr10\051+) 219.15 444.86 T
(5) 267.12 444.86 T
(ns\051,) 279.11 444.86 T
(\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050BestCase\051) 189.16 432.86 T
(\050tr01\051+) 219.15 420.86 T
(5) 267.12 420.86 T
(ns,) 279.11 420.86 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050BestCase\051) 195.16 408.86 T
(\050tr10\051+) 219.15 396.86 T
(5) 267.12 396.86 T
(ns\051\051\051;) 279.11 396.86 T
6 F
(end) 135.19 384.86 T
(for) 159.18 384.86 T
5 F
(;) 177.17 384.86 T
6 F
(for) 135.19 360.86 T
5 F
(IC1:) 159.18 360.86 T
(BitMod) 189.16 360.86 T
(--) 387.05 360.86 T
7 F
(Absolute) 405.05 360.86 T
(timing) 459.02 360.86 T
6 F
(use) 153.18 348.86 T
(configuration) 177.17 348.86 T
5 F
(BitMod_Lib.BitMod_Configuration) 261.12 348.86 T
6 F
(generic) 171.17 336.86 T
(map) 219.15 336.86 T
5 F
(\050) 237.14 336.86 T
(SimCondition) 189.16 324.86 T
(=>) 279.11 324.86 T
(SimCondition,) 297.1 324.86 T
(InstancePath) 189.16 312.86 T
(=>) 279.11 312.86 T
(InstancePath&"IC1:",) 297.1 312.86 T
(TimingChecksOn) 189.16 300.86 T
(=>) 279.11 300.86 T
(TimingChecksOn,) 297.1 300.86 T
(tpd_Clk_MData) 189.16 288.86 T
(=>) 279.11 288.86 T
(\050\0505) 297.1 288.86 T
(ns,5) 321.09 288.86 T
(ns\051,) 351.07 288.86 T
(\0505) 303.1 276.86 T
(ns,5) 321.09 276.86 T
(ns\051,\0505) 351.07 276.86 T
(ns,5) 393.05 276.86 T
(ns\051\051\051;) 423.04 276.86 T
6 F
(end) 135.19 264.86 T
(for) 159.18 264.86 T
5 F
(;) 177.17 264.86 T
6 F
(for) 135.19 240.86 T
5 F
(IC2:) 159.18 240.86 T
(BitMod) 189.16 240.86 T
(--) 387.05 240.86 T
7 F
(Unmodified) 405.05 240.86 T
(timing) 471.01 240.86 T
6 F
(use) 153.18 228.86 T
(configuration) 177.17 228.86 T
5 F
(BitMod_Lib.BitMod_Configuration) 261.12 228.86 T
6 F
(generic) 171.17 216.86 T
(map) 219.15 216.86 T
5 F
(\050) 237.14 216.86 T
(SimCondition) 189.16 204.86 T
(=>) 279.11 204.86 T
(SimCondition,) 297.1 204.86 T
(InstancePath) 189.16 192.86 T
(=>) 279.11 192.86 T
(InstancePath&"IC2:",) 297.1 192.86 T
(TimingChecksOn) 189.16 180.86 T
(=>) 279.11 180.86 T
(TimingChecksOn\051;) 297.1 180.86 T
6 F
(end) 135.19 168.86 T
(for) 159.18 168.86 T
5 F
(;) 177.17 168.86 T
6 F
(end) 117.2 156.86 T
(for) 141.19 156.86 T
5 F
(;) 159.18 156.86 T
6 F
(end) 99.21 144.86 T
5 F
(BoardDesign_Configuration;) 123.2 144.86 T
3 12 Q
(Example 35:) 85.04 117.52 T
4 F
(Outline of con\336guration declaration for a boar) 155.91 117.52 T
(d design.) 381.35 117.52 T
FMENDPAGE
%%EndPage: "58" 59
%%Page: "59" 59
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(59) 290.97 777.21 T
(european space agency) 382.23 777.21 T
6 10 Q
(library) 99.21 736.02 T
5 F
(BitMod_Lib;) 147.19 736.02 T
6 F
(library) 99.21 712.02 T
5 F
(IEEE;) 147.19 712.02 T
6 F
(use) 99.21 700.02 T
5 F
(IEEE.Vital_Timing.) 123.2 700.02 T
6 F
(all) 231.14 700.02 T
5 F
(;) 249.13 700.02 T
6 F
(architecture) 99.21 676.02 T
5 F
(Structural) 177.17 676.02 T
6 F
(of) 243.13 676.02 T
5 F
(BoardDesign) 261.12 676.02 T
6 F
(is) 333.08 676.02 T
(component) 117.2 664.02 T
5 F
(BitMod) 177.17 664.02 T
6 F
(generic) 135.19 652.02 T
5 F
(\050) 177.17 652.02 T
(SimCondition:) 153.18 640.02 T
(SimConditionType) 249.13 640.02 T
(:=) 351.08 640.02 T
(WorstCase;) 369.07 640.02 T
(InstancePath:) 153.18 628.02 T
(String) 249.13 628.02 T
(:=) 351.08 628.02 T
("BitMod:";) 369.07 628.02 T
(TimingChecksOn:) 153.18 616.02 T
(Boolean) 249.13 616.02 T
(:=) 351.08 616.02 T
(False;) 369.07 616.02 T
(tpd_Clk_MData:) 153.18 604.02 T
( TimeArray01) 243.13 604.02 T
(:=) 351.08 604.02 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\051;) 267.12 592.02 T
6 F
(port) 135.19 580.02 T
5 F
(\050...\051;) 159.18 580.02 T
6 F
(end) 117.2 568.02 T
(component) 141.19 568.02 T
5 F
(;) 195.16 568.02 T
(...) 117.2 556.02 T
6 F
(for) 117.2 544.02 T
(all) 141.19 544.02 T
5 F
(:) 159.18 544.02 T
(BitMod) 171.17 544.02 T
6 F
(use) 135.19 532.02 T
(configuration) 159.18 532.02 T
5 F
(BitMod_Lib.BitMod_Configuration;) 243.13 532.02 T
6 F
(begin) 99.21 520.02 T
5 F
(IC0:) 117.2 508.02 T
(BitMod) 147.19 508.02 T
(--) 381.06 508.02 T
7 F
(Annotated) 399.05 508.02 T
(timing) 459.02 508.02 T
6 F
(generic) 135.19 496.02 T
(map) 183.17 496.02 T
5 F
(\050) 201.16 496.02 T
(SimCondition) 153.18 484.02 T
(=>) 243.13 484.02 T
(SimCondition,) 261.12 484.02 T
(InstancePath) 153.18 472.02 T
(=>) 243.13 472.02 T
(InstancePath&"IC0:",) 261.12 472.02 T
(TimingChecksOn) 153.18 460.02 T
(=>) 243.13 460.02 T
(TimingChecksOn,) 261.12 460.02 T
(tpd_Clk_MData) 153.18 448.02 T
(=>) 243.13 448.02 T
(\050\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050WorstCase\051) 171.17 436.02 T
(\050tr01\051) 195.16 424.02 T
(+) 237.14 424.02 T
(5) 249.13 424.02 T
(ns,) 261.12 424.02 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050WorstCase\051) 183.17 412.02 T
(\050tr10\051+) 195.16 400.02 T
(5) 243.13 400.02 T
(ns\051,) 255.13 400.02 T
(\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050TypCase\051) 177.17 388.02 T
(\050tr01\051+) 195.16 376.02 T
(5) 243.13 376.02 T
(ns,) 255.13 376.02 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050TypCase\051) 183.17 364.02 T
(\050tr10\051+) 195.16 352.02 T
(5) 243.13 352.02 T
(ns\051,) 255.13 352.02 T
(\050BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050BestCase\051) 177.17 340.02 T
(\050tr01\051+) 195.16 328.02 T
(5) 243.13 328.02 T
(ns,) 255.13 328.02 T
(BitMod_Lib.BitMod_Timing.tpd_Clk_MData\050BestCase\051) 183.17 316.02 T
(\050tr10\051+) 195.16 304.02 T
(5) 243.13 304.02 T
(ns\051\051\051) 255.13 304.02 T
6 F
(port) 135.19 292.02 T
(map) 165.18 292.02 T
5 F
(\050...\051;) 183.17 292.02 T
(IC1:) 117.2 280.02 T
(BitMod) 147.19 280.02 T
(--) 381.06 280.02 T
7 F
(Absolute) 399.05 280.02 T
(timing) 453.02 280.02 T
6 F
(generic) 135.19 268.02 T
(map) 183.17 268.02 T
5 F
(\050) 201.16 268.02 T
(SimCondition) 153.18 256.02 T
(=>) 243.13 256.02 T
(SimCondition,) 261.12 256.02 T
(InstancePath) 153.18 244.02 T
(=>) 243.13 244.02 T
(InstancePath&"IC1:",) 261.12 244.02 T
(TimingChecksOn) 153.18 232.02 T
(=>) 243.13 232.02 T
(TimingChecksOn,) 261.12 232.02 T
(tpd_Clk_MData) 153.18 220.02 T
(=>) 243.13 220.02 T
(\050\0505) 261.12 220.02 T
(ns,5) 285.11 220.02 T
(ns\051,) 315.09 220.02 T
(\0505) 345.08 220.02 T
(ns,5) 363.07 220.02 T
(ns\051,) 393.05 220.02 T
(\0505) 423.04 220.02 T
(ns,5) 441.02 220.02 T
(ns\051\051\051) 471.01 220.02 T
6 F
(port) 135.19 208.02 T
(map) 165.18 208.02 T
5 F
(\050...\051;) 183.17 208.02 T
(IC2:) 117.2 196.02 T
(BitMod) 147.19 196.02 T
(--) 381.06 196.02 T
7 F
(Unmodified) 399.05 196.02 T
(timing) 465.01 196.02 T
6 F
(generic) 135.19 184.02 T
(map) 183.17 184.02 T
5 F
(\050) 201.16 184.02 T
(SimCondition) 153.18 172.02 T
(=>) 243.13 172.02 T
(SimCondition,) 261.12 172.02 T
(InstancePath) 153.18 160.02 T
(=>) 243.13 160.02 T
(InstancePath&"IC2:",) 261.12 160.02 T
(TimingChecksOn) 153.18 148.02 T
(=>) 243.13 148.02 T
(TimingChecksOn\051) 261.12 148.02 T
6 F
(port) 135.19 136.02 T
(map) 165.18 136.02 T
5 F
(\050...\051;) 183.17 136.02 T
6 F
(end) 99.21 124.02 T
5 F
(Structural;) 123.2 124.02 T
3 12 Q
(Example 36:) 85.04 96.69 T
4 F
(Outline of boar) 155.91 96.69 T
(d design ar) 229.43 96.69 T
(chitectur) 282.95 96.69 T
(e with con\336guration speci\336cations.) 325.14 96.69 T
FMENDPAGE
%%EndPage: "59" 60
%%Page: "60" 60
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(60) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(5.2) 85.04 737.52 T
(V) 127.56 737.52 T
(eri\336cation of board designs) 135.12 737.52 T
2 F
0.39 (A test bench should be developed for the board design analogous to the test bench for a) 85.04 711.52 P
1.43 (model for board-level simulation, as shown in \336gure) 85.04 697.52 P
1.43 (1) 349.88 697.52 P
1.43 (1. A test generator with one or) 355.43 697.52 P
2.22 (multiple architectures with test suites should be instantiated together with the board) 85.04 683.52 P
1.04 (design in the test bench architecture. Selection of simulation conditions and test suites) 85.04 669.52 P
1.01 (should be done by using con\336guration declarations with the same names as have been) 85.04 655.52 P
4.26 (de\336ned for the veri\336cation of models for board-level simulation) 85.04 641.52 P
4 F
4.26 (: W) 425.56 641.52 P
4.26 (orstCaseT) 445.7 641.52 P
4.26 (est) 493.91 641.52 P
2 F
4.26 (,) 507.24 641.52 P
4 F
(T) 85.04 627.52 T
(ypCaseT) 90.82 627.52 T
(est) 131.69 627.52 T
2 F
( and) 145.02 627.52 T
4 F
(BestCaseT) 168.33 627.52 T
(est) 218.54 627.52 T
2 F
(.) 231.86 627.52 T
3 F
(Figure 11:) 85.04 445.62 T
4 F
(T) 155.91 445.62 T
(est bench containing the Boar) 161.47 445.62 T
(dDesign and the T) 304.94 445.62 T
(estGenerator) 392.12 445.62 T
(.) 454.07 445.62 T
2 F
0.63 (An outline of the test bench is shown in example) 85.04 417.62 P
0.63 (37. Only the ports are declared in the) 327.93 417.62 P
-0.14 (component declarations, since the generics will be associated with their values in each of) 85.04 403.62 P
-0.69 (the con\336guration declarations used. The only package needed is) 85.04 389.62 P
4 F
-0.69 (Std_Logic_1) 388.58 389.62 P
-0.69 (164) 448.33 389.62 P
2 F
-0.69 ( since the) 466.32 389.62 P
-0.26 (architecture is purely structural only containing the connections between the object being) 85.04 375.62 P
0.27 (tested and the test generator) 85.04 361.62 P
0.27 (. The port maps should be declared using named association) 219.35 361.62 P
(as shown for the port) 85.04 347.62 T
4 F
(T) 189.3 347.62 T
(est) 194.86 347.62 T
2 F
( and the local signal) 208.19 347.62 T
4 F
(T) 307.12 347.62 T
(est) 312.69 347.62 T
2 F
(.) 326.01 347.62 T
6 10 Q
(entity) 99.21 320.95 T
5 F
(TestBench) 141.19 320.95 T
6 F
(is) 201.16 320.95 T
(end) 99.21 308.95 T
5 F
(TestBench;) 123.2 308.95 T
6 F
(library) 99.21 284.95 T
5 F
(IEEE;) 147.19 284.95 T
6 F
(use) 99.21 272.95 T
5 F
(IEEE.Std_Logic_1164.) 123.2 272.95 T
6 F
(all) 243.13 272.95 T
5 F
(;) 261.12 272.95 T
6 F
(architecture) 99.21 248.95 T
5 F
(Structural) 177.17 248.95 T
6 F
(of) 243.13 248.95 T
5 F
(TestBench) 261.12 248.95 T
6 F
(is) 321.09 248.95 T
(component) 117.2 236.95 T
5 F
(BoardDesign) 177.17 236.95 T
6 F
(port) 135.19 224.95 T
5 F
(\050...\051;) 159.18 224.95 T
6 F
(end) 117.2 212.95 T
(component) 141.19 212.95 T
5 F
(;) 195.16 212.95 T
6 F
(component) 117.2 200.95 T
5 F
(TestGenerator) 177.17 200.95 T
6 F
(port) 135.19 188.95 T
5 F
(\050...\051;) 159.18 188.95 T
6 F
(end) 117.2 176.95 T
(component) 141.19 176.95 T
5 F
(;) 195.16 176.95 T
(--) 117.2 164.95 T
7 F
(Local) 135.19 164.95 T
(signal) 171.17 164.95 T
(declarations.) 213.15 164.95 T
6 F
(begin) 99.21 152.95 T
5 F
(Test_Object:) 117.2 140.95 T
(BoardDesign) 195.16 140.95 T
6 F
(port) 135.19 128.95 T
(map) 165.18 128.95 T
5 F
(\050Test => Test, ...\051;) 183.17 128.95 T
(Test_Generator:) 117.2 116.95 T
(TestGenerator) 213.15 116.95 T
6 F
(port) 135.19 104.95 T
(map) 165.18 104.95 T
5 F
(\050Test => Test, ...\051;) 183.17 104.95 T
6 F
(end) 99.21 92.95 T
5 F
(Structural;) 123.2 92.95 T
3 12 Q
(Example 37:) 85.04 65.62 T
4 F
(Outline of entity and ar) 155.91 65.62 T
(chitectur) 268.07 65.62 T
(e of a test bench for a boar) 310.26 65.62 T
(d design.) 439.41 65.62 T
85.04 59.54 510.24 745.52 C
85.04 469.62 510.24 623.52 C
167.35 589.22 422.47 603.4 R
0.5 H
0 Z
0 X
0 K
N
0 10 Q
(entity TestBench) 257.69 592.67 T
167.35 475.84 422.47 575.05 R
N
(architecture Structural) 182.92 553.59 T
181.52 490.01 280.74 546.7 R
N
(component) 202.22 530.81 T
309.08 490.01 408.3 546.7 R
N
(component) 322.28 530.81 T
(instantiation) 202.22 520.81 T
(Test_Object:) 202.22 510.81 T
(instantiation) 322.28 520.81 T
(Test_Generator:) 322.28 510.81 T
(BoardDesign) 202.22 500.81 T
(TestGenerator) 322.28 500.81 T
85.04 59.54 510.24 745.52 C
0 0 595.3 841.9 C
FMENDPAGE
%%EndPage: "60" 61
%%Page: "61" 61
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(61) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
4.51 (The package) 85.04 734.69 P
4 F
4.51 (ESA.Simulation) 158 734.69 P
2 F
4.51 ( is made visible to the con\336guration declaration in) 233.63 734.69 P
6.48 (example) 85.04 720.69 P
6.48 (38 to allow the selection of the simulation condition. The libraries) 128.67 720.69 P
4 F
-0.67 (Boar) 85.04 706.69 P
-0.67 (dDesign_Lib) 108.58 706.69 P
2 F
-0.67 ( and) 170.55 706.69 P
4 F
-0.67 (Boar) 193.2 706.69 P
-0.67 (dDesign_TB_Lib) 216.75 706.69 P
2 F
-0.67 ( are made visible to allow the selection of the) 298.71 706.69 P
(test object and the test generator) 85.04 692.69 T
(.) 239.26 692.69 T
5.62 (The timing parameter values for the board design are selected by using the) 85.04 664.69 P
4 F
(Boar) 85.04 650.69 T
(dDesign_Con\336guration) 108.58 650.69 T
2 F
( in the con\336guration speci\336cation for the) 221.86 650.69 T
4 F
(T) 420.06 650.69 T
(est_Object) 425.63 650.69 T
2 F
(.) 476.92 650.69 T
0.31 (The) 85.04 622.69 P
4 F
0.31 (InstancePath) 107 622.69 P
2 F
0.31 ( generics of the) 170.29 622.69 P
4 F
0.31 (T) 248.12 622.69 P
0.31 (est_Object) 253.68 622.69 P
2 F
0.31 ( and the) 304.98 622.69 P
4 F
0.31 (T) 346.87 622.69 P
0.31 (est_Generator) 352.44 622.69 P
2 F
0.31 ( have been chosen) 421.72 622.69 P
0.07 (to contain the same) 85.04 608.69 P
4 F
0.07 (String) 181.24 608.69 P
2 F
0.07 ( value as would have been returned by the VHDL) 210.57 608.69 P
0.07 (\32593 attribute) 452.31 608.69 P
4 F
(Path_Name) 85.04 594.69 T
2 F
(. Note that the root of the path begins with a colon.) 141.67 594.69 T
6 10 Q
(library) 99.21 568.02 T
5 F
(ESA;) 147.19 568.02 T
6 F
(use) 99.21 556.02 T
5 F
(ESA.Simulation.) 123.2 556.02 T
6 F
(all) 213.15 556.02 T
5 F
(;) 231.14 556.02 T
6 F
(library) 99.21 532.02 T
5 F
(BoardDesign_Lib;) 147.19 532.02 T
6 F
(library) 99.21 508.02 T
5 F
(BoardDesign_TB_Lib;) 147.19 508.02 T
6 F
(configuration) 99.21 484.02 T
5 F
(WorstCaseTest) 183.17 484.02 T
6 F
(of) 267.12 484.02 T
5 F
(TestBench) 285.11 484.02 T
6 F
(is) 345.08 484.02 T
(for) 117.2 472.02 T
5 F
(Structural) 141.19 472.02 T
6 F
(for) 135.19 460.02 T
5 F
(Test_Object:) 159.18 460.02 T
(BoardDesign) 237.14 460.02 T
6 F
(use) 153.18 448.02 T
(configuration) 177.17 448.02 T
5 F
(BoardDesign_Lib.BoardDesign_Configuration) 261.12 448.02 T
6 F
(generic) 171.17 436.02 T
(map) 219.15 436.02 T
5 F
(\050) 237.14 436.02 T
(SimCondition) 189.16 424.02 T
(=>) 279.11 424.02 T
(WorstCase,) 297.1 424.02 T
(InstancePath) 189.16 412.02 T
(=>) 279.11 412.02 T
(":TestBench:Test_Object:",) 297.1 412.02 T
(TimingChecksOn) 189.16 400.02 T
(=>) 279.11 400.02 T
(True\051;) 297.1 400.02 T
6 F
(end) 135.19 388.02 T
(for) 159.18 388.02 T
5 F
(;) 177.17 388.02 T
6 F
(for) 135.19 376.02 T
5 F
(Test_Generator:) 159.18 376.02 T
(TestGenerator) 255.13 376.02 T
6 F
(use) 153.18 364.02 T
(entity) 177.17 364.02 T
5 F
(BoardDesign_TB_Lib.TestGenerator\050Timing\051) 219.15 364.02 T
6 F
(generic) 171.17 352.02 T
(map) 219.15 352.02 T
5 F
(\050) 237.14 352.02 T
(SimCondition) 189.16 340.02 T
(=>) 279.11 340.02 T
(WorstCase,) 297.1 340.02 T
(InstancePath) 189.16 328.02 T
(=>) 279.11 328.02 T
(":TestBench:Test_Generator:"\051;) 297.1 328.02 T
6 F
(end) 135.19 316.02 T
(for) 159.18 316.02 T
5 F
(;) 177.17 316.02 T
6 F
(end) 117.2 304.02 T
(for) 141.19 304.02 T
5 F
(;) 159.18 304.02 T
6 F
(end) 99.21 292.02 T
5 F
(WorstCaseTest;) 123.2 292.02 T
3 12 Q
(Example 38:) 85.04 264.69 T
4 F
(Outline of a con\336guration declaration of a test bench for a boar) 155.91 264.69 T
(d design.) 462.96 264.69 T
2 F
(A more detailed approach to veri\336cation of board designs can be found in RD7.) 85.04 236.69 T
FMENDPAGE
%%EndPage: "61" 62
%%Page: "62" 62
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(62) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(6) 85.04 737.52 T
(DESIGN DOCUMENT) 127.56 737.52 T
(A) 246.94 737.52 T
(TION) 254.71 737.52 T
2 F
-0.74 (All documentation should be in English. The documentation should be well structured and) 85.04 711.52 P
0.07 (easily readable. The documentation should be consistent, e.g. the same item should have) 85.04 697.52 P
1.49 (the same name in all documentation and code. Diagrams should be introduced where) 85.04 683.52 P
(bene\336cial for the understanding of the text.) 85.04 669.52 T
2.6 (Every time a document is updated it should include a detailed change list, and all) 85.04 641.52 P
(signi\336cant changes marked using a change bar in the mar) 85.04 627.52 T
(gin.) 359.62 627.52 T
3 F
(6.1) 85.04 585.52 T
(User) 127.56 585.52 T
(\325) 151.75 585.52 T
(s Manual) 155.3 585.52 T
2 F
-0.25 (The purpose of the User) 85.04 559.52 P
-0.25 (\325) 200.4 559.52 P
-0.25 (s Manual should be to allow any board-level designer) 203.73 559.52 P
-0.25 (, with little) 458.42 559.52 P
0.34 (or no VHDL experience, to ef) 85.04 545.52 P
0.34 (\336ciently use the developed models to perform board-level) 230.39 545.52 P
0.48 (simulation without needing the full source code. The manual shall be independent from) 85.04 531.52 P
(any VHDL simulator speci\336c features.) 85.04 517.52 T
-0.73 (The text should be oriented towards the user and be spell checked. Naming and numbering) 85.04 489.52 P
(conventions used for the model and documentation should be documented.) 85.04 475.52 T
1.58 (The component which is modelled should be unambiguously identi\336ed, including the) 85.04 447.52 P
0.1 (component name and number) 85.04 433.52 P
0.1 (, and foundry) 227.09 433.52 P
0.1 (. The sources describing the functionality and) 290.79 433.52 P
0.94 (timing from which the modelling is performed should be identi\336ed. T) 85.04 419.52 P
0.94 (o avoid potential) 427.74 419.52 P
3.81 (documentation errors, information from already established and publicly available) 85.04 405.52 P
-0.37 (documents, such as Data Sheets, can be referenced using a complete reference \050document) 85.04 391.52 P
(title, reference number) 85.04 377.52 T
(, issue number and date, section\051.) 193.46 377.52 T
4.09 (Any limitation introduced during the model development should be documented,) 85.04 349.52 P
-0.59 (including assumptions or restrictions regarding the usage of the model, unresolved coding) 85.04 335.52 P
(errors \050and workarounds\051, and non-compliances w) 85.04 321.52 T
(.r) 326.06 321.52 T
(.t. the component functionality) 332.39 321.52 T
(.) 479.19 321.52 T
(The model should be identi\336ed including library and con\336guration declaration names.) 85.04 293.52 T
(All interfaces of the model should be described, including but not restricted to:) 85.04 265.52 T
(\245) 85.04 251.52 T
(Ports \050purpose and signal polarity\051;) 99.21 251.52 T
(\245) 85.04 237.52 T
(Generics \050purpose and default values, limitations on negative values\051;) 99.21 237.52 T
(\245) 85.04 223.52 T
(Input and output \336les \050data formats and default names\051;) 99.21 223.52 T
(\245) 85.04 209.52 T
-0.1 (T) 99.21 209.52 P
-0.1 (iming package \050maximum loading for each timing parameter) 106.12 209.52 P
-0.1 (, description of how the) 397.05 209.52 P
(values for all three simulation conditions have been obtained\051.) 99.21 195.52 T
0.08 (Management of unknown input values should be documented, including X-checking, X-) 85.04 167.52 P
0.32 (handling and X-propagation. The conditions under which the X-checkers are enabled or) 85.04 153.52 P
(disabled should be identi\336ed.) 85.04 139.52 T
0.87 (The timing constraints which are checked by the model should be identi\336ed, including) 85.04 111.52 P
0.1 (any limitations or assumptions. Any timing constraints not checked should be identi\336ed.) 85.04 97.52 P
1.3 (The output delays on the ports should be documented for each operating mode of the) 85.04 83.52 P
(model, including X-generation when applicable.) 85.04 69.52 T
FMENDPAGE
%%EndPage: "62" 63
%%Page: "63" 63
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(63) 290.97 777.21 T
(european space agency) 382.23 777.21 T
2 F
3.84 (The provided test bench should be identi\336ed, including library and con\336guration) 85.04 734.69 P
3.15 (declaration names. The level of veri\336cation achieved by the test bench should be) 85.04 720.69 P
1.38 (documented, including code coverage \336gures and the capabilities of the self-checking) 85.04 706.69 P
(mechanism.) 85.04 692.69 T
0.2 (The level of veri\336cation should be documented, including whether comparison has been) 85.04 664.69 P
1.17 (made versus the) 85.04 650.69 P
4 F
1.17 (component model) 168.81 650.69 P
2 F
1.17 (, whether functional or production test vectors have) 254.92 650.69 P
0.04 (been reused, etc. The version number of the simulators, platforms and operating systems) 85.04 636.69 P
(on which the model has been veri\336ed should be documented.) 85.04 622.69 T
3.45 (The document should include all necessary steps for installing the model and its) 85.04 594.69 P
2.21 (test) 85.04 580.69 P
2.21 (bench, performing a veri\336cation and analysing the obtained results to determine) 104.7 580.69 P
-0.29 (whether the model simulates correctly in the installed environment. If any \336le conversion) 85.04 566.69 P
(tools are needed, their usage should be documented.) 85.04 552.69 T
0.64 (The or) 85.04 524.69 P
0.64 (ganisation of the delivered \336les should be fully described, including source \336les,) 117.1 524.69 P
-0.7 (script \336les, reference \336les, and input and output \336les. The version of each module to which) 85.04 510.69 P
(the User) 85.04 496.69 T
(\325) 125.78 496.69 T
(s Manual corresponds to should be identi\336ed.) 129.12 496.69 T
0.32 (When a distribution channel for the model has been established, a point of reference for) 85.04 468.69 P
1.98 (model support and maintenance should be identi\336ed, including name, address, email) 85.04 454.69 P
(address, phone and fax numbers.) 85.04 440.69 T
-0.53 (A suggested outline of the User) 85.04 412.69 P
-0.53 (\325) 234.38 412.69 P
-0.53 (s Manual can be found in appendix) 237.71 412.69 P
-0.53 (A. However) 406.05 412.69 P
-0.53 (, it should) 463.65 412.69 P
0.1 (be noted that it is not necessarily complete. The User) 85.04 398.69 P
0.1 (\325) 340.85 398.69 P
0.1 (s Manual should be delivered both) 344.19 398.69 P
(as an unbound paper copy and an electronic copy in ESA developments.) 85.04 384.69 T
3 F
(6.2) 85.04 342.69 T
(Supplement) 127.56 342.69 T
2 F
0.04 (A supplement, including all information necessary for the maintenance of the model and) 85.04 316.69 P
(its veri\336cation, should be attached as an appendix to the User) 85.04 302.69 T
(\325) 379.61 302.69 T
(s) 382.94 302.69 T
(Manual when requested.) 390.61 302.69 T
0.16 (The complete hierarchy and structure of the model, the test bench and test suites, should) 85.04 274.69 P
1.14 (be described, taking into account all dependencies, such as the usage of packages. An) 85.04 260.69 P
0.61 (accurate block diagram showing the relationship between dif) 85.04 246.69 P
0.61 (ferent modules, their input) 381.17 246.69 P
0.81 (and output signals etc. should be created. Information readily found in the source code) 85.04 232.69 P
(should not be repeated.) 85.04 218.69 T
0.63 (The veri\336cation of the model should be documented in detail. When the functional and) 85.04 190.69 P
-0.52 (production test vectors from the) 85.04 176.69 P
4 F
-0.52 (Detailed Design) 238.64 176.69 P
2 F
-0.52 ( of the component have been used during) 316.39 176.69 P
0.65 (the veri\336cation, it should be documented. The comparison between the board-level and) 85.04 162.69 P
1.65 (the) 85.04 148.69 P
4 F
1.65 (component model) 104.34 148.69 P
2 F
1.65 ( simulation results should be documented. A compliance matrix) 190.92 148.69 P
0.53 (should be included showing the correspondence between the model intended for board-) 85.04 134.69 P
2.55 (level simulation and the component, any discrepancies should be documented. Any) 85.04 120.69 P
0.27 (source code lines not possible to cover should be included together with an explanation.) 85.04 106.69 P
3.06 (When simulation performance measurements have been performed, they should be) 85.04 92.69 P
(documented.) 85.04 78.69 T
FMENDPAGE
%%EndPage: "63" 64
%%Page: "64" 64
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(64) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(APPENDIX A:) 85.04 737.52 T
(OUTLINE OF USER\325S MANUAL) 170.08 737.52 T
2 F
(T) 85.04 711.52 T
(able of Contents) 91.53 711.52 T
(Introduction) 85.04 683.52 T
(Reference data and documentation) 127.56 669.52 T
(Conventions and abbreviations) 127.56 655.52 T
(Limitations) 85.04 627.52 T
(Description of the model) 85.04 599.52 T
(Component and library names) 127.56 585.52 T
(Interfaces) 127.56 571.52 T
(Management of unknown input values) 127.56 557.52 T
(T) 127.56 543.52 T
(iming constraints) 134.47 543.52 T
(Output delays) 127.56 529.52 T
(Description of the test bench) 85.04 501.52 T
(T) 127.56 487.52 T
(est bench and library names) 134.05 487.52 T
(Self-checking capability) 127.56 473.52 T
(Calculated code coverage) 127.56 459.52 T
(Simulators, platforms and operating systems) 127.56 445.52 T
(Usage of the model and test bench) 85.04 417.52 T
(Installation procedure) 127.56 403.52 T
(V) 127.56 389.52 T
(eri\336cation procedure) 134.89 389.52 T
(File or) 85.04 361.52 T
(ganisation) 116.47 361.52 T
(Source \336les and analysis order) 127.56 347.52 T
(Reference/input/output \336les) 127.56 333.52 T
(Script/make \336les) 127.56 319.52 T
(Supplement) 85.04 277.52 T
({Upon request, as an appendix}) 340.16 277.52 T
(Detailed description of the model) 127.56 263.52 T
(Hierarchy/Structure) 170.08 249.52 T
({Including diagrams}) 340.16 249.52 T
(Detailed description of the test bench) 127.56 235.52 T
(Hierarchy/Structure) 170.08 221.52 T
({Including diagrams}) 340.16 221.52 T
(V) 127.56 207.52 T
(eri\336cation) 134.89 207.52 T
(Comparison versus gate-level model) 170.08 193.52 T
(Compliance matrix) 170.08 179.52 T
(Not covered code lines) 170.08 165.52 T
(Simulation performance) 127.56 151.52 T
FMENDPAGE
%%EndPage: "64" 65
%%Page: "65" 65
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(65) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(APPENDIX B:) 56.69 737.52 T
(MUL) 141.73 737.52 T
(TIPLE-INPUT) 168.61 737.52 T
(SIGNA) 248.9 737.52 T
(TURE) 286 737.52 T
(REGISTER) 322.32 737.52 T
5 10 Q
(--) 56.69 712.86 T
7 F
(============================================================================--) 68.69 712.86 T
5 F
(--) 56.69 700.86 T
7 F
(Multiple-Input) 74.68 700.86 T
(Signature) 164.63 700.86 T
(Register) 224.6 700.86 T
(\050MISR\051) 278.57 700.86 T
5 F
(--) 56.69 688.86 T
7 F
(This) 74.68 688.86 T
(procedure) 104.67 688.86 T
(implements) 164.63 688.86 T
(a) 230.6 688.86 T
(variable) 242.59 688.86 T
(length) 296.56 688.86 T
(MISR.) 338.54 688.86 T
(The) 374.52 688.86 T
(length) 398.51 688.86 T
(is) 440.48 688.86 T
(determined) 458.47 688.86 T
(by) 524.44 688.86 T
5 F
(--) 56.69 676.86 T
7 F
(the) 74.68 676.86 T
(length) 98.67 676.86 T
(of) 140.65 676.86 T
(Input,) 158.64 676.86 T
(ranging) 200.61 676.86 T
(from) 248.59 676.86 T
(4) 278.57 676.86 T
(to) 290.56 676.86 T
(100.) 308.55 676.86 T
(The) 338.54 676.86 T
(Input) 362.52 676.86 T
(can) 398.51 676.86 T
(be) 422.49 676.86 T
(sampled) 440.48 676.86 T
(on) 488.46 676.86 T
5 F
(--) 56.69 664.86 T
7 F
(either) 74.68 664.86 T
(Clk) 116.66 664.86 T
(edge) 140.65 664.86 T
(or) 170.63 664.86 T
(both,) 188.62 664.86 T
(delayed) 224.6 664.86 T
(by) 272.57 664.86 T
(Sense,) 290.56 664.86 T
(selected) 332.54 664.86 T
(with) 386.51 664.86 T
(the) 416.49 664.86 T
(Rising) 440.48 664.86 T
(and) 482.46 664.86 T
5 F
(--) 56.69 652.86 T
7 F
(Falling) 74.68 652.86 T
(parameters.) 122.66 652.86 T
(If) 194.62 652.86 T
(neither) 212.61 652.86 T
(option) 260.58 652.86 T
(is) 302.56 652.86 T
(selected,) 320.55 652.86 T
(events) 380.52 652.86 T
(on) 422.49 652.86 T
(Input) 440.48 652.86 T
(will) 476.46 652.86 T
5 F
(--) 56.69 640.86 T
7 F
(determine) 74.68 640.86 T
(the) 134.65 640.86 T
(sampling) 158.64 640.86 T
(point.) 212.61 640.86 T
(Events) 254.58 640.86 T
(happening) 296.56 640.86 T
(in) 356.53 640.86 T
(the) 374.52 640.86 T
(same) 398.51 640.86 T
(simulation) 428.49 640.86 T
(cycle,) 494.45 640.86 T
5 F
(--) 56.69 628.86 T
7 F
(differing) 74.68 628.86 T
(only) 134.65 628.86 T
(in) 164.63 628.86 T
(delta) 182.62 628.86 T
(cycles,) 218.6 628.86 T
(will) 266.58 628.86 T
(be) 296.56 628.86 T
(sampled) 314.55 628.86 T
(when) 362.52 628.86 T
(the) 392.51 628.86 T
(last) 416.49 628.86 T
(event) 446.48 628.86 T
(has) 482.46 628.86 T
5 F
(--) 56.69 616.86 T
7 F
(occurred,) 74.68 616.86 T
(and) 134.65 616.86 T
(the) 158.64 616.86 T
(MISR) 182.62 616.86 T
(will) 212.61 616.86 T
(then) 242.59 616.86 T
(be) 272.57 616.86 T
(shifted.) 290.56 616.86 T
5 F
(--) 56.69 604.86 T
(--) 56.69 592.86 T
7 F
(The) 74.68 592.86 T
(Reset) 98.67 592.86 T
(input) 134.65 592.86 T
(will) 170.63 592.86 T
(reset) 200.61 592.86 T
(the) 236.59 592.86 T
(MISR) 260.58 592.86 T
(to) 290.56 592.86 T
(all-ones.) 308.55 592.86 T
(When) 368.52 592.86 T
(sampling) 398.51 592.86 T
(is) 452.48 592.86 T
(made) 470.47 592.86 T
(with) 500.45 592.86 T
5 F
(--) 56.69 580.86 T
7 F
(Clk,) 74.68 580.86 T
(it) 104.67 580.86 T
(will) 122.66 580.86 T
(re-start) 152.64 580.86 T
(on) 206.61 580.86 T
(the) 224.6 580.86 T
(next) 248.59 580.86 T
(relevant) 278.57 580.86 T
(edge) 332.54 580.86 T
(after) 362.52 580.86 T
(the) 398.51 580.86 T
(asserting) 422.49 580.86 T
(edge) 482.46 580.86 T
(of) 512.44 580.86 T
5 F
(--) 56.69 568.86 T
7 F
(Reset.) 74.68 568.86 T
(If) 116.66 568.86 T
(Reset) 134.65 568.86 T
(is) 170.63 568.86 T
(detected) 188.62 568.86 T
(between) 242.59 568.86 T
(an) 290.56 568.86 T
(Clk) 308.55 568.86 T
(edge) 332.54 568.86 T
(and) 362.52 568.86 T
(the) 386.51 568.86 T
(sampling) 410.5 568.86 T
(point,) 464.47 568.86 T
(the) 506.45 568.86 T
5 F
(--) 56.69 556.86 T
7 F
(MISR) 74.68 556.86 T
(will) 104.67 556.86 T
(be) 134.65 556.86 T
(reset) 152.64 556.86 T
(and) 188.62 556.86 T
(the) 212.61 556.86 T
(sample) 236.59 556.86 T
(will) 278.57 556.86 T
(be) 308.55 556.86 T
(ignored.) 326.55 556.86 T
(When) 380.52 556.86 T
(asynchronous) 410.5 556.86 T
(sampling) 488.46 556.86 T
5 F
(--) 56.69 544.86 T
7 F
(is) 74.68 544.86 T
(used,) 92.67 544.86 T
(the) 128.65 544.86 T
(next) 152.64 544.86 T
(event) 182.62 544.86 T
(on) 218.6 544.86 T
(Input) 236.59 544.86 T
(will) 272.57 544.86 T
(be) 302.56 544.86 T
(the) 320.55 544.86 T
(first) 344.54 544.86 T
(sample) 380.52 544.86 T
(after) 422.49 544.86 T
(reset.) 458.47 544.86 T
(The) 500.45 544.86 T
5 F
(--) 56.69 532.86 T
7 F
(MISR) 74.68 532.86 T
(signal) 104.67 532.86 T
(can) 146.64 532.86 T
(be) 170.63 532.86 T
(read) 188.62 532.86 T
(at) 218.6 532.86 T
(any) 236.59 532.86 T
(point) 260.58 532.86 T
(and) 296.56 532.86 T
(should) 320.55 532.86 T
(be) 362.52 532.86 T
(compared) 380.52 532.86 T
(with) 434.48 532.86 T
(a) 464.47 532.86 T
5 F
(--) 56.69 520.86 T
7 F
(predetermined) 74.68 520.86 T
(signature.) 158.64 520.86 T
5 F
(--) 56.69 508.86 T
(--) 56.69 496.86 T
7 F
(The) 74.68 496.86 T
(MISR) 98.67 496.86 T
(is) 128.65 496.86 T
(implemented) 146.64 496.86 T
(as) 218.6 496.86 T
(a) 236.59 496.86 T
(primitive) 248.59 496.86 T
(polynomial) 308.55 496.86 T
(with) 374.52 496.86 T
(up) 404.5 496.86 T
(to) 422.49 496.86 T
(five) 440.48 496.86 T
(terms.) 470.47 496.86 T
(The) 512.44 496.86 T
5 F
(--) 56.69 484.86 T
7 F
(terms) 74.68 484.86 T
(are) 110.66 484.86 T
(taken) 134.65 484.86 T
(from) 170.63 484.86 T
(the) 200.61 484.86 T
(text) 224.6 484.86 T
(book) 254.58 484.86 T
(Built-In) 284.57 484.86 T
(Test) 338.54 484.86 T
(for) 368.52 484.86 T
(VLSI:) 392.51 484.86 T
(Pseudorandom) 428.49 484.86 T
5 F
(--) 56.69 472.86 T
7 F
(Techniques,) 74.68 472.86 T
(by) 146.64 472.86 T
(Bardell) 164.63 472.86 T
(et) 212.61 472.86 T
(al.) 230.6 472.86 T
(The) 254.58 472.86 T
(elements) 278.57 472.86 T
(in) 332.54 472.86 T
(the) 350.53 472.86 T
(Input) 374.52 472.86 T
(vector) 410.5 472.86 T
(are) 452.48 472.86 T
(expanded) 476.46 472.86 T
5 F
(--) 56.69 460.86 T
7 F
(to) 74.68 460.86 T
(four) 92.67 460.86 T
(bits,) 122.66 460.86 T
(each) 158.64 460.86 T
(Std_Logic) 188.62 460.86 T
(value) 248.59 460.86 T
(having) 284.57 460.86 T
(a) 326.55 460.86 T
(unique) 338.54 460.86 T
(bit) 380.52 460.86 T
(pattern,) 404.5 460.86 T
5 F
(--) 56.69 448.86 T
7 F
(the) 74.68 448.86 T
(intermediate) 98.67 448.86 T
(vector) 176.63 448.86 T
(is) 218.6 448.86 T
(then) 236.59 448.86 T
(divided) 266.58 448.86 T
(in) 314.55 448.86 T
(four) 332.54 448.86 T
(and) 362.52 448.86 T
(each) 386.51 448.86 T
(part) 416.49 448.86 T
(is) 446.48 448.86 T
(shifted) 464.47 448.86 T
(into) 512.44 448.86 T
5 F
(--) 56.69 436.86 T
7 F
(the) 74.68 436.86 T
(MISR) 98.67 436.86 T
(separately.) 128.65 436.86 T
(The) 200.61 436.86 T
(procedure) 224.6 436.86 T
(can) 284.57 436.86 T
(be) 308.55 436.86 T
(used) 326.55 436.86 T
(as) 356.53 436.86 T
(a) 374.52 436.86 T
(concurrent) 386.51 436.86 T
(subprogram,) 452.48 436.86 T
5 F
(--) 56.69 424.86 T
7 F
(not) 74.68 424.86 T
(needing) 98.67 424.86 T
(any) 146.64 424.86 T
(surrounding) 170.63 424.86 T
(process) 242.59 424.86 T
(or) 290.56 424.86 T
(block.) 308.55 424.86 T
5 F
(--) 56.69 412.86 T
(--) 56.69 400.86 T
7 F
(Inputs:) 74.68 400.86 T
(Clk,) 128.65 400.86 T
(sample) 170.63 400.86 T
(clock) 212.61 400.86 T
(used) 248.59 400.86 T
(with) 278.57 400.86 T
(Rising) 308.55 400.86 T
(and) 350.53 400.86 T
(Falling) 374.52 400.86 T
5 F
(--) 56.69 388.86 T
7 F
(Reset,) 128.65 388.86 T
(reset) 170.63 388.86 T
(of) 206.61 388.86 T
(MISR) 224.6 388.86 T
(when) 254.58 388.86 T
(an) 284.57 388.86 T
(event) 302.56 388.86 T
(is) 338.54 388.86 T
(detected) 356.53 388.86 T
(and) 410.5 388.86 T
(Reset) 434.48 388.86 T
(is) 470.47 388.86 T
(True) 488.46 388.86 T
5 F
(--) 56.69 376.86 T
7 F
(Input,) 128.65 376.86 T
(input) 170.63 376.86 T
(vector) 206.61 376.86 T
(to) 248.59 376.86 T
(the) 266.58 376.86 T
(MISR,) 290.56 376.86 T
(same) 326.55 376.86 T
(length) 356.53 376.86 T
(as) 398.51 376.86 T
(MISR) 416.49 376.86 T
5 F
(--) 56.69 364.86 T
7 F
(Rising/Falling:) 128.65 364.86 T
5 F
(--) 56.69 352.86 T
7 F
(False) 128.65 352.86 T
(False) 170.63 352.86 T
(sample) 212.61 352.86 T
(at) 254.58 352.86 T
(each) 272.57 352.86 T
(Input) 302.56 352.86 T
(event) 338.54 352.86 T
5 F
(--) 56.69 340.86 T
7 F
(False) 128.65 340.86 T
(True) 170.63 340.86 T
(sample) 212.61 340.86 T
(Input) 254.58 340.86 T
(after) 290.56 340.86 T
(Sense) 326.55 340.86 T
(on) 362.52 340.86 T
(falling) 380.52 340.86 T
(Clk) 428.49 340.86 T
(edge) 452.48 340.86 T
5 F
(--) 56.69 328.86 T
7 F
(True) 128.65 328.86 T
(False) 170.63 328.86 T
(sample) 212.61 328.86 T
(Input) 254.58 328.86 T
(after) 290.56 328.86 T
(Sense) 326.55 328.86 T
(on) 362.52 328.86 T
(rising) 380.52 328.86 T
(Clk) 422.49 328.86 T
(edge) 446.48 328.86 T
5 F
(--) 56.69 316.86 T
7 F
(True) 128.65 316.86 T
(True) 170.63 316.86 T
(sample) 212.61 316.86 T
(Input) 254.58 316.86 T
(after) 290.56 316.86 T
(Sense) 326.55 316.86 T
(on) 362.52 316.86 T
(rising) 380.52 316.86 T
(or) 422.49 316.86 T
(falling) 440.48 316.86 T
(Clk) 488.46 316.86 T
(edge) 512.44 316.86 T
5 F
(--) 56.69 304.86 T
7 F
(Sense,) 128.65 304.86 T
(positive) 170.63 304.86 T
(time) 224.6 304.86 T
(after) 254.58 304.86 T
(the) 290.56 304.86 T
(Clk) 314.55 304.86 T
(edge) 338.54 304.86 T
(when) 368.52 304.86 T
(Input) 398.51 304.86 T
(is) 434.48 304.86 T
(sampled) 452.48 304.86 T
5 F
(--) 56.69 292.86 T
7 F
(HeaderMsg,) 128.65 292.86 T
(message) 194.62 292.86 T
(header) 242.59 292.86 T
5 F
(--) 56.69 280.86 T
7 F
(In/Outs:) 74.68 280.86 T
(MISR,) 128.65 280.86 T
(Multiple-Input) 164.63 280.86 T
(Signature) 254.58 280.86 T
(Register) 314.55 280.86 T
5 F
(--) 56.69 268.86 T
(--) 56.69 256.86 T
7 F
(Author:) 74.68 256.86 T
(Sandi) 128.65 256.86 T
(Habinc,) 164.63 256.86 T
(ESTEC) 212.61 256.86 T
(Microelectronics) 248.59 256.86 T
(and) 350.53 256.86 T
(Technology) 374.52 256.86 T
(Section) 440.48 256.86 T
(\050WSM\051) 488.46 256.86 T
5 F
(--) 56.69 244.86 T
7 F
(P.O.) 128.65 244.86 T
(Box) 158.64 244.86 T
(299,) 182.62 244.86 T
(2200) 212.61 244.86 T
(AG) 242.59 244.86 T
(Noordwijk,) 260.58 244.86 T
(The) 326.55 244.86 T
(Netherlands) 350.53 244.86 T
5 F
(--) 56.69 232.86 T
7 F
(------------------------------------------------------------------------------) 68.69 232.86 T
6 F
(library) 56.69 220.86 T
5 F
(IEEE;) 104.67 220.86 T
6 F
(use) 56.69 208.86 T
5 F
(IEEE.Std_Logic_1164.) 80.68 208.86 T
6 F
(all) 200.61 208.86 T
5 F
(;) 218.6 208.86 T
6 F
(package) 56.69 184.86 T
5 F
(MISR_Definition) 104.67 184.86 T
6 F
(is) 200.61 184.86 T
(procedure) 74.68 172.86 T
5 F
(MISR\050) 134.65 172.86 T
6 F
(signal) 92.67 160.86 T
5 F
(Clk:) 146.64 160.86 T
6 F
(in) 212.61 160.86 T
5 F
(Std_ULogic;) 248.59 160.86 T
(--) 386.51 160.86 T
7 F
(Sample) 404.5 160.86 T
(clock) 446.48 160.86 T
6 F
(signal) 92.67 148.86 T
5 F
(Reset:) 146.64 148.86 T
6 F
(in) 212.61 148.86 T
5 F
(Boolean;) 248.59 148.86 T
(--) 386.51 148.86 T
7 F
(Reset) 404.5 148.86 T
(of) 440.48 148.86 T
(MISR) 458.47 148.86 T
6 F
(signal) 92.67 136.86 T
5 F
(Input:) 146.64 136.86 T
6 F
(in) 212.61 136.86 T
5 F
(Std_Logic_Vector;) 248.59 136.86 T
(--) 386.51 136.86 T
7 F
(Input) 404.5 136.86 T
(vector) 440.48 136.86 T
6 F
(signal) 92.67 124.86 T
5 F
(MISR:) 146.64 124.86 T
6 F
(inout) 212.61 124.86 T
5 F
(Std_Logic_Vector;) 248.59 124.86 T
(--) 386.51 124.86 T
7 F
(MISR) 404.5 124.86 T
6 F
(constant) 92.67 112.86 T
5 F
(Rising:) 146.64 112.86 T
6 F
(in) 212.61 112.86 T
5 F
(Boolean) 248.59 112.86 T
(:=) 296.56 112.86 T
(True;) 314.55 112.86 T
(--) 386.51 112.86 T
7 F
(See) 404.5 112.86 T
(above) 428.49 112.86 T
6 F
(constant) 92.67 100.86 T
5 F
(Falling:) 146.64 100.86 T
6 F
(in) 212.61 100.86 T
5 F
(Boolean) 248.59 100.86 T
(:=) 296.56 100.86 T
(False;) 314.55 100.86 T
(--) 386.51 100.86 T
7 F
(See) 404.5 100.86 T
(above) 428.49 100.86 T
6 F
(constant) 92.67 88.86 T
5 F
(HeaderMsg:) 146.64 88.86 T
6 F
(in) 212.61 88.86 T
5 F
(String) 248.59 88.86 T
(:=) 296.56 88.86 T
("MISR:";) 314.55 88.86 T
(--) 386.51 88.86 T
7 F
(Message) 404.5 88.86 T
(header) 452.48 88.86 T
6 F
(constant) 92.67 76.86 T
5 F
(Sense:) 146.64 76.86 T
6 F
(in) 212.61 76.86 T
5 F
(Time) 248.59 76.86 T
(:=) 296.56 76.86 T
(0) 314.55 76.86 T
(ns\051;) 326.55 76.86 T
(--) 386.51 76.86 T
7 F
(Sense) 404.5 76.86 T
(time) 440.48 76.86 T
(after) 470.47 76.86 T
(clock) 506.45 76.86 T
6 F
(end) 56.69 64.86 T
5 F
(MISR_Definition;) 80.68 64.86 T
(--) 182.62 64.86 T
7 F
(===============) 194.62 64.86 T
(End) 290.56 64.86 T
(of) 314.55 64.86 T
(package) 332.54 64.86 T
(header) 380.52 64.86 T
(=================--) 422.49 64.86 T
FMENDPAGE
%%EndPage: "65" 66
%%Page: "66" 66
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(66) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
6 10 Q
(package) 56.69 738.86 T
(body) 104.67 738.86 T
5 F
(MISR_Definition) 134.65 738.86 T
6 F
(is) 230.6 738.86 T
5 F
(---) 74.68 714.86 T
7 F
(--------------------------------------------------------------------------) 92.67 714.86 T
5 F
(--) 74.68 702.86 T
7 F
(Local) 92.67 702.86 T
(declarations) 128.65 702.86 T
(of) 206.61 702.86 T
(minimum) 224.6 702.86 T
(and) 272.57 702.86 T
(maximum) 296.56 702.86 T
(MISR) 344.54 702.86 T
(lengths.) 374.52 702.86 T
5 F
(---) 74.68 690.86 T
7 F
(--------------------------------------------------------------------------) 92.67 690.86 T
6 F
(constant) 74.68 678.86 T
5 F
(MaxLen:) 128.65 678.86 T
(Integer) 188.62 678.86 T
(:=) 236.59 678.86 T
(100;) 254.58 678.86 T
6 F
(constant) 74.68 666.86 T
5 F
(MinLen:) 128.65 666.86 T
(Integer) 188.62 666.86 T
(:=) 236.59 666.86 T
(4;) 254.58 666.86 T
(---) 74.68 642.86 T
7 F
(--------------------------------------------------------------------------) 92.67 642.86 T
5 F
(--) 74.68 630.86 T
7 F
(Local) 92.67 630.86 T
(declarations) 128.65 630.86 T
(defining) 206.61 630.86 T
(subtypes) 260.58 630.86 T
(and) 314.55 630.86 T
(types) 338.54 630.86 T
(needed) 374.52 630.86 T
(for) 416.49 630.86 T
(the) 440.48 630.86 T
(definition) 464.47 630.86 T
5 F
(--) 74.68 618.86 T
7 F
(of) 92.67 618.86 T
(the) 110.66 618.86 T
(Std_Logic) 134.65 618.86 T
(to) 194.62 618.86 T
(4bit) 212.61 618.86 T
(vector) 242.59 618.86 T
(transfer) 284.57 618.86 T
(function.) 338.54 618.86 T
(Each) 398.51 618.86 T
(Std_Logic) 428.49 618.86 T
(value) 488.46 618.86 T
5 F
(--) 74.68 606.86 T
7 F
(has) 92.67 606.86 T
(a) 116.66 606.86 T
(unique) 128.65 606.86 T
(4bit) 170.63 606.86 T
(vector) 200.61 606.86 T
(associated.) 242.59 606.86 T
5 F
(---) 74.68 594.86 T
7 F
(--------------------------------------------------------------------------) 92.67 594.86 T
6 F
(subtype) 74.68 582.86 T
5 F
(Index) 128.65 582.86 T
6 F
(is) 170.63 582.86 T
5 F
(Integer) 188.62 582.86 T
6 F
(range) 236.59 582.86 T
5 F
(0) 272.57 582.86 T
6 F
(to) 284.57 582.86 T
5 F
(3;) 302.56 582.86 T
(--) 386.51 582.86 T
7 F
(Definition) 404.5 582.86 T
(of) 470.47 582.86 T
(table) 488.46 582.86 T
6 F
(subtype) 74.68 570.86 T
5 F
(Vector) 128.65 570.86 T
6 F
(is) 170.63 570.86 T
5 F
(Std_Logic_Vector\050Index\051;) 188.62 570.86 T
(--) 386.51 570.86 T
7 F
(with) 404.5 570.86 T
(a) 434.48 570.86 T
(4bit) 446.48 570.86 T
(vector) 476.46 570.86 T
(for) 518.44 570.86 T
6 F
(type) 74.68 558.86 T
5 F
(VTable) 128.65 558.86 T
6 F
(is) 170.63 558.86 T
(array) 188.62 558.86 T
5 F
(\050Std_Logic\051) 224.6 558.86 T
6 F
(of) 296.56 558.86 T
5 F
(Vector;) 314.55 558.86 T
(--) 386.51 558.86 T
7 F
(each) 404.5 558.86 T
(Std_Logic) 434.48 558.86 T
(value) 494.45 558.86 T
6 F
(constant) 74.68 546.86 T
5 F
(Std4:) 128.65 546.86 T
(VTable) 188.62 546.86 T
(:=) 230.6 546.86 T
(\050'U') 248.59 546.86 T
(=>) 278.57 546.86 T
("0001",) 296.56 546.86 T
('X') 344.54 546.86 T
(=>) 368.52 546.86 T
("0010",) 386.51 546.86 T
('0') 434.48 546.86 T
(=>) 458.47 546.86 T
("0100",) 476.46 546.86 T
('1') 254.58 534.86 T
(=>) 278.57 534.86 T
("1000",) 296.56 534.86 T
('Z') 344.54 534.86 T
(=>) 368.52 534.86 T
("0011",) 386.51 534.86 T
('W') 434.48 534.86 T
(=>) 458.47 534.86 T
("0110",) 476.46 534.86 T
('L') 254.58 522.86 T
(=>) 278.57 522.86 T
("1100",) 296.56 522.86 T
('H') 344.54 522.86 T
(=>) 368.52 522.86 T
("0111",) 386.51 522.86 T
('-') 434.48 522.86 T
(=>) 458.47 522.86 T
("1110"\051;) 476.46 522.86 T
(---) 74.68 498.86 T
7 F
(--------------------------------------------------------------------------) 92.67 498.86 T
5 F
(--) 74.68 486.86 T
7 F
(Expands) 92.67 486.86 T
(every) 140.65 486.86 T
(Std_Logic_Vector) 176.63 486.86 T
(element) 278.57 486.86 T
(to) 326.55 486.86 T
(four) 344.54 486.86 T
(bits) 374.52 486.86 T
(returning) 404.5 486.86 T
(a) 464.47 486.86 T
5 F
(--) 74.68 474.86 T
7 F
(Std_Logic_Vector) 92.67 474.86 T
(with) 194.62 474.86 T
(four) 224.6 474.86 T
(times) 254.58 474.86 T
(the) 290.56 474.86 T
(length) 314.55 474.86 T
(of) 356.53 474.86 T
(the) 374.52 474.86 T
(input.) 398.51 474.86 T
5 F
(--) 74.68 462.86 T
7 F
(Input:) 92.67 462.86 T
(V) 140.65 462.86 T
(Std_Logic_Vector) 152.64 462.86 T
(defined) 254.58 462.86 T
(\0500) 302.56 462.86 T
(to) 320.55 462.86 T
(n\051) 338.54 462.86 T
5 F
(--) 74.68 450.86 T
7 F
(Output:) 92.67 450.86 T
(Std_Logic_Vector) 152.64 450.86 T
(defined) 254.58 450.86 T
(\0500) 302.56 450.86 T
(to) 320.55 450.86 T
(n\051) 338.54 450.86 T
(with) 356.53 450.86 T
(same) 386.51 450.86 T
(length) 416.49 450.86 T
(as) 458.47 450.86 T
(V) 476.46 450.86 T
5 F
(---) 74.68 438.86 T
7 F
(--------------------------------------------------------------------------) 92.67 438.86 T
6 F
(function) 74.68 426.86 T
5 F
(To01\050V:) 128.65 426.86 T
(Std_Logic_Vector;) 224.6 426.86 T
(HeaderMsg:) 158.64 414.86 T
(String) 224.6 414.86 T
(:=) 266.58 414.86 T
("MISR:"\051) 284.57 414.86 T
6 F
(return) 338.54 414.86 T
5 F
(Std_Logic_Vector) 380.52 414.86 T
6 F
(is) 482.46 414.86 T
(variable) 92.67 402.86 T
5 F
(R:) 146.64 402.86 T
(Std_Logic_Vector\0500) 164.63 402.86 T
6 F
(to) 278.57 402.86 T
5 F
(\050V'Length*4-1\051\051;) 296.56 402.86 T
6 F
(begin) 74.68 390.86 T
(assert) 92.67 378.86 T
5 F
(\050V'Length<=MaxLen\051) 134.65 378.86 T
6 F
(and) 248.59 378.86 T
5 F
(\050V'Length>=MinLen\051) 272.57 378.86 T
(--) 386.51 378.86 T
7 F
(Check) 404.5 378.86 T
(length) 440.48 378.86 T
6 F
(report) 110.66 366.86 T
5 F
(HeaderMsg&") 152.64 366.86 T
(Only) 224.6 366.86 T
(vectors) 254.58 366.86 T
(of) 302.56 366.86 T
(Length) 320.55 366.86 T
(4) 362.52 366.86 T
(to) 374.52 366.86 T
(100) 392.51 366.86 T
(are) 416.49 366.86 T
(supported.") 440.48 366.86 T
6 F
(severity) 110.66 354.86 T
5 F
(Failure;) 164.63 354.86 T
6 F
(for) 92.67 330.86 T
5 F
(i) 116.66 330.86 T
6 F
(in) 128.65 330.86 T
5 F
(V'Range) 146.64 330.86 T
6 F
(loop) 194.62 330.86 T
5 F
(R\050i*4+0) 110.66 318.86 T
6 F
(to) 158.64 318.86 T
5 F
(i*4+3\051:=) 176.63 318.86 T
(Std4\050V\050i\051\051;) 230.6 318.86 T
(--) 386.51 318.86 T
7 F
(Expand) 404.5 318.86 T
(input) 446.48 318.86 T
6 F
(end) 92.67 306.86 T
(loop) 116.66 306.86 T
5 F
(;) 140.65 306.86 T
6 F
(return) 92.67 294.86 T
5 F
(R;) 134.65 294.86 T
6 F
(end) 74.68 282.86 T
5 F
(To01;) 98.67 282.86 T
(---) 74.68 258.86 T
7 F
(--------------------------------------------------------------------------) 92.67 258.86 T
5 F
(--) 74.68 246.86 T
7 F
(Logical) 92.67 246.86 T
(and) 140.65 246.86 T
(operation) 164.63 246.86 T
(between) 224.6 246.86 T
(Std_ULogic) 272.57 246.86 T
(scalar) 338.54 246.86 T
(and) 380.52 246.86 T
(Std_Logic_Vector.) 404.5 246.86 T
5 F
(--) 74.68 234.86 T
7 F
(Input:) 92.67 234.86 T
(B) 140.65 234.86 T
(Std_ULogic) 152.64 234.86 T
(scalar,) 218.6 234.86 T
(V) 266.58 234.86 T
(Std_Logic_Vector) 278.57 234.86 T
(vector) 380.52 234.86 T
5 F
(--) 74.68 222.86 T
7 F
(Output:) 92.67 222.86 T
(Std_Logic_Vector) 140.65 222.86 T
(with) 242.59 222.86 T
(same) 272.57 222.86 T
(array) 302.56 222.86 T
(constraints) 338.54 222.86 T
(as) 410.5 222.86 T
(V) 428.49 222.86 T
5 F
(---) 74.68 210.86 T
7 F
(--------------------------------------------------------------------------) 92.67 210.86 T
6 F
(function) 74.68 198.86 T
5 F
("and") 128.65 198.86 T
(\050B:) 164.63 198.86 T
(Std_ULogic;) 188.62 198.86 T
(V:) 170.63 186.86 T
(Std_Logic_Vector\051) 188.62 186.86 T
6 F
(return) 296.56 186.86 T
5 F
(Std_Logic_Vector) 338.54 186.86 T
6 F
(is) 440.48 186.86 T
(variable) 92.67 174.86 T
5 F
(R:) 146.64 174.86 T
(Std_Logic_Vector\050V'Range\051;) 164.63 174.86 T
6 F
(begin) 74.68 162.86 T
(for) 92.67 150.86 T
5 F
(i) 116.66 150.86 T
6 F
(in) 128.65 150.86 T
5 F
(V'Range) 146.64 150.86 T
6 F
(loop) 194.62 150.86 T
5 F
(R\050i\051:=) 110.66 138.86 T
(B) 152.64 138.86 T
6 F
(and) 164.63 138.86 T
5 F
(V\050i\051;) 188.62 138.86 T
(--) 386.51 138.86 T
7 F
(logical) 404.5 138.86 T
(and) 452.48 138.86 T
6 F
(end) 92.67 126.86 T
(loop) 116.66 126.86 T
5 F
(;) 140.65 126.86 T
6 F
(return) 92.67 114.86 T
5 F
(R;) 134.65 114.86 T
(--) 386.51 114.86 T
7 F
(return) 404.5 114.86 T
(vector) 446.48 114.86 T
6 F
(end) 74.68 102.86 T
5 F
("and";) 98.67 102.86 T
FMENDPAGE
%%EndPage: "66" 67
%%Page: "67" 67
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(67) 290.97 777.21 T
(european space agency) 382.23 777.21 T
5 10 Q
(---) 74.68 738.86 T
7 F
(--------------------------------------------------------------------------) 92.67 738.86 T
5 F
(--) 74.68 726.86 T
7 F
(Expands) 92.67 726.86 T
(the) 140.65 726.86 T
(Input) 164.63 726.86 T
(four) 200.61 726.86 T
(times) 230.6 726.86 T
(using) 266.58 726.86 T
(To01,) 302.56 726.86 T
(the) 338.54 726.86 T
(resulting) 362.52 726.86 T
(vector) 422.49 726.86 T
(is) 464.47 726.86 T
(then) 482.46 726.86 T
5 F
(--) 74.68 714.86 T
7 F
(shifted) 92.67 714.86 T
(into) 140.65 714.86 T
(the) 170.63 714.86 T
(MISR) 194.62 714.86 T
(in) 224.6 714.86 T
(four) 242.59 714.86 T
(parts.) 272.57 714.86 T
(The) 314.55 714.86 T
(resulting) 338.54 714.86 T
(MISR) 398.51 714.86 T
(value) 428.49 714.86 T
(is) 464.47 714.86 T
(returned.) 482.46 714.86 T
5 F
(---) 74.68 702.86 T
7 F
(--------------------------------------------------------------------------) 92.67 702.86 T
6 F
(function) 74.68 690.86 T
5 F
(Shift\050MISR:) 128.65 690.86 T
(Std_Logic_Vector;) 206.61 690.86 T
(Input:) 164.63 678.86 T
(Std_Logic_Vector;) 206.61 678.86 T
(Poly:) 164.63 666.86 T
(Std_Logic_Vector\051) 206.61 666.86 T
6 F
(return) 314.55 666.86 T
5 F
(Std_Logic_Vector) 356.53 666.86 T
6 F
(is) 458.47 666.86 T
(variable) 92.67 654.86 T
5 F
(M:) 146.64 654.86 T
(Std_Logic_Vector\050MISR'Range\051) 164.63 654.86 T
(:=) 398.51 654.86 T
(MISR;) 416.49 654.86 T
6 F
(variable) 92.67 642.86 T
5 F
(T:) 146.64 642.86 T
(Std_Logic_Vector\0500) 164.63 642.86 T
6 F
(to) 278.57 642.86 T
5 F
(4*MISR'Length-1\051) 296.56 642.86 T
(:=) 398.51 642.86 T
(To01\050Input\051;) 416.49 642.86 T
6 F
(begin) 74.68 630.86 T
(for) 92.67 618.86 T
5 F
(i) 116.66 618.86 T
6 F
(in) 128.65 618.86 T
5 F
(0) 146.64 618.86 T
6 F
(to) 158.64 618.86 T
5 F
(3) 176.63 618.86 T
6 F
(loop) 188.62 618.86 T
5 F
(--) 386.51 618.86 T
7 F
(Four) 404.5 618.86 T
(MISR) 434.48 618.86 T
(shifts) 464.47 618.86 T
5 F
(M) 110.66 606.86 T
(:=) 122.66 606.86 T
(\050'0'&M\0500) 140.65 606.86 T
6 F
(to) 194.62 606.86 T
5 F
(MISR'Length-2\051\051) 212.61 606.86 T
6 F
(xor) 386.51 606.86 T
5 F
(T\050MISR'Length*i) 146.64 594.86 T
6 F
(to) 242.59 594.86 T
5 F
(MISR'Length*\050i+1\051-1\051) 260.58 594.86 T
6 F
(xor) 386.51 594.86 T
5 F
(\050M\050MISR'Length-1\051) 146.64 582.86 T
6 F
(and) 254.58 582.86 T
5 F
(Poly\051;) 278.57 582.86 T
(--) 386.51 582.86 T
7 F
(Scalar) 404.5 582.86 T
(and) 446.48 582.86 T
(vector) 470.47 582.86 T
6 F
(end) 92.67 570.86 T
(loop) 116.66 570.86 T
5 F
(;) 140.65 570.86 T
6 F
(return) 92.67 558.86 T
5 F
(M;) 134.65 558.86 T
(--) 386.51 558.86 T
7 F
(Return) 404.5 558.86 T
(resulting) 446.48 558.86 T
(MISR) 506.45 558.86 T
6 F
(end) 74.68 546.86 T
5 F
(Shift;) 98.67 546.86 T
(---) 74.68 522.86 T
7 F
(--------------------------------------------------------------------------) 92.67 522.86 T
5 F
(--) 74.68 510.86 T
7 F
(Returns) 92.67 510.86 T
(a) 140.65 510.86 T
(Std_Logic_Vector) 152.64 510.86 T
(of) 254.58 510.86 T
(length) 272.57 510.86 T
(L) 314.55 510.86 T
(\0501) 326.55 510.86 T
(to) 344.54 510.86 T
(100\051) 362.52 510.86 T
(containing) 392.51 510.86 T
(a) 458.47 510.86 T
(primitive) 470.47 510.86 T
5 F
(--) 74.68 498.86 T
7 F
(polynomial) 92.67 498.86 T
(with) 158.64 498.86 T
(up) 188.62 498.86 T
(to) 206.61 498.86 T
(five) 224.6 498.86 T
(terms) 254.58 498.86 T
(\050always) 290.56 498.86 T
(including) 338.54 498.86 T
(x+1\051.) 398.51 498.86 T
5 F
(--) 74.68 486.86 T
7 F
(Input:) 92.67 486.86 T
(L,) 140.65 486.86 T
(the) 158.64 486.86 T
(length) 182.62 486.86 T
(of) 224.6 486.86 T
(the) 242.59 486.86 T
(resulting) 266.58 486.86 T
(polynomial) 326.55 486.86 T
(Std_Logic_Vector) 392.51 486.86 T
5 F
(--) 74.68 474.86 T
7 F
(Output:) 92.67 474.86 T
(polynomial) 140.65 474.86 T
(Std_Logic_Vector) 206.61 474.86 T
(defined) 308.55 474.86 T
(\0500) 356.53 474.86 T
(to) 374.52 474.86 T
(n\051) 392.51 474.86 T
5 F
(---) 74.68 462.86 T
7 F
(--------------------------------------------------------------------------) 92.67 462.86 T
6 F
(function) 74.68 450.86 T
5 F
(Polynomial\050L:) 128.65 450.86 T
(Natural;) 260.58 450.86 T
(HeaderMsg:) 194.62 438.86 T
(String:="MISR:"\051) 260.58 438.86 T
6 F
(return) 362.52 438.86 T
5 F
(Std_Logic_Vector) 404.5 438.86 T
6 F
(is) 506.45 438.86 T
(variable) 92.67 426.86 T
5 F
(P:) 146.64 426.86 T
(Std_Logic_Vector\0500) 206.61 426.86 T
6 F
(to) 320.55 426.86 T
5 F
(L-1\051) 338.54 426.86 T
(:=) 368.52 426.86 T
(\050) 386.51 426.86 T
6 F
(others) 392.51 426.86 T
5 F
(=>) 434.48 426.86 T
('0'\051;) 452.48 426.86 T
6 F
(subtype) 92.67 414.86 T
5 F
(Degree) 146.64 414.86 T
6 F
(is) 188.62 414.86 T
5 F
(Integer) 206.61 414.86 T
6 F
(range) 254.58 414.86 T
5 F
(0) 290.56 414.86 T
6 F
(to) 302.56 414.86 T
5 F
(MaxLen;) 320.55 414.86 T
(--) 386.51 414.86 T
7 F
(Exponent) 404.5 414.86 T
(range) 458.47 414.86 T
6 F
(type) 92.67 402.86 T
5 F
(Terms) 146.64 402.86 T
6 F
(is) 188.62 402.86 T
(array) 206.61 402.86 T
5 F
(\0501) 242.59 402.86 T
6 F
(to) 260.58 402.86 T
5 F
(3\051) 278.57 402.86 T
6 F
(of) 296.56 402.86 T
5 F
(Degree;) 314.55 402.86 T
(--) 386.51 402.86 T
7 F
(Triplet) 404.5 402.86 T
6 F
(type) 92.67 390.86 T
5 F
(TTable) 146.64 390.86 T
6 F
(is) 188.62 390.86 T
(array) 206.61 390.86 T
5 F
(\0501) 242.59 390.86 T
6 F
(to) 260.58 390.86 T
5 F
(MaxLen\051) 278.57 390.86 T
6 F
(of) 326.55 390.86 T
5 F
(Terms;) 344.54 390.86 T
(--) 386.51 390.86 T
7 F
(Triplets) 404.5 390.86 T
6 F
(constant) 92.67 378.86 T
5 F
(Table:) 146.64 378.86 T
(TTable) 206.61 378.86 T
(:=) 248.59 378.86 T
(\050) 266.58 378.86 T
(--) 386.51 378.86 T
7 F
(Look-up) 404.5 378.86 T
(table) 452.48 378.86 T
5 F
(\0500,0,0\051,) 110.66 366.86 T
(\0501,0,0\051,) 176.63 366.86 T
(\0501,0,0\051,) 242.59 366.86 T
(\0501,0,0\051,) 308.55 366.86 T
(\0502,0,0\051,) 374.52 366.86 T
(\0501,0,0\051,) 440.48 366.86 T
(--) 506.45 366.86 T
7 F
(1) 530.43 366.86 T
5 F
(\0501,0,0\051,) 110.66 354.86 T
(\0506,5,1\051,) 176.63 354.86 T
(\0504,0,0\051,) 242.59 354.86 T
(\0503,0,0\051,) 308.55 354.86 T
(\0502,0,0\051,) 374.52 354.86 T
(\0507,4,3\051,) 440.48 354.86 T
(--) 506.45 354.86 T
7 F
(7) 530.43 354.86 T
5 F
(\0504,3,1\051,) 110.66 342.86 T
(\05012,11,1\051,) 176.63 342.86 T
(\0501,0,0\051,) 242.59 342.86 T
(\0505,3,2\051,) 308.55 342.86 T
(\0503,0,0\051,) 374.52 342.86 T
(\0507,0,0\051,) 440.48 342.86 T
(--) 506.45 342.86 T
7 F
(13) 524.44 342.86 T
5 F
(\0506,5,1\051,) 110.66 330.86 T
(\0503,0,0\051,) 176.63 330.86 T
(\0502,0,0\051,) 242.59 330.86 T
(\0501,0,0\051,) 308.55 330.86 T
(\0505,0,0\051,) 374.52 330.86 T
(\0504,3,1\051,) 440.48 330.86 T
(--) 506.45 330.86 T
7 F
(19) 524.44 330.86 T
5 F
(\0503,0,0\051,) 110.66 318.86 T
(\0508,7,1\051,) 176.63 318.86 T
(\0508,7,1\051,) 242.59 318.86 T
(\0503,0,0\051,) 308.55 318.86 T
(\0502,0,0\051,) 374.52 318.86 T
(\05016,15,1\051,) 440.48 318.86 T
(--) 506.45 318.86 T
7 F
(25) 524.44 318.86 T
5 F
(\0503,0,0\051,) 110.66 306.86 T
(\05028,27,1\051,) 176.63 306.86 T
(\05013,0,0\051,) 242.59 306.86 T
(\05015,14,1\051,) 308.55 306.86 T
(\0502,0,0\051,) 374.52 306.86 T
(\05011,0,0\051,) 440.48 306.86 T
(--) 506.45 306.86 T
7 F
(31) 524.44 306.86 T
5 F
(\05012,10,2\051,) 110.66 294.86 T
(\0506,5,1\051,) 176.63 294.86 T
(\0504,0,0\051,) 242.59 294.86 T
(\05021,19,2\051,) 308.55 294.86 T
(\0503,0,0\051,) 374.52 294.86 T
(\05023,22,1\051,) 440.48 294.86 T
(--) 506.45 294.86 T
7 F
(37) 524.44 294.86 T
5 F
(\0506,5,1\051,) 110.66 282.86 T
(\05027,26,1\051,) 176.63 282.86 T
(\0504,3,1\051,) 242.59 282.86 T
(\05021,20,1\051,) 308.55 282.86 T
(\0505,0,0\051,) 374.52 282.86 T
(\05028,27,1\051,) 440.48 282.86 T
(--) 506.45 282.86 T
7 F
(43) 524.44 282.86 T
5 F
(\0509,0,0\051,) 110.66 270.86 T
(\05027,26,1\051,) 176.63 270.86 T
(\05016,15,1\051,) 242.59 270.86 T
(\0503,0,0\051,) 308.55 270.86 T
(\05016,15,1\051,) 374.52 270.86 T
(\05037,36,1\051,) 440.48 270.86 T
(--) 506.45 270.86 T
7 F
(49) 524.44 270.86 T
5 F
(\05024,0,0\051,) 110.66 258.86 T
(\05022,21,1\051,) 176.63 258.86 T
(\0507,0,0\051,) 242.59 258.86 T
(\05019,0,0\051,) 308.55 258.86 T
(\05022,21,1\051,) 374.52 258.86 T
(\0501,0,0\051,) 440.48 258.86 T
(--) 506.45 258.86 T
7 F
(55) 524.44 258.86 T
5 F
(\05016,15,0\051,) 110.66 246.86 T
(\05057,56,1\051,) 176.63 246.86 T
(\0501,0,0\051,) 242.59 246.86 T
(\0504,3,1\051,) 308.55 246.86 T
(\05018,0,0\051,) 374.52 246.86 T
(\05010,9,1\051,) 440.48 246.86 T
(--) 506.45 246.86 T
7 F
(61) 524.44 246.86 T
5 F
(\05010,9,1\051,) 110.66 234.86 T
(\0509,0,0\051,) 176.63 234.86 T
(\05029,27,2\051,) 242.59 234.86 T
(\05016,15,1\051,) 308.55 234.86 T
(\0506,0,0\051,) 374.52 234.86 T
(\05053,47,6\051,) 440.48 234.86 T
(--) 506.45 234.86 T
7 F
(67) 524.44 234.86 T
5 F
(\05025,0,0\051,) 110.66 222.86 T
(\05016,15,1\051,) 176.63 222.86 T
(\05011,10,1\051,) 242.59 222.86 T
(\05036,35,1\051,) 308.55 222.86 T
(\05031,30,1\051,) 374.52 222.86 T
(\05020,19,1\051,) 440.48 222.86 T
(--) 506.45 222.86 T
7 F
(73) 524.44 222.86 T
5 F
(\0509,0,0\051,) 110.66 210.86 T
(\05038,37,1\051,) 176.63 210.86 T
(\0504,0,0\051,) 242.59 210.86 T
(\05038,35,3\051,) 308.55 210.86 T
(\05046,45,1\051,) 374.52 210.86 T
(\05013,0,0\051,) 440.48 210.86 T
(--) 506.45 210.86 T
7 F
(79) 524.44 210.86 T
5 F
(\05028,27,1\051,) 110.66 198.86 T
(\05013,12,1\051,) 176.63 198.86 T
(\05013,0,0\051,) 242.59 198.86 T
(\05072,71,1\051,) 308.55 198.86 T
(\05038,0,0\051,) 374.52 198.86 T
(\05019,18,1\051,) 440.48 198.86 T
(--) 506.45 198.86 T
7 F
(85) 524.44 198.86 T
5 F
(\05084,83,1\051,) 110.66 186.86 T
(\05013,12,1\051,) 176.63 186.86 T
(\0502,0,0\051,) 242.59 186.86 T
(\05012,0,0\051,) 308.55 186.86 T
(\05011,0,0\051,) 374.52 186.86 T
(\05049,47,2\051,) 440.48 186.86 T
(--) 506.45 186.86 T
7 F
(91) 524.44 186.86 T
5 F
(\0506,0,0\051,) 110.66 174.86 T
(\05011,0,0\051,) 176.63 174.86 T
(\05047,45,2\051,) 242.59 174.86 T
(\05037,0,0\051\051;) 308.55 174.86 T
(--) 506.45 174.86 T
7 F
(97) 524.44 174.86 T
6 F
(begin) 74.68 162.86 T
(assert) 92.67 150.86 T
5 F
(\050L) 134.65 150.86 T
(<=) 152.64 150.86 T
(MaxLen\051) 170.63 150.86 T
6 F
(and) 218.6 150.86 T
5 F
(\050L) 242.59 150.86 T
(>) 260.58 150.86 T
(0\051) 272.57 150.86 T
(--) 386.51 150.86 T
7 F
(Check) 404.5 150.86 T
(length) 440.48 150.86 T
6 F
(report) 110.66 138.86 T
5 F
(HeaderMsg&") 152.64 138.86 T
(Only) 224.6 138.86 T
(polynomial) 254.58 138.86 T
(degree) 320.55 138.86 T
(of) 362.52 138.86 T
(1) 380.52 138.86 T
(to) 392.51 138.86 T
(100) 410.5 138.86 T
(is) 434.48 138.86 T
(supported.") 452.48 138.86 T
6 F
(severity) 110.66 126.86 T
5 F
(Failure;) 164.63 126.86 T
6 F
(for) 92.67 114.86 T
5 F
(i) 116.66 114.86 T
6 F
(in) 128.65 114.86 T
5 F
(1) 146.64 114.86 T
6 F
(to) 158.64 114.86 T
5 F
(3) 176.63 114.86 T
6 F
(loop) 188.62 114.86 T
5 F
(P\050Table\050L\051\050i\051\051) 110.66 102.86 T
(:=) 200.61 102.86 T
('1';) 218.6 102.86 T
(--) 386.51 102.86 T
7 F
(Insert) 404.5 102.86 T
(terms) 446.48 102.86 T
6 F
(end) 92.67 90.86 T
(loop) 116.66 90.86 T
5 F
(;) 140.65 90.86 T
6 F
(return) 92.67 78.86 T
5 F
('1'&P\0501) 134.65 78.86 T
6 F
(to) 182.62 78.86 T
5 F
(L-1\051;) 200.61 78.86 T
(--) 386.51 78.86 T
7 F
(Return) 404.5 78.86 T
(polynomial) 446.48 78.86 T
6 F
(end) 74.68 66.86 T
5 F
(Polynomial;) 98.67 66.86 T
FMENDPAGE
%%EndPage: "67" 68
%%Page: "68" 68
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(68) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
5 10 Q
(---) 74.68 738.86 T
7 F
(--------------------------------------------------------------------------) 92.67 738.86 T
5 F
(--) 74.68 726.86 T
7 F
(See) 92.67 726.86 T
(definition) 116.66 726.86 T
(in) 182.62 726.86 T
(the) 200.61 726.86 T
(package) 224.6 726.86 T
(header.) 272.57 726.86 T
5 F
(---) 74.68 714.86 T
7 F
(--------------------------------------------------------------------------) 92.67 714.86 T
6 F
(procedure) 74.68 702.86 T
5 F
(MISR\050) 134.65 702.86 T
6 F
(signal) 92.67 690.86 T
5 F
(Clk:) 146.64 690.86 T
6 F
(in) 212.61 690.86 T
5 F
(Std_ULogic;) 248.59 690.86 T
(--) 386.51 690.86 T
7 F
(Sample) 404.5 690.86 T
(clock) 446.48 690.86 T
6 F
(signal) 92.67 678.86 T
5 F
(Reset:) 146.64 678.86 T
6 F
(in) 212.61 678.86 T
5 F
(Boolean;) 248.59 678.86 T
(--) 386.51 678.86 T
7 F
(Reset) 404.5 678.86 T
(of) 440.48 678.86 T
(MISR) 458.47 678.86 T
6 F
(signal) 92.67 666.86 T
5 F
(Input:) 146.64 666.86 T
6 F
(in) 212.61 666.86 T
5 F
(Std_Logic_Vector;) 248.59 666.86 T
(--) 386.51 666.86 T
7 F
(Input) 404.5 666.86 T
(vector) 440.48 666.86 T
6 F
(signal) 92.67 654.86 T
5 F
(MISR:) 146.64 654.86 T
6 F
(inout) 212.61 654.86 T
5 F
(Std_Logic_Vector;) 248.59 654.86 T
(--) 386.51 654.86 T
7 F
(MISR) 404.5 654.86 T
6 F
(constant) 92.67 642.86 T
5 F
(Rising:) 146.64 642.86 T
6 F
(in) 212.61 642.86 T
5 F
(Boolean) 248.59 642.86 T
(:=) 296.56 642.86 T
(True;) 314.55 642.86 T
(--) 386.51 642.86 T
7 F
(See) 404.5 642.86 T
(above) 428.49 642.86 T
6 F
(constant) 92.67 630.86 T
5 F
(Falling:) 146.64 630.86 T
6 F
(in) 212.61 630.86 T
5 F
(Boolean) 248.59 630.86 T
(:=) 296.56 630.86 T
(False;) 314.55 630.86 T
(--) 386.51 630.86 T
7 F
(See) 404.5 630.86 T
(above) 428.49 630.86 T
6 F
(constant) 92.67 618.86 T
5 F
(HeaderMsg:) 146.64 618.86 T
6 F
(in) 212.61 618.86 T
5 F
(String) 248.59 618.86 T
(:=) 296.56 618.86 T
("MISR:";) 314.55 618.86 T
(--) 386.51 618.86 T
7 F
(Message) 404.5 618.86 T
(header) 452.48 618.86 T
6 F
(constant) 92.67 606.86 T
5 F
(Sense:) 146.64 606.86 T
6 F
(in) 212.61 606.86 T
5 F
(Time) 248.59 606.86 T
(:=) 296.56 606.86 T
(0) 314.55 606.86 T
(ns\051) 326.55 606.86 T
6 F
(is) 350.53 606.86 T
5 F
(--) 386.51 606.86 T
7 F
(Sense) 404.5 606.86 T
(time) 440.48 606.86 T
(after) 470.47 606.86 T
(clock) 506.45 606.86 T
6 F
(constant) 92.67 582.86 T
5 F
(L:) 146.64 582.86 T
(Integer) 182.62 582.86 T
(:=) 344.54 582.86 T
(Input'Length;) 362.52 582.86 T
6 F
(constant) 92.67 570.86 T
5 F
(Poly:) 146.64 570.86 T
(Std_Logic_Vector) 182.62 570.86 T
(:=) 344.54 570.86 T
(Polynomial\050L\051;) 362.52 570.86 T
6 F
(constant) 92.67 558.86 T
5 F
(Ones:) 146.64 558.86 T
(Std_Logic_Vector\0500) 182.62 558.86 T
6 F
(to) 296.56 558.86 T
5 F
(L-1\051) 314.55 558.86 T
(:=) 344.54 558.86 T
(\050) 362.52 558.86 T
6 F
(others) 368.52 558.86 T
5 F
(=>) 410.5 558.86 T
('1'\051;) 428.49 558.86 T
6 F
(variable) 92.67 546.86 T
5 F
(Temp:) 146.64 546.86 T
(Std_Logic_Vector\0500) 182.62 546.86 T
6 F
(to) 296.56 546.86 T
5 F
(L-1\051) 314.55 546.86 T
(:=) 344.54 546.86 T
(Input;) 362.52 546.86 T
(--) 404.5 546.86 T
7 F
(Last) 422.49 546.86 T
(Input) 452.48 546.86 T
6 F
(variable) 92.67 534.86 T
5 F
(Last:) 146.64 534.86 T
(Time) 182.62 534.86 T
(:=) 344.54 534.86 T
(0) 362.52 534.86 T
(ns;) 374.52 534.86 T
(--) 404.5 534.86 T
7 F
(Last) 422.49 534.86 T
(sim) 452.48 534.86 T
(cycle) 476.46 534.86 T
6 F
(begin) 74.68 522.86 T
(assert) 92.67 510.86 T
5 F
(\050L) 134.65 510.86 T
(<=) 152.64 510.86 T
(MaxLen\051) 170.63 510.86 T
6 F
(and) 218.6 510.86 T
5 F
(\050L) 242.59 510.86 T
(>=) 260.58 510.86 T
(MinLen\051) 278.57 510.86 T
(--) 386.51 510.86 T
7 F
(Check) 404.5 510.86 T
(length) 440.48 510.86 T
6 F
(report) 110.66 498.86 T
5 F
(HeaderMsg&") 152.64 498.86 T
(Only) 224.6 498.86 T
(MISRs) 254.58 498.86 T
(of) 290.56 498.86 T
(length) 308.55 498.86 T
(4) 350.53 498.86 T
(to) 362.52 498.86 T
(100) 380.52 498.86 T
(are) 404.5 498.86 T
(supported.") 428.49 498.86 T
6 F
(severity) 110.66 486.86 T
5 F
(Failure;) 164.63 486.86 T
6 F
(assert) 92.67 474.86 T
5 F
(L) 134.65 474.86 T
(=) 146.64 474.86 T
(MISR'Length) 158.64 474.86 T
(--) 386.51 474.86 T
7 F
(MISR=Input) 404.5 474.86 T
(length) 470.47 474.86 T
6 F
(report) 110.66 462.86 T
5 F
(HeaderMsg&") 152.64 462.86 T
(The) 224.6 462.86 T
(length) 248.59 462.86 T
(of) 290.56 462.86 T
(the) 308.55 462.86 T
(Input) 332.54 462.86 T
(and) 368.52 462.86 T
(the) 392.51 462.86 T
(MISR) 416.49 462.86 T
(differs.") 446.48 462.86 T
6 F
(severity) 110.66 450.86 T
5 F
(Failure;) 164.63 450.86 T
6 F
(while) 92.67 426.86 T
5 F
(True) 128.65 426.86 T
6 F
(loop) 158.64 426.86 T
5 F
(--) 386.51 426.86 T
7 F
(Loop) 404.5 426.86 T
(never) 434.48 426.86 T
(exited) 470.47 426.86 T
6 F
(if) 110.66 414.86 T
(not) 128.65 414.86 T
5 F
(Rising) 152.64 414.86 T
6 F
(and) 194.62 414.86 T
(not) 218.6 414.86 T
5 F
(Falling) 242.59 414.86 T
6 F
(then) 290.56 414.86 T
5 F
(--) 128.65 402.86 T
7 F
(Clk) 146.64 402.86 T
(input) 170.63 402.86 T
(has) 206.61 402.86 T
(no) 230.6 402.86 T
(influence) 248.59 402.86 T
(on) 308.55 402.86 T
(the) 326.55 402.86 T
(MISR) 350.53 402.86 T
(in) 380.52 402.86 T
(asynchronous) 398.51 402.86 T
(mode.) 476.46 402.86 T
5 F
(--) 128.65 390.86 T
7 F
(Sampling) 146.64 390.86 T
(only) 200.61 390.86 T
(the) 230.6 390.86 T
(final) 254.58 390.86 T
(input) 290.56 390.86 T
(vector) 326.55 390.86 T
(in) 368.52 390.86 T
(each) 386.51 390.86 T
(simulation) 416.49 390.86 T
(cycle.) 482.46 390.86 T
6 F
(wait) 128.65 378.86 T
(on) 158.64 378.86 T
5 F
(Input,) 176.63 378.86 T
(Reset;) 218.6 378.86 T
(--) 386.51 378.86 T
7 F
(Asynchronous) 404.5 378.86 T
(sample) 482.46 378.86 T
6 F
(if) 128.65 366.86 T
(not) 146.64 366.86 T
5 F
(\050Reset'Event) 170.63 366.86 T
6 F
(and) 248.59 366.86 T
5 F
(Reset\051) 272.57 366.86 T
6 F
(and) 314.55 366.86 T
5 F
(--) 386.51 366.86 T
7 F
(Check) 404.5 366.86 T
(not) 440.48 366.86 T
(reset) 464.47 366.86 T
5 F
(Input'Event) 146.64 354.86 T
6 F
(then) 218.6 354.86 T
5 F
(--) 386.51 354.86 T
7 F
(Check) 404.5 354.86 T
(for) 440.48 354.86 T
(Input) 464.47 354.86 T
(event) 500.45 354.86 T
6 F
(if) 146.64 342.86 T
5 F
(Now) 164.63 342.86 T
(=) 188.62 342.86 T
(Last) 200.61 342.86 T
6 F
(then) 230.6 342.86 T
5 F
(--) 386.51 342.86 T
7 F
(New) 404.5 342.86 T
(delta) 428.49 342.86 T
(cycle) 464.47 342.86 T
5 F
(Temp) 164.63 330.86 T
(:=) 194.62 330.86 T
(Input;) 212.61 330.86 T
(--) 386.51 330.86 T
7 F
(Store) 404.5 330.86 T
(until) 440.48 330.86 T
(next) 476.46 330.86 T
(event) 506.45 330.86 T
6 F
(else) 146.64 318.86 T
5 F
(--) 386.51 318.86 T
7 F
(New) 404.5 318.86 T
(sim) 428.49 318.86 T
(cycle) 452.48 318.86 T
5 F
(MISR) 164.63 306.86 T
(<=) 194.62 306.86 T
(Shift\050MISR,) 212.61 306.86 T
(Temp,) 284.57 306.86 T
(Poly\051;) 320.55 306.86 T
(--) 386.51 306.86 T
7 F
(Shift) 404.5 306.86 T
(MISR) 440.48 306.86 T
(4) 470.47 306.86 T
(times) 482.46 306.86 T
5 F
(Temp) 164.63 294.86 T
(:=) 194.62 294.86 T
(Input;) 212.61 294.86 T
(--) 386.51 294.86 T
7 F
(Store) 404.5 294.86 T
(until) 440.48 294.86 T
(next) 476.46 294.86 T
(event) 506.45 294.86 T
5 F
(Last) 164.63 282.86 T
(:=) 194.62 282.86 T
(Now;) 212.61 282.86 T
(--) 386.51 282.86 T
7 F
(Store) 404.5 282.86 T
(sim) 440.48 282.86 T
(time) 464.47 282.86 T
6 F
(end) 146.64 270.86 T
(if) 170.63 270.86 T
5 F
(;) 182.62 270.86 T
6 F
(end) 128.65 258.86 T
(if) 152.64 258.86 T
5 F
(;) 164.63 258.86 T
6 F
(else) 110.66 246.86 T
(wait) 128.65 234.86 T
(on) 158.64 234.86 T
5 F
(Clk,) 176.63 234.86 T
(Reset;) 206.61 234.86 T
(--) 386.51 234.86 T
7 F
(Synchronous) 404.5 234.86 T
(sample) 476.46 234.86 T
6 F
(if) 128.65 222.86 T
(not) 146.64 222.86 T
5 F
(\050Reset'Event) 170.63 222.86 T
6 F
(and) 248.59 222.86 T
5 F
(Reset\051) 272.57 222.86 T
6 F
(and) 314.55 222.86 T
5 F
(--) 386.51 222.86 T
7 F
(Check) 404.5 222.86 T
(not) 440.48 222.86 T
(reset) 464.47 222.86 T
5 F
(\050\050Rising) 146.64 210.86 T
6 F
(and) 200.61 210.86 T
5 F
(Rising_Edge\050Clk\051\051) 224.6 210.86 T
6 F
(or) 332.54 210.86 T
5 F
(--) 386.51 210.86 T
7 F
(Check) 404.5 210.86 T
(rising) 440.48 210.86 T
(edge) 482.46 210.86 T
5 F
(\050Falling) 152.64 198.86 T
6 F
(and) 206.61 198.86 T
5 F
(Falling_Edge\050Clk\051\051\051) 230.6 198.86 T
6 F
(then) 350.53 198.86 T
5 F
(--) 386.51 198.86 T
7 F
(Check) 404.5 198.86 T
(falling) 440.48 198.86 T
(edge) 488.46 198.86 T
6 F
(wait) 146.64 186.86 T
(on) 176.63 186.86 T
5 F
(Reset) 194.62 186.86 T
6 F
(until) 230.6 186.86 T
5 F
(Reset) 266.58 186.86 T
6 F
(for) 302.56 186.86 T
5 F
(Sense;) 326.55 186.86 T
(--) 386.51 186.86 T
7 F
(Delay) 404.5 186.86 T
(until) 440.48 186.86 T
(sample) 476.46 186.86 T
5 F
(MISR) 146.64 174.86 T
(<=) 176.63 174.86 T
(Shift\050MISR,) 194.62 174.86 T
(Input,) 266.58 174.86 T
(Poly\051;) 308.55 174.86 T
(--) 386.51 174.86 T
7 F
(Shift) 404.5 174.86 T
(MISR) 440.48 174.86 T
(4) 470.47 174.86 T
(times) 482.46 174.86 T
6 F
(end) 128.65 162.86 T
(if) 152.64 162.86 T
5 F
(;) 164.63 162.86 T
6 F
(end) 110.66 150.86 T
(if) 134.65 150.86 T
5 F
(;) 146.64 150.86 T
6 F
(if) 110.66 138.86 T
5 F
(Reset'Event) 128.65 138.86 T
6 F
(and) 200.61 138.86 T
5 F
(Reset) 224.6 138.86 T
6 F
(then) 260.58 138.86 T
5 F
(MISR) 128.65 126.86 T
(<=) 158.64 126.86 T
(Ones;) 176.63 126.86 T
(--) 386.51 126.86 T
7 F
(Reset) 404.5 126.86 T
(MISR) 440.48 126.86 T
5 F
(Temp) 128.65 114.86 T
(:=) 158.64 114.86 T
(Ones;) 176.63 114.86 T
(--) 386.51 114.86 T
7 F
(Reset) 404.5 114.86 T
(Temp) 440.48 114.86 T
6 F
(end) 110.66 102.86 T
(if) 134.65 102.86 T
5 F
(;) 146.64 102.86 T
6 F
(end) 92.67 90.86 T
(loop) 116.66 90.86 T
5 F
(;) 140.65 90.86 T
6 F
(end) 74.68 78.86 T
5 F
(MISR;) 98.67 78.86 T
6 F
(end) 56.69 66.86 T
5 F
(MISR_Definition;) 80.68 66.86 T
(--) 188.62 66.86 T
7 F
(================) 200.61 66.86 T
(End) 302.56 66.86 T
(of) 326.55 66.86 T
(package) 344.54 66.86 T
(body) 392.51 66.86 T
(=================--) 422.49 66.86 T
FMENDPAGE
%%EndPage: "68" 69
%%Page: "69" 69
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(WSM/SH/010 Issue 1) 85.04 777.21 T
(69) 290.97 777.21 T
(european space agency) 382.23 777.21 T
3 F
(APPENDIX C:) 56.69 737.52 T
(TIMING P) 141.73 737.52 T
(ARAMETER TYPES) 197.81 737.52 T
5 10 Q
(--) 56.69 712.86 T
7 F
(============================================================================--) 68.69 712.86 T
5 F
(--) 56.69 700.86 T
7 F
(Design) 74.68 700.86 T
(unit) 116.66 700.86 T
(:) 152.64 700.86 T
(Timing) 164.63 700.86 T
(\050Package) 206.61 700.86 T
(declaration\051) 260.58 700.86 T
5 F
(--) 56.69 688.86 T
(--) 56.69 676.86 T
7 F
(File) 74.68 676.86 T
(name) 104.67 676.86 T
(:) 152.64 676.86 T
(timing.vhd) 164.63 676.86 T
5 F
(--) 56.69 664.86 T
(--) 56.69 652.86 T
7 F
(Purpose) 74.68 652.86 T
(:) 152.64 652.86 T
(This) 164.63 652.86 T
(package) 194.62 652.86 T
(defines) 242.59 652.86 T
(three) 290.56 652.86 T
(array) 326.55 652.86 T
(types,) 362.52 652.86 T
(indexed) 404.5 652.86 T
(by) 452.48 652.86 T
(the) 470.47 652.86 T
(ESA) 494.45 652.86 T
5 F
(--) 56.69 640.86 T
7 F
(SimConditionType,) 164.63 640.86 T
(needed) 272.57 640.86 T
(for) 314.55 640.86 T
(timing) 338.54 640.86 T
(generics) 380.52 640.86 T
(when) 434.48 640.86 T
(using) 464.47 640.86 T
5 F
(--) 56.69 628.86 T
7 F
(Vital) 164.63 628.86 T
(Delay) 200.61 628.86 T
(Types.) 236.59 628.86 T
(The) 278.57 628.86 T
(types) 302.56 628.86 T
(are) 338.54 628.86 T
(intended) 362.52 628.86 T
(to) 416.49 628.86 T
(be) 434.48 628.86 T
(used) 452.48 628.86 T
5 F
(--) 56.69 616.86 T
7 F
(in) 164.63 616.86 T
(VHDL) 182.62 616.86 T
(models) 212.61 616.86 T
(for) 254.58 616.86 T
(board-level) 278.57 616.86 T
(simulation.) 350.53 616.86 T
(This) 422.49 616.86 T
(package) 452.48 616.86 T
5 F
(--) 56.69 604.86 T
7 F
(should) 164.63 604.86 T
(not) 206.61 604.86 T
(be) 230.6 604.86 T
(modified) 248.59 604.86 T
(or) 302.56 604.86 T
(moved) 320.55 604.86 T
(to) 356.53 604.86 T
(a) 374.52 604.86 T
(different) 386.51 604.86 T
(library.) 446.48 604.86 T
5 F
(--) 56.69 592.86 T
(--) 56.69 580.86 T
7 F
(Note:) 74.68 580.86 T
(The) 164.63 580.86 T
(type) 188.62 580.86 T
(TimeArray) 218.6 580.86 T
(has) 278.57 580.86 T
(been) 302.56 580.86 T
(defined) 332.54 580.86 T
(in) 380.52 580.86 T
(ESA.Simulation.) 398.51 580.86 T
5 F
(--) 56.69 568.86 T
(--) 56.69 556.86 T
7 F
(This) 164.63 556.86 T
(package) 194.62 556.86 T
(does) 242.59 556.86 T
(not) 272.57 556.86 T
(define) 296.56 556.86 T
(any) 338.54 556.86 T
(types) 362.52 556.86 T
(related) 398.51 556.86 T
(to) 446.48 556.86 T
(the) 464.47 556.86 T
5 F
(--) 56.69 544.86 T
7 F
(Vital) 164.63 544.86 T
(Delay) 200.61 544.86 T
(Array) 236.59 544.86 T
(Types,) 272.57 544.86 T
(since) 314.55 544.86 T
(it) 350.53 544.86 T
(is) 368.52 544.86 T
(not) 386.51 544.86 T
(possible) 410.5 544.86 T
(to) 464.47 544.86 T
5 F
(--) 56.69 532.86 T
7 F
(define) 164.63 532.86 T
(a) 206.61 532.86 T
(constrained) 218.6 532.86 T
(array) 290.56 532.86 T
(of) 326.55 532.86 T
(unconstrained) 344.54 532.86 T
(arrays.) 428.49 532.86 T
(Such) 476.46 532.86 T
5 F
(--) 56.69 520.86 T
7 F
(declarations) 164.63 520.86 T
(should) 242.59 520.86 T
(be) 284.57 520.86 T
(done) 302.56 520.86 T
(in) 332.54 520.86 T
(the) 350.53 520.86 T
(timing) 374.52 520.86 T
(package) 416.49 520.86 T
(of) 464.47 520.86 T
(the) 482.46 520.86 T
5 F
(--) 56.69 508.86 T
7 F
(component.) 164.63 508.86 T
5 F
(--) 56.69 496.86 T
(--) 56.69 484.86 T
7 F
(Errors:) 74.68 484.86 T
(:) 152.64 484.86 T
(None) 164.63 484.86 T
(known) 194.62 484.86 T
5 F
(--) 56.69 472.86 T
(--) 56.69 460.86 T
7 F
(Library) 74.68 460.86 T
(:) 152.64 460.86 T
(ESA) 164.63 460.86 T
5 F
(--) 56.69 448.86 T
(--) 56.69 436.86 T
7 F
(Dependencies) 74.68 436.86 T
(:) 152.64 436.86 T
(ESA.Simulation,) 164.63 436.86 T
(IEEE.Vital_Timing.) 260.58 436.86 T
5 F
(--) 56.69 424.86 T
(--) 56.69 412.86 T
7 F
(Author) 74.68 412.86 T
(:) 152.64 412.86 T
(Sandi) 164.63 412.86 T
(Habinc,) 200.61 412.86 T
(Peter) 248.59 412.86 T
(Sinander) 284.57 412.86 T
5 F
(--) 56.69 400.86 T
7 F
(ESTEC) 164.63 400.86 T
(Microelectronics) 200.61 400.86 T
(and) 302.56 400.86 T
(Technology) 326.55 400.86 T
(Section) 392.51 400.86 T
(\050WSM\051) 440.48 400.86 T
5 F
(--) 56.69 388.86 T
7 F
(P.O.) 164.63 388.86 T
(Box) 194.62 388.86 T
(299) 218.6 388.86 T
5 F
(--) 56.69 376.86 T
7 F
(2200) 164.63 376.86 T
(AG) 194.62 376.86 T
(Noordwijk) 212.61 376.86 T
5 F
(--) 56.69 364.86 T
7 F
(The) 164.63 364.86 T
(Netherlands) 188.62 364.86 T
5 F
(--) 56.69 352.86 T
(--) 56.69 340.86 T
7 F
(Simulator) 74.68 340.86 T
(:) 152.64 340.86 T
(Synopsys) 164.63 340.86 T
(v.) 218.6 340.86 T
(3.2c,) 236.59 340.86 T
(on) 272.57 340.86 T
(Sun) 290.56 340.86 T
(Sparcstation) 314.55 340.86 T
(10,) 392.51 340.86 T
(SunOS) 416.49 340.86 T
(4.1.3) 452.48 340.86 T
5 F
(--) 56.69 328.86 T
7 F
(------------------------------------------------------------------------------) 68.69 328.86 T
5 F
(--) 56.69 316.86 T
7 F
(Revision) 74.68 316.86 T
(list) 128.65 316.86 T
5 F
(--) 56.69 304.86 T
7 F
(Version) 74.68 304.86 T
(Author) 122.66 304.86 T
(Date) 164.63 304.86 T
(Changes) 230.6 304.86 T
5 F
(--) 56.69 292.86 T
(--) 56.69 280.86 T
7 F
(1.0) 74.68 280.86 T
(SH) 122.66 280.86 T
(1) 170.63 280.86 T
(July) 182.62 280.86 T
(95) 212.61 280.86 T
(New) 230.6 280.86 T
(version) 254.58 280.86 T
5 F
(--) 56.69 268.86 T
7 F
(------------------------------------------------------------------------------) 68.69 268.86 T
6 F
(library) 56.69 256.86 T
5 F
(ESA;) 104.67 256.86 T
6 F
(use) 56.69 244.86 T
5 F
(ESA.Simulation.) 80.68 244.86 T
6 F
(all) 170.63 244.86 T
5 F
(;) 188.62 244.86 T
6 F
(library) 56.69 220.86 T
5 F
(IEEE;) 104.67 220.86 T
6 F
(use) 56.69 208.86 T
5 F
(IEEE.Vital_Timing.) 80.68 208.86 T
6 F
(all) 188.62 208.86 T
5 F
(;) 206.61 208.86 T
6 F
(package) 56.69 184.86 T
5 F
(Timing) 104.67 184.86 T
6 F
(is) 146.64 184.86 T
5 F
(--) 74.68 160.86 T
7 F
(Definition) 92.67 160.86 T
(of) 158.64 160.86 T
(Time) 176.63 160.86 T
(array) 206.61 160.86 T
(types,) 242.59 160.86 T
(which) 284.57 160.86 T
(can) 320.55 160.86 T
(be) 344.54 160.86 T
(used) 362.52 160.86 T
(for) 392.51 160.86 T
(the) 416.49 160.86 T
(timing) 440.48 160.86 T
5 F
(--) 74.68 148.86 T
7 F
(parameters) 92.67 148.86 T
(with) 158.64 148.86 T
(Vital) 188.62 148.86 T
(Delay) 224.6 148.86 T
(Types.) 260.58 148.86 T
6 F
(type) 74.68 136.86 T
5 F
(TimeArray01) 104.67 136.86 T
6 F
(is) 188.62 136.86 T
(array) 206.61 136.86 T
5 F
(\050SimConditionType\051) 242.59 136.86 T
6 F
(of) 356.53 136.86 T
5 F
(VitalDelayType01;) 374.52 136.86 T
6 F
(type) 74.68 124.86 T
5 F
(TimeArray01Z) 104.67 124.86 T
6 F
(is) 188.62 124.86 T
(array) 206.61 124.86 T
5 F
(\050SimConditionType\051) 242.59 124.86 T
6 F
(of) 356.53 124.86 T
5 F
(VitalDelayType01Z;) 374.52 124.86 T
6 F
(type) 74.68 112.86 T
5 F
(TimeArray01ZX) 104.67 112.86 T
6 F
(is) 188.62 112.86 T
(array) 206.61 112.86 T
5 F
(\050SimConditionType\051) 242.59 112.86 T
6 F
(of) 356.53 112.86 T
5 F
(VitalDelayType01ZX;) 374.52 112.86 T
6 F
(end) 56.69 88.86 T
5 F
(Timing;) 80.68 88.86 T
(--) 128.65 88.86 T
7 F
(====================) 140.65 88.86 T
(End) 266.58 88.86 T
(of) 290.56 88.86 T
(package) 308.55 88.86 T
(body) 356.53 88.86 T
(=======================--) 386.51 88.86 T
FMENDPAGE
%%EndPage: "69" 70
%%Page: "70" 70
595.3 841.9 0 FMBEGINPAGE
84.32 771.03 510.24 771.03 2 L
0.9 H
2 Z
0 X
0 K
N
85.04 773.87 510.24 785.21 R
7 X
V
0 12 Q
0 X
(european space agency) 85.04 777.21 T
(70) 290.97 777.21 T
(WSM/SH/010 Issue 1) 395.59 777.21 T
3 F
(APPENDIX D:) 85.04 737.52 T
(ABBREVIA) 170.08 737.52 T
(TIONS) 232.49 737.52 T
2 F
(ASIC) 85.04 711.52 T
(Application Speci\336c Integrated Circuit) 170.08 711.52 T
(ASSP) 85.04 697.52 T
(Application Speci\336c Standard Product) 170.08 697.52 T
(BIST) 85.04 683.52 T
(Built In Self T) 170.08 683.52 T
(est) 238.87 683.52 T
(ESA) 85.04 669.52 T
(European Space Agency) 170.08 669.52 T
(ESTEC) 85.04 655.52 T
(European Space Research and T) 170.08 655.52 T
(echnology Centre) 324.43 655.52 T
(FTP) 85.04 641.52 T
(File T) 170.08 641.52 T
(ransfer Program) 198.65 641.52 T
(HTML) 85.04 627.52 T
(HyperT) 170.08 627.52 T
(ext Mark-up Language) 206.54 627.52 T
(I/F) 85.04 613.52 T
(Interface) 170.08 613.52 T
(IEEE) 85.04 599.52 T
(Institute of Electrical and Electronics Engineers) 170.08 599.52 T
(LFSR) 85.04 585.52 T
(Linear Feedback Shift Register) 170.08 585.52 T
(MISR) 85.04 571.52 T
(Multiple Input Signature Register) 170.08 571.52 T
(MSB) 85.04 557.52 T
(Most Signi\336cant Bit) 170.08 557.52 T
(R) 85.04 543.52 T
(TL) 92.32 543.52 T
(Register T) 170.08 543.52 T
(ransfer Level) 219.96 543.52 T
(SDF) 85.04 529.52 T
(Standard Delay File) 170.08 529.52 T
(URL) 85.04 515.52 T
(Uniform Resource Locator) 170.08 515.52 T
(VHDL) 85.04 501.52 T
(VHSIC Hardware Description Language) 170.08 501.52 T
(VHSIC) 85.04 487.52 T
(V) 170.08 487.52 T
(ery High Speed Integrated Circuit) 177.41 487.52 T
(VIT) 85.04 473.52 T
(AL) 104.06 473.52 T
(VHDL Initiative T) 170.08 473.52 T
(owards ASIC Libraries) 259.18 473.52 T
FMENDPAGE
%%EndPage: "70" 71
%%Trailer
%%BoundingBox: 0 0 595.3 841.9
%%Pages: 70 1
%%DocumentFonts: Helvetica
%%+ Helvetica-Bold
%%+ Times-Roman
%%+ Times-Bold
%%+ Times-Italic
%%+ Courier
%%+ Courier-Bold
%%+ Courier-Oblique
