EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ada2200
LIBS:LIA-cache
EELAYER 25 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 6 6
Title "PHASE LOCKED LOOP"
Date ""
Rev ""
Comp "JASON MORELLI-HARLAN"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1850 2850 1    60   Input ~ 0
CLK_IN
Text HLabel 9000 2950 1    60   Input ~ 0
CLK_OUT
Text HLabel 3550 2500 1    60   Input ~ 0
+5V
Text HLabel 3550 3800 1    60   Input ~ 0
-5V
Text HLabel 5100 2650 1    60   Input ~ 0
+3V3
Text Notes 1850 1550 0    60   ~ 0
	•	PLL w/ divide for lock in?\n	◦	F, 2F modes\n	◦	PLL lock / unlock indicator LED\n	◦	Component selection, again...\n	◦	\n	◦	\n\n
$EndSCHEMATC
