

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 20:04:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34563|  34563|  34563|  34563|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 2.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     180|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     193|    373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_30_1_1_U6  |network_mul_mul_16s_13s_30_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |empty_U  |depthwise_conv2d_fix_empty  |        0|  13|   2|    0|     9|   13|     1|          117|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                            |        0|  13|   2|    0|     9|   13|     1|          117|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln37_4_fu_358_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln37_5_fu_372_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln37_fu_348_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln45_fu_319_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_404_p2      |     +    |      0|  0|  39|          32|          32|
    |i_fu_180_p2           |     +    |      0|  0|  13|           4|           1|
    |k_h_fu_250_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_338_p2         |     +    |      0|  0|  10|           2|           1|
    |out_h_fu_192_p2       |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_234_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_278_p2         |     +    |      0|  0|  15|           5|           5|
    |sub_ln37_fu_272_p2    |     -    |      0|  0|  15|           5|           5|
    |tmp6_fu_308_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp8_fu_222_p2        |     -    |      0|  0|  13|          11|          11|
    |icmp_ln24_fu_174_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_186_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln32_fu_228_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln35_fu_244_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln36_fu_332_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 261|         132|         117|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |buffer_0_reg_128  |   9|          2|   32|         64|
    |buffer_1_reg_151  |   9|          2|   32|         64|
    |i_0_reg_93        |   9|          2|    4|          8|
    |k_h_0_reg_140     |   9|          2|    2|          4|
    |k_w_0_reg_163     |   9|          2|    2|          4|
    |out_h_0_reg_104   |   9|          2|    5|         10|
    |out_w_0_reg_116   |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         24|   83|        174|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   9|   0|    9|          0|
    |buffer_0_reg_128    |  32|   0|   32|          0|
    |buffer_1_reg_151    |  32|   0|   32|          0|
    |empty_79_reg_492    |  13|   0|   13|          0|
    |i_0_reg_93          |   4|   0|    4|          0|
    |input_load_reg_487  |  16|   0|   16|          0|
    |k_h_0_reg_140       |   2|   0|    2|          0|
    |k_h_reg_454         |   2|   0|    2|          0|
    |k_w_0_reg_163       |   2|   0|    2|          0|
    |k_w_reg_472         |   2|   0|    2|          0|
    |out_h_0_reg_104     |   5|   0|    5|          0|
    |out_h_reg_428       |   5|   0|    5|          0|
    |out_w_0_reg_116     |   5|   0|    5|          0|
    |out_w_reg_441       |   5|   0|    5|          0|
    |sub_ln37_reg_459    |   5|   0|    5|          0|
    |tmp6_reg_464        |  10|   0|   11|          1|
    |tmp8_reg_433        |   9|   0|   11|          2|
    |tmp_7_reg_497       |  17|   0|   17|          0|
    |zext_ln35_reg_446   |   5|   0|   11|          6|
    +--------------------+----+----+-----+-----------+
    |Total               | 180|   0|  189|          9|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader7.preheader.critedge ], [ %i, %.preheader7 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 13 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 15 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.preheader, label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 17 'br' <Predicate = (icmp_ln24)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 18 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 19 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 20 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 21 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %.preheader6.preheader" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 23 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 24 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 25 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9 to i11" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 26 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%tmp8 = sub i11 %p_shl8_cast, %p_shl9_cast" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 27 'sub' 'tmp8' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 28 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 29 'speclooptripcount' 'empty_80' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 31 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 33 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader1.loopexit, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 36 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 37 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 38 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ 0, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 39 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]"   --->   Operation 40 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 41 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 42 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 43 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %1, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 45 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37_22 = zext i4 %shl_ln to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 47 'zext' 'zext_ln37_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i5 %zext_ln37_22, %zext_ln37" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 48 'sub' 'sub_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.78ns)   --->   "%tmp = add i5 %zext_ln37, %out_h_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 49 'add' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 50 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 52 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 53 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%tmp6 = sub i11 %p_shl6_cast, %p_shl7_cast" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 54 'sub' 'tmp6' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 55 'br' <Predicate = (!icmp_ln35)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %buffer_0 to i16" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 56 'trunc' 'trunc_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.63ns)   --->   "%add_ln45 = add i11 %tmp8, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 57 'add' 'add_ln45' <Predicate = (icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i11 %add_ln45 to i32" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 58 'sext' 'sext_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %sext_ln45 to i64" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 59 'zext' 'zext_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 60 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.25ns)   --->   "store i16 %trunc_ln45, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 61 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 62 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer, %0 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 63 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 65 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 66 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 67 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader5.loopexit, label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln37_23 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 69 'zext' 'zext_ln37_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %out_w_0, %zext_ln37_23" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 70 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln37_24 = zext i5 %add_ln37 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 71 'zext' 'zext_ln37_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln37_4 = add i11 %tmp6, %zext_ln37_24" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 72 'add' 'add_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln37_12 = sext i11 %add_ln37_4 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 73 'sext' 'sext_ln37_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i32 %sext_ln37_12 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 74 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_9" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 75 'getelementptr' 'input_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 76 'load' 'input_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln37_5 = add i5 %zext_ln37_23, %sub_ln37" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln37_13 = sext i5 %add_ln37_5 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 78 'sext' 'sext_ln37_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i32 %sext_ln37_13 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 79 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [9 x i13]* @empty, i64 0, i64 %zext_ln37_8" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 80 'getelementptr' 'p_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (3.25ns)   --->   "%empty_79 = load i13* %p_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 81 'load' 'empty_79' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 82 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 83 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 83 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%empty_79 = load i13* %p_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 84 'load' 'empty_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 85 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln37_15 = sext i13 %empty_79 to i30" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 86 'sext' 'sext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i30 %sext_ln37, %sext_ln37_15" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 87 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %mul_ln37, i32 13, i32 29)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 88 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i17 %tmp_7 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 89 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%buffer = add nsw i32 %buffer_1, %sext_ln37_2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 90 'add' 'buffer' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (speclooptripcount) [ 0000000000]
br_ln24      (br               ) [ 0110000000]
i_0          (phi              ) [ 0010000000]
icmp_ln24    (icmp             ) [ 0010000000]
i            (add              ) [ 0110000000]
empty_74     (speclooptripcount) [ 0000000000]
br_ln24      (br               ) [ 0110000000]
br_ln31      (br               ) [ 0011111111]
out_h_0      (phi              ) [ 0001011111]
icmp_ln31    (icmp             ) [ 0001111111]
empty_75     (speclooptripcount) [ 0000000000]
out_h        (add              ) [ 0011111111]
br_ln31      (br               ) [ 0000000000]
p_shl8       (bitconcatenate   ) [ 0000000000]
p_shl8_cast  (zext             ) [ 0000000000]
p_shl9       (bitconcatenate   ) [ 0000000000]
p_shl9_cast  (zext             ) [ 0000000000]
tmp8         (sub              ) [ 0000111111]
br_ln32      (br               ) [ 0001111111]
empty_80     (speclooptripcount) [ 0000000000]
ret_ln0      (ret              ) [ 0000000000]
out_w_0      (phi              ) [ 0000101111]
icmp_ln32    (icmp             ) [ 0001111111]
empty_76     (speclooptripcount) [ 0000000000]
out_w        (add              ) [ 0001111111]
br_ln32      (br               ) [ 0000000000]
zext_ln35    (zext             ) [ 0000011111]
br_ln35      (br               ) [ 0001111111]
br_ln0       (br               ) [ 0011111111]
buffer_0     (phi              ) [ 0000011111]
k_h_0        (phi              ) [ 0000010000]
icmp_ln35    (icmp             ) [ 0001111111]
empty_77     (speclooptripcount) [ 0000000000]
k_h          (add              ) [ 0001111111]
br_ln35      (br               ) [ 0000000000]
zext_ln37    (zext             ) [ 0000000000]
shl_ln       (bitconcatenate   ) [ 0000000000]
zext_ln37_22 (zext             ) [ 0000000000]
sub_ln37     (sub              ) [ 0000001111]
tmp          (add              ) [ 0000000000]
p_shl6       (bitconcatenate   ) [ 0000000000]
p_shl6_cast  (zext             ) [ 0000000000]
p_shl7       (bitconcatenate   ) [ 0000000000]
p_shl7_cast  (zext             ) [ 0000000000]
tmp6         (sub              ) [ 0000001111]
br_ln36      (br               ) [ 0001111111]
trunc_ln45   (trunc            ) [ 0000000000]
add_ln45     (add              ) [ 0000000000]
sext_ln45    (sext             ) [ 0000000000]
zext_ln45    (zext             ) [ 0000000000]
output_addr  (getelementptr    ) [ 0000000000]
store_ln45   (store            ) [ 0000000000]
br_ln32      (br               ) [ 0001111111]
buffer_1     (phi              ) [ 0001111111]
k_w_0        (phi              ) [ 0000001000]
icmp_ln36    (icmp             ) [ 0001111111]
empty_78     (speclooptripcount) [ 0000000000]
k_w          (add              ) [ 0001111111]
br_ln36      (br               ) [ 0000000000]
zext_ln37_23 (zext             ) [ 0000000000]
add_ln37     (add              ) [ 0000000000]
zext_ln37_24 (zext             ) [ 0000000000]
add_ln37_4   (add              ) [ 0000000000]
sext_ln37_12 (sext             ) [ 0000000000]
zext_ln37_9  (zext             ) [ 0000000000]
input_addr   (getelementptr    ) [ 0000000100]
add_ln37_5   (add              ) [ 0000000000]
sext_ln37_13 (sext             ) [ 0000000000]
zext_ln37_8  (zext             ) [ 0000000000]
p_addr_1     (getelementptr    ) [ 0000000100]
br_ln0       (br               ) [ 0001111111]
input_load   (load             ) [ 0000000010]
empty_79     (load             ) [ 0000000010]
sext_ln37    (sext             ) [ 0000000000]
sext_ln37_15 (sext             ) [ 0000000000]
mul_ln37     (mul              ) [ 0000000000]
tmp_7        (partselect       ) [ 0000000001]
sext_ln37_2  (sext             ) [ 0000000000]
buffer       (add              ) [ 0001111111]
br_ln36      (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="output_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln45_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="14" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="input_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_79/6 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="out_h_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_h_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="out_w_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_w_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="buffer_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="k_h_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="k_h_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h_0/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="buffer_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="buffer_1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="k_w_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="1"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_w_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w_0/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln24_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln31_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_h_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl8_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_shl9_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp8_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln32_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="out_w_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln35_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln35_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="k_h_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln37_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln37_22_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_22/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln37_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="2"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl6_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl7_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl7_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln45_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln45_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="2"/>
<pin id="321" dir="0" index="1" bw="5" slack="1"/>
<pin id="322" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln45_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln45_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln36_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="2" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="k_w_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln37_23_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_23/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln37_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="2"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln37_24_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_24/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln37_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="1"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln37_12_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_12/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln37_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln37_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="1"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_5/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln37_13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_13/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln37_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln37_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln37_15_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="1"/>
<pin id="391" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_15/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="0" index="1" bw="29" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln37_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="buffer_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="0" index="1" bw="17" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/9 "/>
</bind>
</comp>

<comp id="410" class="1007" name="mul_ln37_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="428" class="1005" name="out_h_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp8_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="2"/>
<pin id="435" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="441" class="1005" name="out_w_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="446" class="1005" name="zext_ln35_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="1"/>
<pin id="448" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="454" class="1005" name="k_h_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h "/>
</bind>
</comp>

<comp id="459" class="1005" name="sub_ln37_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp6_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="472" class="1005" name="k_w_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w "/>
</bind>
</comp>

<comp id="477" class="1005" name="input_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="1"/>
<pin id="479" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_addr_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="input_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="empty_79_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="1"/>
<pin id="494" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_7_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="17" slack="1"/>
<pin id="499" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="502" class="1005" name="buffer_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="46" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="161"><net_src comp="128" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="97" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="97" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="108" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="108" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="108" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="108" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="120" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="120" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="120" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="144" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="144" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="144" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="144" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="256" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="104" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="278" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="132" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="326"><net_src comp="319" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="336"><net_src comp="167" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="167" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="167" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="116" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="376"><net_src comp="344" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="408"><net_src comp="151" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="386" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="389" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="423"><net_src comp="180" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="431"><net_src comp="192" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="436"><net_src comp="222" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="444"><net_src comp="234" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="449"><net_src comp="240" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="457"><net_src comp="250" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="462"><net_src comp="272" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="467"><net_src comp="308" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="475"><net_src comp="338" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="480"><net_src comp="67" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="485"><net_src comp="80" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="490"><net_src comp="74" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="495"><net_src comp="87" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="500"><net_src comp="392" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="505"><net_src comp="404" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
	Port: empty | {}
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {6 7 }
	Port: depthwise_conv2d_fix : empty | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
	State 3
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		p_shl8 : 1
		p_shl8_cast : 2
		p_shl9 : 1
		p_shl9_cast : 2
		tmp8 : 3
	State 4
		icmp_ln32 : 1
		out_w : 1
		br_ln32 : 2
		zext_ln35 : 1
	State 5
		icmp_ln35 : 1
		k_h : 1
		br_ln35 : 2
		zext_ln37 : 1
		shl_ln : 1
		zext_ln37_22 : 2
		sub_ln37 : 3
		tmp : 2
		p_shl6 : 3
		p_shl6_cast : 4
		p_shl7 : 3
		p_shl7_cast : 4
		tmp6 : 5
		trunc_ln45 : 1
		sext_ln45 : 1
		zext_ln45 : 2
		output_addr : 3
		store_ln45 : 4
	State 6
		icmp_ln36 : 1
		k_w : 1
		br_ln36 : 2
		zext_ln37_23 : 1
		add_ln37 : 2
		zext_ln37_24 : 3
		add_ln37_4 : 4
		sext_ln37_12 : 5
		zext_ln37_9 : 6
		input_addr : 7
		input_load : 8
		add_ln37_5 : 2
		sext_ln37_13 : 3
		zext_ln37_8 : 4
		p_addr_1 : 5
		empty_79 : 6
	State 7
	State 8
		mul_ln37 : 1
		tmp_7 : 2
	State 9
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_180      |    0    |    0    |    13   |
|          |     out_h_fu_192    |    0    |    0    |    15   |
|          |     out_w_fu_234    |    0    |    0    |    15   |
|          |      k_h_fu_250     |    0    |    0    |    10   |
|          |      tmp_fu_278     |    0    |    0    |    15   |
|    add   |   add_ln45_fu_319   |    0    |    0    |    13   |
|          |      k_w_fu_338     |    0    |    0    |    10   |
|          |   add_ln37_fu_348   |    0    |    0    |    15   |
|          |  add_ln37_4_fu_358  |    0    |    0    |    13   |
|          |  add_ln37_5_fu_372  |    0    |    0    |    15   |
|          |    buffer_fu_404    |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln24_fu_174  |    0    |    0    |    9    |
|          |   icmp_ln31_fu_186  |    0    |    0    |    11   |
|   icmp   |   icmp_ln32_fu_228  |    0    |    0    |    11   |
|          |   icmp_ln35_fu_244  |    0    |    0    |    8    |
|          |   icmp_ln36_fu_332  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |     tmp8_fu_222     |    0    |    0    |    14   |
|    sub   |   sub_ln37_fu_272   |    0    |    0    |    13   |
|          |     tmp6_fu_308     |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln37_fu_410   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    p_shl8_fu_198    |    0    |    0    |    0    |
|          |    p_shl9_fu_210    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln_fu_260    |    0    |    0    |    0    |
|          |    p_shl6_fu_284    |    0    |    0    |    0    |
|          |    p_shl7_fu_296    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_shl8_cast_fu_206 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_218 |    0    |    0    |    0    |
|          |   zext_ln35_fu_240  |    0    |    0    |    0    |
|          |   zext_ln37_fu_256  |    0    |    0    |    0    |
|          | zext_ln37_22_fu_268 |    0    |    0    |    0    |
|   zext   |  p_shl6_cast_fu_292 |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_304 |    0    |    0    |    0    |
|          |   zext_ln45_fu_327  |    0    |    0    |    0    |
|          | zext_ln37_23_fu_344 |    0    |    0    |    0    |
|          | zext_ln37_24_fu_354 |    0    |    0    |    0    |
|          |  zext_ln37_9_fu_367 |    0    |    0    |    0    |
|          |  zext_ln37_8_fu_381 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln45_fu_314  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln45_fu_323  |    0    |    0    |    0    |
|          | sext_ln37_12_fu_363 |    0    |    0    |    0    |
|   sext   | sext_ln37_13_fu_377 |    0    |    0    |    0    |
|          |   sext_ln37_fu_386  |    0    |    0    |    0    |
|          | sext_ln37_15_fu_389 |    0    |    0    |    0    |
|          |  sext_ln37_2_fu_401 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_7_fu_392    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   261   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| buffer_0_reg_128 |   32   |
| buffer_1_reg_151 |   32   |
|  buffer_reg_502  |   32   |
| empty_79_reg_492 |   13   |
|    i_0_reg_93    |    4   |
|     i_reg_420    |    4   |
|input_addr_reg_477|   14   |
|input_load_reg_487|   16   |
|   k_h_0_reg_140  |    2   |
|    k_h_reg_454   |    2   |
|   k_w_0_reg_163  |    2   |
|    k_w_reg_472   |    2   |
|  out_h_0_reg_104 |    5   |
|   out_h_reg_428  |    5   |
|  out_w_0_reg_116 |    5   |
|   out_w_reg_441  |    5   |
| p_addr_1_reg_482 |    4   |
| sub_ln37_reg_459 |    5   |
|   tmp6_reg_464   |   11   |
|   tmp8_reg_433   |   11   |
|   tmp_7_reg_497  |   17   |
| zext_ln35_reg_446|   11   |
+------------------+--------+
|       Total      |   234  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   4  |    8   ||    9    |
|  out_h_0_reg_104 |  p0  |   2  |   5  |   10   ||    9    |
|  out_w_0_reg_116 |  p0  |   2  |   5  |   10   ||    9    |
| buffer_0_reg_128 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   120  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   234  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   234  |   306  |
+-----------+--------+--------+--------+--------+
