<record>
  <datafield tag="024" ind1="7" ind2=" ">
    <subfield code="a">10.1016/j.physleta.2016.06.059</subfield>
    <subfield code="2">DOI</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Chen, Qiao</subfield>
    <subfield code="v">School of Automation, Huazhong University of Science and Technology, WuHan, China</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">A circuit design for multi-inputs stateful OR gate</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2016-09-07</subfield>
    <subfield code="t">published</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">5</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">The in situ logic operation on memristor memory has attracted researchers' attention. In this brief, a new circuit structure that performs a stateful OR logic operation is proposed. When our OR logic is operated in series with other logic operations (IMP, AND), only two voltages should to be changed while three voltages are necessary in the previous one-step OR logic operation. In addition, this circuit structure can be extended to multi-inputs OR operation to perfect the family of logic operations on memristive memory in nanocrossbar based networks. The proposed OR gate can enable fast logic operation, reduce the number of required memristors and the sequential steps. Through analysis and simulation, the feasibility of OR operation is demonstrated and the appropriate parameters are obtained.</subfield>
    <subfield code="9">Elsevier</subfield>
  </datafield>
  <datafield tag="542" ind1=" " ind2=" ">
    <subfield code="f">Elsevier B.V.</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Memristor</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">OR gate</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Nanocrossbar memory</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Multi-inputs</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Wang, Xiaoping</subfield>
    <subfield code="v">School of Automation, Huazhong University of Science and Technology, WuHan, China</subfield>
    <subfield code="m">wangxiaoping@hust.edu.cn</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Wan, Haibo</subfield>
    <subfield code="j">ORCID:0000-0002-1795-7429</subfield>
    <subfield code="v">School of Automation, Huazhong University of Science and Technology, WuHan, China</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Yang, Ran</subfield>
    <subfield code="v">School of Automation, Huazhong University of Science and Technology, WuHan, China</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Zheng, Jian</subfield>
    <subfield code="v">School of Automation, Huazhong University of Science and Technology, WuHan, China</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="p">Phys.Lett.</subfield>
    <subfield code="c">3081-3085</subfield>
    <subfield code="v">A380</subfield>
    <subfield code="y">2016</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">HEP</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">Citeable</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">Published</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kuhn, K.J.</subfield>
    <subfield code="t">Considerations for ultimate CMOS scaling</subfield>
    <subfield code="v">59</subfield>
    <subfield code="y">2012</subfield>
    <subfield code="o">1</subfield>
    <subfield code="s">IEEE Trans.Electron Devices,59,1813</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Chua, L.O.</subfield>
    <subfield code="t">Memristor-the missing circuit element</subfield>
    <subfield code="v">18</subfield>
    <subfield code="y">1971</subfield>
    <subfield code="o">2</subfield>
    <subfield code="s">IEEE Trans.Circuit Theory,18,507</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Chua, L.O.</subfield>
    <subfield code="h">Kang, S.M.</subfield>
    <subfield code="t">Memristive devices and systems</subfield>
    <subfield code="v">64</subfield>
    <subfield code="y">1976</subfield>
    <subfield code="o">3</subfield>
    <subfield code="s">Proc.IEEE,64,209</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Strukov, D.B.</subfield>
    <subfield code="h">Snider, G.S.</subfield>
    <subfield code="h">Stewart, D.R.</subfield>
    <subfield code="h">Williams, R.S.</subfield>
    <subfield code="t">The missing memristor found</subfield>
    <subfield code="v">453</subfield>
    <subfield code="y">2008</subfield>
    <subfield code="o">4</subfield>
    <subfield code="s">Nature,453,80</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Shin, S.</subfield>
    <subfield code="h">Kim, K.</subfield>
    <subfield code="h">Kang, S.-M.</subfield>
    <subfield code="t">Reconfigurable stateful NOR gate for large-scale logic-array integrations</subfield>
    <subfield code="v">58</subfield>
    <subfield code="y">2011</subfield>
    <subfield code="o">5</subfield>
    <subfield code="s">IEEE Trans.Circuits Syst.II, Express Briefs,58,442</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kim, K.</subfield>
    <subfield code="h">Shin, S.</subfield>
    <subfield code="h">Kang, S.M.</subfield>
    <subfield code="t">Stateful logic pipeline architecture</subfield>
    <subfield code="p">2011 IEEE International Symposium on Circuits and Systems, ISCAS, 2011</subfield>
    <subfield code="y">2011</subfield>
    <subfield code="o">6</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Zhu, X.</subfield>
    <subfield code="h">Yang, X.</subfield>
    <subfield code="h">Wu, C.</subfield>
    <subfield code="h">Xiao, N.</subfield>
    <subfield code="h">Wu, J.</subfield>
    <subfield code="h">Yi, X.</subfield>
    <subfield code="t">Performing stateful logic on memristor memory</subfield>
    <subfield code="v">60</subfield>
    <subfield code="y">2013</subfield>
    <subfield code="o">7</subfield>
    <subfield code="s">IEEE Trans.Circuits Syst.II, Express Briefs,60,682</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kim, K.</subfield>
    <subfield code="h">Shin, S.</subfield>
    <subfield code="h">Kang, S.M.</subfield>
    <subfield code="t">Field programmable stateful logic array</subfield>
    <subfield code="v">30</subfield>
    <subfield code="y">2011</subfield>
    <subfield code="o">8</subfield>
    <subfield code="s">IEEE Trans.Comput.-Aided Des.Integr.Circuits Syst.,30,1800</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kvatinsky, S.</subfield>
    <subfield code="h">Belousov, D.</subfield>
    <subfield code="h">Liman, S.</subfield>
    <subfield code="h">Satat, G.</subfield>
    <subfield code="h">Wald, N.</subfield>
    <subfield code="h">Friedman, E.G.</subfield>
    <subfield code="h">Kolodny, A.</subfield>
    <subfield code="h">Weiser, U.C.</subfield>
    <subfield code="t">MAGIC-memristor aided logic</subfield>
    <subfield code="v">61</subfield>
    <subfield code="y">2014</subfield>
    <subfield code="o">9</subfield>
    <subfield code="s">IEEE Trans.Circuits Syst.II, Express Briefs,61,895</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kvatinsky, S.</subfield>
    <subfield code="h">Satat, G.</subfield>
    <subfield code="h">Wald, N.</subfield>
    <subfield code="h">Friedman, E.G.</subfield>
    <subfield code="h">Kolodny, A.</subfield>
    <subfield code="h">Weiser, U.C.</subfield>
    <subfield code="t">Memristor-based material implication (IMPLY) logic: design principles and methodologies</subfield>
    <subfield code="v">22</subfield>
    <subfield code="y">2014</subfield>
    <subfield code="o">10</subfield>
    <subfield code="s">IEEE Trans.Very Large Scale Integr.(VLSI) Syst.,22,2054</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="a">10.1109/TCSII.2015.2435354</subfield>
    <subfield code="h">Zhang, Y.</subfield>
    <subfield code="h">Shen, Y.</subfield>
    <subfield code="h">Wang, X.</subfield>
    <subfield code="h">Guo, Y.</subfield>
    <subfield code="t">A novel design for memristor-based OR gate</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">11</subfield>
    <subfield code="s">IEEE Trans.Circuits Syst.II, Express Briefs</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Zhang, Y.</subfield>
    <subfield code="h">Shen, Y.</subfield>
    <subfield code="h">Wang, X.</subfield>
    <subfield code="h">Cao, L.</subfield>
    <subfield code="t">A novel design for memristor-based logic switch and crossbar circuits</subfield>
    <subfield code="v">62</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">12</subfield>
    <subfield code="s">IEEE Trans.Circuits Syst.I, Regul.Pap.,62,1402</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Borghetti, J.</subfield>
    <subfield code="h">Snider, G.S.</subfield>
    <subfield code="h">Kuekes, P.J.</subfield>
    <subfield code="h">Yang, J.J.</subfield>
    <subfield code="h">Stewart, D.R.</subfield>
    <subfield code="h">Williams, R.S.</subfield>
    <subfield code="t">‘Memristive’ switches enable ‘stateful’ logic operations via material implication</subfield>
    <subfield code="v">464</subfield>
    <subfield code="y">2010</subfield>
    <subfield code="o">13</subfield>
    <subfield code="s">Nature,464,873</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Wang, X.</subfield>
    <subfield code="h">Chen, M.</subfield>
    <subfield code="h">Shen, Y.</subfield>
    <subfield code="h">Hu, X.</subfield>
    <subfield code="t">A new crossbar architecture based on two serial memristors with threshold</subfield>
    <subfield code="p">International Joint Conference on Neural Networks, IJCNN, 2015, 2015</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">14</subfield>
  </datafield>
  <datafield tag="FFT" ind1=" " ind2=" ">
    <subfield code="a">/afs/cern.ch/project/inspire/uploads/elsevier/consyn/consyn-files/0375-9601/S0375960116X00230/S0375960116304017/S0375960116304017.xml</subfield>
    <subfield code="t">Elsevier</subfield>
    <subfield code="o">HIDDEN</subfield>
  </datafield>
</record>