cocci_test_suite() {
	struct dpu_hw_pipe_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 979 */;
	struct drm_rect cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 849 */;
	const struct drm_crtc_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 847 */;
	struct dpu_plane {
		struct drm_plane base;
		struct mutex lock;
		enum dpu_sspp pipe;
		uint32_t features;
		struct dpu_hw_pipe *pipe_hw;
		struct dpu_hw_pipe_cfg pipe_cfg;
		struct dpu_hw_pipe_qos_cfg pipe_qos_cfg;
		uint32_t color_fill;
		bool is_error;
		bool is_rt_pipe;
		bool is_virtual;
		struct list_head mplane_list;
		struct dpu_mdss_cfg *catalog;
		struct dpu_csc_cfg *csc_ptr;
		const struct dpu_sspp_sub_blks *pipe_sblk;
		char pipe_name[DPU_NAME_SIZE];
		struct dentry *debugfs_root;
		struct dpu_debugfs_regset32 debugfs_src;
		struct dpu_debugfs_regset32 debugfs_scaler;
		struct dpu_debugfs_regset32 debugfs_csc;
		bool debugfs_default_scale;
	} cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 83 */;
	struct drm_rect *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 823 */;
	struct dpu_hw_fmt_layout cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 768 */;
	struct dpu_hw_ctl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 756 */;
	enum dpu_plane_qos{DPU_PLANE_QOS_VBLANK_CTRL=BIT(0), DPU_PLANE_QOS_VBLANK_AMORTIZE=BIT(1), DPU_PLANE_QOS_PANIC_CTRL=BIT(2),} cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 69 */;
	const struct msm_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 647 */;
	const struct dpu_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 640 */[R_MAX];
	struct dpu_plane *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 639 */[R_MAX];
	struct drm_rect cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 638 */[R_MAX];
	const struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 637 */[R_MAX];
	struct dpu_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 636 */[R_MAX];
	struct dpu_multirect_plane_states *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 634 */;
	const struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 626 */;
	const struct drm_plane *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 576 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 573 */;
	const struct drm_format_info *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 552 */;
	struct dpu_csc_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 538 */;
	const struct dpu_csc_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 503 */;
	enum{R0, R1, R_MAX,} cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 50 */;
	struct dpu_hw_pixel_ext cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 450 */;
	struct dpu_hw_scaler3_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 443 */;
	struct msm_gem_address_space *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 423 */;
	struct dpu_hw_pipe_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 418 */;
	struct dpu_vbif_set_qos_params cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 397 */;
	struct dpu_vbif_set_ot_params cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 373 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 370 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 269 */;
	u64 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 198 */;
	const struct dpu_qos_lut_tbl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 198 */;
	char *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 186 */;
	const uint32_t *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1459 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1456 */;
	enum drm_plane_type cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1455 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1454 */;
	enum dpu_sspp cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1443 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1436 */;
	const struct drm_plane_funcs cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1424 */;
	uint64_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1408 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 137 */;
	const struct dpu_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 137 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1367 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 136 */;
	const struct dpu_sspp_sub_blks *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1320 */;
	const struct dpu_sspp_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1319 */;
	const struct file_operations cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1309 */;
	const char __user *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1284 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1260 */;
	char cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1253 */[40];
	struct dpu_kms *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1251 */;
	loff_t *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1249 */;
	char __user *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1249 */;
	size_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1249 */;
	struct file *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1248 */;
	ssize_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1248 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 124 */;
	struct dpu_plane cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 120 */;
	const uint64_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 114 */[];
	struct dpu_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1098 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1097 */;
	struct dpu_plane *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1096 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1094 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1094 */;
	struct dpu_hw_pipe_cdp_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1062 */;
	struct dpu_hw_pipe_cdp_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1060 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c 1040 */;
}
