<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1264' type='llvm::SDValue llvm::PPCTargetLowering::combineVReverseMemOP(llvm::ShuffleVectorSDNode * SVN, llvm::LSBaseSDNode * LSBase, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14055' ll='14108' type='llvm::SDValue llvm::PPCTargetLowering::combineVReverseMemOP(llvm::ShuffleVectorSDNode * SVN, llvm::LSBaseSDNode * LSBase, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14162' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14178' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
