Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:27:56 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rayint/rgAddrValidl_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/rgDone_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.223%)  route 0.068ns (34.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.616     1.871    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y155                                                    r  rayint/rgAddrValidl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.100     1.971 r  rayint/rgAddrValidl_reg/Q
                         net (fo=5, routed)           0.068     2.039    rayint/rgAddrValidl
    SLICE_X110Y155                                                    r  rayint/rgDone_i_1/I3
    SLICE_X110Y155       LUT5 (Prop_lut5_I3_O)        0.028     2.067 r  rayint/rgDone_i_1/O
                         net (fo=1, routed)           0.000     2.067    rayint/n_24_rgDone_i_1
    SLICE_X110Y155       FDRE                                         r  rayint/rgDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.818     2.314    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X110Y155                                                    r  rayint/rgDone_reg/C
                         clock pessimism             -0.431     1.882    
    SLICE_X110Y155       FDRE (Hold_fdre_C_D)         0.087     1.969    rayint/rgDone_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rayint/rgDatal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/raydata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.644%)  route 0.056ns (30.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.611     1.866    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X113Y183                                                    r  rayint/rgDatal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y183       FDRE (Prop_fdre_C_Q)         0.100     1.966 r  rayint/rgDatal_reg[5]/Q
                         net (fo=1, routed)           0.056     2.022    rayint/rgDatal[5]
    SLICE_X112Y183                                                    r  rayint/raydata[5]_i_1/I0
    SLICE_X112Y183       LUT3 (Prop_lut3_I0_O)        0.028     2.050 r  rayint/raydata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.050    rayint/p_1_in[5]
    SLICE_X112Y183       FDRE                                         r  rayint/raydata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.811     2.307    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X112Y183                                                    r  rayint/raydata_reg[5]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X112Y183       FDRE (Hold_fdre_C_D)         0.060     1.937    rayint/raydata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 st/data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.365%)  route 0.095ns (42.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y185                                                    r  st/data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y185       FDRE (Prop_fdre_C_Q)         0.100     1.981 r  st/data2_reg[5]/Q
                         net (fo=2, routed)           0.095     2.076    ri/I31[2]
    SLICE_X114Y186                                                    r  ri/data3[5]_i_1/I5
    SLICE_X114Y186       LUT6 (Prop_lut6_I5_O)        0.028     2.104 r  ri/data3[5]_i_1/O
                         net (fo=1, routed)           0.000     2.104    st/I34[2]
    SLICE_X114Y186       FDRE                                         r  st/data3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.828     2.324    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X114Y186                                                    r  st/data3_reg[5]/C
                         clock pessimism             -0.429     1.894    
    SLICE_X114Y186       FDRE (Hold_fdre_C_D)         0.087     1.981    st/data3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 lh02/ram/mem1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lh02/ram/mem2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.612     1.867    lh02/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y165                                                    r  lh02/ram/mem1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y165       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  lh02/ram/mem1_reg[1]/Q
                         net (fo=1, routed)           0.090     2.057    lh02/ram/I13[1]
    SLICE_X111Y164       FDRE                                         r  lh02/ram/mem2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.813     2.309    lh02/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y164                                                    r  lh02/ram/mem2_reg[1]/C
                         clock pessimism             -0.428     1.880    
    SLICE_X111Y164       FDRE (Hold_fdre_C_D)         0.041     1.921    lh02/ram/mem2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 st/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.288%)  route 0.081ns (38.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.620     1.875    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y178                                                    r  st/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y178       FDRE (Prop_fdre_C_Q)         0.100     1.975 r  st/data0_reg[5]/Q
                         net (fo=2, routed)           0.081     2.056    ri/I39[2]
    SLICE_X117Y178                                                    r  ri/data1[5]_i_1/I5
    SLICE_X117Y178       LUT6 (Prop_lut6_I5_O)        0.028     2.084 r  ri/data1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.084    st/I32[2]
    SLICE_X117Y178       FDRE                                         r  st/data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.821     2.317    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y178                                                    r  st/data1_reg[5]/C
                         clock pessimism             -0.430     1.886    
    SLICE_X117Y178       FDRE (Hold_fdre_C_D)         0.060     1.946    st/data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 st/key2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (59.956%)  route 0.085ns (40.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y186                                                    r  st/key2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y186       FDRE (Prop_fdre_C_Q)         0.100     1.981 r  st/key2_reg[4]/Q
                         net (fo=3, routed)           0.085     2.067    st/O12[4]
    SLICE_X116Y186                                                    r  st/key3[4]_i_1/I2
    SLICE_X116Y186       LUT3 (Prop_lut3_I2_O)        0.028     2.095 r  st/key3[4]_i_1/O
                         net (fo=1, routed)           0.000     2.095    st/n_24_key3[4]_i_1
    SLICE_X116Y186       FDRE                                         r  st/key3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.828     2.324    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y186                                                    r  st/key3_reg[4]/C
                         clock pessimism             -0.431     1.892    
    SLICE_X116Y186       FDRE (Hold_fdre_C_D)         0.061     1.953    st/key3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 boundcont10/raygroupoutl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/rayaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.750%)  route 0.135ns (51.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.613     1.868    boundcont10/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y187                                                    r  boundcont10/raygroupoutl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y187       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  boundcont10/raygroupoutl_reg[0]/Q
                         net (fo=1, routed)           0.135     2.103    boundcont10/n_24_raygroupoutl_reg[0]
    SLICE_X106Y187                                                    r  boundcont10/rayaddr[0]_i_1/I2
    SLICE_X106Y187       LUT6 (Prop_lut6_I2_O)        0.028     2.131 r  boundcont10/rayaddr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    rayint/I3[0]
    SLICE_X106Y187       FDRE                                         r  rayint/rayaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.812     2.308    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X106Y187                                                    r  rayint/rayaddr_reg[0]/C
                         clock pessimism             -0.408     1.899    
    SLICE_X106Y187       FDRE (Hold_fdre_C_D)         0.087     1.986    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 lh01/ram/mem1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lh01/ram/mem2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.606     1.861    lh01/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y169                                                    r  lh01/ram/mem1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y169       FDRE (Prop_fdre_C_Q)         0.100     1.961 r  lh01/ram/mem1_reg[8]/Q
                         net (fo=1, routed)           0.089     2.050    lh01/ram/I11[8]
    SLICE_X107Y169       FDRE                                         r  lh01/ram/mem2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.806     2.302    lh01/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y169                                                    r  lh01/ram/mem2_reg[8]/C
                         clock pessimism             -0.440     1.861    
    SLICE_X107Y169       FDRE (Hold_fdre_C_D)         0.043     1.904    lh01/ram/mem2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 oldresultid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.157ns (75.553%)  route 0.051ns (24.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.605     1.860    tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y179                                                    r  oldresultid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y179       FDRE (Prop_fdre_C_Q)         0.091     1.951 r  oldresultid_reg[0]/Q
                         net (fo=1, routed)           0.051     2.002    ri/I56[0]
    SLICE_X107Y179                                                    r  ri/reset_i_1/I3
    SLICE_X107Y179       LUT4 (Prop_lut4_I3_O)        0.066     2.068 r  ri/reset_i_1/O
                         net (fo=1, routed)           0.000     2.068    n_151_ri
    SLICE_X107Y179       FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.805     2.301    tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y179                                                    r  reset_reg/C
                         clock pessimism             -0.440     1.860    
    SLICE_X107Y179       FDRE (Hold_fdre_C_D)         0.060     1.920    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rayint/rgDatal_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/raydata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.612     1.867    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X112Y185                                                    r  rayint/rgDatal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y185       FDRE (Prop_fdre_C_Q)         0.100     1.967 r  rayint/rgDatal_reg[31]/Q
                         net (fo=1, routed)           0.094     2.061    rayint/rgDatal[31]
    SLICE_X112Y186                                                    r  rayint/raydata[31]_i_3/I0
    SLICE_X112Y186       LUT3 (Prop_lut3_I0_O)        0.028     2.089 r  rayint/raydata[31]_i_3/O
                         net (fo=1, routed)           0.000     2.089    rayint/p_1_in[31]
    SLICE_X112Y186       FDRE                                         r  rayint/raydata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.813     2.309    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X112Y186                                                    r  rayint/raydata_reg[31]/C
                         clock pessimism             -0.428     1.880    
    SLICE_X112Y186       FDRE (Hold_fdre_C_D)         0.060     1.940    rayint/raydata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.149    




