
final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005048  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080051e8  080051e8  000151e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005280  08005280  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005280  08005280  00015280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005288  08005288  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005288  08005288  00015288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800528c  0800528c  0001528c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005290  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000078  08005308  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  08005308  000202d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008cdb  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001870  00000000  00000000  00028dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000798  00000000  00000000  0002a638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005c9  00000000  00000000  0002add0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001694d  00000000  00000000  0002b399  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009dd9  00000000  00000000  00041ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090d43  00000000  00000000  0004babf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027d8  00000000  00000000  000dc804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000defdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080051d0 	.word	0x080051d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080051d0 	.word	0x080051d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2f>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b70:	bf24      	itt	cs
 8000b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7a:	d90d      	bls.n	8000b98 <__aeabi_d2f+0x30>
 8000b7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b9c:	d121      	bne.n	8000be2 <__aeabi_d2f+0x7a>
 8000b9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba2:	bfbc      	itt	lt
 8000ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	4770      	bxlt	lr
 8000baa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb2:	f1c2 0218 	rsb	r2, r2, #24
 8000bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	f040 0001 	orrne.w	r0, r0, #1
 8000bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd4:	ea40 000c 	orr.w	r0, r0, ip
 8000bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be0:	e7cc      	b.n	8000b7c <__aeabi_d2f+0x14>
 8000be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000be6:	d107      	bne.n	8000bf8 <__aeabi_d2f+0x90>
 8000be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bec:	bf1e      	ittt	ne
 8000bee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bf6:	4770      	bxne	lr
 8000bf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b970 	b.w	8000f00 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	460f      	mov	r7, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d965      	bls.n	8000d1a <__udivmoddi4+0xe2>
 8000c4e:	fab2 f382 	clz	r3, r2
 8000c52:	b143      	cbz	r3, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c62:	4317      	orrs	r7, r2
 8000c64:	409c      	lsls	r4, r3
 8000c66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c6a:	fa1f f58c 	uxth.w	r5, ip
 8000c6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c72:	0c22      	lsrs	r2, r4, #16
 8000c74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c7c:	fb01 f005 	mul.w	r0, r1, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c8c:	f080 811c 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000c90:	4290      	cmp	r0, r2
 8000c92:	f240 8119 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000c96:	3902      	subs	r1, #2
 8000c98:	4462      	add	r2, ip
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d90a      	bls.n	8000cc8 <__udivmoddi4+0x90>
 8000cb2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cba:	f080 8107 	bcs.w	8000ecc <__udivmoddi4+0x294>
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	f240 8104 	bls.w	8000ecc <__udivmoddi4+0x294>
 8000cc4:	4464      	add	r4, ip
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xbc>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80ed 	beq.w	8000ec2 <__udivmoddi4+0x28a>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d149      	bne.n	8000d90 <__udivmoddi4+0x158>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0xce>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	f200 80f8 	bhi.w	8000ef6 <__udivmoddi4+0x2be>
 8000d06:	1a84      	subs	r4, r0, r2
 8000d08:	eb65 0203 	sbc.w	r2, r5, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d0e2      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	e9c6 4700 	strd	r4, r7, [r6]
 8000d18:	e7df      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d1a:	b902      	cbnz	r2, 8000d1e <__udivmoddi4+0xe6>
 8000d1c:	deff      	udf	#255	; 0xff
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8090 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2e:	fa1f fe8c 	uxth.w	lr, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d38:	fb07 2015 	mls	r0, r7, r5, r2
 8000d3c:	0c22      	lsrs	r2, r4, #16
 8000d3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d42:	fb0e f005 	mul.w	r0, lr, r5
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d4e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f200 80cb 	bhi.w	8000ef0 <__udivmoddi4+0x2b8>
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	1a12      	subs	r2, r2, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d64:	fb07 2210 	mls	r2, r7, r0, r2
 8000d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x14e>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x14c>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f200 80bb 	bhi.w	8000efa <__udivmoddi4+0x2c2>
 8000d84:	4610      	mov	r0, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d8e:	e79f      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d90:	f1c1 0720 	rsb	r7, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000da2:	fa20 f307 	lsr.w	r3, r0, r7
 8000da6:	40fd      	lsrs	r5, r7
 8000da8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dc4:	42a5      	cmp	r5, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	fa00 f001 	lsl.w	r0, r0, r1
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd8:	f080 8088 	bcs.w	8000eec <__udivmoddi4+0x2b4>
 8000ddc:	42a5      	cmp	r5, r4
 8000dde:	f240 8085 	bls.w	8000eec <__udivmoddi4+0x2b4>
 8000de2:	f1a8 0802 	sub.w	r8, r8, #2
 8000de6:	4464      	add	r4, ip
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	b29d      	uxth	r5, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000df8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e08:	d26c      	bcs.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0a:	45a6      	cmp	lr, r4
 8000e0c:	d96a      	bls.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e16:	fba3 9502 	umull	r9, r5, r3, r2
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	46c8      	mov	r8, r9
 8000e22:	46ae      	mov	lr, r5
 8000e24:	d356      	bcc.n	8000ed4 <__udivmoddi4+0x29c>
 8000e26:	d053      	beq.n	8000ed0 <__udivmoddi4+0x298>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x208>
 8000e2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40ca      	lsrs	r2, r1
 8000e38:	40cc      	lsrs	r4, r1
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e40:	4618      	mov	r0, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	f1c3 0120 	rsb	r1, r3, #32
 8000e4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e50:	fa20 f201 	lsr.w	r2, r0, r1
 8000e54:	fa25 f101 	lsr.w	r1, r5, r1
 8000e58:	409d      	lsls	r5, r3
 8000e5a:	432a      	orrs	r2, r5
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1510 	mls	r5, r7, r0, r1
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e72:	fb00 f50e 	mul.w	r5, r0, lr
 8000e76:	428d      	cmp	r5, r1
 8000e78:	fa04 f403 	lsl.w	r4, r4, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x258>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e86:	d22f      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e88:	428d      	cmp	r5, r1
 8000e8a:	d92d      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1b49      	subs	r1, r1, r5
 8000e92:	b292      	uxth	r2, r2
 8000e94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e98:	fb07 1115 	mls	r1, r7, r5, r1
 8000e9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ea4:	4291      	cmp	r1, r2
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x282>
 8000ea8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eac:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb0:	d216      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	d914      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb6:	3d02      	subs	r5, #2
 8000eb8:	4462      	add	r2, ip
 8000eba:	1a52      	subs	r2, r2, r1
 8000ebc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec0:	e738      	b.n	8000d34 <__udivmoddi4+0xfc>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xa2>
 8000ec8:	4639      	mov	r1, r7
 8000eca:	e6e6      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ecc:	4610      	mov	r0, r2
 8000ece:	e6fb      	b.n	8000cc8 <__udivmoddi4+0x90>
 8000ed0:	4548      	cmp	r0, r9
 8000ed2:	d2a9      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000edc:	3b01      	subs	r3, #1
 8000ede:	e7a3      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ee0:	4645      	mov	r5, r8
 8000ee2:	e7ea      	b.n	8000eba <__udivmoddi4+0x282>
 8000ee4:	462b      	mov	r3, r5
 8000ee6:	e794      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x258>
 8000eec:	46d0      	mov	r8, sl
 8000eee:	e77b      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000ef0:	3d02      	subs	r5, #2
 8000ef2:	4462      	add	r2, ip
 8000ef4:	e732      	b.n	8000d5c <__udivmoddi4+0x124>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e70a      	b.n	8000d10 <__udivmoddi4+0xd8>
 8000efa:	4464      	add	r4, ip
 8000efc:	3802      	subs	r0, #2
 8000efe:	e742      	b.n	8000d86 <__udivmoddi4+0x14e>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT.h"

uint32_t DWT_Delay_Init(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000f08:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <DWT_Delay_Init+0x58>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	4a13      	ldr	r2, [pc, #76]	; (8000f5c <DWT_Delay_Init+0x58>)
 8000f0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f12:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <DWT_Delay_Init+0x58>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	4a10      	ldr	r2, [pc, #64]	; (8000f5c <DWT_Delay_Init+0x58>)
 8000f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f1e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0e      	ldr	r2, [pc, #56]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f26:	f023 0301 	bic.w	r3, r3, #1
 8000f2a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0b      	ldr	r2, [pc, #44]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f32:	f043 0301 	orr.w	r3, r3, #1
 8000f36:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000f38:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000f3e:	bf00      	nop
     __ASM volatile ("NOP");
 8000f40:	bf00      	nop
  __ASM volatile ("NOP");
 8000f42:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <DWT_Delay_Init+0x5c>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	e000      	b.n	8000f52 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000f50:	2301      	movs	r3, #1
  }
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000edf0 	.word	0xe000edf0
 8000f60:	e0001000 	.word	0xe0001000

08000f64 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <delay+0x40>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000f72:	f002 f90f 	bl	8003194 <HAL_RCC_GetHCLKFreq>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <delay+0x44>)
 8000f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7e:	0c9b      	lsrs	r3, r3, #18
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000f88:	bf00      	nop
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <delay+0x40>)
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	1ad2      	subs	r2, r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3f8      	bcc.n	8000f8a <delay+0x26>
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	e0001000 	.word	0xe0001000
 8000fa8:	431bde83 	.word	0x431bde83

08000fac <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000fc8:	887b      	ldrh	r3, [r7, #2]
 8000fca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4619      	mov	r1, r3
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f001 fac0 	bl	8002560 <HAL_GPIO_Init>
}
 8000fe0:	bf00      	nop
 8000fe2:	3720      	adds	r7, #32
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4619      	mov	r1, r3
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f001 faa2 	bl	8002560 <HAL_GPIO_Init>
}
 800101c:	bf00      	nop
 800101e:	3720      	adds	r7, #32
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <DHT_Start>:


void DHT_Start (void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 8001028:	f7ff ff6c 	bl	8000f04 <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 800102c:	2110      	movs	r1, #16
 800102e:	480d      	ldr	r0, [pc, #52]	; (8001064 <DHT_Start+0x40>)
 8001030:	f7ff ffbc 	bl	8000fac <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8001034:	2200      	movs	r2, #0
 8001036:	2110      	movs	r1, #16
 8001038:	480a      	ldr	r0, [pc, #40]	; (8001064 <DHT_Start+0x40>)
 800103a:	f001 fc2d 	bl	8002898 <HAL_GPIO_WritePin>
#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
#endif

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 800103e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001042:	f7ff ff8f 	bl	8000f64 <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 8001046:	2201      	movs	r2, #1
 8001048:	2110      	movs	r1, #16
 800104a:	4806      	ldr	r0, [pc, #24]	; (8001064 <DHT_Start+0x40>)
 800104c:	f001 fc24 	bl	8002898 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8001050:	2014      	movs	r0, #20
 8001052:	f7ff ff87 	bl	8000f64 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 8001056:	2110      	movs	r1, #16
 8001058:	4802      	ldr	r0, [pc, #8]	; (8001064 <DHT_Start+0x40>)
 800105a:	f7ff ffc5 	bl	8000fe8 <Set_Pin_Input>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40020000 	.word	0x40020000

08001068 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8001072:	2028      	movs	r0, #40	; 0x28
 8001074:	f7ff ff76 	bl	8000f64 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 8001078:	2110      	movs	r1, #16
 800107a:	4811      	ldr	r0, [pc, #68]	; (80010c0 <DHT_Check_Response+0x58>)
 800107c:	f001 fbf4 	bl	8002868 <HAL_GPIO_ReadPin>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d10e      	bne.n	80010a4 <DHT_Check_Response+0x3c>
	{
		delay (80);
 8001086:	2050      	movs	r0, #80	; 0x50
 8001088:	f7ff ff6c 	bl	8000f64 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 800108c:	2110      	movs	r1, #16
 800108e:	480c      	ldr	r0, [pc, #48]	; (80010c0 <DHT_Check_Response+0x58>)
 8001090:	f001 fbea 	bl	8002868 <HAL_GPIO_ReadPin>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d002      	beq.n	80010a0 <DHT_Check_Response+0x38>
 800109a:	2301      	movs	r3, #1
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	e001      	b.n	80010a4 <DHT_Check_Response+0x3c>
		else Response = -1;
 80010a0:	23ff      	movs	r3, #255	; 0xff
 80010a2:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 80010a4:	bf00      	nop
 80010a6:	2110      	movs	r1, #16
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <DHT_Check_Response+0x58>)
 80010aa:	f001 fbdd 	bl	8002868 <HAL_GPIO_ReadPin>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d1f8      	bne.n	80010a6 <DHT_Check_Response+0x3e>

	return Response;
 80010b4:	79fb      	ldrb	r3, [r7, #7]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020000 	.word	0x40020000

080010c4 <DHT_Read>:

uint8_t DHT_Read (void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80010ca:	2300      	movs	r3, #0
 80010cc:	71bb      	strb	r3, [r7, #6]
 80010ce:	e037      	b.n	8001140 <DHT_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 80010d0:	bf00      	nop
 80010d2:	2110      	movs	r1, #16
 80010d4:	481e      	ldr	r0, [pc, #120]	; (8001150 <DHT_Read+0x8c>)
 80010d6:	f001 fbc7 	bl	8002868 <HAL_GPIO_ReadPin>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0f8      	beq.n	80010d2 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 80010e0:	2028      	movs	r0, #40	; 0x28
 80010e2:	f7ff ff3f 	bl	8000f64 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 80010e6:	2110      	movs	r1, #16
 80010e8:	4819      	ldr	r0, [pc, #100]	; (8001150 <DHT_Read+0x8c>)
 80010ea:	f001 fbbd 	bl	8002868 <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d10e      	bne.n	8001112 <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 80010f4:	79bb      	ldrb	r3, [r7, #6]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2201      	movs	r2, #1
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	b25b      	sxtb	r3, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	b25a      	sxtb	r2, r3
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	4013      	ands	r3, r2
 800110c:	b25b      	sxtb	r3, r3
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	e00b      	b.n	800112a <DHT_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001112:	79bb      	ldrb	r3, [r7, #6]
 8001114:	f1c3 0307 	rsb	r3, r3, #7
 8001118:	2201      	movs	r2, #1
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	b25a      	sxtb	r2, r3
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	4313      	orrs	r3, r2
 8001126:	b25b      	sxtb	r3, r3
 8001128:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 800112a:	bf00      	nop
 800112c:	2110      	movs	r1, #16
 800112e:	4808      	ldr	r0, [pc, #32]	; (8001150 <DHT_Read+0x8c>)
 8001130:	f001 fb9a 	bl	8002868 <HAL_GPIO_ReadPin>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f8      	bne.n	800112c <DHT_Read+0x68>
	for (j=0;j<8;j++)
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	3301      	adds	r3, #1
 800113e:	71bb      	strb	r3, [r7, #6]
 8001140:	79bb      	ldrb	r3, [r7, #6]
 8001142:	2b07      	cmp	r3, #7
 8001144:	d9c4      	bls.n	80010d0 <DHT_Read+0xc>
	}
	return i;
 8001146:	79fb      	ldrb	r3, [r7, #7]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40020000 	.word	0x40020000

08001154 <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 800115c:	f7ff ff62 	bl	8001024 <DHT_Start>
	Presence = DHT_Check_Response ();
 8001160:	f7ff ff82 	bl	8001068 <DHT_Check_Response>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b2b      	ldr	r3, [pc, #172]	; (8001218 <DHT_GetData+0xc4>)
 800116a:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 800116c:	f7ff ffaa 	bl	80010c4 <DHT_Read>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b29      	ldr	r3, [pc, #164]	; (800121c <DHT_GetData+0xc8>)
 8001176:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8001178:	f7ff ffa4 	bl	80010c4 <DHT_Read>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <DHT_GetData+0xcc>)
 8001182:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8001184:	f7ff ff9e 	bl	80010c4 <DHT_Read>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b25      	ldr	r3, [pc, #148]	; (8001224 <DHT_GetData+0xd0>)
 800118e:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 8001190:	f7ff ff98 	bl	80010c4 <DHT_Read>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <DHT_GetData+0xd4>)
 800119a:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 800119c:	f7ff ff92 	bl	80010c4 <DHT_Read>
 80011a0:	4603      	mov	r3, r0
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	4b21      	ldr	r3, [pc, #132]	; (800122c <DHT_GetData+0xd8>)
 80011a6:	801a      	strh	r2, [r3, #0]

	if (SUM == ( (Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2) & 0x00FF) )
 80011a8:	4b20      	ldr	r3, [pc, #128]	; (800122c <DHT_GetData+0xd8>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	4b1b      	ldr	r3, [pc, #108]	; (800121c <DHT_GetData+0xc8>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	461a      	mov	r2, r3
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <DHT_GetData+0xcc>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4413      	add	r3, r2
 80011ba:	4a1a      	ldr	r2, [pc, #104]	; (8001224 <DHT_GetData+0xd0>)
 80011bc:	7812      	ldrb	r2, [r2, #0]
 80011be:	4413      	add	r3, r2
 80011c0:	4a19      	ldr	r2, [pc, #100]	; (8001228 <DHT_GetData+0xd4>)
 80011c2:	7812      	ldrb	r2, [r2, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	4299      	cmp	r1, r3
 80011ca:	d121      	bne.n	8001210 <DHT_GetData+0xbc>
	        DHT_Data->Temperature = Temp_byte1;
	        DHT_Data->Humidity = Rh_byte1;
	#endif

	#if defined(TYPE_DHT22)
	        DHT_Data->Temperature = ( ((Temp_byte1 << 8) | Temp_byte2) * 0.1f);
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <DHT_GetData+0xd0>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	4a15      	ldr	r2, [pc, #84]	; (8001228 <DHT_GetData+0xd4>)
 80011d4:	7812      	ldrb	r2, [r2, #0]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	ee07 3a90 	vmov	s15, r3
 80011dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001230 <DHT_GetData+0xdc>
 80011e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	edc3 7a00 	vstr	s15, [r3]
	        DHT_Data->Humidity = ( ((Rh_byte1 << 8) | Rh_byte2) * 0.1f);
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <DHT_GetData+0xc8>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <DHT_GetData+0xcc>)
 80011f6:	7812      	ldrb	r2, [r2, #0]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	ee07 3a90 	vmov	s15, r3
 80011fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001202:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001230 <DHT_GetData+0xdc>
 8001206:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	edc3 7a01 	vstr	s15, [r3, #4]
	#endif
	    }
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2000009a 	.word	0x2000009a
 800121c:	20000094 	.word	0x20000094
 8001220:	20000095 	.word	0x20000095
 8001224:	20000096 	.word	0x20000096
 8001228:	20000097 	.word	0x20000097
 800122c:	20000098 	.word	0x20000098
 8001230:	3dcccccd 	.word	0x3dcccccd
 8001234:	00000000 	.word	0x00000000

08001238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001238:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800123c:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8001240:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001242:	f000 fc63 	bl	8001b0c <HAL_Init>

//  int cnt;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001246:	f000 f949 	bl	80014dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124a:	f000 fa59 	bl	8001700 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800124e:	f000 fa2d 	bl	80016ac <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001252:	f000 fa01 	bl	8001658 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001256:	f000 f9ad 	bl	80015b4 <MX_ADC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  { //temp, humid, co
	  HAL_ADC_Start(&hadc1);
 800125a:	488d      	ldr	r0, [pc, #564]	; (8001490 <main+0x258>)
 800125c:	f000 fd30 	bl	8001cc0 <HAL_ADC_Start>
	  if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK) {
 8001260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001264:	488a      	ldr	r0, [pc, #552]	; (8001490 <main+0x258>)
 8001266:	f000 fddf 	bl	8001e28 <HAL_ADC_PollForConversion>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d106      	bne.n	800127e <main+0x46>
		  adcval = HAL_ADC_GetValue(&hadc1);
 8001270:	4887      	ldr	r0, [pc, #540]	; (8001490 <main+0x258>)
 8001272:	f000 fe64 	bl	8001f3e <HAL_ADC_GetValue>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	4b86      	ldr	r3, [pc, #536]	; (8001494 <main+0x25c>)
 800127c:	601a      	str	r2, [r3, #0]
	  }
	  DHT_GetData(&DHT22_Data);
 800127e:	4886      	ldr	r0, [pc, #536]	; (8001498 <main+0x260>)
 8001280:	f7ff ff68 	bl	8001154 <DHT_GetData>
      tempval = DHT22_Data.Temperature;
 8001284:	4b84      	ldr	r3, [pc, #528]	; (8001498 <main+0x260>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a84      	ldr	r2, [pc, #528]	; (800149c <main+0x264>)
 800128a:	6013      	str	r3, [r2, #0]
      humidval = DHT22_Data.Humidity;
 800128c:	4b82      	ldr	r3, [pc, #520]	; (8001498 <main+0x260>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4a83      	ldr	r2, [pc, #524]	; (80014a0 <main+0x268>)
 8001292:	6013      	str	r3, [r2, #0]
      if (humidval > 100) humidval = 100;
 8001294:	4b82      	ldr	r3, [pc, #520]	; (80014a0 <main+0x268>)
 8001296:	edd3 7a00 	vldr	s15, [r3]
 800129a:	ed9f 7a82 	vldr	s14, [pc, #520]	; 80014a4 <main+0x26c>
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd02      	ble.n	80012ae <main+0x76>
 80012a8:	4b7d      	ldr	r3, [pc, #500]	; (80014a0 <main+0x268>)
 80012aa:	4a7f      	ldr	r2, [pc, #508]	; (80014a8 <main+0x270>)
 80012ac:	601a      	str	r2, [r3, #0]
      if (humidval < 0) humidval = 0;
 80012ae:	4b7c      	ldr	r3, [pc, #496]	; (80014a0 <main+0x268>)
 80012b0:	edd3 7a00 	vldr	s15, [r3]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d503      	bpl.n	80012c6 <main+0x8e>
 80012be:	4b78      	ldr	r3, [pc, #480]	; (80014a0 <main+0x268>)
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
      if (tempval > 80) tempval = 80;
 80012c6:	4b75      	ldr	r3, [pc, #468]	; (800149c <main+0x264>)
 80012c8:	edd3 7a00 	vldr	s15, [r3]
 80012cc:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80014ac <main+0x274>
 80012d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d8:	dd02      	ble.n	80012e0 <main+0xa8>
 80012da:	4b70      	ldr	r3, [pc, #448]	; (800149c <main+0x264>)
 80012dc:	4a74      	ldr	r2, [pc, #464]	; (80014b0 <main+0x278>)
 80012de:	601a      	str	r2, [r3, #0]
      if (tempval < -40) tempval = -40;
 80012e0:	4b6e      	ldr	r3, [pc, #440]	; (800149c <main+0x264>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80014b4 <main+0x27c>
 80012ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f2:	d502      	bpl.n	80012fa <main+0xc2>
 80012f4:	4b69      	ldr	r3, [pc, #420]	; (800149c <main+0x264>)
 80012f6:	4a70      	ldr	r2, [pc, #448]	; (80014b8 <main+0x280>)
 80012f8:	601a      	str	r2, [r3, #0]
      if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 0) {
 80012fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fe:	486f      	ldr	r0, [pc, #444]	; (80014bc <main+0x284>)
 8001300:	f001 fab2 	bl	8002868 <HAL_GPIO_ReadPin>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d103      	bne.n	8001312 <main+0xda>
    	  adcval = 1023;
 800130a:	4b62      	ldr	r3, [pc, #392]	; (8001494 <main+0x25c>)
 800130c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001310:	601a      	str	r2, [r3, #0]
      }
      //vout = (adcval /1023) * 5
      //ratio = (5 - vout) / vout
      //ppm = coa * ratio^cob
      float vout = (adcval/1023.0) * 5.0;
 8001312:	4b60      	ldr	r3, [pc, #384]	; (8001494 <main+0x25c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f90c 	bl	8000534 <__aeabi_i2d>
 800131c:	a35a      	add	r3, pc, #360	; (adr r3, 8001488 <main+0x250>)
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	f7ff fa9b 	bl	800085c <__aeabi_ddiv>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4610      	mov	r0, r2
 800132c:	4619      	mov	r1, r3
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	4b63      	ldr	r3, [pc, #396]	; (80014c0 <main+0x288>)
 8001334:	f7ff f968 	bl	8000608 <__aeabi_dmul>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fc12 	bl	8000b68 <__aeabi_d2f>
 8001344:	4603      	mov	r3, r0
 8001346:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
      float ratio = (5.0 - vout) / vout;
 800134a:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 800134e:	f7ff f903 	bl	8000558 <__aeabi_f2d>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	f04f 0000 	mov.w	r0, #0
 800135a:	4959      	ldr	r1, [pc, #356]	; (80014c0 <main+0x288>)
 800135c:	f7fe ff9c 	bl	8000298 <__aeabi_dsub>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4614      	mov	r4, r2
 8001366:	461d      	mov	r5, r3
 8001368:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 800136c:	f7ff f8f4 	bl	8000558 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4620      	mov	r0, r4
 8001376:	4629      	mov	r1, r5
 8001378:	f7ff fa70 	bl	800085c <__aeabi_ddiv>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4610      	mov	r0, r2
 8001382:	4619      	mov	r1, r3
 8001384:	f7ff fbf0 	bl	8000b68 <__aeabi_d2f>
 8001388:	4603      	mov	r3, r0
 800138a:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
      float ppm = coa * pow(ratio, cob);
 800138e:	4b4d      	ldr	r3, [pc, #308]	; (80014c4 <main+0x28c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f8e0 	bl	8000558 <__aeabi_f2d>
 8001398:	4604      	mov	r4, r0
 800139a:	460d      	mov	r5, r1
 800139c:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 80013a0:	f7ff f8da 	bl	8000558 <__aeabi_f2d>
 80013a4:	4680      	mov	r8, r0
 80013a6:	4689      	mov	r9, r1
 80013a8:	4b47      	ldr	r3, [pc, #284]	; (80014c8 <main+0x290>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f8d3 	bl	8000558 <__aeabi_f2d>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	ec43 2b11 	vmov	d1, r2, r3
 80013ba:	ec49 8b10 	vmov	d0, r8, r9
 80013be:	f002 ffcd 	bl	800435c <pow>
 80013c2:	ec53 2b10 	vmov	r2, r3, d0
 80013c6:	4620      	mov	r0, r4
 80013c8:	4629      	mov	r1, r5
 80013ca:	f7ff f91d 	bl	8000608 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fbc7 	bl	8000b68 <__aeabi_d2f>
 80013da:	4603      	mov	r3, r0
 80013dc:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
      sprintf(buf, "p%d-%d-%d\r\n", (int)tempval, (int)humidval, (int)ppm);
 80013e0:	4b2e      	ldr	r3, [pc, #184]	; (800149c <main+0x264>)
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80013ea:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <main+0x268>)
 80013ec:	edd3 7a00 	vldr	s15, [r3]
 80013f0:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80013f4:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 80013f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013fc:	ee17 3a90 	vmov	r3, s15
 8001400:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	ee16 3a90 	vmov	r3, s13
 800140a:	ee17 2a10 	vmov	r2, s14
 800140e:	492f      	ldr	r1, [pc, #188]	; (80014cc <main+0x294>)
 8001410:	f002 fb00 	bl	8003a14 <siprintf>
      sprintf(buf2, "p%d-%d-%de", (int)tempval, (int)humidval, (int)ppm);
 8001414:	4b21      	ldr	r3, [pc, #132]	; (800149c <main+0x264>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <main+0x268>)
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001428:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 800142c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001430:	ee17 3a90 	vmov	r3, s15
 8001434:	1d38      	adds	r0, r7, #4
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	ee16 3a90 	vmov	r3, s13
 800143c:	ee17 2a10 	vmov	r2, s14
 8001440:	4923      	ldr	r1, [pc, #140]	; (80014d0 <main+0x298>)
 8001442:	f002 fae7 	bl	8003a14 <siprintf>
      HAL_UART_Transmit(&huart2, buf, strlen(buf), 1000);
 8001446:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800144a:	4618      	mov	r0, r3
 800144c:	f7fe fec8 	bl	80001e0 <strlen>
 8001450:	4603      	mov	r3, r0
 8001452:	b29a      	uxth	r2, r3
 8001454:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8001458:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800145c:	481d      	ldr	r0, [pc, #116]	; (80014d4 <main+0x29c>)
 800145e:	f001 ff1d 	bl	800329c <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart1, buf2, strlen(buf2), 1000);
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4618      	mov	r0, r3
 8001466:	f7fe febb 	bl	80001e0 <strlen>
 800146a:	4603      	mov	r3, r0
 800146c:	b29a      	uxth	r2, r3
 800146e:	1d39      	adds	r1, r7, #4
 8001470:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001474:	4818      	ldr	r0, [pc, #96]	; (80014d8 <main+0x2a0>)
 8001476:	f001 ff11 	bl	800329c <HAL_UART_Transmit>
      HAL_Delay(30000);
 800147a:	f247 5030 	movw	r0, #30000	; 0x7530
 800147e:	f000 fbb7 	bl	8001bf0 <HAL_Delay>
  { //temp, humid, co
 8001482:	e6ea      	b.n	800125a <main+0x22>
 8001484:	f3af 8000 	nop.w
 8001488:	00000000 	.word	0x00000000
 800148c:	408ff800 	.word	0x408ff800
 8001490:	2000009c 	.word	0x2000009c
 8001494:	20000184 	.word	0x20000184
 8001498:	20000174 	.word	0x20000174
 800149c:	20000180 	.word	0x20000180
 80014a0:	2000017c 	.word	0x2000017c
 80014a4:	42c80000 	.word	0x42c80000
 80014a8:	42c80000 	.word	0x42c80000
 80014ac:	42a00000 	.word	0x42a00000
 80014b0:	42a00000 	.word	0x42a00000
 80014b4:	c2200000 	.word	0xc2200000
 80014b8:	c2200000 	.word	0xc2200000
 80014bc:	40020000 	.word	0x40020000
 80014c0:	40140000 	.word	0x40140000
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004
 80014cc:	080051e8 	.word	0x080051e8
 80014d0:	080051f4 	.word	0x080051f4
 80014d4:	2000012c 	.word	0x2000012c
 80014d8:	200000e4 	.word	0x200000e4

080014dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b094      	sub	sp, #80	; 0x50
 80014e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014e2:	f107 0320 	add.w	r3, r7, #32
 80014e6:	2230      	movs	r2, #48	; 0x30
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 fab2 	bl	8003a54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	4b29      	ldr	r3, [pc, #164]	; (80015ac <SystemClock_Config+0xd0>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	4a28      	ldr	r2, [pc, #160]	; (80015ac <SystemClock_Config+0xd0>)
 800150a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150e:	6413      	str	r3, [r2, #64]	; 0x40
 8001510:	4b26      	ldr	r3, [pc, #152]	; (80015ac <SystemClock_Config+0xd0>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	4b23      	ldr	r3, [pc, #140]	; (80015b0 <SystemClock_Config+0xd4>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001528:	4a21      	ldr	r2, [pc, #132]	; (80015b0 <SystemClock_Config+0xd4>)
 800152a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <SystemClock_Config+0xd4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800153c:	2302      	movs	r3, #2
 800153e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001540:	2301      	movs	r3, #1
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	2310      	movs	r3, #16
 8001546:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001548:	2302      	movs	r3, #2
 800154a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800154c:	2300      	movs	r3, #0
 800154e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001550:	2310      	movs	r3, #16
 8001552:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001554:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001558:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800155a:	2304      	movs	r3, #4
 800155c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800155e:	2307      	movs	r3, #7
 8001560:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001562:	f107 0320 	add.w	r3, r7, #32
 8001566:	4618      	mov	r0, r3
 8001568:	f001 f9b0 	bl	80028cc <HAL_RCC_OscConfig>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001572:	f000 f941 	bl	80017f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001576:	230f      	movs	r3, #15
 8001578:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800157a:	2302      	movs	r3, #2
 800157c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001582:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001586:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	2102      	movs	r1, #2
 8001592:	4618      	mov	r0, r3
 8001594:	f001 fc12 	bl	8002dbc <HAL_RCC_ClockConfig>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800159e:	f000 f92b 	bl	80017f8 <Error_Handler>
  }
}
 80015a2:	bf00      	nop
 80015a4:	3750      	adds	r7, #80	; 0x50
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800
 80015b0:	40007000 	.word	0x40007000

080015b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ba:	463b      	mov	r3, r7
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015c6:	4b21      	ldr	r3, [pc, #132]	; (800164c <MX_ADC1_Init+0x98>)
 80015c8:	4a21      	ldr	r2, [pc, #132]	; (8001650 <MX_ADC1_Init+0x9c>)
 80015ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015cc:	4b1f      	ldr	r3, [pc, #124]	; (800164c <MX_ADC1_Init+0x98>)
 80015ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	; (800164c <MX_ADC1_Init+0x98>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015da:	4b1c      	ldr	r3, [pc, #112]	; (800164c <MX_ADC1_Init+0x98>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015e0:	4b1a      	ldr	r3, [pc, #104]	; (800164c <MX_ADC1_Init+0x98>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015e6:	4b19      	ldr	r3, [pc, #100]	; (800164c <MX_ADC1_Init+0x98>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015ee:	4b17      	ldr	r3, [pc, #92]	; (800164c <MX_ADC1_Init+0x98>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015f4:	4b15      	ldr	r3, [pc, #84]	; (800164c <MX_ADC1_Init+0x98>)
 80015f6:	4a17      	ldr	r2, [pc, #92]	; (8001654 <MX_ADC1_Init+0xa0>)
 80015f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <MX_ADC1_Init+0x98>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <MX_ADC1_Init+0x98>)
 8001602:	2201      	movs	r2, #1
 8001604:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <MX_ADC1_Init+0x98>)
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800160e:	4b0f      	ldr	r3, [pc, #60]	; (800164c <MX_ADC1_Init+0x98>)
 8001610:	2201      	movs	r2, #1
 8001612:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001614:	480d      	ldr	r0, [pc, #52]	; (800164c <MX_ADC1_Init+0x98>)
 8001616:	f000 fb0f 	bl	8001c38 <HAL_ADC_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001620:	f000 f8ea 	bl	80017f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001624:	2300      	movs	r3, #0
 8001626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001628:	2301      	movs	r3, #1
 800162a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800162c:	2300      	movs	r3, #0
 800162e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <MX_ADC1_Init+0x98>)
 8001636:	f000 fc8f 	bl	8001f58 <HAL_ADC_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001640:	f000 f8da 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	2000009c 	.word	0x2000009c
 8001650:	40012000 	.word	0x40012000
 8001654:	0f000001 	.word	0x0f000001

08001658 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 800165e:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <MX_USART1_UART_Init+0x50>)
 8001660:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001668:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	; (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001690:	f001 fdb4 	bl	80031fc <HAL_UART_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800169a:	f000 f8ad 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200000e4 	.word	0x200000e4
 80016a8:	40011000 	.word	0x40011000

080016ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016b0:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016b2:	4a12      	ldr	r2, [pc, #72]	; (80016fc <MX_USART2_UART_Init+0x50>)
 80016b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016d0:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016d2:	220c      	movs	r2, #12
 80016d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e2:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_USART2_UART_Init+0x4c>)
 80016e4:	f001 fd8a 	bl	80031fc <HAL_UART_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ee:	f000 f883 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	2000012c 	.word	0x2000012c
 80016fc:	40004400 	.word	0x40004400

08001700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	; 0x28
 8001704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b34      	ldr	r3, [pc, #208]	; (80017ec <MX_GPIO_Init+0xec>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a33      	ldr	r2, [pc, #204]	; (80017ec <MX_GPIO_Init+0xec>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b31      	ldr	r3, [pc, #196]	; (80017ec <MX_GPIO_Init+0xec>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b2d      	ldr	r3, [pc, #180]	; (80017ec <MX_GPIO_Init+0xec>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a2c      	ldr	r2, [pc, #176]	; (80017ec <MX_GPIO_Init+0xec>)
 800173c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b2a      	ldr	r3, [pc, #168]	; (80017ec <MX_GPIO_Init+0xec>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	4b26      	ldr	r3, [pc, #152]	; (80017ec <MX_GPIO_Init+0xec>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a25      	ldr	r2, [pc, #148]	; (80017ec <MX_GPIO_Init+0xec>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b23      	ldr	r3, [pc, #140]	; (80017ec <MX_GPIO_Init+0xec>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <MX_GPIO_Init+0xec>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <MX_GPIO_Init+0xec>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <MX_GPIO_Init+0xec>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	2120      	movs	r1, #32
 800178a:	4819      	ldr	r0, [pc, #100]	; (80017f0 <MX_GPIO_Init+0xf0>)
 800178c:	f001 f884 	bl	8002898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001790:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001796:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800179a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	4813      	ldr	r0, [pc, #76]	; (80017f4 <MX_GPIO_Init+0xf4>)
 80017a8:	f000 feda 	bl	8002560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8;
 80017ac:	f44f 7388 	mov.w	r3, #272	; 0x110
 80017b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	480b      	ldr	r0, [pc, #44]	; (80017f0 <MX_GPIO_Init+0xf0>)
 80017c2:	f000 fecd 	bl	8002560 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017c6:	2320      	movs	r3, #32
 80017c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <MX_GPIO_Init+0xf0>)
 80017de:	f000 febf 	bl	8002560 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017e2:	bf00      	nop
 80017e4:	3728      	adds	r7, #40	; 0x28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40020800 	.word	0x40020800

080017f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017fc:	b672      	cpsid	i
}
 80017fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001800:	e7fe      	b.n	8001800 <Error_Handler+0x8>
	...

08001804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_MspInit+0x4c>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001812:	4a0f      	ldr	r2, [pc, #60]	; (8001850 <HAL_MspInit+0x4c>)
 8001814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001818:	6453      	str	r3, [r2, #68]	; 0x44
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_MspInit+0x4c>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	603b      	str	r3, [r7, #0]
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <HAL_MspInit+0x4c>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	4a08      	ldr	r2, [pc, #32]	; (8001850 <HAL_MspInit+0x4c>)
 8001830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001834:	6413      	str	r3, [r2, #64]	; 0x40
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_MspInit+0x4c>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183e:	603b      	str	r3, [r7, #0]
 8001840:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001842:	2007      	movs	r0, #7
 8001844:	f000 fe58 	bl	80024f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40023800 	.word	0x40023800

08001854 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a17      	ldr	r2, [pc, #92]	; (80018d0 <HAL_ADC_MspInit+0x7c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d127      	bne.n	80018c6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b16      	ldr	r3, [pc, #88]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 800187c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187e:	4a15      	ldr	r2, [pc, #84]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 8001880:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001884:	6453      	str	r3, [r2, #68]	; 0x44
 8001886:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 8001888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <HAL_ADC_MspInit+0x80>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ae:	2301      	movs	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b2:	2303      	movs	r3, #3
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	; (80018d8 <HAL_ADC_MspInit+0x84>)
 80018c2:	f000 fe4d 	bl	8002560 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018c6:	bf00      	nop
 80018c8:	3728      	adds	r7, #40	; 0x28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40012000 	.word	0x40012000
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020000 	.word	0x40020000

080018dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	; 0x30
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a32      	ldr	r2, [pc, #200]	; (80019c4 <HAL_UART_MspInit+0xe8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d12d      	bne.n	800195a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	61bb      	str	r3, [r7, #24]
 8001902:	4b31      	ldr	r3, [pc, #196]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	4a30      	ldr	r2, [pc, #192]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001908:	f043 0310 	orr.w	r3, r3, #16
 800190c:	6453      	str	r3, [r2, #68]	; 0x44
 800190e:	4b2e      	ldr	r3, [pc, #184]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f003 0310 	and.w	r3, r3, #16
 8001916:	61bb      	str	r3, [r7, #24]
 8001918:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a29      	ldr	r2, [pc, #164]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <HAL_UART_MspInit+0xec>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001936:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800193a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001948:	2307      	movs	r3, #7
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	4619      	mov	r1, r3
 8001952:	481e      	ldr	r0, [pc, #120]	; (80019cc <HAL_UART_MspInit+0xf0>)
 8001954:	f000 fe04 	bl	8002560 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001958:	e030      	b.n	80019bc <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a1c      	ldr	r2, [pc, #112]	; (80019d0 <HAL_UART_MspInit+0xf4>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d12b      	bne.n	80019bc <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001964:	2300      	movs	r3, #0
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <HAL_UART_MspInit+0xec>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	4a16      	ldr	r2, [pc, #88]	; (80019c8 <HAL_UART_MspInit+0xec>)
 800196e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001972:	6413      	str	r3, [r2, #64]	; 0x40
 8001974:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001988:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <HAL_UART_MspInit+0xec>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	6313      	str	r3, [r2, #48]	; 0x30
 8001990:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_UART_MspInit+0xec>)
 8001992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800199c:	230c      	movs	r3, #12
 800199e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ac:	2307      	movs	r3, #7
 80019ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b0:	f107 031c 	add.w	r3, r7, #28
 80019b4:	4619      	mov	r1, r3
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <HAL_UART_MspInit+0xf0>)
 80019b8:	f000 fdd2 	bl	8002560 <HAL_GPIO_Init>
}
 80019bc:	bf00      	nop
 80019be:	3730      	adds	r7, #48	; 0x30
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40011000 	.word	0x40011000
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40004400 	.word	0x40004400

080019d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d8:	e7fe      	b.n	80019d8 <NMI_Handler+0x4>

080019da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019de:	e7fe      	b.n	80019de <HardFault_Handler+0x4>

080019e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e4:	e7fe      	b.n	80019e4 <MemManage_Handler+0x4>

080019e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <BusFault_Handler+0x4>

080019ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <UsageFault_Handler+0x4>

080019f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a20:	f000 f8c6 	bl	8001bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a30:	4a14      	ldr	r2, [pc, #80]	; (8001a84 <_sbrk+0x5c>)
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <_sbrk+0x60>)
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a3c:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d102      	bne.n	8001a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <_sbrk+0x64>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <_sbrk+0x68>)
 8001a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d207      	bcs.n	8001a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a58:	f002 f804 	bl	8003a64 <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	220c      	movs	r2, #12
 8001a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	e009      	b.n	8001a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a68:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6e:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	4a05      	ldr	r2, [pc, #20]	; (8001a8c <_sbrk+0x64>)
 8001a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20018000 	.word	0x20018000
 8001a88:	00000400 	.word	0x00000400
 8001a8c:	20000188 	.word	0x20000188
 8001a90:	200002d8 	.word	0x200002d8

08001a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <SystemInit+0x20>)
 8001a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <SystemInit+0x20>)
 8001aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001abc:	f7ff ffea 	bl	8001a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ac0:	480c      	ldr	r0, [pc, #48]	; (8001af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ac2:	490d      	ldr	r1, [pc, #52]	; (8001af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	; (8001afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	; (8001b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad8:	4c0a      	ldr	r4, [pc, #40]	; (8001b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f001 ffc3 	bl	8003a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aea:	f7ff fba5 	bl	8001238 <main>
  bx  lr    
 8001aee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001af0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001afc:	08005290 	.word	0x08005290
  ldr r2, =_sbss
 8001b00:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001b04:	200002d8 	.word	0x200002d8

08001b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b08:	e7fe      	b.n	8001b08 <ADC_IRQHandler>
	...

08001b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b10:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <HAL_Init+0x40>)
 8001b16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <HAL_Init+0x40>)
 8001b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b28:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <HAL_Init+0x40>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a07      	ldr	r2, [pc, #28]	; (8001b4c <HAL_Init+0x40>)
 8001b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b34:	2003      	movs	r0, #3
 8001b36:	f000 fcdf 	bl	80024f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 f808 	bl	8001b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b40:	f7ff fe60 	bl	8001804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023c00 	.word	0x40023c00

08001b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <HAL_InitTick+0x54>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_InitTick+0x58>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fce9 	bl	8002546 <HAL_SYSTICK_Config>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00e      	b.n	8001b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b0f      	cmp	r3, #15
 8001b82:	d80a      	bhi.n	8001b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b84:	2200      	movs	r2, #0
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f000 fcbf 	bl	800250e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b90:	4a06      	ldr	r2, [pc, #24]	; (8001bac <HAL_InitTick+0x5c>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e000      	b.n	8001b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000008 	.word	0x20000008
 8001ba8:	20000010 	.word	0x20000010
 8001bac:	2000000c 	.word	0x2000000c

08001bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_IncTick+0x20>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_IncTick+0x24>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <HAL_IncTick+0x24>)
 8001bc2:	6013      	str	r3, [r2, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000010 	.word	0x20000010
 8001bd4:	2000018c 	.word	0x2000018c

08001bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return uwTick;
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <HAL_GetTick+0x14>)
 8001bde:	681b      	ldr	r3, [r3, #0]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	2000018c 	.word	0x2000018c

08001bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf8:	f7ff ffee 	bl	8001bd8 <HAL_GetTick>
 8001bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c08:	d005      	beq.n	8001c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <HAL_Delay+0x44>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4413      	add	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c16:	bf00      	nop
 8001c18:	f7ff ffde 	bl	8001bd8 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d8f7      	bhi.n	8001c18 <HAL_Delay+0x28>
  {
  }
}
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000010 	.word	0x20000010

08001c38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e033      	b.n	8001cb6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d109      	bne.n	8001c6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff fdfc 	bl	8001854 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f003 0310 	and.w	r3, r3, #16
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d118      	bne.n	8001ca8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c7e:	f023 0302 	bic.w	r3, r3, #2
 8001c82:	f043 0202 	orr.w	r2, r3, #2
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fa86 	bl	800219c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9a:	f023 0303 	bic.w	r3, r3, #3
 8001c9e:	f043 0201 	orr.w	r2, r3, #1
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ca6:	e001      	b.n	8001cac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_ADC_Start+0x1a>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e097      	b.n	8001e0a <HAL_ADC_Start+0x14a>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d018      	beq.n	8001d22 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0201 	orr.w	r2, r2, #1
 8001cfe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d00:	4b45      	ldr	r3, [pc, #276]	; (8001e18 <HAL_ADC_Start+0x158>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a45      	ldr	r2, [pc, #276]	; (8001e1c <HAL_ADC_Start+0x15c>)
 8001d06:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0a:	0c9a      	lsrs	r2, r3, #18
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d14:	e002      	b.n	8001d1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	3b01      	subs	r3, #1
 8001d1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f9      	bne.n	8001d16 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d15f      	bne.n	8001df0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d38:	f023 0301 	bic.w	r3, r3, #1
 8001d3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d007      	beq.n	8001d62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d6e:	d106      	bne.n	8001d7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d74:	f023 0206 	bic.w	r2, r3, #6
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	645a      	str	r2, [r3, #68]	; 0x44
 8001d7c:	e002      	b.n	8001d84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d8c:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <HAL_ADC_Start+0x160>)
 8001d8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d98:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 031f 	and.w	r3, r3, #31
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10f      	bne.n	8001dc6 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d129      	bne.n	8001e08 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	e020      	b.n	8001e08 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a16      	ldr	r2, [pc, #88]	; (8001e24 <HAL_ADC_Start+0x164>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d11b      	bne.n	8001e08 <HAL_ADC_Start+0x148>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d114      	bne.n	8001e08 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	e00b      	b.n	8001e08 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	f043 0210 	orr.w	r2, r3, #16
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e00:	f043 0201 	orr.w	r2, r3, #1
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000008 	.word	0x20000008
 8001e1c:	431bde83 	.word	0x431bde83
 8001e20:	40012300 	.word	0x40012300
 8001e24:	40012000 	.word	0x40012000

08001e28 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e44:	d113      	bne.n	8001e6e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e54:	d10b      	bne.n	8001e6e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f043 0220 	orr.w	r2, r3, #32
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e063      	b.n	8001f36 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e6e:	f7ff feb3 	bl	8001bd8 <HAL_GetTick>
 8001e72:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e74:	e021      	b.n	8001eba <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7c:	d01d      	beq.n	8001eba <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d007      	beq.n	8001e94 <HAL_ADC_PollForConversion+0x6c>
 8001e84:	f7ff fea8 	bl	8001bd8 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d212      	bcs.n	8001eba <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d00b      	beq.n	8001eba <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f043 0204 	orr.w	r2, r3, #4
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e03d      	b.n	8001f36 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d1d6      	bne.n	8001e76 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0212 	mvn.w	r2, #18
 8001ed0:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d123      	bne.n	8001f34 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d11f      	bne.n	8001f34 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d006      	beq.n	8001f10 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d111      	bne.n	8001f34 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d105      	bne.n	8001f34 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2c:	f043 0201 	orr.w	r2, r3, #1
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d101      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x1c>
 8001f70:	2302      	movs	r3, #2
 8001f72:	e105      	b.n	8002180 <HAL_ADC_ConfigChannel+0x228>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b09      	cmp	r3, #9
 8001f82:	d925      	bls.n	8001fd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68d9      	ldr	r1, [r3, #12]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	461a      	mov	r2, r3
 8001f92:	4613      	mov	r3, r2
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4413      	add	r3, r2
 8001f98:	3b1e      	subs	r3, #30
 8001f9a:	2207      	movs	r2, #7
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	43da      	mvns	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	400a      	ands	r2, r1
 8001fa8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68d9      	ldr	r1, [r3, #12]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	4618      	mov	r0, r3
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4403      	add	r3, r0
 8001fc2:	3b1e      	subs	r3, #30
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	e022      	b.n	8002016 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6919      	ldr	r1, [r3, #16]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4613      	mov	r3, r2
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4413      	add	r3, r2
 8001fe4:	2207      	movs	r2, #7
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43da      	mvns	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	400a      	ands	r2, r1
 8001ff2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6919      	ldr	r1, [r3, #16]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	b29b      	uxth	r3, r3
 8002004:	4618      	mov	r0, r3
 8002006:	4603      	mov	r3, r0
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4403      	add	r3, r0
 800200c:	409a      	lsls	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b06      	cmp	r3, #6
 800201c:	d824      	bhi.n	8002068 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	3b05      	subs	r3, #5
 8002030:	221f      	movs	r2, #31
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43da      	mvns	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	400a      	ands	r2, r1
 800203e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	b29b      	uxth	r3, r3
 800204c:	4618      	mov	r0, r3
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	3b05      	subs	r3, #5
 800205a:	fa00 f203 	lsl.w	r2, r0, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	635a      	str	r2, [r3, #52]	; 0x34
 8002066:	e04c      	b.n	8002102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b0c      	cmp	r3, #12
 800206e:	d824      	bhi.n	80020ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	3b23      	subs	r3, #35	; 0x23
 8002082:	221f      	movs	r2, #31
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43da      	mvns	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	400a      	ands	r2, r1
 8002090:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	b29b      	uxth	r3, r3
 800209e:	4618      	mov	r0, r3
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685a      	ldr	r2, [r3, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	3b23      	subs	r3, #35	; 0x23
 80020ac:	fa00 f203 	lsl.w	r2, r0, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	631a      	str	r2, [r3, #48]	; 0x30
 80020b8:	e023      	b.n	8002102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	3b41      	subs	r3, #65	; 0x41
 80020cc:	221f      	movs	r2, #31
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43da      	mvns	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	400a      	ands	r2, r1
 80020da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	4618      	mov	r0, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	4613      	mov	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	3b41      	subs	r3, #65	; 0x41
 80020f6:	fa00 f203 	lsl.w	r2, r0, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002102:	4b22      	ldr	r3, [pc, #136]	; (800218c <HAL_ADC_ConfigChannel+0x234>)
 8002104:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a21      	ldr	r2, [pc, #132]	; (8002190 <HAL_ADC_ConfigChannel+0x238>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d109      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x1cc>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b12      	cmp	r3, #18
 8002116:	d105      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a19      	ldr	r2, [pc, #100]	; (8002190 <HAL_ADC_ConfigChannel+0x238>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d123      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21e>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2b10      	cmp	r3, #16
 8002134:	d003      	beq.n	800213e <HAL_ADC_ConfigChannel+0x1e6>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b11      	cmp	r3, #17
 800213c:	d11b      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b10      	cmp	r3, #16
 8002150:	d111      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_ADC_ConfigChannel+0x23c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_ADC_ConfigChannel+0x240>)
 8002158:	fba2 2303 	umull	r2, r3, r2, r3
 800215c:	0c9a      	lsrs	r2, r3, #18
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002168:	e002      	b.n	8002170 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	3b01      	subs	r3, #1
 800216e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f9      	bne.n	800216a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	40012300 	.word	0x40012300
 8002190:	40012000 	.word	0x40012000
 8002194:	20000008 	.word	0x20000008
 8002198:	431bde83 	.word	0x431bde83

0800219c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021a4:	4b79      	ldr	r3, [pc, #484]	; (800238c <ADC_Init+0x1f0>)
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	431a      	orrs	r2, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6859      	ldr	r1, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	021a      	lsls	r2, r3, #8
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80021f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6859      	ldr	r1, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002216:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6899      	ldr	r1, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	4a58      	ldr	r2, [pc, #352]	; (8002390 <ADC_Init+0x1f4>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d022      	beq.n	800227a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002242:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6899      	ldr	r1, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002264:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6899      	ldr	r1, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	e00f      	b.n	800229a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002288:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002298:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 0202 	bic.w	r2, r2, #2
 80022a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6899      	ldr	r1, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7e1b      	ldrb	r3, [r3, #24]
 80022b4:	005a      	lsls	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d01b      	beq.n	8002300 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80022e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6859      	ldr	r1, [r3, #4]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	3b01      	subs	r3, #1
 80022f4:	035a      	lsls	r2, r3, #13
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	e007      	b.n	8002310 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800230e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800231e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	3b01      	subs	r3, #1
 800232c:	051a      	lsls	r2, r3, #20
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002344:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002352:	025a      	lsls	r2, r3, #9
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800236a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6899      	ldr	r1, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	029a      	lsls	r2, r3, #10
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	609a      	str	r2, [r3, #8]
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	40012300 	.word	0x40012300
 8002390:	0f000001 	.word	0x0f000001

08002394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023a4:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <__NVIC_SetPriorityGrouping+0x44>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023b0:	4013      	ands	r3, r2
 80023b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023c6:	4a04      	ldr	r2, [pc, #16]	; (80023d8 <__NVIC_SetPriorityGrouping+0x44>)
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	60d3      	str	r3, [r2, #12]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000ed00 	.word	0xe000ed00

080023dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e0:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <__NVIC_GetPriorityGrouping+0x18>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	0a1b      	lsrs	r3, r3, #8
 80023e6:	f003 0307 	and.w	r3, r3, #7
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	6039      	str	r1, [r7, #0]
 8002402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002408:	2b00      	cmp	r3, #0
 800240a:	db0a      	blt.n	8002422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	b2da      	uxtb	r2, r3
 8002410:	490c      	ldr	r1, [pc, #48]	; (8002444 <__NVIC_SetPriority+0x4c>)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	0112      	lsls	r2, r2, #4
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	440b      	add	r3, r1
 800241c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002420:	e00a      	b.n	8002438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4908      	ldr	r1, [pc, #32]	; (8002448 <__NVIC_SetPriority+0x50>)
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	3b04      	subs	r3, #4
 8002430:	0112      	lsls	r2, r2, #4
 8002432:	b2d2      	uxtb	r2, r2
 8002434:	440b      	add	r3, r1
 8002436:	761a      	strb	r2, [r3, #24]
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	e000e100 	.word	0xe000e100
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	; 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f1c3 0307 	rsb	r3, r3, #7
 8002466:	2b04      	cmp	r3, #4
 8002468:	bf28      	it	cs
 800246a:	2304      	movcs	r3, #4
 800246c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	3304      	adds	r3, #4
 8002472:	2b06      	cmp	r3, #6
 8002474:	d902      	bls.n	800247c <NVIC_EncodePriority+0x30>
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3b03      	subs	r3, #3
 800247a:	e000      	b.n	800247e <NVIC_EncodePriority+0x32>
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002480:	f04f 32ff 	mov.w	r2, #4294967295
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43da      	mvns	r2, r3
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	401a      	ands	r2, r3
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002494:	f04f 31ff 	mov.w	r1, #4294967295
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa01 f303 	lsl.w	r3, r1, r3
 800249e:	43d9      	mvns	r1, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a4:	4313      	orrs	r3, r2
         );
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3724      	adds	r7, #36	; 0x24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	3b01      	subs	r3, #1
 80024c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024c4:	d301      	bcc.n	80024ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c6:	2301      	movs	r3, #1
 80024c8:	e00f      	b.n	80024ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ca:	4a0a      	ldr	r2, [pc, #40]	; (80024f4 <SysTick_Config+0x40>)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024d2:	210f      	movs	r1, #15
 80024d4:	f04f 30ff 	mov.w	r0, #4294967295
 80024d8:	f7ff ff8e 	bl	80023f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024dc:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <SysTick_Config+0x40>)
 80024de:	2200      	movs	r2, #0
 80024e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024e2:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <SysTick_Config+0x40>)
 80024e4:	2207      	movs	r2, #7
 80024e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	e000e010 	.word	0xe000e010

080024f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7ff ff47 	bl	8002394 <__NVIC_SetPriorityGrouping>
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800250e:	b580      	push	{r7, lr}
 8002510:	b086      	sub	sp, #24
 8002512:	af00      	add	r7, sp, #0
 8002514:	4603      	mov	r3, r0
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
 800251a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002520:	f7ff ff5c 	bl	80023dc <__NVIC_GetPriorityGrouping>
 8002524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	68b9      	ldr	r1, [r7, #8]
 800252a:	6978      	ldr	r0, [r7, #20]
 800252c:	f7ff ff8e 	bl	800244c <NVIC_EncodePriority>
 8002530:	4602      	mov	r2, r0
 8002532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002536:	4611      	mov	r1, r2
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ff5d 	bl	80023f8 <__NVIC_SetPriority>
}
 800253e:	bf00      	nop
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ffb0 	bl	80024b4 <SysTick_Config>
 8002554:	4603      	mov	r3, r0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002560:	b480      	push	{r7}
 8002562:	b089      	sub	sp, #36	; 0x24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002572:	2300      	movs	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
 800257a:	e159      	b.n	8002830 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800257c:	2201      	movs	r2, #1
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	429a      	cmp	r2, r3
 8002596:	f040 8148 	bne.w	800282a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d005      	beq.n	80025b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d130      	bne.n	8002614 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	2203      	movs	r2, #3
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43db      	mvns	r3, r3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4013      	ands	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68da      	ldr	r2, [r3, #12]
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e8:	2201      	movs	r2, #1
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4013      	ands	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	f003 0201 	and.w	r2, r3, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4313      	orrs	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	2b03      	cmp	r3, #3
 800261e:	d017      	beq.n	8002650 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	2203      	movs	r2, #3
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0303 	and.w	r3, r3, #3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d123      	bne.n	80026a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	08da      	lsrs	r2, r3, #3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3208      	adds	r2, #8
 8002664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	220f      	movs	r2, #15
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	4013      	ands	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4313      	orrs	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	08da      	lsrs	r2, r3, #3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3208      	adds	r2, #8
 800269e:	69b9      	ldr	r1, [r7, #24]
 80026a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2203      	movs	r2, #3
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0203 	and.w	r2, r3, #3
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 80a2 	beq.w	800282a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	4b57      	ldr	r3, [pc, #348]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ee:	4a56      	ldr	r2, [pc, #344]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026f4:	6453      	str	r3, [r2, #68]	; 0x44
 80026f6:	4b54      	ldr	r3, [pc, #336]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002702:	4a52      	ldr	r2, [pc, #328]	; (800284c <HAL_GPIO_Init+0x2ec>)
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	089b      	lsrs	r3, r3, #2
 8002708:	3302      	adds	r3, #2
 800270a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	220f      	movs	r2, #15
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a49      	ldr	r2, [pc, #292]	; (8002850 <HAL_GPIO_Init+0x2f0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d019      	beq.n	8002762 <HAL_GPIO_Init+0x202>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a48      	ldr	r2, [pc, #288]	; (8002854 <HAL_GPIO_Init+0x2f4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d013      	beq.n	800275e <HAL_GPIO_Init+0x1fe>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a47      	ldr	r2, [pc, #284]	; (8002858 <HAL_GPIO_Init+0x2f8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d00d      	beq.n	800275a <HAL_GPIO_Init+0x1fa>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a46      	ldr	r2, [pc, #280]	; (800285c <HAL_GPIO_Init+0x2fc>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d007      	beq.n	8002756 <HAL_GPIO_Init+0x1f6>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a45      	ldr	r2, [pc, #276]	; (8002860 <HAL_GPIO_Init+0x300>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d101      	bne.n	8002752 <HAL_GPIO_Init+0x1f2>
 800274e:	2304      	movs	r3, #4
 8002750:	e008      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002752:	2307      	movs	r3, #7
 8002754:	e006      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002756:	2303      	movs	r3, #3
 8002758:	e004      	b.n	8002764 <HAL_GPIO_Init+0x204>
 800275a:	2302      	movs	r3, #2
 800275c:	e002      	b.n	8002764 <HAL_GPIO_Init+0x204>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002762:	2300      	movs	r3, #0
 8002764:	69fa      	ldr	r2, [r7, #28]
 8002766:	f002 0203 	and.w	r2, r2, #3
 800276a:	0092      	lsls	r2, r2, #2
 800276c:	4093      	lsls	r3, r2
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002774:	4935      	ldr	r1, [pc, #212]	; (800284c <HAL_GPIO_Init+0x2ec>)
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	089b      	lsrs	r3, r3, #2
 800277a:	3302      	adds	r3, #2
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002782:	4b38      	ldr	r3, [pc, #224]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027a6:	4a2f      	ldr	r2, [pc, #188]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027ac:	4b2d      	ldr	r3, [pc, #180]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027d0:	4a24      	ldr	r2, [pc, #144]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027d6:	4b23      	ldr	r3, [pc, #140]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	43db      	mvns	r3, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4013      	ands	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027fa:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002824:	4a0f      	ldr	r2, [pc, #60]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3301      	adds	r3, #1
 800282e:	61fb      	str	r3, [r7, #28]
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	2b0f      	cmp	r3, #15
 8002834:	f67f aea2 	bls.w	800257c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002838:	bf00      	nop
 800283a:	bf00      	nop
 800283c:	3724      	adds	r7, #36	; 0x24
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800
 800284c:	40013800 	.word	0x40013800
 8002850:	40020000 	.word	0x40020000
 8002854:	40020400 	.word	0x40020400
 8002858:	40020800 	.word	0x40020800
 800285c:	40020c00 	.word	0x40020c00
 8002860:	40021000 	.word	0x40021000
 8002864:	40013c00 	.word	0x40013c00

08002868 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	887b      	ldrh	r3, [r7, #2]
 800287a:	4013      	ands	r3, r2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d002      	beq.n	8002886 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
 8002884:	e001      	b.n	800288a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002886:	2300      	movs	r3, #0
 8002888:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800288a:	7bfb      	ldrb	r3, [r7, #15]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	807b      	strh	r3, [r7, #2]
 80028a4:	4613      	mov	r3, r2
 80028a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a8:	787b      	ldrb	r3, [r7, #1]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028b4:	e003      	b.n	80028be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028b6:	887b      	ldrh	r3, [r7, #2]
 80028b8:	041a      	lsls	r2, r3, #16
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	619a      	str	r2, [r3, #24]
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e267      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d075      	beq.n	80029d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028ea:	4b88      	ldr	r3, [pc, #544]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	d00c      	beq.n	8002910 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028f6:	4b85      	ldr	r3, [pc, #532]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d112      	bne.n	8002928 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002902:	4b82      	ldr	r3, [pc, #520]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800290a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800290e:	d10b      	bne.n	8002928 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002910:	4b7e      	ldr	r3, [pc, #504]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d05b      	beq.n	80029d4 <HAL_RCC_OscConfig+0x108>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d157      	bne.n	80029d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e242      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002930:	d106      	bne.n	8002940 <HAL_RCC_OscConfig+0x74>
 8002932:	4b76      	ldr	r3, [pc, #472]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a75      	ldr	r2, [pc, #468]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	e01d      	b.n	800297c <HAL_RCC_OscConfig+0xb0>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002948:	d10c      	bne.n	8002964 <HAL_RCC_OscConfig+0x98>
 800294a:	4b70      	ldr	r3, [pc, #448]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a6f      	ldr	r2, [pc, #444]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002950:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	4b6d      	ldr	r3, [pc, #436]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a6c      	ldr	r2, [pc, #432]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 800295c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002960:	6013      	str	r3, [r2, #0]
 8002962:	e00b      	b.n	800297c <HAL_RCC_OscConfig+0xb0>
 8002964:	4b69      	ldr	r3, [pc, #420]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a68      	ldr	r2, [pc, #416]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 800296a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	4b66      	ldr	r3, [pc, #408]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a65      	ldr	r2, [pc, #404]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800297a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d013      	beq.n	80029ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7ff f928 	bl	8001bd8 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800298c:	f7ff f924 	bl	8001bd8 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	; 0x64
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e207      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299e:	4b5b      	ldr	r3, [pc, #364]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0xc0>
 80029aa:	e014      	b.n	80029d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7ff f914 	bl	8001bd8 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029b4:	f7ff f910 	bl	8001bd8 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b64      	cmp	r3, #100	; 0x64
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e1f3      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029c6:	4b51      	ldr	r3, [pc, #324]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0xe8>
 80029d2:	e000      	b.n	80029d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d063      	beq.n	8002aaa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029e2:	4b4a      	ldr	r3, [pc, #296]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00b      	beq.n	8002a06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ee:	4b47      	ldr	r3, [pc, #284]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029f6:	2b08      	cmp	r3, #8
 80029f8:	d11c      	bne.n	8002a34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029fa:	4b44      	ldr	r3, [pc, #272]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d116      	bne.n	8002a34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a06:	4b41      	ldr	r3, [pc, #260]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d005      	beq.n	8002a1e <HAL_RCC_OscConfig+0x152>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d001      	beq.n	8002a1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e1c7      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1e:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	4937      	ldr	r1, [pc, #220]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a32:	e03a      	b.n	8002aaa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d020      	beq.n	8002a7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a3c:	4b34      	ldr	r3, [pc, #208]	; (8002b10 <HAL_RCC_OscConfig+0x244>)
 8002a3e:	2201      	movs	r2, #1
 8002a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a42:	f7ff f8c9 	bl	8001bd8 <HAL_GetTick>
 8002a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a48:	e008      	b.n	8002a5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a4a:	f7ff f8c5 	bl	8001bd8 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e1a8      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a5c:	4b2b      	ldr	r3, [pc, #172]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0f0      	beq.n	8002a4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a68:	4b28      	ldr	r3, [pc, #160]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4925      	ldr	r1, [pc, #148]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	600b      	str	r3, [r1, #0]
 8002a7c:	e015      	b.n	8002aaa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a7e:	4b24      	ldr	r3, [pc, #144]	; (8002b10 <HAL_RCC_OscConfig+0x244>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a84:	f7ff f8a8 	bl	8001bd8 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a8c:	f7ff f8a4 	bl	8001bd8 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e187      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a9e:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d036      	beq.n	8002b24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d016      	beq.n	8002aec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002abe:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <HAL_RCC_OscConfig+0x248>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac4:	f7ff f888 	bl	8001bd8 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002acc:	f7ff f884 	bl	8001bd8 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e167      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <HAL_RCC_OscConfig+0x240>)
 8002ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x200>
 8002aea:	e01b      	b.n	8002b24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aec:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_RCC_OscConfig+0x248>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af2:	f7ff f871 	bl	8001bd8 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af8:	e00e      	b.n	8002b18 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002afa:	f7ff f86d 	bl	8001bd8 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d907      	bls.n	8002b18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e150      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	42470000 	.word	0x42470000
 8002b14:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b18:	4b88      	ldr	r3, [pc, #544]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1ea      	bne.n	8002afa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 8097 	beq.w	8002c60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b36:	4b81      	ldr	r3, [pc, #516]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10f      	bne.n	8002b62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	4b7d      	ldr	r3, [pc, #500]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	4a7c      	ldr	r2, [pc, #496]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b50:	6413      	str	r3, [r2, #64]	; 0x40
 8002b52:	4b7a      	ldr	r3, [pc, #488]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	60bb      	str	r3, [r7, #8]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b62:	4b77      	ldr	r3, [pc, #476]	; (8002d40 <HAL_RCC_OscConfig+0x474>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d118      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b6e:	4b74      	ldr	r3, [pc, #464]	; (8002d40 <HAL_RCC_OscConfig+0x474>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a73      	ldr	r2, [pc, #460]	; (8002d40 <HAL_RCC_OscConfig+0x474>)
 8002b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b7a:	f7ff f82d 	bl	8001bd8 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b82:	f7ff f829 	bl	8001bd8 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e10c      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b94:	4b6a      	ldr	r3, [pc, #424]	; (8002d40 <HAL_RCC_OscConfig+0x474>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0f0      	beq.n	8002b82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d106      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x2ea>
 8002ba8:	4b64      	ldr	r3, [pc, #400]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bac:	4a63      	ldr	r2, [pc, #396]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb4:	e01c      	b.n	8002bf0 <HAL_RCC_OscConfig+0x324>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2b05      	cmp	r3, #5
 8002bbc:	d10c      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x30c>
 8002bbe:	4b5f      	ldr	r3, [pc, #380]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bc2:	4a5e      	ldr	r2, [pc, #376]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bc4:	f043 0304 	orr.w	r3, r3, #4
 8002bc8:	6713      	str	r3, [r2, #112]	; 0x70
 8002bca:	4b5c      	ldr	r3, [pc, #368]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bce:	4a5b      	ldr	r2, [pc, #364]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002bd6:	e00b      	b.n	8002bf0 <HAL_RCC_OscConfig+0x324>
 8002bd8:	4b58      	ldr	r3, [pc, #352]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bdc:	4a57      	ldr	r2, [pc, #348]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bde:	f023 0301 	bic.w	r3, r3, #1
 8002be2:	6713      	str	r3, [r2, #112]	; 0x70
 8002be4:	4b55      	ldr	r3, [pc, #340]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be8:	4a54      	ldr	r2, [pc, #336]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002bea:	f023 0304 	bic.w	r3, r3, #4
 8002bee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d015      	beq.n	8002c24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe ffee 	bl	8001bd8 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f7fe ffea 	bl	8001bd8 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e0cb      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c16:	4b49      	ldr	r3, [pc, #292]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0ee      	beq.n	8002c00 <HAL_RCC_OscConfig+0x334>
 8002c22:	e014      	b.n	8002c4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c24:	f7fe ffd8 	bl	8001bd8 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c2a:	e00a      	b.n	8002c42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c2c:	f7fe ffd4 	bl	8001bd8 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e0b5      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c42:	4b3e      	ldr	r3, [pc, #248]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1ee      	bne.n	8002c2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c4e:	7dfb      	ldrb	r3, [r7, #23]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d105      	bne.n	8002c60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c54:	4b39      	ldr	r3, [pc, #228]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	4a38      	ldr	r2, [pc, #224]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002c5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80a1 	beq.w	8002dac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c6a:	4b34      	ldr	r3, [pc, #208]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	2b08      	cmp	r3, #8
 8002c74:	d05c      	beq.n	8002d30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d141      	bne.n	8002d02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7e:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <HAL_RCC_OscConfig+0x478>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c84:	f7fe ffa8 	bl	8001bd8 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c8c:	f7fe ffa4 	bl	8001bd8 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e087      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	4b27      	ldr	r3, [pc, #156]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1f0      	bne.n	8002c8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69da      	ldr	r2, [r3, #28]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	019b      	lsls	r3, r3, #6
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc0:	085b      	lsrs	r3, r3, #1
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	041b      	lsls	r3, r3, #16
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ccc:	061b      	lsls	r3, r3, #24
 8002cce:	491b      	ldr	r1, [pc, #108]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_RCC_OscConfig+0x478>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cda:	f7fe ff7d 	bl	8001bd8 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce2:	f7fe ff79 	bl	8001bd8 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e05c      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf4:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x416>
 8002d00:	e054      	b.n	8002dac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_RCC_OscConfig+0x478>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fe ff66 	bl	8001bd8 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d10:	f7fe ff62 	bl	8001bd8 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e045      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_RCC_OscConfig+0x470>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f0      	bne.n	8002d10 <HAL_RCC_OscConfig+0x444>
 8002d2e:	e03d      	b.n	8002dac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d107      	bne.n	8002d48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e038      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40007000 	.word	0x40007000
 8002d44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_RCC_OscConfig+0x4ec>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d028      	beq.n	8002da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d121      	bne.n	8002da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d11a      	bne.n	8002da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d78:	4013      	ands	r3, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d111      	bne.n	8002da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8e:	085b      	lsrs	r3, r3, #1
 8002d90:	3b01      	subs	r3, #1
 8002d92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d107      	bne.n	8002da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d001      	beq.n	8002dac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40023800 	.word	0x40023800

08002dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e0cc      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd0:	4b68      	ldr	r3, [pc, #416]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d90c      	bls.n	8002df8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dde:	4b65      	ldr	r3, [pc, #404]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de6:	4b63      	ldr	r3, [pc, #396]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d001      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0b8      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d020      	beq.n	8002e46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e10:	4b59      	ldr	r3, [pc, #356]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	4a58      	ldr	r2, [pc, #352]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e28:	4b53      	ldr	r3, [pc, #332]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	4a52      	ldr	r2, [pc, #328]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e34:	4b50      	ldr	r3, [pc, #320]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	494d      	ldr	r1, [pc, #308]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d044      	beq.n	8002edc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d107      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5a:	4b47      	ldr	r3, [pc, #284]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d119      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e07f      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d003      	beq.n	8002e7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d107      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e7a:	4b3f      	ldr	r3, [pc, #252]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e06f      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8a:	4b3b      	ldr	r3, [pc, #236]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e067      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e9a:	4b37      	ldr	r3, [pc, #220]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f023 0203 	bic.w	r2, r3, #3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	4934      	ldr	r1, [pc, #208]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eac:	f7fe fe94 	bl	8001bd8 <HAL_GetTick>
 8002eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb2:	e00a      	b.n	8002eca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb4:	f7fe fe90 	bl	8001bd8 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e04f      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	4b2b      	ldr	r3, [pc, #172]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 020c 	and.w	r2, r3, #12
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d1eb      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002edc:	4b25      	ldr	r3, [pc, #148]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d20c      	bcs.n	8002f04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eea:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	b2d2      	uxtb	r2, r2
 8002ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef2:	4b20      	ldr	r3, [pc, #128]	; (8002f74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d001      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e032      	b.n	8002f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d008      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f10:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	4916      	ldr	r1, [pc, #88]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d009      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f2e:	4b12      	ldr	r3, [pc, #72]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	490e      	ldr	r1, [pc, #56]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f42:	f000 f821 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 8002f46:	4602      	mov	r2, r0
 8002f48:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	091b      	lsrs	r3, r3, #4
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	490a      	ldr	r1, [pc, #40]	; (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002f54:	5ccb      	ldrb	r3, [r1, r3]
 8002f56:	fa22 f303 	lsr.w	r3, r2, r3
 8002f5a:	4a09      	ldr	r2, [pc, #36]	; (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <HAL_RCC_ClockConfig+0x1c8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe fdf4 	bl	8001b50 <HAL_InitTick>

  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40023c00 	.word	0x40023c00
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	08005200 	.word	0x08005200
 8002f80:	20000008 	.word	0x20000008
 8002f84:	2000000c 	.word	0x2000000c

08002f88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f8c:	b094      	sub	sp, #80	; 0x50
 8002f8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	647b      	str	r3, [r7, #68]	; 0x44
 8002f94:	2300      	movs	r3, #0
 8002f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f98:	2300      	movs	r3, #0
 8002f9a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fa0:	4b79      	ldr	r3, [pc, #484]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 030c 	and.w	r3, r3, #12
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d00d      	beq.n	8002fc8 <HAL_RCC_GetSysClockFreq+0x40>
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	f200 80e1 	bhi.w	8003174 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d002      	beq.n	8002fbc <HAL_RCC_GetSysClockFreq+0x34>
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	d003      	beq.n	8002fc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fba:	e0db      	b.n	8003174 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fbc:	4b73      	ldr	r3, [pc, #460]	; (800318c <HAL_RCC_GetSysClockFreq+0x204>)
 8002fbe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002fc0:	e0db      	b.n	800317a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fc2:	4b73      	ldr	r3, [pc, #460]	; (8003190 <HAL_RCC_GetSysClockFreq+0x208>)
 8002fc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fc6:	e0d8      	b.n	800317a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fc8:	4b6f      	ldr	r3, [pc, #444]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fd0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fd2:	4b6d      	ldr	r3, [pc, #436]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d063      	beq.n	80030a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fde:	4b6a      	ldr	r3, [pc, #424]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	099b      	lsrs	r3, r3, #6
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fe8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ff6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002ffa:	4622      	mov	r2, r4
 8002ffc:	462b      	mov	r3, r5
 8002ffe:	f04f 0000 	mov.w	r0, #0
 8003002:	f04f 0100 	mov.w	r1, #0
 8003006:	0159      	lsls	r1, r3, #5
 8003008:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800300c:	0150      	lsls	r0, r2, #5
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4621      	mov	r1, r4
 8003014:	1a51      	subs	r1, r2, r1
 8003016:	6139      	str	r1, [r7, #16]
 8003018:	4629      	mov	r1, r5
 800301a:	eb63 0301 	sbc.w	r3, r3, r1
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800302c:	4659      	mov	r1, fp
 800302e:	018b      	lsls	r3, r1, #6
 8003030:	4651      	mov	r1, sl
 8003032:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003036:	4651      	mov	r1, sl
 8003038:	018a      	lsls	r2, r1, #6
 800303a:	4651      	mov	r1, sl
 800303c:	ebb2 0801 	subs.w	r8, r2, r1
 8003040:	4659      	mov	r1, fp
 8003042:	eb63 0901 	sbc.w	r9, r3, r1
 8003046:	f04f 0200 	mov.w	r2, #0
 800304a:	f04f 0300 	mov.w	r3, #0
 800304e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800305a:	4690      	mov	r8, r2
 800305c:	4699      	mov	r9, r3
 800305e:	4623      	mov	r3, r4
 8003060:	eb18 0303 	adds.w	r3, r8, r3
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	462b      	mov	r3, r5
 8003068:	eb49 0303 	adc.w	r3, r9, r3
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	f04f 0200 	mov.w	r2, #0
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800307a:	4629      	mov	r1, r5
 800307c:	024b      	lsls	r3, r1, #9
 800307e:	4621      	mov	r1, r4
 8003080:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003084:	4621      	mov	r1, r4
 8003086:	024a      	lsls	r2, r1, #9
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800308e:	2200      	movs	r2, #0
 8003090:	62bb      	str	r3, [r7, #40]	; 0x28
 8003092:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003094:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003098:	f7fd fdb6 	bl	8000c08 <__aeabi_uldivmod>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4613      	mov	r3, r2
 80030a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030a4:	e058      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a6:	4b38      	ldr	r3, [pc, #224]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	099b      	lsrs	r3, r3, #6
 80030ac:	2200      	movs	r2, #0
 80030ae:	4618      	mov	r0, r3
 80030b0:	4611      	mov	r1, r2
 80030b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030b6:	623b      	str	r3, [r7, #32]
 80030b8:	2300      	movs	r3, #0
 80030ba:	627b      	str	r3, [r7, #36]	; 0x24
 80030bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80030c0:	4642      	mov	r2, r8
 80030c2:	464b      	mov	r3, r9
 80030c4:	f04f 0000 	mov.w	r0, #0
 80030c8:	f04f 0100 	mov.w	r1, #0
 80030cc:	0159      	lsls	r1, r3, #5
 80030ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d2:	0150      	lsls	r0, r2, #5
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4641      	mov	r1, r8
 80030da:	ebb2 0a01 	subs.w	sl, r2, r1
 80030de:	4649      	mov	r1, r9
 80030e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030f8:	ebb2 040a 	subs.w	r4, r2, sl
 80030fc:	eb63 050b 	sbc.w	r5, r3, fp
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	00eb      	lsls	r3, r5, #3
 800310a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800310e:	00e2      	lsls	r2, r4, #3
 8003110:	4614      	mov	r4, r2
 8003112:	461d      	mov	r5, r3
 8003114:	4643      	mov	r3, r8
 8003116:	18e3      	adds	r3, r4, r3
 8003118:	603b      	str	r3, [r7, #0]
 800311a:	464b      	mov	r3, r9
 800311c:	eb45 0303 	adc.w	r3, r5, r3
 8003120:	607b      	str	r3, [r7, #4]
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800312e:	4629      	mov	r1, r5
 8003130:	028b      	lsls	r3, r1, #10
 8003132:	4621      	mov	r1, r4
 8003134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003138:	4621      	mov	r1, r4
 800313a:	028a      	lsls	r2, r1, #10
 800313c:	4610      	mov	r0, r2
 800313e:	4619      	mov	r1, r3
 8003140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003142:	2200      	movs	r2, #0
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	61fa      	str	r2, [r7, #28]
 8003148:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800314c:	f7fd fd5c 	bl	8000c08 <__aeabi_uldivmod>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4613      	mov	r3, r2
 8003156:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <HAL_RCC_GetSysClockFreq+0x200>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	0c1b      	lsrs	r3, r3, #16
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	3301      	adds	r3, #1
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003168:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800316a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003170:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003172:	e002      	b.n	800317a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003174:	4b05      	ldr	r3, [pc, #20]	; (800318c <HAL_RCC_GetSysClockFreq+0x204>)
 8003176:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003178:	bf00      	nop
    }
  }
  return sysclockfreq;
 800317a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800317c:	4618      	mov	r0, r3
 800317e:	3750      	adds	r7, #80	; 0x50
 8003180:	46bd      	mov	sp, r7
 8003182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	00f42400 	.word	0x00f42400
 8003190:	007a1200 	.word	0x007a1200

08003194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003198:	4b03      	ldr	r3, [pc, #12]	; (80031a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800319a:	681b      	ldr	r3, [r3, #0]
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	20000008 	.word	0x20000008

080031ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80031b0:	f7ff fff0 	bl	8003194 <HAL_RCC_GetHCLKFreq>
 80031b4:	4602      	mov	r2, r0
 80031b6:	4b05      	ldr	r3, [pc, #20]	; (80031cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	0a9b      	lsrs	r3, r3, #10
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	4903      	ldr	r1, [pc, #12]	; (80031d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031c2:	5ccb      	ldrb	r3, [r1, r3]
 80031c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	40023800 	.word	0x40023800
 80031d0:	08005210 	.word	0x08005210

080031d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80031d8:	f7ff ffdc 	bl	8003194 <HAL_RCC_GetHCLKFreq>
 80031dc:	4602      	mov	r2, r0
 80031de:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	0b5b      	lsrs	r3, r3, #13
 80031e4:	f003 0307 	and.w	r3, r3, #7
 80031e8:	4903      	ldr	r1, [pc, #12]	; (80031f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031ea:	5ccb      	ldrb	r3, [r1, r3]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40023800 	.word	0x40023800
 80031f8:	08005210 	.word	0x08005210

080031fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e042      	b.n	8003294 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d106      	bne.n	8003228 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7fe fb5a 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2224      	movs	r2, #36	; 0x24
 800322c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800323e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f973 	bl	800352c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003254:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695a      	ldr	r2, [r3, #20]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003264:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003274:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08a      	sub	sp, #40	; 0x28
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	d175      	bne.n	80033a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <HAL_UART_Transmit+0x2c>
 80032c2:	88fb      	ldrh	r3, [r7, #6]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e06e      	b.n	80033aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2221      	movs	r2, #33	; 0x21
 80032d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032da:	f7fe fc7d 	bl	8001bd8 <HAL_GetTick>
 80032de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	88fa      	ldrh	r2, [r7, #6]
 80032e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	88fa      	ldrh	r2, [r7, #6]
 80032ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032f4:	d108      	bne.n	8003308 <HAL_UART_Transmit+0x6c>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d104      	bne.n	8003308 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	e003      	b.n	8003310 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800330c:	2300      	movs	r3, #0
 800330e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003310:	e02e      	b.n	8003370 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2200      	movs	r2, #0
 800331a:	2180      	movs	r1, #128	; 0x80
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 f848 	bl	80033b2 <UART_WaitOnFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d005      	beq.n	8003334 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e03a      	b.n	80033aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10b      	bne.n	8003352 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	881b      	ldrh	r3, [r3, #0]
 800333e:	461a      	mov	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003348:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	3302      	adds	r3, #2
 800334e:	61bb      	str	r3, [r7, #24]
 8003350:	e007      	b.n	8003362 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	781a      	ldrb	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	3301      	adds	r3, #1
 8003360:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1cb      	bne.n	8003312 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2200      	movs	r2, #0
 8003382:	2140      	movs	r1, #64	; 0x40
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f814 	bl	80033b2 <UART_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d005      	beq.n	800339c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e006      	b.n	80033aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	e000      	b.n	80033aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80033a8:	2302      	movs	r3, #2
  }
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3720      	adds	r7, #32
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b086      	sub	sp, #24
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	60b9      	str	r1, [r7, #8]
 80033bc:	603b      	str	r3, [r7, #0]
 80033be:	4613      	mov	r3, r2
 80033c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033c2:	e03b      	b.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ca:	d037      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033cc:	f7fe fc04 	bl	8001bd8 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	6a3a      	ldr	r2, [r7, #32]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d302      	bcc.n	80033e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e03a      	b.n	800345c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f003 0304 	and.w	r3, r3, #4
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d023      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2b80      	cmp	r3, #128	; 0x80
 80033f8:	d020      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b40      	cmp	r3, #64	; 0x40
 80033fe:	d01d      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b08      	cmp	r3, #8
 800340c:	d116      	bne.n	800343c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 f81d 	bl	8003464 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2208      	movs	r2, #8
 800342e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e00f      	b.n	800345c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	4013      	ands	r3, r2
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	429a      	cmp	r2, r3
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	461a      	mov	r2, r3
 8003454:	79fb      	ldrb	r3, [r7, #7]
 8003456:	429a      	cmp	r2, r3
 8003458:	d0b4      	beq.n	80033c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003464:	b480      	push	{r7}
 8003466:	b095      	sub	sp, #84	; 0x54
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	330c      	adds	r3, #12
 8003472:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003476:	e853 3f00 	ldrex	r3, [r3]
 800347a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800347c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003482:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	330c      	adds	r3, #12
 800348a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800348c:	643a      	str	r2, [r7, #64]	; 0x40
 800348e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003490:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003492:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003494:	e841 2300 	strex	r3, r2, [r1]
 8003498:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800349a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1e5      	bne.n	800346c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3314      	adds	r3, #20
 80034a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	e853 3f00 	ldrex	r3, [r3]
 80034ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f023 0301 	bic.w	r3, r3, #1
 80034b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3314      	adds	r3, #20
 80034be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034c8:	e841 2300 	strex	r3, r2, [r1]
 80034cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e5      	bne.n	80034a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d119      	bne.n	8003510 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	e853 3f00 	ldrex	r3, [r3]
 80034ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f023 0310 	bic.w	r3, r3, #16
 80034f2:	647b      	str	r3, [r7, #68]	; 0x44
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	330c      	adds	r3, #12
 80034fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80034fc:	61ba      	str	r2, [r7, #24]
 80034fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003500:	6979      	ldr	r1, [r7, #20]
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	e841 2300 	strex	r3, r2, [r1]
 8003508:	613b      	str	r3, [r7, #16]
   return(result);
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1e5      	bne.n	80034dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2220      	movs	r2, #32
 8003514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800351e:	bf00      	nop
 8003520:	3754      	adds	r7, #84	; 0x54
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800352c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003530:	b0c0      	sub	sp, #256	; 0x100
 8003532:	af00      	add	r7, sp, #0
 8003534:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003548:	68d9      	ldr	r1, [r3, #12]
 800354a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	ea40 0301 	orr.w	r3, r0, r1
 8003554:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	431a      	orrs	r2, r3
 8003564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	431a      	orrs	r2, r3
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003584:	f021 010c 	bic.w	r1, r1, #12
 8003588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003592:	430b      	orrs	r3, r1
 8003594:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80035a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035a6:	6999      	ldr	r1, [r3, #24]
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	ea40 0301 	orr.w	r3, r0, r1
 80035b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	4b8f      	ldr	r3, [pc, #572]	; (80037f8 <UART_SetConfig+0x2cc>)
 80035bc:	429a      	cmp	r2, r3
 80035be:	d005      	beq.n	80035cc <UART_SetConfig+0xa0>
 80035c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	4b8d      	ldr	r3, [pc, #564]	; (80037fc <UART_SetConfig+0x2d0>)
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d104      	bne.n	80035d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035cc:	f7ff fe02 	bl	80031d4 <HAL_RCC_GetPCLK2Freq>
 80035d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80035d4:	e003      	b.n	80035de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035d6:	f7ff fde9 	bl	80031ac <HAL_RCC_GetPCLK1Freq>
 80035da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035e8:	f040 810c 	bne.w	8003804 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035f0:	2200      	movs	r2, #0
 80035f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80035f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80035fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80035fe:	4622      	mov	r2, r4
 8003600:	462b      	mov	r3, r5
 8003602:	1891      	adds	r1, r2, r2
 8003604:	65b9      	str	r1, [r7, #88]	; 0x58
 8003606:	415b      	adcs	r3, r3
 8003608:	65fb      	str	r3, [r7, #92]	; 0x5c
 800360a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800360e:	4621      	mov	r1, r4
 8003610:	eb12 0801 	adds.w	r8, r2, r1
 8003614:	4629      	mov	r1, r5
 8003616:	eb43 0901 	adc.w	r9, r3, r1
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800362a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800362e:	4690      	mov	r8, r2
 8003630:	4699      	mov	r9, r3
 8003632:	4623      	mov	r3, r4
 8003634:	eb18 0303 	adds.w	r3, r8, r3
 8003638:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800363c:	462b      	mov	r3, r5
 800363e:	eb49 0303 	adc.w	r3, r9, r3
 8003642:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003652:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003656:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800365a:	460b      	mov	r3, r1
 800365c:	18db      	adds	r3, r3, r3
 800365e:	653b      	str	r3, [r7, #80]	; 0x50
 8003660:	4613      	mov	r3, r2
 8003662:	eb42 0303 	adc.w	r3, r2, r3
 8003666:	657b      	str	r3, [r7, #84]	; 0x54
 8003668:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800366c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003670:	f7fd faca 	bl	8000c08 <__aeabi_uldivmod>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4b61      	ldr	r3, [pc, #388]	; (8003800 <UART_SetConfig+0x2d4>)
 800367a:	fba3 2302 	umull	r2, r3, r3, r2
 800367e:	095b      	lsrs	r3, r3, #5
 8003680:	011c      	lsls	r4, r3, #4
 8003682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003686:	2200      	movs	r2, #0
 8003688:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800368c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003690:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	1891      	adds	r1, r2, r2
 800369a:	64b9      	str	r1, [r7, #72]	; 0x48
 800369c:	415b      	adcs	r3, r3
 800369e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80036a4:	4641      	mov	r1, r8
 80036a6:	eb12 0a01 	adds.w	sl, r2, r1
 80036aa:	4649      	mov	r1, r9
 80036ac:	eb43 0b01 	adc.w	fp, r3, r1
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036c4:	4692      	mov	sl, r2
 80036c6:	469b      	mov	fp, r3
 80036c8:	4643      	mov	r3, r8
 80036ca:	eb1a 0303 	adds.w	r3, sl, r3
 80036ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036d2:	464b      	mov	r3, r9
 80036d4:	eb4b 0303 	adc.w	r3, fp, r3
 80036d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80036dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80036ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80036f0:	460b      	mov	r3, r1
 80036f2:	18db      	adds	r3, r3, r3
 80036f4:	643b      	str	r3, [r7, #64]	; 0x40
 80036f6:	4613      	mov	r3, r2
 80036f8:	eb42 0303 	adc.w	r3, r2, r3
 80036fc:	647b      	str	r3, [r7, #68]	; 0x44
 80036fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003702:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003706:	f7fd fa7f 	bl	8000c08 <__aeabi_uldivmod>
 800370a:	4602      	mov	r2, r0
 800370c:	460b      	mov	r3, r1
 800370e:	4611      	mov	r1, r2
 8003710:	4b3b      	ldr	r3, [pc, #236]	; (8003800 <UART_SetConfig+0x2d4>)
 8003712:	fba3 2301 	umull	r2, r3, r3, r1
 8003716:	095b      	lsrs	r3, r3, #5
 8003718:	2264      	movs	r2, #100	; 0x64
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	1acb      	subs	r3, r1, r3
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003726:	4b36      	ldr	r3, [pc, #216]	; (8003800 <UART_SetConfig+0x2d4>)
 8003728:	fba3 2302 	umull	r2, r3, r3, r2
 800372c:	095b      	lsrs	r3, r3, #5
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003734:	441c      	add	r4, r3
 8003736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800373a:	2200      	movs	r2, #0
 800373c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003740:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003744:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003748:	4642      	mov	r2, r8
 800374a:	464b      	mov	r3, r9
 800374c:	1891      	adds	r1, r2, r2
 800374e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003750:	415b      	adcs	r3, r3
 8003752:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003758:	4641      	mov	r1, r8
 800375a:	1851      	adds	r1, r2, r1
 800375c:	6339      	str	r1, [r7, #48]	; 0x30
 800375e:	4649      	mov	r1, r9
 8003760:	414b      	adcs	r3, r1
 8003762:	637b      	str	r3, [r7, #52]	; 0x34
 8003764:	f04f 0200 	mov.w	r2, #0
 8003768:	f04f 0300 	mov.w	r3, #0
 800376c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003770:	4659      	mov	r1, fp
 8003772:	00cb      	lsls	r3, r1, #3
 8003774:	4651      	mov	r1, sl
 8003776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800377a:	4651      	mov	r1, sl
 800377c:	00ca      	lsls	r2, r1, #3
 800377e:	4610      	mov	r0, r2
 8003780:	4619      	mov	r1, r3
 8003782:	4603      	mov	r3, r0
 8003784:	4642      	mov	r2, r8
 8003786:	189b      	adds	r3, r3, r2
 8003788:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800378c:	464b      	mov	r3, r9
 800378e:	460a      	mov	r2, r1
 8003790:	eb42 0303 	adc.w	r3, r2, r3
 8003794:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80037a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80037a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80037ac:	460b      	mov	r3, r1
 80037ae:	18db      	adds	r3, r3, r3
 80037b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80037b2:	4613      	mov	r3, r2
 80037b4:	eb42 0303 	adc.w	r3, r2, r3
 80037b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80037be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80037c2:	f7fd fa21 	bl	8000c08 <__aeabi_uldivmod>
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	4b0d      	ldr	r3, [pc, #52]	; (8003800 <UART_SetConfig+0x2d4>)
 80037cc:	fba3 1302 	umull	r1, r3, r3, r2
 80037d0:	095b      	lsrs	r3, r3, #5
 80037d2:	2164      	movs	r1, #100	; 0x64
 80037d4:	fb01 f303 	mul.w	r3, r1, r3
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	3332      	adds	r3, #50	; 0x32
 80037de:	4a08      	ldr	r2, [pc, #32]	; (8003800 <UART_SetConfig+0x2d4>)
 80037e0:	fba2 2303 	umull	r2, r3, r2, r3
 80037e4:	095b      	lsrs	r3, r3, #5
 80037e6:	f003 0207 	and.w	r2, r3, #7
 80037ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4422      	add	r2, r4
 80037f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037f4:	e106      	b.n	8003a04 <UART_SetConfig+0x4d8>
 80037f6:	bf00      	nop
 80037f8:	40011000 	.word	0x40011000
 80037fc:	40011400 	.word	0x40011400
 8003800:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003808:	2200      	movs	r2, #0
 800380a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800380e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003812:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003816:	4642      	mov	r2, r8
 8003818:	464b      	mov	r3, r9
 800381a:	1891      	adds	r1, r2, r2
 800381c:	6239      	str	r1, [r7, #32]
 800381e:	415b      	adcs	r3, r3
 8003820:	627b      	str	r3, [r7, #36]	; 0x24
 8003822:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003826:	4641      	mov	r1, r8
 8003828:	1854      	adds	r4, r2, r1
 800382a:	4649      	mov	r1, r9
 800382c:	eb43 0501 	adc.w	r5, r3, r1
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	00eb      	lsls	r3, r5, #3
 800383a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800383e:	00e2      	lsls	r2, r4, #3
 8003840:	4614      	mov	r4, r2
 8003842:	461d      	mov	r5, r3
 8003844:	4643      	mov	r3, r8
 8003846:	18e3      	adds	r3, r4, r3
 8003848:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800384c:	464b      	mov	r3, r9
 800384e:	eb45 0303 	adc.w	r3, r5, r3
 8003852:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003862:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003872:	4629      	mov	r1, r5
 8003874:	008b      	lsls	r3, r1, #2
 8003876:	4621      	mov	r1, r4
 8003878:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800387c:	4621      	mov	r1, r4
 800387e:	008a      	lsls	r2, r1, #2
 8003880:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003884:	f7fd f9c0 	bl	8000c08 <__aeabi_uldivmod>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	4b60      	ldr	r3, [pc, #384]	; (8003a10 <UART_SetConfig+0x4e4>)
 800388e:	fba3 2302 	umull	r2, r3, r3, r2
 8003892:	095b      	lsrs	r3, r3, #5
 8003894:	011c      	lsls	r4, r3, #4
 8003896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800389a:	2200      	movs	r2, #0
 800389c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80038a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80038a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80038a8:	4642      	mov	r2, r8
 80038aa:	464b      	mov	r3, r9
 80038ac:	1891      	adds	r1, r2, r2
 80038ae:	61b9      	str	r1, [r7, #24]
 80038b0:	415b      	adcs	r3, r3
 80038b2:	61fb      	str	r3, [r7, #28]
 80038b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038b8:	4641      	mov	r1, r8
 80038ba:	1851      	adds	r1, r2, r1
 80038bc:	6139      	str	r1, [r7, #16]
 80038be:	4649      	mov	r1, r9
 80038c0:	414b      	adcs	r3, r1
 80038c2:	617b      	str	r3, [r7, #20]
 80038c4:	f04f 0200 	mov.w	r2, #0
 80038c8:	f04f 0300 	mov.w	r3, #0
 80038cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038d0:	4659      	mov	r1, fp
 80038d2:	00cb      	lsls	r3, r1, #3
 80038d4:	4651      	mov	r1, sl
 80038d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038da:	4651      	mov	r1, sl
 80038dc:	00ca      	lsls	r2, r1, #3
 80038de:	4610      	mov	r0, r2
 80038e0:	4619      	mov	r1, r3
 80038e2:	4603      	mov	r3, r0
 80038e4:	4642      	mov	r2, r8
 80038e6:	189b      	adds	r3, r3, r2
 80038e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80038ec:	464b      	mov	r3, r9
 80038ee:	460a      	mov	r2, r1
 80038f0:	eb42 0303 	adc.w	r3, r2, r3
 80038f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80038f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	67bb      	str	r3, [r7, #120]	; 0x78
 8003902:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	f04f 0300 	mov.w	r3, #0
 800390c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003910:	4649      	mov	r1, r9
 8003912:	008b      	lsls	r3, r1, #2
 8003914:	4641      	mov	r1, r8
 8003916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800391a:	4641      	mov	r1, r8
 800391c:	008a      	lsls	r2, r1, #2
 800391e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003922:	f7fd f971 	bl	8000c08 <__aeabi_uldivmod>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4611      	mov	r1, r2
 800392c:	4b38      	ldr	r3, [pc, #224]	; (8003a10 <UART_SetConfig+0x4e4>)
 800392e:	fba3 2301 	umull	r2, r3, r3, r1
 8003932:	095b      	lsrs	r3, r3, #5
 8003934:	2264      	movs	r2, #100	; 0x64
 8003936:	fb02 f303 	mul.w	r3, r2, r3
 800393a:	1acb      	subs	r3, r1, r3
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	3332      	adds	r3, #50	; 0x32
 8003940:	4a33      	ldr	r2, [pc, #204]	; (8003a10 <UART_SetConfig+0x4e4>)
 8003942:	fba2 2303 	umull	r2, r3, r2, r3
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800394c:	441c      	add	r4, r3
 800394e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003952:	2200      	movs	r2, #0
 8003954:	673b      	str	r3, [r7, #112]	; 0x70
 8003956:	677a      	str	r2, [r7, #116]	; 0x74
 8003958:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800395c:	4642      	mov	r2, r8
 800395e:	464b      	mov	r3, r9
 8003960:	1891      	adds	r1, r2, r2
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	415b      	adcs	r3, r3
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800396c:	4641      	mov	r1, r8
 800396e:	1851      	adds	r1, r2, r1
 8003970:	6039      	str	r1, [r7, #0]
 8003972:	4649      	mov	r1, r9
 8003974:	414b      	adcs	r3, r1
 8003976:	607b      	str	r3, [r7, #4]
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003984:	4659      	mov	r1, fp
 8003986:	00cb      	lsls	r3, r1, #3
 8003988:	4651      	mov	r1, sl
 800398a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800398e:	4651      	mov	r1, sl
 8003990:	00ca      	lsls	r2, r1, #3
 8003992:	4610      	mov	r0, r2
 8003994:	4619      	mov	r1, r3
 8003996:	4603      	mov	r3, r0
 8003998:	4642      	mov	r2, r8
 800399a:	189b      	adds	r3, r3, r2
 800399c:	66bb      	str	r3, [r7, #104]	; 0x68
 800399e:	464b      	mov	r3, r9
 80039a0:	460a      	mov	r2, r1
 80039a2:	eb42 0303 	adc.w	r3, r2, r3
 80039a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80039a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	663b      	str	r3, [r7, #96]	; 0x60
 80039b2:	667a      	str	r2, [r7, #100]	; 0x64
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80039c0:	4649      	mov	r1, r9
 80039c2:	008b      	lsls	r3, r1, #2
 80039c4:	4641      	mov	r1, r8
 80039c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039ca:	4641      	mov	r1, r8
 80039cc:	008a      	lsls	r2, r1, #2
 80039ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80039d2:	f7fd f919 	bl	8000c08 <__aeabi_uldivmod>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <UART_SetConfig+0x4e4>)
 80039dc:	fba3 1302 	umull	r1, r3, r3, r2
 80039e0:	095b      	lsrs	r3, r3, #5
 80039e2:	2164      	movs	r1, #100	; 0x64
 80039e4:	fb01 f303 	mul.w	r3, r1, r3
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	011b      	lsls	r3, r3, #4
 80039ec:	3332      	adds	r3, #50	; 0x32
 80039ee:	4a08      	ldr	r2, [pc, #32]	; (8003a10 <UART_SetConfig+0x4e4>)
 80039f0:	fba2 2303 	umull	r2, r3, r2, r3
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	f003 020f 	and.w	r2, r3, #15
 80039fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4422      	add	r2, r4
 8003a02:	609a      	str	r2, [r3, #8]
}
 8003a04:	bf00      	nop
 8003a06:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a10:	51eb851f 	.word	0x51eb851f

08003a14 <siprintf>:
 8003a14:	b40e      	push	{r1, r2, r3}
 8003a16:	b500      	push	{lr}
 8003a18:	b09c      	sub	sp, #112	; 0x70
 8003a1a:	ab1d      	add	r3, sp, #116	; 0x74
 8003a1c:	9002      	str	r0, [sp, #8]
 8003a1e:	9006      	str	r0, [sp, #24]
 8003a20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a24:	4809      	ldr	r0, [pc, #36]	; (8003a4c <siprintf+0x38>)
 8003a26:	9107      	str	r1, [sp, #28]
 8003a28:	9104      	str	r1, [sp, #16]
 8003a2a:	4909      	ldr	r1, [pc, #36]	; (8003a50 <siprintf+0x3c>)
 8003a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a30:	9105      	str	r1, [sp, #20]
 8003a32:	6800      	ldr	r0, [r0, #0]
 8003a34:	9301      	str	r3, [sp, #4]
 8003a36:	a902      	add	r1, sp, #8
 8003a38:	f000 f992 	bl	8003d60 <_svfiprintf_r>
 8003a3c:	9b02      	ldr	r3, [sp, #8]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	701a      	strb	r2, [r3, #0]
 8003a42:	b01c      	add	sp, #112	; 0x70
 8003a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a48:	b003      	add	sp, #12
 8003a4a:	4770      	bx	lr
 8003a4c:	20000060 	.word	0x20000060
 8003a50:	ffff0208 	.word	0xffff0208

08003a54 <memset>:
 8003a54:	4402      	add	r2, r0
 8003a56:	4603      	mov	r3, r0
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d100      	bne.n	8003a5e <memset+0xa>
 8003a5c:	4770      	bx	lr
 8003a5e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a62:	e7f9      	b.n	8003a58 <memset+0x4>

08003a64 <__errno>:
 8003a64:	4b01      	ldr	r3, [pc, #4]	; (8003a6c <__errno+0x8>)
 8003a66:	6818      	ldr	r0, [r3, #0]
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	20000060 	.word	0x20000060

08003a70 <__libc_init_array>:
 8003a70:	b570      	push	{r4, r5, r6, lr}
 8003a72:	4d0d      	ldr	r5, [pc, #52]	; (8003aa8 <__libc_init_array+0x38>)
 8003a74:	4c0d      	ldr	r4, [pc, #52]	; (8003aac <__libc_init_array+0x3c>)
 8003a76:	1b64      	subs	r4, r4, r5
 8003a78:	10a4      	asrs	r4, r4, #2
 8003a7a:	2600      	movs	r6, #0
 8003a7c:	42a6      	cmp	r6, r4
 8003a7e:	d109      	bne.n	8003a94 <__libc_init_array+0x24>
 8003a80:	4d0b      	ldr	r5, [pc, #44]	; (8003ab0 <__libc_init_array+0x40>)
 8003a82:	4c0c      	ldr	r4, [pc, #48]	; (8003ab4 <__libc_init_array+0x44>)
 8003a84:	f001 fba4 	bl	80051d0 <_init>
 8003a88:	1b64      	subs	r4, r4, r5
 8003a8a:	10a4      	asrs	r4, r4, #2
 8003a8c:	2600      	movs	r6, #0
 8003a8e:	42a6      	cmp	r6, r4
 8003a90:	d105      	bne.n	8003a9e <__libc_init_array+0x2e>
 8003a92:	bd70      	pop	{r4, r5, r6, pc}
 8003a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a98:	4798      	blx	r3
 8003a9a:	3601      	adds	r6, #1
 8003a9c:	e7ee      	b.n	8003a7c <__libc_init_array+0xc>
 8003a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aa2:	4798      	blx	r3
 8003aa4:	3601      	adds	r6, #1
 8003aa6:	e7f2      	b.n	8003a8e <__libc_init_array+0x1e>
 8003aa8:	08005288 	.word	0x08005288
 8003aac:	08005288 	.word	0x08005288
 8003ab0:	08005288 	.word	0x08005288
 8003ab4:	0800528c 	.word	0x0800528c

08003ab8 <__retarget_lock_acquire_recursive>:
 8003ab8:	4770      	bx	lr

08003aba <__retarget_lock_release_recursive>:
 8003aba:	4770      	bx	lr

08003abc <_free_r>:
 8003abc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003abe:	2900      	cmp	r1, #0
 8003ac0:	d044      	beq.n	8003b4c <_free_r+0x90>
 8003ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ac6:	9001      	str	r0, [sp, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f1a1 0404 	sub.w	r4, r1, #4
 8003ace:	bfb8      	it	lt
 8003ad0:	18e4      	addlt	r4, r4, r3
 8003ad2:	f000 f8df 	bl	8003c94 <__malloc_lock>
 8003ad6:	4a1e      	ldr	r2, [pc, #120]	; (8003b50 <_free_r+0x94>)
 8003ad8:	9801      	ldr	r0, [sp, #4]
 8003ada:	6813      	ldr	r3, [r2, #0]
 8003adc:	b933      	cbnz	r3, 8003aec <_free_r+0x30>
 8003ade:	6063      	str	r3, [r4, #4]
 8003ae0:	6014      	str	r4, [r2, #0]
 8003ae2:	b003      	add	sp, #12
 8003ae4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ae8:	f000 b8da 	b.w	8003ca0 <__malloc_unlock>
 8003aec:	42a3      	cmp	r3, r4
 8003aee:	d908      	bls.n	8003b02 <_free_r+0x46>
 8003af0:	6825      	ldr	r5, [r4, #0]
 8003af2:	1961      	adds	r1, r4, r5
 8003af4:	428b      	cmp	r3, r1
 8003af6:	bf01      	itttt	eq
 8003af8:	6819      	ldreq	r1, [r3, #0]
 8003afa:	685b      	ldreq	r3, [r3, #4]
 8003afc:	1949      	addeq	r1, r1, r5
 8003afe:	6021      	streq	r1, [r4, #0]
 8003b00:	e7ed      	b.n	8003ade <_free_r+0x22>
 8003b02:	461a      	mov	r2, r3
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	b10b      	cbz	r3, 8003b0c <_free_r+0x50>
 8003b08:	42a3      	cmp	r3, r4
 8003b0a:	d9fa      	bls.n	8003b02 <_free_r+0x46>
 8003b0c:	6811      	ldr	r1, [r2, #0]
 8003b0e:	1855      	adds	r5, r2, r1
 8003b10:	42a5      	cmp	r5, r4
 8003b12:	d10b      	bne.n	8003b2c <_free_r+0x70>
 8003b14:	6824      	ldr	r4, [r4, #0]
 8003b16:	4421      	add	r1, r4
 8003b18:	1854      	adds	r4, r2, r1
 8003b1a:	42a3      	cmp	r3, r4
 8003b1c:	6011      	str	r1, [r2, #0]
 8003b1e:	d1e0      	bne.n	8003ae2 <_free_r+0x26>
 8003b20:	681c      	ldr	r4, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	6053      	str	r3, [r2, #4]
 8003b26:	440c      	add	r4, r1
 8003b28:	6014      	str	r4, [r2, #0]
 8003b2a:	e7da      	b.n	8003ae2 <_free_r+0x26>
 8003b2c:	d902      	bls.n	8003b34 <_free_r+0x78>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	6003      	str	r3, [r0, #0]
 8003b32:	e7d6      	b.n	8003ae2 <_free_r+0x26>
 8003b34:	6825      	ldr	r5, [r4, #0]
 8003b36:	1961      	adds	r1, r4, r5
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	bf04      	itt	eq
 8003b3c:	6819      	ldreq	r1, [r3, #0]
 8003b3e:	685b      	ldreq	r3, [r3, #4]
 8003b40:	6063      	str	r3, [r4, #4]
 8003b42:	bf04      	itt	eq
 8003b44:	1949      	addeq	r1, r1, r5
 8003b46:	6021      	streq	r1, [r4, #0]
 8003b48:	6054      	str	r4, [r2, #4]
 8003b4a:	e7ca      	b.n	8003ae2 <_free_r+0x26>
 8003b4c:	b003      	add	sp, #12
 8003b4e:	bd30      	pop	{r4, r5, pc}
 8003b50:	200002d0 	.word	0x200002d0

08003b54 <sbrk_aligned>:
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	4e0e      	ldr	r6, [pc, #56]	; (8003b90 <sbrk_aligned+0x3c>)
 8003b58:	460c      	mov	r4, r1
 8003b5a:	6831      	ldr	r1, [r6, #0]
 8003b5c:	4605      	mov	r5, r0
 8003b5e:	b911      	cbnz	r1, 8003b66 <sbrk_aligned+0x12>
 8003b60:	f000 fba6 	bl	80042b0 <_sbrk_r>
 8003b64:	6030      	str	r0, [r6, #0]
 8003b66:	4621      	mov	r1, r4
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f000 fba1 	bl	80042b0 <_sbrk_r>
 8003b6e:	1c43      	adds	r3, r0, #1
 8003b70:	d00a      	beq.n	8003b88 <sbrk_aligned+0x34>
 8003b72:	1cc4      	adds	r4, r0, #3
 8003b74:	f024 0403 	bic.w	r4, r4, #3
 8003b78:	42a0      	cmp	r0, r4
 8003b7a:	d007      	beq.n	8003b8c <sbrk_aligned+0x38>
 8003b7c:	1a21      	subs	r1, r4, r0
 8003b7e:	4628      	mov	r0, r5
 8003b80:	f000 fb96 	bl	80042b0 <_sbrk_r>
 8003b84:	3001      	adds	r0, #1
 8003b86:	d101      	bne.n	8003b8c <sbrk_aligned+0x38>
 8003b88:	f04f 34ff 	mov.w	r4, #4294967295
 8003b8c:	4620      	mov	r0, r4
 8003b8e:	bd70      	pop	{r4, r5, r6, pc}
 8003b90:	200002d4 	.word	0x200002d4

08003b94 <_malloc_r>:
 8003b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b98:	1ccd      	adds	r5, r1, #3
 8003b9a:	f025 0503 	bic.w	r5, r5, #3
 8003b9e:	3508      	adds	r5, #8
 8003ba0:	2d0c      	cmp	r5, #12
 8003ba2:	bf38      	it	cc
 8003ba4:	250c      	movcc	r5, #12
 8003ba6:	2d00      	cmp	r5, #0
 8003ba8:	4607      	mov	r7, r0
 8003baa:	db01      	blt.n	8003bb0 <_malloc_r+0x1c>
 8003bac:	42a9      	cmp	r1, r5
 8003bae:	d905      	bls.n	8003bbc <_malloc_r+0x28>
 8003bb0:	230c      	movs	r3, #12
 8003bb2:	603b      	str	r3, [r7, #0]
 8003bb4:	2600      	movs	r6, #0
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bbc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003c90 <_malloc_r+0xfc>
 8003bc0:	f000 f868 	bl	8003c94 <__malloc_lock>
 8003bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8003bc8:	461c      	mov	r4, r3
 8003bca:	bb5c      	cbnz	r4, 8003c24 <_malloc_r+0x90>
 8003bcc:	4629      	mov	r1, r5
 8003bce:	4638      	mov	r0, r7
 8003bd0:	f7ff ffc0 	bl	8003b54 <sbrk_aligned>
 8003bd4:	1c43      	adds	r3, r0, #1
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	d155      	bne.n	8003c86 <_malloc_r+0xf2>
 8003bda:	f8d8 4000 	ldr.w	r4, [r8]
 8003bde:	4626      	mov	r6, r4
 8003be0:	2e00      	cmp	r6, #0
 8003be2:	d145      	bne.n	8003c70 <_malloc_r+0xdc>
 8003be4:	2c00      	cmp	r4, #0
 8003be6:	d048      	beq.n	8003c7a <_malloc_r+0xe6>
 8003be8:	6823      	ldr	r3, [r4, #0]
 8003bea:	4631      	mov	r1, r6
 8003bec:	4638      	mov	r0, r7
 8003bee:	eb04 0903 	add.w	r9, r4, r3
 8003bf2:	f000 fb5d 	bl	80042b0 <_sbrk_r>
 8003bf6:	4581      	cmp	r9, r0
 8003bf8:	d13f      	bne.n	8003c7a <_malloc_r+0xe6>
 8003bfa:	6821      	ldr	r1, [r4, #0]
 8003bfc:	1a6d      	subs	r5, r5, r1
 8003bfe:	4629      	mov	r1, r5
 8003c00:	4638      	mov	r0, r7
 8003c02:	f7ff ffa7 	bl	8003b54 <sbrk_aligned>
 8003c06:	3001      	adds	r0, #1
 8003c08:	d037      	beq.n	8003c7a <_malloc_r+0xe6>
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	442b      	add	r3, r5
 8003c0e:	6023      	str	r3, [r4, #0]
 8003c10:	f8d8 3000 	ldr.w	r3, [r8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d038      	beq.n	8003c8a <_malloc_r+0xf6>
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	42a2      	cmp	r2, r4
 8003c1c:	d12b      	bne.n	8003c76 <_malloc_r+0xe2>
 8003c1e:	2200      	movs	r2, #0
 8003c20:	605a      	str	r2, [r3, #4]
 8003c22:	e00f      	b.n	8003c44 <_malloc_r+0xb0>
 8003c24:	6822      	ldr	r2, [r4, #0]
 8003c26:	1b52      	subs	r2, r2, r5
 8003c28:	d41f      	bmi.n	8003c6a <_malloc_r+0xd6>
 8003c2a:	2a0b      	cmp	r2, #11
 8003c2c:	d917      	bls.n	8003c5e <_malloc_r+0xca>
 8003c2e:	1961      	adds	r1, r4, r5
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	6025      	str	r5, [r4, #0]
 8003c34:	bf18      	it	ne
 8003c36:	6059      	strne	r1, [r3, #4]
 8003c38:	6863      	ldr	r3, [r4, #4]
 8003c3a:	bf08      	it	eq
 8003c3c:	f8c8 1000 	streq.w	r1, [r8]
 8003c40:	5162      	str	r2, [r4, r5]
 8003c42:	604b      	str	r3, [r1, #4]
 8003c44:	4638      	mov	r0, r7
 8003c46:	f104 060b 	add.w	r6, r4, #11
 8003c4a:	f000 f829 	bl	8003ca0 <__malloc_unlock>
 8003c4e:	f026 0607 	bic.w	r6, r6, #7
 8003c52:	1d23      	adds	r3, r4, #4
 8003c54:	1af2      	subs	r2, r6, r3
 8003c56:	d0ae      	beq.n	8003bb6 <_malloc_r+0x22>
 8003c58:	1b9b      	subs	r3, r3, r6
 8003c5a:	50a3      	str	r3, [r4, r2]
 8003c5c:	e7ab      	b.n	8003bb6 <_malloc_r+0x22>
 8003c5e:	42a3      	cmp	r3, r4
 8003c60:	6862      	ldr	r2, [r4, #4]
 8003c62:	d1dd      	bne.n	8003c20 <_malloc_r+0x8c>
 8003c64:	f8c8 2000 	str.w	r2, [r8]
 8003c68:	e7ec      	b.n	8003c44 <_malloc_r+0xb0>
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	6864      	ldr	r4, [r4, #4]
 8003c6e:	e7ac      	b.n	8003bca <_malloc_r+0x36>
 8003c70:	4634      	mov	r4, r6
 8003c72:	6876      	ldr	r6, [r6, #4]
 8003c74:	e7b4      	b.n	8003be0 <_malloc_r+0x4c>
 8003c76:	4613      	mov	r3, r2
 8003c78:	e7cc      	b.n	8003c14 <_malloc_r+0x80>
 8003c7a:	230c      	movs	r3, #12
 8003c7c:	603b      	str	r3, [r7, #0]
 8003c7e:	4638      	mov	r0, r7
 8003c80:	f000 f80e 	bl	8003ca0 <__malloc_unlock>
 8003c84:	e797      	b.n	8003bb6 <_malloc_r+0x22>
 8003c86:	6025      	str	r5, [r4, #0]
 8003c88:	e7dc      	b.n	8003c44 <_malloc_r+0xb0>
 8003c8a:	605b      	str	r3, [r3, #4]
 8003c8c:	deff      	udf	#255	; 0xff
 8003c8e:	bf00      	nop
 8003c90:	200002d0 	.word	0x200002d0

08003c94 <__malloc_lock>:
 8003c94:	4801      	ldr	r0, [pc, #4]	; (8003c9c <__malloc_lock+0x8>)
 8003c96:	f7ff bf0f 	b.w	8003ab8 <__retarget_lock_acquire_recursive>
 8003c9a:	bf00      	nop
 8003c9c:	200002cc 	.word	0x200002cc

08003ca0 <__malloc_unlock>:
 8003ca0:	4801      	ldr	r0, [pc, #4]	; (8003ca8 <__malloc_unlock+0x8>)
 8003ca2:	f7ff bf0a 	b.w	8003aba <__retarget_lock_release_recursive>
 8003ca6:	bf00      	nop
 8003ca8:	200002cc 	.word	0x200002cc

08003cac <__ssputs_r>:
 8003cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cb0:	688e      	ldr	r6, [r1, #8]
 8003cb2:	461f      	mov	r7, r3
 8003cb4:	42be      	cmp	r6, r7
 8003cb6:	680b      	ldr	r3, [r1, #0]
 8003cb8:	4682      	mov	sl, r0
 8003cba:	460c      	mov	r4, r1
 8003cbc:	4690      	mov	r8, r2
 8003cbe:	d82c      	bhi.n	8003d1a <__ssputs_r+0x6e>
 8003cc0:	898a      	ldrh	r2, [r1, #12]
 8003cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003cc6:	d026      	beq.n	8003d16 <__ssputs_r+0x6a>
 8003cc8:	6965      	ldr	r5, [r4, #20]
 8003cca:	6909      	ldr	r1, [r1, #16]
 8003ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cd0:	eba3 0901 	sub.w	r9, r3, r1
 8003cd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003cd8:	1c7b      	adds	r3, r7, #1
 8003cda:	444b      	add	r3, r9
 8003cdc:	106d      	asrs	r5, r5, #1
 8003cde:	429d      	cmp	r5, r3
 8003ce0:	bf38      	it	cc
 8003ce2:	461d      	movcc	r5, r3
 8003ce4:	0553      	lsls	r3, r2, #21
 8003ce6:	d527      	bpl.n	8003d38 <__ssputs_r+0x8c>
 8003ce8:	4629      	mov	r1, r5
 8003cea:	f7ff ff53 	bl	8003b94 <_malloc_r>
 8003cee:	4606      	mov	r6, r0
 8003cf0:	b360      	cbz	r0, 8003d4c <__ssputs_r+0xa0>
 8003cf2:	6921      	ldr	r1, [r4, #16]
 8003cf4:	464a      	mov	r2, r9
 8003cf6:	f000 faeb 	bl	80042d0 <memcpy>
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d04:	81a3      	strh	r3, [r4, #12]
 8003d06:	6126      	str	r6, [r4, #16]
 8003d08:	6165      	str	r5, [r4, #20]
 8003d0a:	444e      	add	r6, r9
 8003d0c:	eba5 0509 	sub.w	r5, r5, r9
 8003d10:	6026      	str	r6, [r4, #0]
 8003d12:	60a5      	str	r5, [r4, #8]
 8003d14:	463e      	mov	r6, r7
 8003d16:	42be      	cmp	r6, r7
 8003d18:	d900      	bls.n	8003d1c <__ssputs_r+0x70>
 8003d1a:	463e      	mov	r6, r7
 8003d1c:	6820      	ldr	r0, [r4, #0]
 8003d1e:	4632      	mov	r2, r6
 8003d20:	4641      	mov	r1, r8
 8003d22:	f000 faab 	bl	800427c <memmove>
 8003d26:	68a3      	ldr	r3, [r4, #8]
 8003d28:	1b9b      	subs	r3, r3, r6
 8003d2a:	60a3      	str	r3, [r4, #8]
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	4433      	add	r3, r6
 8003d30:	6023      	str	r3, [r4, #0]
 8003d32:	2000      	movs	r0, #0
 8003d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d38:	462a      	mov	r2, r5
 8003d3a:	f000 fad7 	bl	80042ec <_realloc_r>
 8003d3e:	4606      	mov	r6, r0
 8003d40:	2800      	cmp	r0, #0
 8003d42:	d1e0      	bne.n	8003d06 <__ssputs_r+0x5a>
 8003d44:	6921      	ldr	r1, [r4, #16]
 8003d46:	4650      	mov	r0, sl
 8003d48:	f7ff feb8 	bl	8003abc <_free_r>
 8003d4c:	230c      	movs	r3, #12
 8003d4e:	f8ca 3000 	str.w	r3, [sl]
 8003d52:	89a3      	ldrh	r3, [r4, #12]
 8003d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d58:	81a3      	strh	r3, [r4, #12]
 8003d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d5e:	e7e9      	b.n	8003d34 <__ssputs_r+0x88>

08003d60 <_svfiprintf_r>:
 8003d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d64:	4698      	mov	r8, r3
 8003d66:	898b      	ldrh	r3, [r1, #12]
 8003d68:	061b      	lsls	r3, r3, #24
 8003d6a:	b09d      	sub	sp, #116	; 0x74
 8003d6c:	4607      	mov	r7, r0
 8003d6e:	460d      	mov	r5, r1
 8003d70:	4614      	mov	r4, r2
 8003d72:	d50e      	bpl.n	8003d92 <_svfiprintf_r+0x32>
 8003d74:	690b      	ldr	r3, [r1, #16]
 8003d76:	b963      	cbnz	r3, 8003d92 <_svfiprintf_r+0x32>
 8003d78:	2140      	movs	r1, #64	; 0x40
 8003d7a:	f7ff ff0b 	bl	8003b94 <_malloc_r>
 8003d7e:	6028      	str	r0, [r5, #0]
 8003d80:	6128      	str	r0, [r5, #16]
 8003d82:	b920      	cbnz	r0, 8003d8e <_svfiprintf_r+0x2e>
 8003d84:	230c      	movs	r3, #12
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	e0d0      	b.n	8003f30 <_svfiprintf_r+0x1d0>
 8003d8e:	2340      	movs	r3, #64	; 0x40
 8003d90:	616b      	str	r3, [r5, #20]
 8003d92:	2300      	movs	r3, #0
 8003d94:	9309      	str	r3, [sp, #36]	; 0x24
 8003d96:	2320      	movs	r3, #32
 8003d98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003da0:	2330      	movs	r3, #48	; 0x30
 8003da2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003f48 <_svfiprintf_r+0x1e8>
 8003da6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003daa:	f04f 0901 	mov.w	r9, #1
 8003dae:	4623      	mov	r3, r4
 8003db0:	469a      	mov	sl, r3
 8003db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003db6:	b10a      	cbz	r2, 8003dbc <_svfiprintf_r+0x5c>
 8003db8:	2a25      	cmp	r2, #37	; 0x25
 8003dba:	d1f9      	bne.n	8003db0 <_svfiprintf_r+0x50>
 8003dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8003dc0:	d00b      	beq.n	8003dda <_svfiprintf_r+0x7a>
 8003dc2:	465b      	mov	r3, fp
 8003dc4:	4622      	mov	r2, r4
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	4638      	mov	r0, r7
 8003dca:	f7ff ff6f 	bl	8003cac <__ssputs_r>
 8003dce:	3001      	adds	r0, #1
 8003dd0:	f000 80a9 	beq.w	8003f26 <_svfiprintf_r+0x1c6>
 8003dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003dd6:	445a      	add	r2, fp
 8003dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8003dda:	f89a 3000 	ldrb.w	r3, [sl]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 80a1 	beq.w	8003f26 <_svfiprintf_r+0x1c6>
 8003de4:	2300      	movs	r3, #0
 8003de6:	f04f 32ff 	mov.w	r2, #4294967295
 8003dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dee:	f10a 0a01 	add.w	sl, sl, #1
 8003df2:	9304      	str	r3, [sp, #16]
 8003df4:	9307      	str	r3, [sp, #28]
 8003df6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8003dfc:	4654      	mov	r4, sl
 8003dfe:	2205      	movs	r2, #5
 8003e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e04:	4850      	ldr	r0, [pc, #320]	; (8003f48 <_svfiprintf_r+0x1e8>)
 8003e06:	f7fc f9f3 	bl	80001f0 <memchr>
 8003e0a:	9a04      	ldr	r2, [sp, #16]
 8003e0c:	b9d8      	cbnz	r0, 8003e46 <_svfiprintf_r+0xe6>
 8003e0e:	06d0      	lsls	r0, r2, #27
 8003e10:	bf44      	itt	mi
 8003e12:	2320      	movmi	r3, #32
 8003e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e18:	0711      	lsls	r1, r2, #28
 8003e1a:	bf44      	itt	mi
 8003e1c:	232b      	movmi	r3, #43	; 0x2b
 8003e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e22:	f89a 3000 	ldrb.w	r3, [sl]
 8003e26:	2b2a      	cmp	r3, #42	; 0x2a
 8003e28:	d015      	beq.n	8003e56 <_svfiprintf_r+0xf6>
 8003e2a:	9a07      	ldr	r2, [sp, #28]
 8003e2c:	4654      	mov	r4, sl
 8003e2e:	2000      	movs	r0, #0
 8003e30:	f04f 0c0a 	mov.w	ip, #10
 8003e34:	4621      	mov	r1, r4
 8003e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e3a:	3b30      	subs	r3, #48	; 0x30
 8003e3c:	2b09      	cmp	r3, #9
 8003e3e:	d94d      	bls.n	8003edc <_svfiprintf_r+0x17c>
 8003e40:	b1b0      	cbz	r0, 8003e70 <_svfiprintf_r+0x110>
 8003e42:	9207      	str	r2, [sp, #28]
 8003e44:	e014      	b.n	8003e70 <_svfiprintf_r+0x110>
 8003e46:	eba0 0308 	sub.w	r3, r0, r8
 8003e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	9304      	str	r3, [sp, #16]
 8003e52:	46a2      	mov	sl, r4
 8003e54:	e7d2      	b.n	8003dfc <_svfiprintf_r+0x9c>
 8003e56:	9b03      	ldr	r3, [sp, #12]
 8003e58:	1d19      	adds	r1, r3, #4
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	9103      	str	r1, [sp, #12]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	bfbb      	ittet	lt
 8003e62:	425b      	neglt	r3, r3
 8003e64:	f042 0202 	orrlt.w	r2, r2, #2
 8003e68:	9307      	strge	r3, [sp, #28]
 8003e6a:	9307      	strlt	r3, [sp, #28]
 8003e6c:	bfb8      	it	lt
 8003e6e:	9204      	strlt	r2, [sp, #16]
 8003e70:	7823      	ldrb	r3, [r4, #0]
 8003e72:	2b2e      	cmp	r3, #46	; 0x2e
 8003e74:	d10c      	bne.n	8003e90 <_svfiprintf_r+0x130>
 8003e76:	7863      	ldrb	r3, [r4, #1]
 8003e78:	2b2a      	cmp	r3, #42	; 0x2a
 8003e7a:	d134      	bne.n	8003ee6 <_svfiprintf_r+0x186>
 8003e7c:	9b03      	ldr	r3, [sp, #12]
 8003e7e:	1d1a      	adds	r2, r3, #4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	9203      	str	r2, [sp, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bfb8      	it	lt
 8003e88:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e8c:	3402      	adds	r4, #2
 8003e8e:	9305      	str	r3, [sp, #20]
 8003e90:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003f58 <_svfiprintf_r+0x1f8>
 8003e94:	7821      	ldrb	r1, [r4, #0]
 8003e96:	2203      	movs	r2, #3
 8003e98:	4650      	mov	r0, sl
 8003e9a:	f7fc f9a9 	bl	80001f0 <memchr>
 8003e9e:	b138      	cbz	r0, 8003eb0 <_svfiprintf_r+0x150>
 8003ea0:	9b04      	ldr	r3, [sp, #16]
 8003ea2:	eba0 000a 	sub.w	r0, r0, sl
 8003ea6:	2240      	movs	r2, #64	; 0x40
 8003ea8:	4082      	lsls	r2, r0
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	3401      	adds	r4, #1
 8003eae:	9304      	str	r3, [sp, #16]
 8003eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003eb4:	4825      	ldr	r0, [pc, #148]	; (8003f4c <_svfiprintf_r+0x1ec>)
 8003eb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003eba:	2206      	movs	r2, #6
 8003ebc:	f7fc f998 	bl	80001f0 <memchr>
 8003ec0:	2800      	cmp	r0, #0
 8003ec2:	d038      	beq.n	8003f36 <_svfiprintf_r+0x1d6>
 8003ec4:	4b22      	ldr	r3, [pc, #136]	; (8003f50 <_svfiprintf_r+0x1f0>)
 8003ec6:	bb1b      	cbnz	r3, 8003f10 <_svfiprintf_r+0x1b0>
 8003ec8:	9b03      	ldr	r3, [sp, #12]
 8003eca:	3307      	adds	r3, #7
 8003ecc:	f023 0307 	bic.w	r3, r3, #7
 8003ed0:	3308      	adds	r3, #8
 8003ed2:	9303      	str	r3, [sp, #12]
 8003ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed6:	4433      	add	r3, r6
 8003ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eda:	e768      	b.n	8003dae <_svfiprintf_r+0x4e>
 8003edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	2001      	movs	r0, #1
 8003ee4:	e7a6      	b.n	8003e34 <_svfiprintf_r+0xd4>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	3401      	adds	r4, #1
 8003eea:	9305      	str	r3, [sp, #20]
 8003eec:	4619      	mov	r1, r3
 8003eee:	f04f 0c0a 	mov.w	ip, #10
 8003ef2:	4620      	mov	r0, r4
 8003ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ef8:	3a30      	subs	r2, #48	; 0x30
 8003efa:	2a09      	cmp	r2, #9
 8003efc:	d903      	bls.n	8003f06 <_svfiprintf_r+0x1a6>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0c6      	beq.n	8003e90 <_svfiprintf_r+0x130>
 8003f02:	9105      	str	r1, [sp, #20]
 8003f04:	e7c4      	b.n	8003e90 <_svfiprintf_r+0x130>
 8003f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e7f0      	b.n	8003ef2 <_svfiprintf_r+0x192>
 8003f10:	ab03      	add	r3, sp, #12
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	462a      	mov	r2, r5
 8003f16:	4b0f      	ldr	r3, [pc, #60]	; (8003f54 <_svfiprintf_r+0x1f4>)
 8003f18:	a904      	add	r1, sp, #16
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	f3af 8000 	nop.w
 8003f20:	1c42      	adds	r2, r0, #1
 8003f22:	4606      	mov	r6, r0
 8003f24:	d1d6      	bne.n	8003ed4 <_svfiprintf_r+0x174>
 8003f26:	89ab      	ldrh	r3, [r5, #12]
 8003f28:	065b      	lsls	r3, r3, #25
 8003f2a:	f53f af2d 	bmi.w	8003d88 <_svfiprintf_r+0x28>
 8003f2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f30:	b01d      	add	sp, #116	; 0x74
 8003f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f36:	ab03      	add	r3, sp, #12
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	462a      	mov	r2, r5
 8003f3c:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <_svfiprintf_r+0x1f4>)
 8003f3e:	a904      	add	r1, sp, #16
 8003f40:	4638      	mov	r0, r7
 8003f42:	f000 f879 	bl	8004038 <_printf_i>
 8003f46:	e7eb      	b.n	8003f20 <_svfiprintf_r+0x1c0>
 8003f48:	08005218 	.word	0x08005218
 8003f4c:	08005222 	.word	0x08005222
 8003f50:	00000000 	.word	0x00000000
 8003f54:	08003cad 	.word	0x08003cad
 8003f58:	0800521e 	.word	0x0800521e

08003f5c <_printf_common>:
 8003f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f60:	4616      	mov	r6, r2
 8003f62:	4699      	mov	r9, r3
 8003f64:	688a      	ldr	r2, [r1, #8]
 8003f66:	690b      	ldr	r3, [r1, #16]
 8003f68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	bfb8      	it	lt
 8003f70:	4613      	movlt	r3, r2
 8003f72:	6033      	str	r3, [r6, #0]
 8003f74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f78:	4607      	mov	r7, r0
 8003f7a:	460c      	mov	r4, r1
 8003f7c:	b10a      	cbz	r2, 8003f82 <_printf_common+0x26>
 8003f7e:	3301      	adds	r3, #1
 8003f80:	6033      	str	r3, [r6, #0]
 8003f82:	6823      	ldr	r3, [r4, #0]
 8003f84:	0699      	lsls	r1, r3, #26
 8003f86:	bf42      	ittt	mi
 8003f88:	6833      	ldrmi	r3, [r6, #0]
 8003f8a:	3302      	addmi	r3, #2
 8003f8c:	6033      	strmi	r3, [r6, #0]
 8003f8e:	6825      	ldr	r5, [r4, #0]
 8003f90:	f015 0506 	ands.w	r5, r5, #6
 8003f94:	d106      	bne.n	8003fa4 <_printf_common+0x48>
 8003f96:	f104 0a19 	add.w	sl, r4, #25
 8003f9a:	68e3      	ldr	r3, [r4, #12]
 8003f9c:	6832      	ldr	r2, [r6, #0]
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	42ab      	cmp	r3, r5
 8003fa2:	dc26      	bgt.n	8003ff2 <_printf_common+0x96>
 8003fa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fa8:	1e13      	subs	r3, r2, #0
 8003faa:	6822      	ldr	r2, [r4, #0]
 8003fac:	bf18      	it	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	0692      	lsls	r2, r2, #26
 8003fb2:	d42b      	bmi.n	800400c <_printf_common+0xb0>
 8003fb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fb8:	4649      	mov	r1, r9
 8003fba:	4638      	mov	r0, r7
 8003fbc:	47c0      	blx	r8
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d01e      	beq.n	8004000 <_printf_common+0xa4>
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	6922      	ldr	r2, [r4, #16]
 8003fc6:	f003 0306 	and.w	r3, r3, #6
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	bf02      	ittt	eq
 8003fce:	68e5      	ldreq	r5, [r4, #12]
 8003fd0:	6833      	ldreq	r3, [r6, #0]
 8003fd2:	1aed      	subeq	r5, r5, r3
 8003fd4:	68a3      	ldr	r3, [r4, #8]
 8003fd6:	bf0c      	ite	eq
 8003fd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fdc:	2500      	movne	r5, #0
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	bfc4      	itt	gt
 8003fe2:	1a9b      	subgt	r3, r3, r2
 8003fe4:	18ed      	addgt	r5, r5, r3
 8003fe6:	2600      	movs	r6, #0
 8003fe8:	341a      	adds	r4, #26
 8003fea:	42b5      	cmp	r5, r6
 8003fec:	d11a      	bne.n	8004024 <_printf_common+0xc8>
 8003fee:	2000      	movs	r0, #0
 8003ff0:	e008      	b.n	8004004 <_printf_common+0xa8>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	4652      	mov	r2, sl
 8003ff6:	4649      	mov	r1, r9
 8003ff8:	4638      	mov	r0, r7
 8003ffa:	47c0      	blx	r8
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	d103      	bne.n	8004008 <_printf_common+0xac>
 8004000:	f04f 30ff 	mov.w	r0, #4294967295
 8004004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004008:	3501      	adds	r5, #1
 800400a:	e7c6      	b.n	8003f9a <_printf_common+0x3e>
 800400c:	18e1      	adds	r1, r4, r3
 800400e:	1c5a      	adds	r2, r3, #1
 8004010:	2030      	movs	r0, #48	; 0x30
 8004012:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004016:	4422      	add	r2, r4
 8004018:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800401c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004020:	3302      	adds	r3, #2
 8004022:	e7c7      	b.n	8003fb4 <_printf_common+0x58>
 8004024:	2301      	movs	r3, #1
 8004026:	4622      	mov	r2, r4
 8004028:	4649      	mov	r1, r9
 800402a:	4638      	mov	r0, r7
 800402c:	47c0      	blx	r8
 800402e:	3001      	adds	r0, #1
 8004030:	d0e6      	beq.n	8004000 <_printf_common+0xa4>
 8004032:	3601      	adds	r6, #1
 8004034:	e7d9      	b.n	8003fea <_printf_common+0x8e>
	...

08004038 <_printf_i>:
 8004038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800403c:	7e0f      	ldrb	r7, [r1, #24]
 800403e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004040:	2f78      	cmp	r7, #120	; 0x78
 8004042:	4691      	mov	r9, r2
 8004044:	4680      	mov	r8, r0
 8004046:	460c      	mov	r4, r1
 8004048:	469a      	mov	sl, r3
 800404a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800404e:	d807      	bhi.n	8004060 <_printf_i+0x28>
 8004050:	2f62      	cmp	r7, #98	; 0x62
 8004052:	d80a      	bhi.n	800406a <_printf_i+0x32>
 8004054:	2f00      	cmp	r7, #0
 8004056:	f000 80d4 	beq.w	8004202 <_printf_i+0x1ca>
 800405a:	2f58      	cmp	r7, #88	; 0x58
 800405c:	f000 80c0 	beq.w	80041e0 <_printf_i+0x1a8>
 8004060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004064:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004068:	e03a      	b.n	80040e0 <_printf_i+0xa8>
 800406a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800406e:	2b15      	cmp	r3, #21
 8004070:	d8f6      	bhi.n	8004060 <_printf_i+0x28>
 8004072:	a101      	add	r1, pc, #4	; (adr r1, 8004078 <_printf_i+0x40>)
 8004074:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004078:	080040d1 	.word	0x080040d1
 800407c:	080040e5 	.word	0x080040e5
 8004080:	08004061 	.word	0x08004061
 8004084:	08004061 	.word	0x08004061
 8004088:	08004061 	.word	0x08004061
 800408c:	08004061 	.word	0x08004061
 8004090:	080040e5 	.word	0x080040e5
 8004094:	08004061 	.word	0x08004061
 8004098:	08004061 	.word	0x08004061
 800409c:	08004061 	.word	0x08004061
 80040a0:	08004061 	.word	0x08004061
 80040a4:	080041e9 	.word	0x080041e9
 80040a8:	08004111 	.word	0x08004111
 80040ac:	080041a3 	.word	0x080041a3
 80040b0:	08004061 	.word	0x08004061
 80040b4:	08004061 	.word	0x08004061
 80040b8:	0800420b 	.word	0x0800420b
 80040bc:	08004061 	.word	0x08004061
 80040c0:	08004111 	.word	0x08004111
 80040c4:	08004061 	.word	0x08004061
 80040c8:	08004061 	.word	0x08004061
 80040cc:	080041ab 	.word	0x080041ab
 80040d0:	682b      	ldr	r3, [r5, #0]
 80040d2:	1d1a      	adds	r2, r3, #4
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	602a      	str	r2, [r5, #0]
 80040d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040e0:	2301      	movs	r3, #1
 80040e2:	e09f      	b.n	8004224 <_printf_i+0x1ec>
 80040e4:	6820      	ldr	r0, [r4, #0]
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	0607      	lsls	r7, r0, #24
 80040ea:	f103 0104 	add.w	r1, r3, #4
 80040ee:	6029      	str	r1, [r5, #0]
 80040f0:	d501      	bpl.n	80040f6 <_printf_i+0xbe>
 80040f2:	681e      	ldr	r6, [r3, #0]
 80040f4:	e003      	b.n	80040fe <_printf_i+0xc6>
 80040f6:	0646      	lsls	r6, r0, #25
 80040f8:	d5fb      	bpl.n	80040f2 <_printf_i+0xba>
 80040fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80040fe:	2e00      	cmp	r6, #0
 8004100:	da03      	bge.n	800410a <_printf_i+0xd2>
 8004102:	232d      	movs	r3, #45	; 0x2d
 8004104:	4276      	negs	r6, r6
 8004106:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800410a:	485a      	ldr	r0, [pc, #360]	; (8004274 <_printf_i+0x23c>)
 800410c:	230a      	movs	r3, #10
 800410e:	e012      	b.n	8004136 <_printf_i+0xfe>
 8004110:	682b      	ldr	r3, [r5, #0]
 8004112:	6820      	ldr	r0, [r4, #0]
 8004114:	1d19      	adds	r1, r3, #4
 8004116:	6029      	str	r1, [r5, #0]
 8004118:	0605      	lsls	r5, r0, #24
 800411a:	d501      	bpl.n	8004120 <_printf_i+0xe8>
 800411c:	681e      	ldr	r6, [r3, #0]
 800411e:	e002      	b.n	8004126 <_printf_i+0xee>
 8004120:	0641      	lsls	r1, r0, #25
 8004122:	d5fb      	bpl.n	800411c <_printf_i+0xe4>
 8004124:	881e      	ldrh	r6, [r3, #0]
 8004126:	4853      	ldr	r0, [pc, #332]	; (8004274 <_printf_i+0x23c>)
 8004128:	2f6f      	cmp	r7, #111	; 0x6f
 800412a:	bf0c      	ite	eq
 800412c:	2308      	moveq	r3, #8
 800412e:	230a      	movne	r3, #10
 8004130:	2100      	movs	r1, #0
 8004132:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004136:	6865      	ldr	r5, [r4, #4]
 8004138:	60a5      	str	r5, [r4, #8]
 800413a:	2d00      	cmp	r5, #0
 800413c:	bfa2      	ittt	ge
 800413e:	6821      	ldrge	r1, [r4, #0]
 8004140:	f021 0104 	bicge.w	r1, r1, #4
 8004144:	6021      	strge	r1, [r4, #0]
 8004146:	b90e      	cbnz	r6, 800414c <_printf_i+0x114>
 8004148:	2d00      	cmp	r5, #0
 800414a:	d04b      	beq.n	80041e4 <_printf_i+0x1ac>
 800414c:	4615      	mov	r5, r2
 800414e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004152:	fb03 6711 	mls	r7, r3, r1, r6
 8004156:	5dc7      	ldrb	r7, [r0, r7]
 8004158:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800415c:	4637      	mov	r7, r6
 800415e:	42bb      	cmp	r3, r7
 8004160:	460e      	mov	r6, r1
 8004162:	d9f4      	bls.n	800414e <_printf_i+0x116>
 8004164:	2b08      	cmp	r3, #8
 8004166:	d10b      	bne.n	8004180 <_printf_i+0x148>
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	07de      	lsls	r6, r3, #31
 800416c:	d508      	bpl.n	8004180 <_printf_i+0x148>
 800416e:	6923      	ldr	r3, [r4, #16]
 8004170:	6861      	ldr	r1, [r4, #4]
 8004172:	4299      	cmp	r1, r3
 8004174:	bfde      	ittt	le
 8004176:	2330      	movle	r3, #48	; 0x30
 8004178:	f805 3c01 	strble.w	r3, [r5, #-1]
 800417c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004180:	1b52      	subs	r2, r2, r5
 8004182:	6122      	str	r2, [r4, #16]
 8004184:	f8cd a000 	str.w	sl, [sp]
 8004188:	464b      	mov	r3, r9
 800418a:	aa03      	add	r2, sp, #12
 800418c:	4621      	mov	r1, r4
 800418e:	4640      	mov	r0, r8
 8004190:	f7ff fee4 	bl	8003f5c <_printf_common>
 8004194:	3001      	adds	r0, #1
 8004196:	d14a      	bne.n	800422e <_printf_i+0x1f6>
 8004198:	f04f 30ff 	mov.w	r0, #4294967295
 800419c:	b004      	add	sp, #16
 800419e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a2:	6823      	ldr	r3, [r4, #0]
 80041a4:	f043 0320 	orr.w	r3, r3, #32
 80041a8:	6023      	str	r3, [r4, #0]
 80041aa:	4833      	ldr	r0, [pc, #204]	; (8004278 <_printf_i+0x240>)
 80041ac:	2778      	movs	r7, #120	; 0x78
 80041ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	6829      	ldr	r1, [r5, #0]
 80041b6:	061f      	lsls	r7, r3, #24
 80041b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80041bc:	d402      	bmi.n	80041c4 <_printf_i+0x18c>
 80041be:	065f      	lsls	r7, r3, #25
 80041c0:	bf48      	it	mi
 80041c2:	b2b6      	uxthmi	r6, r6
 80041c4:	07df      	lsls	r7, r3, #31
 80041c6:	bf48      	it	mi
 80041c8:	f043 0320 	orrmi.w	r3, r3, #32
 80041cc:	6029      	str	r1, [r5, #0]
 80041ce:	bf48      	it	mi
 80041d0:	6023      	strmi	r3, [r4, #0]
 80041d2:	b91e      	cbnz	r6, 80041dc <_printf_i+0x1a4>
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	f023 0320 	bic.w	r3, r3, #32
 80041da:	6023      	str	r3, [r4, #0]
 80041dc:	2310      	movs	r3, #16
 80041de:	e7a7      	b.n	8004130 <_printf_i+0xf8>
 80041e0:	4824      	ldr	r0, [pc, #144]	; (8004274 <_printf_i+0x23c>)
 80041e2:	e7e4      	b.n	80041ae <_printf_i+0x176>
 80041e4:	4615      	mov	r5, r2
 80041e6:	e7bd      	b.n	8004164 <_printf_i+0x12c>
 80041e8:	682b      	ldr	r3, [r5, #0]
 80041ea:	6826      	ldr	r6, [r4, #0]
 80041ec:	6961      	ldr	r1, [r4, #20]
 80041ee:	1d18      	adds	r0, r3, #4
 80041f0:	6028      	str	r0, [r5, #0]
 80041f2:	0635      	lsls	r5, r6, #24
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	d501      	bpl.n	80041fc <_printf_i+0x1c4>
 80041f8:	6019      	str	r1, [r3, #0]
 80041fa:	e002      	b.n	8004202 <_printf_i+0x1ca>
 80041fc:	0670      	lsls	r0, r6, #25
 80041fe:	d5fb      	bpl.n	80041f8 <_printf_i+0x1c0>
 8004200:	8019      	strh	r1, [r3, #0]
 8004202:	2300      	movs	r3, #0
 8004204:	6123      	str	r3, [r4, #16]
 8004206:	4615      	mov	r5, r2
 8004208:	e7bc      	b.n	8004184 <_printf_i+0x14c>
 800420a:	682b      	ldr	r3, [r5, #0]
 800420c:	1d1a      	adds	r2, r3, #4
 800420e:	602a      	str	r2, [r5, #0]
 8004210:	681d      	ldr	r5, [r3, #0]
 8004212:	6862      	ldr	r2, [r4, #4]
 8004214:	2100      	movs	r1, #0
 8004216:	4628      	mov	r0, r5
 8004218:	f7fb ffea 	bl	80001f0 <memchr>
 800421c:	b108      	cbz	r0, 8004222 <_printf_i+0x1ea>
 800421e:	1b40      	subs	r0, r0, r5
 8004220:	6060      	str	r0, [r4, #4]
 8004222:	6863      	ldr	r3, [r4, #4]
 8004224:	6123      	str	r3, [r4, #16]
 8004226:	2300      	movs	r3, #0
 8004228:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800422c:	e7aa      	b.n	8004184 <_printf_i+0x14c>
 800422e:	6923      	ldr	r3, [r4, #16]
 8004230:	462a      	mov	r2, r5
 8004232:	4649      	mov	r1, r9
 8004234:	4640      	mov	r0, r8
 8004236:	47d0      	blx	sl
 8004238:	3001      	adds	r0, #1
 800423a:	d0ad      	beq.n	8004198 <_printf_i+0x160>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	079b      	lsls	r3, r3, #30
 8004240:	d413      	bmi.n	800426a <_printf_i+0x232>
 8004242:	68e0      	ldr	r0, [r4, #12]
 8004244:	9b03      	ldr	r3, [sp, #12]
 8004246:	4298      	cmp	r0, r3
 8004248:	bfb8      	it	lt
 800424a:	4618      	movlt	r0, r3
 800424c:	e7a6      	b.n	800419c <_printf_i+0x164>
 800424e:	2301      	movs	r3, #1
 8004250:	4632      	mov	r2, r6
 8004252:	4649      	mov	r1, r9
 8004254:	4640      	mov	r0, r8
 8004256:	47d0      	blx	sl
 8004258:	3001      	adds	r0, #1
 800425a:	d09d      	beq.n	8004198 <_printf_i+0x160>
 800425c:	3501      	adds	r5, #1
 800425e:	68e3      	ldr	r3, [r4, #12]
 8004260:	9903      	ldr	r1, [sp, #12]
 8004262:	1a5b      	subs	r3, r3, r1
 8004264:	42ab      	cmp	r3, r5
 8004266:	dcf2      	bgt.n	800424e <_printf_i+0x216>
 8004268:	e7eb      	b.n	8004242 <_printf_i+0x20a>
 800426a:	2500      	movs	r5, #0
 800426c:	f104 0619 	add.w	r6, r4, #25
 8004270:	e7f5      	b.n	800425e <_printf_i+0x226>
 8004272:	bf00      	nop
 8004274:	08005229 	.word	0x08005229
 8004278:	0800523a 	.word	0x0800523a

0800427c <memmove>:
 800427c:	4288      	cmp	r0, r1
 800427e:	b510      	push	{r4, lr}
 8004280:	eb01 0402 	add.w	r4, r1, r2
 8004284:	d902      	bls.n	800428c <memmove+0x10>
 8004286:	4284      	cmp	r4, r0
 8004288:	4623      	mov	r3, r4
 800428a:	d807      	bhi.n	800429c <memmove+0x20>
 800428c:	1e43      	subs	r3, r0, #1
 800428e:	42a1      	cmp	r1, r4
 8004290:	d008      	beq.n	80042a4 <memmove+0x28>
 8004292:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800429a:	e7f8      	b.n	800428e <memmove+0x12>
 800429c:	4402      	add	r2, r0
 800429e:	4601      	mov	r1, r0
 80042a0:	428a      	cmp	r2, r1
 80042a2:	d100      	bne.n	80042a6 <memmove+0x2a>
 80042a4:	bd10      	pop	{r4, pc}
 80042a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042ae:	e7f7      	b.n	80042a0 <memmove+0x24>

080042b0 <_sbrk_r>:
 80042b0:	b538      	push	{r3, r4, r5, lr}
 80042b2:	4d06      	ldr	r5, [pc, #24]	; (80042cc <_sbrk_r+0x1c>)
 80042b4:	2300      	movs	r3, #0
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7fd fbb4 	bl	8001a28 <_sbrk>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d102      	bne.n	80042ca <_sbrk_r+0x1a>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	b103      	cbz	r3, 80042ca <_sbrk_r+0x1a>
 80042c8:	6023      	str	r3, [r4, #0]
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
 80042cc:	200002c8 	.word	0x200002c8

080042d0 <memcpy>:
 80042d0:	440a      	add	r2, r1
 80042d2:	4291      	cmp	r1, r2
 80042d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80042d8:	d100      	bne.n	80042dc <memcpy+0xc>
 80042da:	4770      	bx	lr
 80042dc:	b510      	push	{r4, lr}
 80042de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042e6:	4291      	cmp	r1, r2
 80042e8:	d1f9      	bne.n	80042de <memcpy+0xe>
 80042ea:	bd10      	pop	{r4, pc}

080042ec <_realloc_r>:
 80042ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042f0:	4680      	mov	r8, r0
 80042f2:	4614      	mov	r4, r2
 80042f4:	460e      	mov	r6, r1
 80042f6:	b921      	cbnz	r1, 8004302 <_realloc_r+0x16>
 80042f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042fc:	4611      	mov	r1, r2
 80042fe:	f7ff bc49 	b.w	8003b94 <_malloc_r>
 8004302:	b92a      	cbnz	r2, 8004310 <_realloc_r+0x24>
 8004304:	f7ff fbda 	bl	8003abc <_free_r>
 8004308:	4625      	mov	r5, r4
 800430a:	4628      	mov	r0, r5
 800430c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004310:	f000 f81b 	bl	800434a <_malloc_usable_size_r>
 8004314:	4284      	cmp	r4, r0
 8004316:	4607      	mov	r7, r0
 8004318:	d802      	bhi.n	8004320 <_realloc_r+0x34>
 800431a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800431e:	d812      	bhi.n	8004346 <_realloc_r+0x5a>
 8004320:	4621      	mov	r1, r4
 8004322:	4640      	mov	r0, r8
 8004324:	f7ff fc36 	bl	8003b94 <_malloc_r>
 8004328:	4605      	mov	r5, r0
 800432a:	2800      	cmp	r0, #0
 800432c:	d0ed      	beq.n	800430a <_realloc_r+0x1e>
 800432e:	42bc      	cmp	r4, r7
 8004330:	4622      	mov	r2, r4
 8004332:	4631      	mov	r1, r6
 8004334:	bf28      	it	cs
 8004336:	463a      	movcs	r2, r7
 8004338:	f7ff ffca 	bl	80042d0 <memcpy>
 800433c:	4631      	mov	r1, r6
 800433e:	4640      	mov	r0, r8
 8004340:	f7ff fbbc 	bl	8003abc <_free_r>
 8004344:	e7e1      	b.n	800430a <_realloc_r+0x1e>
 8004346:	4635      	mov	r5, r6
 8004348:	e7df      	b.n	800430a <_realloc_r+0x1e>

0800434a <_malloc_usable_size_r>:
 800434a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800434e:	1f18      	subs	r0, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	bfbc      	itt	lt
 8004354:	580b      	ldrlt	r3, [r1, r0]
 8004356:	18c0      	addlt	r0, r0, r3
 8004358:	4770      	bx	lr
	...

0800435c <pow>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	ed2d 8b02 	vpush	{d8}
 8004362:	eeb0 8a40 	vmov.f32	s16, s0
 8004366:	eef0 8a60 	vmov.f32	s17, s1
 800436a:	ec55 4b11 	vmov	r4, r5, d1
 800436e:	f000 f873 	bl	8004458 <__ieee754_pow>
 8004372:	4622      	mov	r2, r4
 8004374:	462b      	mov	r3, r5
 8004376:	4620      	mov	r0, r4
 8004378:	4629      	mov	r1, r5
 800437a:	ec57 6b10 	vmov	r6, r7, d0
 800437e:	f7fc fbdd 	bl	8000b3c <__aeabi_dcmpun>
 8004382:	2800      	cmp	r0, #0
 8004384:	d13b      	bne.n	80043fe <pow+0xa2>
 8004386:	ec51 0b18 	vmov	r0, r1, d8
 800438a:	2200      	movs	r2, #0
 800438c:	2300      	movs	r3, #0
 800438e:	f7fc fba3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004392:	b1b8      	cbz	r0, 80043c4 <pow+0x68>
 8004394:	2200      	movs	r2, #0
 8004396:	2300      	movs	r3, #0
 8004398:	4620      	mov	r0, r4
 800439a:	4629      	mov	r1, r5
 800439c:	f7fc fb9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	d146      	bne.n	8004432 <pow+0xd6>
 80043a4:	ec45 4b10 	vmov	d0, r4, r5
 80043a8:	f000 f848 	bl	800443c <finite>
 80043ac:	b338      	cbz	r0, 80043fe <pow+0xa2>
 80043ae:	2200      	movs	r2, #0
 80043b0:	2300      	movs	r3, #0
 80043b2:	4620      	mov	r0, r4
 80043b4:	4629      	mov	r1, r5
 80043b6:	f7fc fb99 	bl	8000aec <__aeabi_dcmplt>
 80043ba:	b300      	cbz	r0, 80043fe <pow+0xa2>
 80043bc:	f7ff fb52 	bl	8003a64 <__errno>
 80043c0:	2322      	movs	r3, #34	; 0x22
 80043c2:	e01b      	b.n	80043fc <pow+0xa0>
 80043c4:	ec47 6b10 	vmov	d0, r6, r7
 80043c8:	f000 f838 	bl	800443c <finite>
 80043cc:	b9e0      	cbnz	r0, 8004408 <pow+0xac>
 80043ce:	eeb0 0a48 	vmov.f32	s0, s16
 80043d2:	eef0 0a68 	vmov.f32	s1, s17
 80043d6:	f000 f831 	bl	800443c <finite>
 80043da:	b1a8      	cbz	r0, 8004408 <pow+0xac>
 80043dc:	ec45 4b10 	vmov	d0, r4, r5
 80043e0:	f000 f82c 	bl	800443c <finite>
 80043e4:	b180      	cbz	r0, 8004408 <pow+0xac>
 80043e6:	4632      	mov	r2, r6
 80043e8:	463b      	mov	r3, r7
 80043ea:	4630      	mov	r0, r6
 80043ec:	4639      	mov	r1, r7
 80043ee:	f7fc fba5 	bl	8000b3c <__aeabi_dcmpun>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d0e2      	beq.n	80043bc <pow+0x60>
 80043f6:	f7ff fb35 	bl	8003a64 <__errno>
 80043fa:	2321      	movs	r3, #33	; 0x21
 80043fc:	6003      	str	r3, [r0, #0]
 80043fe:	ecbd 8b02 	vpop	{d8}
 8004402:	ec47 6b10 	vmov	d0, r6, r7
 8004406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004408:	2200      	movs	r2, #0
 800440a:	2300      	movs	r3, #0
 800440c:	4630      	mov	r0, r6
 800440e:	4639      	mov	r1, r7
 8004410:	f7fc fb62 	bl	8000ad8 <__aeabi_dcmpeq>
 8004414:	2800      	cmp	r0, #0
 8004416:	d0f2      	beq.n	80043fe <pow+0xa2>
 8004418:	eeb0 0a48 	vmov.f32	s0, s16
 800441c:	eef0 0a68 	vmov.f32	s1, s17
 8004420:	f000 f80c 	bl	800443c <finite>
 8004424:	2800      	cmp	r0, #0
 8004426:	d0ea      	beq.n	80043fe <pow+0xa2>
 8004428:	ec45 4b10 	vmov	d0, r4, r5
 800442c:	f000 f806 	bl	800443c <finite>
 8004430:	e7c3      	b.n	80043ba <pow+0x5e>
 8004432:	4f01      	ldr	r7, [pc, #4]	; (8004438 <pow+0xdc>)
 8004434:	2600      	movs	r6, #0
 8004436:	e7e2      	b.n	80043fe <pow+0xa2>
 8004438:	3ff00000 	.word	0x3ff00000

0800443c <finite>:
 800443c:	b082      	sub	sp, #8
 800443e:	ed8d 0b00 	vstr	d0, [sp]
 8004442:	9801      	ldr	r0, [sp, #4]
 8004444:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004448:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800444c:	0fc0      	lsrs	r0, r0, #31
 800444e:	b002      	add	sp, #8
 8004450:	4770      	bx	lr
 8004452:	0000      	movs	r0, r0
 8004454:	0000      	movs	r0, r0
	...

08004458 <__ieee754_pow>:
 8004458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445c:	ed2d 8b06 	vpush	{d8-d10}
 8004460:	b089      	sub	sp, #36	; 0x24
 8004462:	ed8d 1b00 	vstr	d1, [sp]
 8004466:	e9dd 2900 	ldrd	r2, r9, [sp]
 800446a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800446e:	ea58 0102 	orrs.w	r1, r8, r2
 8004472:	ec57 6b10 	vmov	r6, r7, d0
 8004476:	d115      	bne.n	80044a4 <__ieee754_pow+0x4c>
 8004478:	19b3      	adds	r3, r6, r6
 800447a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800447e:	4152      	adcs	r2, r2
 8004480:	4299      	cmp	r1, r3
 8004482:	4b89      	ldr	r3, [pc, #548]	; (80046a8 <__ieee754_pow+0x250>)
 8004484:	4193      	sbcs	r3, r2
 8004486:	f080 84d1 	bcs.w	8004e2c <__ieee754_pow+0x9d4>
 800448a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800448e:	4630      	mov	r0, r6
 8004490:	4639      	mov	r1, r7
 8004492:	f7fb ff03 	bl	800029c <__adddf3>
 8004496:	ec41 0b10 	vmov	d0, r0, r1
 800449a:	b009      	add	sp, #36	; 0x24
 800449c:	ecbd 8b06 	vpop	{d8-d10}
 80044a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a4:	4b81      	ldr	r3, [pc, #516]	; (80046ac <__ieee754_pow+0x254>)
 80044a6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80044aa:	429c      	cmp	r4, r3
 80044ac:	ee10 aa10 	vmov	sl, s0
 80044b0:	463d      	mov	r5, r7
 80044b2:	dc06      	bgt.n	80044c2 <__ieee754_pow+0x6a>
 80044b4:	d101      	bne.n	80044ba <__ieee754_pow+0x62>
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	d1e7      	bne.n	800448a <__ieee754_pow+0x32>
 80044ba:	4598      	cmp	r8, r3
 80044bc:	dc01      	bgt.n	80044c2 <__ieee754_pow+0x6a>
 80044be:	d10f      	bne.n	80044e0 <__ieee754_pow+0x88>
 80044c0:	b172      	cbz	r2, 80044e0 <__ieee754_pow+0x88>
 80044c2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80044c6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80044ca:	ea55 050a 	orrs.w	r5, r5, sl
 80044ce:	d1dc      	bne.n	800448a <__ieee754_pow+0x32>
 80044d0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80044d4:	18db      	adds	r3, r3, r3
 80044d6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80044da:	4152      	adcs	r2, r2
 80044dc:	429d      	cmp	r5, r3
 80044de:	e7d0      	b.n	8004482 <__ieee754_pow+0x2a>
 80044e0:	2d00      	cmp	r5, #0
 80044e2:	da3b      	bge.n	800455c <__ieee754_pow+0x104>
 80044e4:	4b72      	ldr	r3, [pc, #456]	; (80046b0 <__ieee754_pow+0x258>)
 80044e6:	4598      	cmp	r8, r3
 80044e8:	dc51      	bgt.n	800458e <__ieee754_pow+0x136>
 80044ea:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80044ee:	4598      	cmp	r8, r3
 80044f0:	f340 84ab 	ble.w	8004e4a <__ieee754_pow+0x9f2>
 80044f4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80044f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80044fc:	2b14      	cmp	r3, #20
 80044fe:	dd0f      	ble.n	8004520 <__ieee754_pow+0xc8>
 8004500:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004504:	fa22 f103 	lsr.w	r1, r2, r3
 8004508:	fa01 f303 	lsl.w	r3, r1, r3
 800450c:	4293      	cmp	r3, r2
 800450e:	f040 849c 	bne.w	8004e4a <__ieee754_pow+0x9f2>
 8004512:	f001 0101 	and.w	r1, r1, #1
 8004516:	f1c1 0302 	rsb	r3, r1, #2
 800451a:	9304      	str	r3, [sp, #16]
 800451c:	b182      	cbz	r2, 8004540 <__ieee754_pow+0xe8>
 800451e:	e05f      	b.n	80045e0 <__ieee754_pow+0x188>
 8004520:	2a00      	cmp	r2, #0
 8004522:	d15b      	bne.n	80045dc <__ieee754_pow+0x184>
 8004524:	f1c3 0314 	rsb	r3, r3, #20
 8004528:	fa48 f103 	asr.w	r1, r8, r3
 800452c:	fa01 f303 	lsl.w	r3, r1, r3
 8004530:	4543      	cmp	r3, r8
 8004532:	f040 8487 	bne.w	8004e44 <__ieee754_pow+0x9ec>
 8004536:	f001 0101 	and.w	r1, r1, #1
 800453a:	f1c1 0302 	rsb	r3, r1, #2
 800453e:	9304      	str	r3, [sp, #16]
 8004540:	4b5c      	ldr	r3, [pc, #368]	; (80046b4 <__ieee754_pow+0x25c>)
 8004542:	4598      	cmp	r8, r3
 8004544:	d132      	bne.n	80045ac <__ieee754_pow+0x154>
 8004546:	f1b9 0f00 	cmp.w	r9, #0
 800454a:	f280 8477 	bge.w	8004e3c <__ieee754_pow+0x9e4>
 800454e:	4959      	ldr	r1, [pc, #356]	; (80046b4 <__ieee754_pow+0x25c>)
 8004550:	4632      	mov	r2, r6
 8004552:	463b      	mov	r3, r7
 8004554:	2000      	movs	r0, #0
 8004556:	f7fc f981 	bl	800085c <__aeabi_ddiv>
 800455a:	e79c      	b.n	8004496 <__ieee754_pow+0x3e>
 800455c:	2300      	movs	r3, #0
 800455e:	9304      	str	r3, [sp, #16]
 8004560:	2a00      	cmp	r2, #0
 8004562:	d13d      	bne.n	80045e0 <__ieee754_pow+0x188>
 8004564:	4b51      	ldr	r3, [pc, #324]	; (80046ac <__ieee754_pow+0x254>)
 8004566:	4598      	cmp	r8, r3
 8004568:	d1ea      	bne.n	8004540 <__ieee754_pow+0xe8>
 800456a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800456e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004572:	ea53 030a 	orrs.w	r3, r3, sl
 8004576:	f000 8459 	beq.w	8004e2c <__ieee754_pow+0x9d4>
 800457a:	4b4f      	ldr	r3, [pc, #316]	; (80046b8 <__ieee754_pow+0x260>)
 800457c:	429c      	cmp	r4, r3
 800457e:	dd08      	ble.n	8004592 <__ieee754_pow+0x13a>
 8004580:	f1b9 0f00 	cmp.w	r9, #0
 8004584:	f2c0 8456 	blt.w	8004e34 <__ieee754_pow+0x9dc>
 8004588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800458c:	e783      	b.n	8004496 <__ieee754_pow+0x3e>
 800458e:	2302      	movs	r3, #2
 8004590:	e7e5      	b.n	800455e <__ieee754_pow+0x106>
 8004592:	f1b9 0f00 	cmp.w	r9, #0
 8004596:	f04f 0000 	mov.w	r0, #0
 800459a:	f04f 0100 	mov.w	r1, #0
 800459e:	f6bf af7a 	bge.w	8004496 <__ieee754_pow+0x3e>
 80045a2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80045a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80045aa:	e774      	b.n	8004496 <__ieee754_pow+0x3e>
 80045ac:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80045b0:	d106      	bne.n	80045c0 <__ieee754_pow+0x168>
 80045b2:	4632      	mov	r2, r6
 80045b4:	463b      	mov	r3, r7
 80045b6:	4630      	mov	r0, r6
 80045b8:	4639      	mov	r1, r7
 80045ba:	f7fc f825 	bl	8000608 <__aeabi_dmul>
 80045be:	e76a      	b.n	8004496 <__ieee754_pow+0x3e>
 80045c0:	4b3e      	ldr	r3, [pc, #248]	; (80046bc <__ieee754_pow+0x264>)
 80045c2:	4599      	cmp	r9, r3
 80045c4:	d10c      	bne.n	80045e0 <__ieee754_pow+0x188>
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	db0a      	blt.n	80045e0 <__ieee754_pow+0x188>
 80045ca:	ec47 6b10 	vmov	d0, r6, r7
 80045ce:	b009      	add	sp, #36	; 0x24
 80045d0:	ecbd 8b06 	vpop	{d8-d10}
 80045d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045d8:	f000 bd20 	b.w	800501c <__ieee754_sqrt>
 80045dc:	2300      	movs	r3, #0
 80045de:	9304      	str	r3, [sp, #16]
 80045e0:	ec47 6b10 	vmov	d0, r6, r7
 80045e4:	f000 fc62 	bl	8004eac <fabs>
 80045e8:	ec51 0b10 	vmov	r0, r1, d0
 80045ec:	f1ba 0f00 	cmp.w	sl, #0
 80045f0:	d129      	bne.n	8004646 <__ieee754_pow+0x1ee>
 80045f2:	b124      	cbz	r4, 80045fe <__ieee754_pow+0x1a6>
 80045f4:	4b2f      	ldr	r3, [pc, #188]	; (80046b4 <__ieee754_pow+0x25c>)
 80045f6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d123      	bne.n	8004646 <__ieee754_pow+0x1ee>
 80045fe:	f1b9 0f00 	cmp.w	r9, #0
 8004602:	da05      	bge.n	8004610 <__ieee754_pow+0x1b8>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	2000      	movs	r0, #0
 800460a:	492a      	ldr	r1, [pc, #168]	; (80046b4 <__ieee754_pow+0x25c>)
 800460c:	f7fc f926 	bl	800085c <__aeabi_ddiv>
 8004610:	2d00      	cmp	r5, #0
 8004612:	f6bf af40 	bge.w	8004496 <__ieee754_pow+0x3e>
 8004616:	9b04      	ldr	r3, [sp, #16]
 8004618:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800461c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004620:	431c      	orrs	r4, r3
 8004622:	d108      	bne.n	8004636 <__ieee754_pow+0x1de>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4610      	mov	r0, r2
 800462a:	4619      	mov	r1, r3
 800462c:	f7fb fe34 	bl	8000298 <__aeabi_dsub>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	e78f      	b.n	8004556 <__ieee754_pow+0xfe>
 8004636:	9b04      	ldr	r3, [sp, #16]
 8004638:	2b01      	cmp	r3, #1
 800463a:	f47f af2c 	bne.w	8004496 <__ieee754_pow+0x3e>
 800463e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004642:	4619      	mov	r1, r3
 8004644:	e727      	b.n	8004496 <__ieee754_pow+0x3e>
 8004646:	0feb      	lsrs	r3, r5, #31
 8004648:	3b01      	subs	r3, #1
 800464a:	9306      	str	r3, [sp, #24]
 800464c:	9a06      	ldr	r2, [sp, #24]
 800464e:	9b04      	ldr	r3, [sp, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	d102      	bne.n	800465a <__ieee754_pow+0x202>
 8004654:	4632      	mov	r2, r6
 8004656:	463b      	mov	r3, r7
 8004658:	e7e6      	b.n	8004628 <__ieee754_pow+0x1d0>
 800465a:	4b19      	ldr	r3, [pc, #100]	; (80046c0 <__ieee754_pow+0x268>)
 800465c:	4598      	cmp	r8, r3
 800465e:	f340 80fb 	ble.w	8004858 <__ieee754_pow+0x400>
 8004662:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004666:	4598      	cmp	r8, r3
 8004668:	4b13      	ldr	r3, [pc, #76]	; (80046b8 <__ieee754_pow+0x260>)
 800466a:	dd0c      	ble.n	8004686 <__ieee754_pow+0x22e>
 800466c:	429c      	cmp	r4, r3
 800466e:	dc0f      	bgt.n	8004690 <__ieee754_pow+0x238>
 8004670:	f1b9 0f00 	cmp.w	r9, #0
 8004674:	da0f      	bge.n	8004696 <__ieee754_pow+0x23e>
 8004676:	2000      	movs	r0, #0
 8004678:	b009      	add	sp, #36	; 0x24
 800467a:	ecbd 8b06 	vpop	{d8-d10}
 800467e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004682:	f000 bcc2 	b.w	800500a <__math_oflow>
 8004686:	429c      	cmp	r4, r3
 8004688:	dbf2      	blt.n	8004670 <__ieee754_pow+0x218>
 800468a:	4b0a      	ldr	r3, [pc, #40]	; (80046b4 <__ieee754_pow+0x25c>)
 800468c:	429c      	cmp	r4, r3
 800468e:	dd19      	ble.n	80046c4 <__ieee754_pow+0x26c>
 8004690:	f1b9 0f00 	cmp.w	r9, #0
 8004694:	dcef      	bgt.n	8004676 <__ieee754_pow+0x21e>
 8004696:	2000      	movs	r0, #0
 8004698:	b009      	add	sp, #36	; 0x24
 800469a:	ecbd 8b06 	vpop	{d8-d10}
 800469e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a2:	f000 bca9 	b.w	8004ff8 <__math_uflow>
 80046a6:	bf00      	nop
 80046a8:	fff00000 	.word	0xfff00000
 80046ac:	7ff00000 	.word	0x7ff00000
 80046b0:	433fffff 	.word	0x433fffff
 80046b4:	3ff00000 	.word	0x3ff00000
 80046b8:	3fefffff 	.word	0x3fefffff
 80046bc:	3fe00000 	.word	0x3fe00000
 80046c0:	41e00000 	.word	0x41e00000
 80046c4:	4b60      	ldr	r3, [pc, #384]	; (8004848 <__ieee754_pow+0x3f0>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	f7fb fde6 	bl	8000298 <__aeabi_dsub>
 80046cc:	a354      	add	r3, pc, #336	; (adr r3, 8004820 <__ieee754_pow+0x3c8>)
 80046ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d2:	4604      	mov	r4, r0
 80046d4:	460d      	mov	r5, r1
 80046d6:	f7fb ff97 	bl	8000608 <__aeabi_dmul>
 80046da:	a353      	add	r3, pc, #332	; (adr r3, 8004828 <__ieee754_pow+0x3d0>)
 80046dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e0:	4606      	mov	r6, r0
 80046e2:	460f      	mov	r7, r1
 80046e4:	4620      	mov	r0, r4
 80046e6:	4629      	mov	r1, r5
 80046e8:	f7fb ff8e 	bl	8000608 <__aeabi_dmul>
 80046ec:	4b57      	ldr	r3, [pc, #348]	; (800484c <__ieee754_pow+0x3f4>)
 80046ee:	4682      	mov	sl, r0
 80046f0:	468b      	mov	fp, r1
 80046f2:	2200      	movs	r2, #0
 80046f4:	4620      	mov	r0, r4
 80046f6:	4629      	mov	r1, r5
 80046f8:	f7fb ff86 	bl	8000608 <__aeabi_dmul>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	a14b      	add	r1, pc, #300	; (adr r1, 8004830 <__ieee754_pow+0x3d8>)
 8004702:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004706:	f7fb fdc7 	bl	8000298 <__aeabi_dsub>
 800470a:	4622      	mov	r2, r4
 800470c:	462b      	mov	r3, r5
 800470e:	f7fb ff7b 	bl	8000608 <__aeabi_dmul>
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	2000      	movs	r0, #0
 8004718:	494d      	ldr	r1, [pc, #308]	; (8004850 <__ieee754_pow+0x3f8>)
 800471a:	f7fb fdbd 	bl	8000298 <__aeabi_dsub>
 800471e:	4622      	mov	r2, r4
 8004720:	4680      	mov	r8, r0
 8004722:	4689      	mov	r9, r1
 8004724:	462b      	mov	r3, r5
 8004726:	4620      	mov	r0, r4
 8004728:	4629      	mov	r1, r5
 800472a:	f7fb ff6d 	bl	8000608 <__aeabi_dmul>
 800472e:	4602      	mov	r2, r0
 8004730:	460b      	mov	r3, r1
 8004732:	4640      	mov	r0, r8
 8004734:	4649      	mov	r1, r9
 8004736:	f7fb ff67 	bl	8000608 <__aeabi_dmul>
 800473a:	a33f      	add	r3, pc, #252	; (adr r3, 8004838 <__ieee754_pow+0x3e0>)
 800473c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004740:	f7fb ff62 	bl	8000608 <__aeabi_dmul>
 8004744:	4602      	mov	r2, r0
 8004746:	460b      	mov	r3, r1
 8004748:	4650      	mov	r0, sl
 800474a:	4659      	mov	r1, fp
 800474c:	f7fb fda4 	bl	8000298 <__aeabi_dsub>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4680      	mov	r8, r0
 8004756:	4689      	mov	r9, r1
 8004758:	4630      	mov	r0, r6
 800475a:	4639      	mov	r1, r7
 800475c:	f7fb fd9e 	bl	800029c <__adddf3>
 8004760:	2000      	movs	r0, #0
 8004762:	4632      	mov	r2, r6
 8004764:	463b      	mov	r3, r7
 8004766:	4604      	mov	r4, r0
 8004768:	460d      	mov	r5, r1
 800476a:	f7fb fd95 	bl	8000298 <__aeabi_dsub>
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	4640      	mov	r0, r8
 8004774:	4649      	mov	r1, r9
 8004776:	f7fb fd8f 	bl	8000298 <__aeabi_dsub>
 800477a:	9b04      	ldr	r3, [sp, #16]
 800477c:	9a06      	ldr	r2, [sp, #24]
 800477e:	3b01      	subs	r3, #1
 8004780:	4313      	orrs	r3, r2
 8004782:	4682      	mov	sl, r0
 8004784:	468b      	mov	fp, r1
 8004786:	f040 81e7 	bne.w	8004b58 <__ieee754_pow+0x700>
 800478a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8004840 <__ieee754_pow+0x3e8>
 800478e:	eeb0 8a47 	vmov.f32	s16, s14
 8004792:	eef0 8a67 	vmov.f32	s17, s15
 8004796:	e9dd 6700 	ldrd	r6, r7, [sp]
 800479a:	2600      	movs	r6, #0
 800479c:	4632      	mov	r2, r6
 800479e:	463b      	mov	r3, r7
 80047a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047a4:	f7fb fd78 	bl	8000298 <__aeabi_dsub>
 80047a8:	4622      	mov	r2, r4
 80047aa:	462b      	mov	r3, r5
 80047ac:	f7fb ff2c 	bl	8000608 <__aeabi_dmul>
 80047b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047b4:	4680      	mov	r8, r0
 80047b6:	4689      	mov	r9, r1
 80047b8:	4650      	mov	r0, sl
 80047ba:	4659      	mov	r1, fp
 80047bc:	f7fb ff24 	bl	8000608 <__aeabi_dmul>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4640      	mov	r0, r8
 80047c6:	4649      	mov	r1, r9
 80047c8:	f7fb fd68 	bl	800029c <__adddf3>
 80047cc:	4632      	mov	r2, r6
 80047ce:	463b      	mov	r3, r7
 80047d0:	4680      	mov	r8, r0
 80047d2:	4689      	mov	r9, r1
 80047d4:	4620      	mov	r0, r4
 80047d6:	4629      	mov	r1, r5
 80047d8:	f7fb ff16 	bl	8000608 <__aeabi_dmul>
 80047dc:	460b      	mov	r3, r1
 80047de:	4604      	mov	r4, r0
 80047e0:	460d      	mov	r5, r1
 80047e2:	4602      	mov	r2, r0
 80047e4:	4649      	mov	r1, r9
 80047e6:	4640      	mov	r0, r8
 80047e8:	f7fb fd58 	bl	800029c <__adddf3>
 80047ec:	4b19      	ldr	r3, [pc, #100]	; (8004854 <__ieee754_pow+0x3fc>)
 80047ee:	4299      	cmp	r1, r3
 80047f0:	ec45 4b19 	vmov	d9, r4, r5
 80047f4:	4606      	mov	r6, r0
 80047f6:	460f      	mov	r7, r1
 80047f8:	468b      	mov	fp, r1
 80047fa:	f340 82f0 	ble.w	8004dde <__ieee754_pow+0x986>
 80047fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004802:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004806:	4303      	orrs	r3, r0
 8004808:	f000 81e4 	beq.w	8004bd4 <__ieee754_pow+0x77c>
 800480c:	ec51 0b18 	vmov	r0, r1, d8
 8004810:	2200      	movs	r2, #0
 8004812:	2300      	movs	r3, #0
 8004814:	f7fc f96a 	bl	8000aec <__aeabi_dcmplt>
 8004818:	3800      	subs	r0, #0
 800481a:	bf18      	it	ne
 800481c:	2001      	movne	r0, #1
 800481e:	e72b      	b.n	8004678 <__ieee754_pow+0x220>
 8004820:	60000000 	.word	0x60000000
 8004824:	3ff71547 	.word	0x3ff71547
 8004828:	f85ddf44 	.word	0xf85ddf44
 800482c:	3e54ae0b 	.word	0x3e54ae0b
 8004830:	55555555 	.word	0x55555555
 8004834:	3fd55555 	.word	0x3fd55555
 8004838:	652b82fe 	.word	0x652b82fe
 800483c:	3ff71547 	.word	0x3ff71547
 8004840:	00000000 	.word	0x00000000
 8004844:	bff00000 	.word	0xbff00000
 8004848:	3ff00000 	.word	0x3ff00000
 800484c:	3fd00000 	.word	0x3fd00000
 8004850:	3fe00000 	.word	0x3fe00000
 8004854:	408fffff 	.word	0x408fffff
 8004858:	4bd5      	ldr	r3, [pc, #852]	; (8004bb0 <__ieee754_pow+0x758>)
 800485a:	402b      	ands	r3, r5
 800485c:	2200      	movs	r2, #0
 800485e:	b92b      	cbnz	r3, 800486c <__ieee754_pow+0x414>
 8004860:	4bd4      	ldr	r3, [pc, #848]	; (8004bb4 <__ieee754_pow+0x75c>)
 8004862:	f7fb fed1 	bl	8000608 <__aeabi_dmul>
 8004866:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800486a:	460c      	mov	r4, r1
 800486c:	1523      	asrs	r3, r4, #20
 800486e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004872:	4413      	add	r3, r2
 8004874:	9305      	str	r3, [sp, #20]
 8004876:	4bd0      	ldr	r3, [pc, #832]	; (8004bb8 <__ieee754_pow+0x760>)
 8004878:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800487c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004880:	429c      	cmp	r4, r3
 8004882:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004886:	dd08      	ble.n	800489a <__ieee754_pow+0x442>
 8004888:	4bcc      	ldr	r3, [pc, #816]	; (8004bbc <__ieee754_pow+0x764>)
 800488a:	429c      	cmp	r4, r3
 800488c:	f340 8162 	ble.w	8004b54 <__ieee754_pow+0x6fc>
 8004890:	9b05      	ldr	r3, [sp, #20]
 8004892:	3301      	adds	r3, #1
 8004894:	9305      	str	r3, [sp, #20]
 8004896:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800489a:	2400      	movs	r4, #0
 800489c:	00e3      	lsls	r3, r4, #3
 800489e:	9307      	str	r3, [sp, #28]
 80048a0:	4bc7      	ldr	r3, [pc, #796]	; (8004bc0 <__ieee754_pow+0x768>)
 80048a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80048a6:	ed93 7b00 	vldr	d7, [r3]
 80048aa:	4629      	mov	r1, r5
 80048ac:	ec53 2b17 	vmov	r2, r3, d7
 80048b0:	eeb0 9a47 	vmov.f32	s18, s14
 80048b4:	eef0 9a67 	vmov.f32	s19, s15
 80048b8:	4682      	mov	sl, r0
 80048ba:	f7fb fced 	bl	8000298 <__aeabi_dsub>
 80048be:	4652      	mov	r2, sl
 80048c0:	4606      	mov	r6, r0
 80048c2:	460f      	mov	r7, r1
 80048c4:	462b      	mov	r3, r5
 80048c6:	ec51 0b19 	vmov	r0, r1, d9
 80048ca:	f7fb fce7 	bl	800029c <__adddf3>
 80048ce:	4602      	mov	r2, r0
 80048d0:	460b      	mov	r3, r1
 80048d2:	2000      	movs	r0, #0
 80048d4:	49bb      	ldr	r1, [pc, #748]	; (8004bc4 <__ieee754_pow+0x76c>)
 80048d6:	f7fb ffc1 	bl	800085c <__aeabi_ddiv>
 80048da:	ec41 0b1a 	vmov	d10, r0, r1
 80048de:	4602      	mov	r2, r0
 80048e0:	460b      	mov	r3, r1
 80048e2:	4630      	mov	r0, r6
 80048e4:	4639      	mov	r1, r7
 80048e6:	f7fb fe8f 	bl	8000608 <__aeabi_dmul>
 80048ea:	2300      	movs	r3, #0
 80048ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048f0:	9302      	str	r3, [sp, #8]
 80048f2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80048f6:	46ab      	mov	fp, r5
 80048f8:	106d      	asrs	r5, r5, #1
 80048fa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80048fe:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004902:	ec41 0b18 	vmov	d8, r0, r1
 8004906:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800490a:	2200      	movs	r2, #0
 800490c:	4640      	mov	r0, r8
 800490e:	4649      	mov	r1, r9
 8004910:	4614      	mov	r4, r2
 8004912:	461d      	mov	r5, r3
 8004914:	f7fb fe78 	bl	8000608 <__aeabi_dmul>
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4630      	mov	r0, r6
 800491e:	4639      	mov	r1, r7
 8004920:	f7fb fcba 	bl	8000298 <__aeabi_dsub>
 8004924:	ec53 2b19 	vmov	r2, r3, d9
 8004928:	4606      	mov	r6, r0
 800492a:	460f      	mov	r7, r1
 800492c:	4620      	mov	r0, r4
 800492e:	4629      	mov	r1, r5
 8004930:	f7fb fcb2 	bl	8000298 <__aeabi_dsub>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4650      	mov	r0, sl
 800493a:	4659      	mov	r1, fp
 800493c:	f7fb fcac 	bl	8000298 <__aeabi_dsub>
 8004940:	4642      	mov	r2, r8
 8004942:	464b      	mov	r3, r9
 8004944:	f7fb fe60 	bl	8000608 <__aeabi_dmul>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4630      	mov	r0, r6
 800494e:	4639      	mov	r1, r7
 8004950:	f7fb fca2 	bl	8000298 <__aeabi_dsub>
 8004954:	ec53 2b1a 	vmov	r2, r3, d10
 8004958:	f7fb fe56 	bl	8000608 <__aeabi_dmul>
 800495c:	ec53 2b18 	vmov	r2, r3, d8
 8004960:	ec41 0b19 	vmov	d9, r0, r1
 8004964:	ec51 0b18 	vmov	r0, r1, d8
 8004968:	f7fb fe4e 	bl	8000608 <__aeabi_dmul>
 800496c:	a37c      	add	r3, pc, #496	; (adr r3, 8004b60 <__ieee754_pow+0x708>)
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	4604      	mov	r4, r0
 8004974:	460d      	mov	r5, r1
 8004976:	f7fb fe47 	bl	8000608 <__aeabi_dmul>
 800497a:	a37b      	add	r3, pc, #492	; (adr r3, 8004b68 <__ieee754_pow+0x710>)
 800497c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004980:	f7fb fc8c 	bl	800029c <__adddf3>
 8004984:	4622      	mov	r2, r4
 8004986:	462b      	mov	r3, r5
 8004988:	f7fb fe3e 	bl	8000608 <__aeabi_dmul>
 800498c:	a378      	add	r3, pc, #480	; (adr r3, 8004b70 <__ieee754_pow+0x718>)
 800498e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004992:	f7fb fc83 	bl	800029c <__adddf3>
 8004996:	4622      	mov	r2, r4
 8004998:	462b      	mov	r3, r5
 800499a:	f7fb fe35 	bl	8000608 <__aeabi_dmul>
 800499e:	a376      	add	r3, pc, #472	; (adr r3, 8004b78 <__ieee754_pow+0x720>)
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	f7fb fc7a 	bl	800029c <__adddf3>
 80049a8:	4622      	mov	r2, r4
 80049aa:	462b      	mov	r3, r5
 80049ac:	f7fb fe2c 	bl	8000608 <__aeabi_dmul>
 80049b0:	a373      	add	r3, pc, #460	; (adr r3, 8004b80 <__ieee754_pow+0x728>)
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	f7fb fc71 	bl	800029c <__adddf3>
 80049ba:	4622      	mov	r2, r4
 80049bc:	462b      	mov	r3, r5
 80049be:	f7fb fe23 	bl	8000608 <__aeabi_dmul>
 80049c2:	a371      	add	r3, pc, #452	; (adr r3, 8004b88 <__ieee754_pow+0x730>)
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f7fb fc68 	bl	800029c <__adddf3>
 80049cc:	4622      	mov	r2, r4
 80049ce:	4606      	mov	r6, r0
 80049d0:	460f      	mov	r7, r1
 80049d2:	462b      	mov	r3, r5
 80049d4:	4620      	mov	r0, r4
 80049d6:	4629      	mov	r1, r5
 80049d8:	f7fb fe16 	bl	8000608 <__aeabi_dmul>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	4630      	mov	r0, r6
 80049e2:	4639      	mov	r1, r7
 80049e4:	f7fb fe10 	bl	8000608 <__aeabi_dmul>
 80049e8:	4642      	mov	r2, r8
 80049ea:	4604      	mov	r4, r0
 80049ec:	460d      	mov	r5, r1
 80049ee:	464b      	mov	r3, r9
 80049f0:	ec51 0b18 	vmov	r0, r1, d8
 80049f4:	f7fb fc52 	bl	800029c <__adddf3>
 80049f8:	ec53 2b19 	vmov	r2, r3, d9
 80049fc:	f7fb fe04 	bl	8000608 <__aeabi_dmul>
 8004a00:	4622      	mov	r2, r4
 8004a02:	462b      	mov	r3, r5
 8004a04:	f7fb fc4a 	bl	800029c <__adddf3>
 8004a08:	4642      	mov	r2, r8
 8004a0a:	4682      	mov	sl, r0
 8004a0c:	468b      	mov	fp, r1
 8004a0e:	464b      	mov	r3, r9
 8004a10:	4640      	mov	r0, r8
 8004a12:	4649      	mov	r1, r9
 8004a14:	f7fb fdf8 	bl	8000608 <__aeabi_dmul>
 8004a18:	4b6b      	ldr	r3, [pc, #428]	; (8004bc8 <__ieee754_pow+0x770>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	4606      	mov	r6, r0
 8004a1e:	460f      	mov	r7, r1
 8004a20:	f7fb fc3c 	bl	800029c <__adddf3>
 8004a24:	4652      	mov	r2, sl
 8004a26:	465b      	mov	r3, fp
 8004a28:	f7fb fc38 	bl	800029c <__adddf3>
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	460d      	mov	r5, r1
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	4640      	mov	r0, r8
 8004a38:	4649      	mov	r1, r9
 8004a3a:	f7fb fde5 	bl	8000608 <__aeabi_dmul>
 8004a3e:	4b62      	ldr	r3, [pc, #392]	; (8004bc8 <__ieee754_pow+0x770>)
 8004a40:	4680      	mov	r8, r0
 8004a42:	4689      	mov	r9, r1
 8004a44:	2200      	movs	r2, #0
 8004a46:	4620      	mov	r0, r4
 8004a48:	4629      	mov	r1, r5
 8004a4a:	f7fb fc25 	bl	8000298 <__aeabi_dsub>
 8004a4e:	4632      	mov	r2, r6
 8004a50:	463b      	mov	r3, r7
 8004a52:	f7fb fc21 	bl	8000298 <__aeabi_dsub>
 8004a56:	4602      	mov	r2, r0
 8004a58:	460b      	mov	r3, r1
 8004a5a:	4650      	mov	r0, sl
 8004a5c:	4659      	mov	r1, fp
 8004a5e:	f7fb fc1b 	bl	8000298 <__aeabi_dsub>
 8004a62:	ec53 2b18 	vmov	r2, r3, d8
 8004a66:	f7fb fdcf 	bl	8000608 <__aeabi_dmul>
 8004a6a:	4622      	mov	r2, r4
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	460f      	mov	r7, r1
 8004a70:	462b      	mov	r3, r5
 8004a72:	ec51 0b19 	vmov	r0, r1, d9
 8004a76:	f7fb fdc7 	bl	8000608 <__aeabi_dmul>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4630      	mov	r0, r6
 8004a80:	4639      	mov	r1, r7
 8004a82:	f7fb fc0b 	bl	800029c <__adddf3>
 8004a86:	4606      	mov	r6, r0
 8004a88:	460f      	mov	r7, r1
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4640      	mov	r0, r8
 8004a90:	4649      	mov	r1, r9
 8004a92:	f7fb fc03 	bl	800029c <__adddf3>
 8004a96:	a33e      	add	r3, pc, #248	; (adr r3, 8004b90 <__ieee754_pow+0x738>)
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	4604      	mov	r4, r0
 8004aa0:	460d      	mov	r5, r1
 8004aa2:	f7fb fdb1 	bl	8000608 <__aeabi_dmul>
 8004aa6:	4642      	mov	r2, r8
 8004aa8:	ec41 0b18 	vmov	d8, r0, r1
 8004aac:	464b      	mov	r3, r9
 8004aae:	4620      	mov	r0, r4
 8004ab0:	4629      	mov	r1, r5
 8004ab2:	f7fb fbf1 	bl	8000298 <__aeabi_dsub>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4630      	mov	r0, r6
 8004abc:	4639      	mov	r1, r7
 8004abe:	f7fb fbeb 	bl	8000298 <__aeabi_dsub>
 8004ac2:	a335      	add	r3, pc, #212	; (adr r3, 8004b98 <__ieee754_pow+0x740>)
 8004ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac8:	f7fb fd9e 	bl	8000608 <__aeabi_dmul>
 8004acc:	a334      	add	r3, pc, #208	; (adr r3, 8004ba0 <__ieee754_pow+0x748>)
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	4606      	mov	r6, r0
 8004ad4:	460f      	mov	r7, r1
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	4629      	mov	r1, r5
 8004ada:	f7fb fd95 	bl	8000608 <__aeabi_dmul>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	4639      	mov	r1, r7
 8004ae6:	f7fb fbd9 	bl	800029c <__adddf3>
 8004aea:	9a07      	ldr	r2, [sp, #28]
 8004aec:	4b37      	ldr	r3, [pc, #220]	; (8004bcc <__ieee754_pow+0x774>)
 8004aee:	4413      	add	r3, r2
 8004af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af4:	f7fb fbd2 	bl	800029c <__adddf3>
 8004af8:	4682      	mov	sl, r0
 8004afa:	9805      	ldr	r0, [sp, #20]
 8004afc:	468b      	mov	fp, r1
 8004afe:	f7fb fd19 	bl	8000534 <__aeabi_i2d>
 8004b02:	9a07      	ldr	r2, [sp, #28]
 8004b04:	4b32      	ldr	r3, [pc, #200]	; (8004bd0 <__ieee754_pow+0x778>)
 8004b06:	4413      	add	r3, r2
 8004b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b0c:	4606      	mov	r6, r0
 8004b0e:	460f      	mov	r7, r1
 8004b10:	4652      	mov	r2, sl
 8004b12:	465b      	mov	r3, fp
 8004b14:	ec51 0b18 	vmov	r0, r1, d8
 8004b18:	f7fb fbc0 	bl	800029c <__adddf3>
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	464b      	mov	r3, r9
 8004b20:	f7fb fbbc 	bl	800029c <__adddf3>
 8004b24:	4632      	mov	r2, r6
 8004b26:	463b      	mov	r3, r7
 8004b28:	f7fb fbb8 	bl	800029c <__adddf3>
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	4632      	mov	r2, r6
 8004b30:	463b      	mov	r3, r7
 8004b32:	4604      	mov	r4, r0
 8004b34:	460d      	mov	r5, r1
 8004b36:	f7fb fbaf 	bl	8000298 <__aeabi_dsub>
 8004b3a:	4642      	mov	r2, r8
 8004b3c:	464b      	mov	r3, r9
 8004b3e:	f7fb fbab 	bl	8000298 <__aeabi_dsub>
 8004b42:	ec53 2b18 	vmov	r2, r3, d8
 8004b46:	f7fb fba7 	bl	8000298 <__aeabi_dsub>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4650      	mov	r0, sl
 8004b50:	4659      	mov	r1, fp
 8004b52:	e610      	b.n	8004776 <__ieee754_pow+0x31e>
 8004b54:	2401      	movs	r4, #1
 8004b56:	e6a1      	b.n	800489c <__ieee754_pow+0x444>
 8004b58:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8004ba8 <__ieee754_pow+0x750>
 8004b5c:	e617      	b.n	800478e <__ieee754_pow+0x336>
 8004b5e:	bf00      	nop
 8004b60:	4a454eef 	.word	0x4a454eef
 8004b64:	3fca7e28 	.word	0x3fca7e28
 8004b68:	93c9db65 	.word	0x93c9db65
 8004b6c:	3fcd864a 	.word	0x3fcd864a
 8004b70:	a91d4101 	.word	0xa91d4101
 8004b74:	3fd17460 	.word	0x3fd17460
 8004b78:	518f264d 	.word	0x518f264d
 8004b7c:	3fd55555 	.word	0x3fd55555
 8004b80:	db6fabff 	.word	0xdb6fabff
 8004b84:	3fdb6db6 	.word	0x3fdb6db6
 8004b88:	33333303 	.word	0x33333303
 8004b8c:	3fe33333 	.word	0x3fe33333
 8004b90:	e0000000 	.word	0xe0000000
 8004b94:	3feec709 	.word	0x3feec709
 8004b98:	dc3a03fd 	.word	0xdc3a03fd
 8004b9c:	3feec709 	.word	0x3feec709
 8004ba0:	145b01f5 	.word	0x145b01f5
 8004ba4:	be3e2fe0 	.word	0xbe3e2fe0
 8004ba8:	00000000 	.word	0x00000000
 8004bac:	3ff00000 	.word	0x3ff00000
 8004bb0:	7ff00000 	.word	0x7ff00000
 8004bb4:	43400000 	.word	0x43400000
 8004bb8:	0003988e 	.word	0x0003988e
 8004bbc:	000bb679 	.word	0x000bb679
 8004bc0:	08005250 	.word	0x08005250
 8004bc4:	3ff00000 	.word	0x3ff00000
 8004bc8:	40080000 	.word	0x40080000
 8004bcc:	08005270 	.word	0x08005270
 8004bd0:	08005260 	.word	0x08005260
 8004bd4:	a3b3      	add	r3, pc, #716	; (adr r3, 8004ea4 <__ieee754_pow+0xa4c>)
 8004bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bda:	4640      	mov	r0, r8
 8004bdc:	4649      	mov	r1, r9
 8004bde:	f7fb fb5d 	bl	800029c <__adddf3>
 8004be2:	4622      	mov	r2, r4
 8004be4:	ec41 0b1a 	vmov	d10, r0, r1
 8004be8:	462b      	mov	r3, r5
 8004bea:	4630      	mov	r0, r6
 8004bec:	4639      	mov	r1, r7
 8004bee:	f7fb fb53 	bl	8000298 <__aeabi_dsub>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	ec51 0b1a 	vmov	r0, r1, d10
 8004bfa:	f7fb ff95 	bl	8000b28 <__aeabi_dcmpgt>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	f47f ae04 	bne.w	800480c <__ieee754_pow+0x3b4>
 8004c04:	4aa2      	ldr	r2, [pc, #648]	; (8004e90 <__ieee754_pow+0xa38>)
 8004c06:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	f340 8107 	ble.w	8004e1e <__ieee754_pow+0x9c6>
 8004c10:	151b      	asrs	r3, r3, #20
 8004c12:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004c16:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004c1a:	fa4a fa03 	asr.w	sl, sl, r3
 8004c1e:	44da      	add	sl, fp
 8004c20:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8004c24:	489b      	ldr	r0, [pc, #620]	; (8004e94 <__ieee754_pow+0xa3c>)
 8004c26:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004c2a:	4108      	asrs	r0, r1
 8004c2c:	ea00 030a 	and.w	r3, r0, sl
 8004c30:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8004c34:	f1c1 0114 	rsb	r1, r1, #20
 8004c38:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004c3c:	fa4a fa01 	asr.w	sl, sl, r1
 8004c40:	f1bb 0f00 	cmp.w	fp, #0
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	4620      	mov	r0, r4
 8004c4a:	4629      	mov	r1, r5
 8004c4c:	bfb8      	it	lt
 8004c4e:	f1ca 0a00 	rsblt	sl, sl, #0
 8004c52:	f7fb fb21 	bl	8000298 <__aeabi_dsub>
 8004c56:	ec41 0b19 	vmov	d9, r0, r1
 8004c5a:	4642      	mov	r2, r8
 8004c5c:	464b      	mov	r3, r9
 8004c5e:	ec51 0b19 	vmov	r0, r1, d9
 8004c62:	f7fb fb1b 	bl	800029c <__adddf3>
 8004c66:	a37a      	add	r3, pc, #488	; (adr r3, 8004e50 <__ieee754_pow+0x9f8>)
 8004c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	4604      	mov	r4, r0
 8004c70:	460d      	mov	r5, r1
 8004c72:	f7fb fcc9 	bl	8000608 <__aeabi_dmul>
 8004c76:	ec53 2b19 	vmov	r2, r3, d9
 8004c7a:	4606      	mov	r6, r0
 8004c7c:	460f      	mov	r7, r1
 8004c7e:	4620      	mov	r0, r4
 8004c80:	4629      	mov	r1, r5
 8004c82:	f7fb fb09 	bl	8000298 <__aeabi_dsub>
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4640      	mov	r0, r8
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	f7fb fb03 	bl	8000298 <__aeabi_dsub>
 8004c92:	a371      	add	r3, pc, #452	; (adr r3, 8004e58 <__ieee754_pow+0xa00>)
 8004c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c98:	f7fb fcb6 	bl	8000608 <__aeabi_dmul>
 8004c9c:	a370      	add	r3, pc, #448	; (adr r3, 8004e60 <__ieee754_pow+0xa08>)
 8004c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca2:	4680      	mov	r8, r0
 8004ca4:	4689      	mov	r9, r1
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	4629      	mov	r1, r5
 8004caa:	f7fb fcad 	bl	8000608 <__aeabi_dmul>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	f7fb faf1 	bl	800029c <__adddf3>
 8004cba:	4604      	mov	r4, r0
 8004cbc:	460d      	mov	r5, r1
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	4630      	mov	r0, r6
 8004cc4:	4639      	mov	r1, r7
 8004cc6:	f7fb fae9 	bl	800029c <__adddf3>
 8004cca:	4632      	mov	r2, r6
 8004ccc:	463b      	mov	r3, r7
 8004cce:	4680      	mov	r8, r0
 8004cd0:	4689      	mov	r9, r1
 8004cd2:	f7fb fae1 	bl	8000298 <__aeabi_dsub>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4620      	mov	r0, r4
 8004cdc:	4629      	mov	r1, r5
 8004cde:	f7fb fadb 	bl	8000298 <__aeabi_dsub>
 8004ce2:	4642      	mov	r2, r8
 8004ce4:	4606      	mov	r6, r0
 8004ce6:	460f      	mov	r7, r1
 8004ce8:	464b      	mov	r3, r9
 8004cea:	4640      	mov	r0, r8
 8004cec:	4649      	mov	r1, r9
 8004cee:	f7fb fc8b 	bl	8000608 <__aeabi_dmul>
 8004cf2:	a35d      	add	r3, pc, #372	; (adr r3, 8004e68 <__ieee754_pow+0xa10>)
 8004cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	460d      	mov	r5, r1
 8004cfc:	f7fb fc84 	bl	8000608 <__aeabi_dmul>
 8004d00:	a35b      	add	r3, pc, #364	; (adr r3, 8004e70 <__ieee754_pow+0xa18>)
 8004d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d06:	f7fb fac7 	bl	8000298 <__aeabi_dsub>
 8004d0a:	4622      	mov	r2, r4
 8004d0c:	462b      	mov	r3, r5
 8004d0e:	f7fb fc7b 	bl	8000608 <__aeabi_dmul>
 8004d12:	a359      	add	r3, pc, #356	; (adr r3, 8004e78 <__ieee754_pow+0xa20>)
 8004d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d18:	f7fb fac0 	bl	800029c <__adddf3>
 8004d1c:	4622      	mov	r2, r4
 8004d1e:	462b      	mov	r3, r5
 8004d20:	f7fb fc72 	bl	8000608 <__aeabi_dmul>
 8004d24:	a356      	add	r3, pc, #344	; (adr r3, 8004e80 <__ieee754_pow+0xa28>)
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	f7fb fab5 	bl	8000298 <__aeabi_dsub>
 8004d2e:	4622      	mov	r2, r4
 8004d30:	462b      	mov	r3, r5
 8004d32:	f7fb fc69 	bl	8000608 <__aeabi_dmul>
 8004d36:	a354      	add	r3, pc, #336	; (adr r3, 8004e88 <__ieee754_pow+0xa30>)
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f7fb faae 	bl	800029c <__adddf3>
 8004d40:	4622      	mov	r2, r4
 8004d42:	462b      	mov	r3, r5
 8004d44:	f7fb fc60 	bl	8000608 <__aeabi_dmul>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4640      	mov	r0, r8
 8004d4e:	4649      	mov	r1, r9
 8004d50:	f7fb faa2 	bl	8000298 <__aeabi_dsub>
 8004d54:	4604      	mov	r4, r0
 8004d56:	460d      	mov	r5, r1
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	4640      	mov	r0, r8
 8004d5e:	4649      	mov	r1, r9
 8004d60:	f7fb fc52 	bl	8000608 <__aeabi_dmul>
 8004d64:	2200      	movs	r2, #0
 8004d66:	ec41 0b19 	vmov	d9, r0, r1
 8004d6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d6e:	4620      	mov	r0, r4
 8004d70:	4629      	mov	r1, r5
 8004d72:	f7fb fa91 	bl	8000298 <__aeabi_dsub>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	ec51 0b19 	vmov	r0, r1, d9
 8004d7e:	f7fb fd6d 	bl	800085c <__aeabi_ddiv>
 8004d82:	4632      	mov	r2, r6
 8004d84:	4604      	mov	r4, r0
 8004d86:	460d      	mov	r5, r1
 8004d88:	463b      	mov	r3, r7
 8004d8a:	4640      	mov	r0, r8
 8004d8c:	4649      	mov	r1, r9
 8004d8e:	f7fb fc3b 	bl	8000608 <__aeabi_dmul>
 8004d92:	4632      	mov	r2, r6
 8004d94:	463b      	mov	r3, r7
 8004d96:	f7fb fa81 	bl	800029c <__adddf3>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4620      	mov	r0, r4
 8004da0:	4629      	mov	r1, r5
 8004da2:	f7fb fa79 	bl	8000298 <__aeabi_dsub>
 8004da6:	4642      	mov	r2, r8
 8004da8:	464b      	mov	r3, r9
 8004daa:	f7fb fa75 	bl	8000298 <__aeabi_dsub>
 8004dae:	460b      	mov	r3, r1
 8004db0:	4602      	mov	r2, r0
 8004db2:	4939      	ldr	r1, [pc, #228]	; (8004e98 <__ieee754_pow+0xa40>)
 8004db4:	2000      	movs	r0, #0
 8004db6:	f7fb fa6f 	bl	8000298 <__aeabi_dsub>
 8004dba:	ec41 0b10 	vmov	d0, r0, r1
 8004dbe:	ee10 3a90 	vmov	r3, s1
 8004dc2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004dc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dca:	da2b      	bge.n	8004e24 <__ieee754_pow+0x9cc>
 8004dcc:	4650      	mov	r0, sl
 8004dce:	f000 f877 	bl	8004ec0 <scalbn>
 8004dd2:	ec51 0b10 	vmov	r0, r1, d0
 8004dd6:	ec53 2b18 	vmov	r2, r3, d8
 8004dda:	f7ff bbee 	b.w	80045ba <__ieee754_pow+0x162>
 8004dde:	4b2f      	ldr	r3, [pc, #188]	; (8004e9c <__ieee754_pow+0xa44>)
 8004de0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004de4:	429e      	cmp	r6, r3
 8004de6:	f77f af0d 	ble.w	8004c04 <__ieee754_pow+0x7ac>
 8004dea:	4b2d      	ldr	r3, [pc, #180]	; (8004ea0 <__ieee754_pow+0xa48>)
 8004dec:	440b      	add	r3, r1
 8004dee:	4303      	orrs	r3, r0
 8004df0:	d009      	beq.n	8004e06 <__ieee754_pow+0x9ae>
 8004df2:	ec51 0b18 	vmov	r0, r1, d8
 8004df6:	2200      	movs	r2, #0
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f7fb fe77 	bl	8000aec <__aeabi_dcmplt>
 8004dfe:	3800      	subs	r0, #0
 8004e00:	bf18      	it	ne
 8004e02:	2001      	movne	r0, #1
 8004e04:	e448      	b.n	8004698 <__ieee754_pow+0x240>
 8004e06:	4622      	mov	r2, r4
 8004e08:	462b      	mov	r3, r5
 8004e0a:	f7fb fa45 	bl	8000298 <__aeabi_dsub>
 8004e0e:	4642      	mov	r2, r8
 8004e10:	464b      	mov	r3, r9
 8004e12:	f7fb fe7f 	bl	8000b14 <__aeabi_dcmpge>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	f43f aef4 	beq.w	8004c04 <__ieee754_pow+0x7ac>
 8004e1c:	e7e9      	b.n	8004df2 <__ieee754_pow+0x99a>
 8004e1e:	f04f 0a00 	mov.w	sl, #0
 8004e22:	e71a      	b.n	8004c5a <__ieee754_pow+0x802>
 8004e24:	ec51 0b10 	vmov	r0, r1, d0
 8004e28:	4619      	mov	r1, r3
 8004e2a:	e7d4      	b.n	8004dd6 <__ieee754_pow+0x97e>
 8004e2c:	491a      	ldr	r1, [pc, #104]	; (8004e98 <__ieee754_pow+0xa40>)
 8004e2e:	2000      	movs	r0, #0
 8004e30:	f7ff bb31 	b.w	8004496 <__ieee754_pow+0x3e>
 8004e34:	2000      	movs	r0, #0
 8004e36:	2100      	movs	r1, #0
 8004e38:	f7ff bb2d 	b.w	8004496 <__ieee754_pow+0x3e>
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4639      	mov	r1, r7
 8004e40:	f7ff bb29 	b.w	8004496 <__ieee754_pow+0x3e>
 8004e44:	9204      	str	r2, [sp, #16]
 8004e46:	f7ff bb7b 	b.w	8004540 <__ieee754_pow+0xe8>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f7ff bb65 	b.w	800451a <__ieee754_pow+0xc2>
 8004e50:	00000000 	.word	0x00000000
 8004e54:	3fe62e43 	.word	0x3fe62e43
 8004e58:	fefa39ef 	.word	0xfefa39ef
 8004e5c:	3fe62e42 	.word	0x3fe62e42
 8004e60:	0ca86c39 	.word	0x0ca86c39
 8004e64:	be205c61 	.word	0xbe205c61
 8004e68:	72bea4d0 	.word	0x72bea4d0
 8004e6c:	3e663769 	.word	0x3e663769
 8004e70:	c5d26bf1 	.word	0xc5d26bf1
 8004e74:	3ebbbd41 	.word	0x3ebbbd41
 8004e78:	af25de2c 	.word	0xaf25de2c
 8004e7c:	3f11566a 	.word	0x3f11566a
 8004e80:	16bebd93 	.word	0x16bebd93
 8004e84:	3f66c16c 	.word	0x3f66c16c
 8004e88:	5555553e 	.word	0x5555553e
 8004e8c:	3fc55555 	.word	0x3fc55555
 8004e90:	3fe00000 	.word	0x3fe00000
 8004e94:	fff00000 	.word	0xfff00000
 8004e98:	3ff00000 	.word	0x3ff00000
 8004e9c:	4090cbff 	.word	0x4090cbff
 8004ea0:	3f6f3400 	.word	0x3f6f3400
 8004ea4:	652b82fe 	.word	0x652b82fe
 8004ea8:	3c971547 	.word	0x3c971547

08004eac <fabs>:
 8004eac:	ec51 0b10 	vmov	r0, r1, d0
 8004eb0:	ee10 2a10 	vmov	r2, s0
 8004eb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004eb8:	ec43 2b10 	vmov	d0, r2, r3
 8004ebc:	4770      	bx	lr
	...

08004ec0 <scalbn>:
 8004ec0:	b570      	push	{r4, r5, r6, lr}
 8004ec2:	ec55 4b10 	vmov	r4, r5, d0
 8004ec6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004eca:	4606      	mov	r6, r0
 8004ecc:	462b      	mov	r3, r5
 8004ece:	b999      	cbnz	r1, 8004ef8 <scalbn+0x38>
 8004ed0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004ed4:	4323      	orrs	r3, r4
 8004ed6:	d03f      	beq.n	8004f58 <scalbn+0x98>
 8004ed8:	4b35      	ldr	r3, [pc, #212]	; (8004fb0 <scalbn+0xf0>)
 8004eda:	4629      	mov	r1, r5
 8004edc:	ee10 0a10 	vmov	r0, s0
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f7fb fb91 	bl	8000608 <__aeabi_dmul>
 8004ee6:	4b33      	ldr	r3, [pc, #204]	; (8004fb4 <scalbn+0xf4>)
 8004ee8:	429e      	cmp	r6, r3
 8004eea:	4604      	mov	r4, r0
 8004eec:	460d      	mov	r5, r1
 8004eee:	da10      	bge.n	8004f12 <scalbn+0x52>
 8004ef0:	a327      	add	r3, pc, #156	; (adr r3, 8004f90 <scalbn+0xd0>)
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	e01f      	b.n	8004f38 <scalbn+0x78>
 8004ef8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004efc:	4291      	cmp	r1, r2
 8004efe:	d10c      	bne.n	8004f1a <scalbn+0x5a>
 8004f00:	ee10 2a10 	vmov	r2, s0
 8004f04:	4620      	mov	r0, r4
 8004f06:	4629      	mov	r1, r5
 8004f08:	f7fb f9c8 	bl	800029c <__adddf3>
 8004f0c:	4604      	mov	r4, r0
 8004f0e:	460d      	mov	r5, r1
 8004f10:	e022      	b.n	8004f58 <scalbn+0x98>
 8004f12:	460b      	mov	r3, r1
 8004f14:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004f18:	3936      	subs	r1, #54	; 0x36
 8004f1a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004f1e:	4296      	cmp	r6, r2
 8004f20:	dd0d      	ble.n	8004f3e <scalbn+0x7e>
 8004f22:	2d00      	cmp	r5, #0
 8004f24:	a11c      	add	r1, pc, #112	; (adr r1, 8004f98 <scalbn+0xd8>)
 8004f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f2a:	da02      	bge.n	8004f32 <scalbn+0x72>
 8004f2c:	a11c      	add	r1, pc, #112	; (adr r1, 8004fa0 <scalbn+0xe0>)
 8004f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f32:	a319      	add	r3, pc, #100	; (adr r3, 8004f98 <scalbn+0xd8>)
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f7fb fb66 	bl	8000608 <__aeabi_dmul>
 8004f3c:	e7e6      	b.n	8004f0c <scalbn+0x4c>
 8004f3e:	1872      	adds	r2, r6, r1
 8004f40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004f44:	428a      	cmp	r2, r1
 8004f46:	dcec      	bgt.n	8004f22 <scalbn+0x62>
 8004f48:	2a00      	cmp	r2, #0
 8004f4a:	dd08      	ble.n	8004f5e <scalbn+0x9e>
 8004f4c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f50:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004f58:	ec45 4b10 	vmov	d0, r4, r5
 8004f5c:	bd70      	pop	{r4, r5, r6, pc}
 8004f5e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004f62:	da08      	bge.n	8004f76 <scalbn+0xb6>
 8004f64:	2d00      	cmp	r5, #0
 8004f66:	a10a      	add	r1, pc, #40	; (adr r1, 8004f90 <scalbn+0xd0>)
 8004f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f6c:	dac0      	bge.n	8004ef0 <scalbn+0x30>
 8004f6e:	a10e      	add	r1, pc, #56	; (adr r1, 8004fa8 <scalbn+0xe8>)
 8004f70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f74:	e7bc      	b.n	8004ef0 <scalbn+0x30>
 8004f76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f7a:	3236      	adds	r2, #54	; 0x36
 8004f7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004f84:	4620      	mov	r0, r4
 8004f86:	4b0c      	ldr	r3, [pc, #48]	; (8004fb8 <scalbn+0xf8>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	e7d5      	b.n	8004f38 <scalbn+0x78>
 8004f8c:	f3af 8000 	nop.w
 8004f90:	c2f8f359 	.word	0xc2f8f359
 8004f94:	01a56e1f 	.word	0x01a56e1f
 8004f98:	8800759c 	.word	0x8800759c
 8004f9c:	7e37e43c 	.word	0x7e37e43c
 8004fa0:	8800759c 	.word	0x8800759c
 8004fa4:	fe37e43c 	.word	0xfe37e43c
 8004fa8:	c2f8f359 	.word	0xc2f8f359
 8004fac:	81a56e1f 	.word	0x81a56e1f
 8004fb0:	43500000 	.word	0x43500000
 8004fb4:	ffff3cb0 	.word	0xffff3cb0
 8004fb8:	3c900000 	.word	0x3c900000

08004fbc <with_errno>:
 8004fbc:	b570      	push	{r4, r5, r6, lr}
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	460d      	mov	r5, r1
 8004fc2:	4616      	mov	r6, r2
 8004fc4:	f7fe fd4e 	bl	8003a64 <__errno>
 8004fc8:	4629      	mov	r1, r5
 8004fca:	6006      	str	r6, [r0, #0]
 8004fcc:	4620      	mov	r0, r4
 8004fce:	bd70      	pop	{r4, r5, r6, pc}

08004fd0 <xflow>:
 8004fd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fd2:	4614      	mov	r4, r2
 8004fd4:	461d      	mov	r5, r3
 8004fd6:	b108      	cbz	r0, 8004fdc <xflow+0xc>
 8004fd8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004fdc:	e9cd 2300 	strd	r2, r3, [sp]
 8004fe0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	f7fb fb0e 	bl	8000608 <__aeabi_dmul>
 8004fec:	2222      	movs	r2, #34	; 0x22
 8004fee:	b003      	add	sp, #12
 8004ff0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ff4:	f7ff bfe2 	b.w	8004fbc <with_errno>

08004ff8 <__math_uflow>:
 8004ff8:	b508      	push	{r3, lr}
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005000:	f7ff ffe6 	bl	8004fd0 <xflow>
 8005004:	ec41 0b10 	vmov	d0, r0, r1
 8005008:	bd08      	pop	{r3, pc}

0800500a <__math_oflow>:
 800500a:	b508      	push	{r3, lr}
 800500c:	2200      	movs	r2, #0
 800500e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005012:	f7ff ffdd 	bl	8004fd0 <xflow>
 8005016:	ec41 0b10 	vmov	d0, r0, r1
 800501a:	bd08      	pop	{r3, pc}

0800501c <__ieee754_sqrt>:
 800501c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005020:	ec55 4b10 	vmov	r4, r5, d0
 8005024:	4e67      	ldr	r6, [pc, #412]	; (80051c4 <__ieee754_sqrt+0x1a8>)
 8005026:	43ae      	bics	r6, r5
 8005028:	ee10 0a10 	vmov	r0, s0
 800502c:	ee10 2a10 	vmov	r2, s0
 8005030:	4629      	mov	r1, r5
 8005032:	462b      	mov	r3, r5
 8005034:	d10d      	bne.n	8005052 <__ieee754_sqrt+0x36>
 8005036:	f7fb fae7 	bl	8000608 <__aeabi_dmul>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	4620      	mov	r0, r4
 8005040:	4629      	mov	r1, r5
 8005042:	f7fb f92b 	bl	800029c <__adddf3>
 8005046:	4604      	mov	r4, r0
 8005048:	460d      	mov	r5, r1
 800504a:	ec45 4b10 	vmov	d0, r4, r5
 800504e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005052:	2d00      	cmp	r5, #0
 8005054:	dc0b      	bgt.n	800506e <__ieee754_sqrt+0x52>
 8005056:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800505a:	4326      	orrs	r6, r4
 800505c:	d0f5      	beq.n	800504a <__ieee754_sqrt+0x2e>
 800505e:	b135      	cbz	r5, 800506e <__ieee754_sqrt+0x52>
 8005060:	f7fb f91a 	bl	8000298 <__aeabi_dsub>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	f7fb fbf8 	bl	800085c <__aeabi_ddiv>
 800506c:	e7eb      	b.n	8005046 <__ieee754_sqrt+0x2a>
 800506e:	1509      	asrs	r1, r1, #20
 8005070:	f000 808d 	beq.w	800518e <__ieee754_sqrt+0x172>
 8005074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005078:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800507c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005080:	07c9      	lsls	r1, r1, #31
 8005082:	bf5c      	itt	pl
 8005084:	005b      	lslpl	r3, r3, #1
 8005086:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800508a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800508e:	bf58      	it	pl
 8005090:	0052      	lslpl	r2, r2, #1
 8005092:	2500      	movs	r5, #0
 8005094:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005098:	1076      	asrs	r6, r6, #1
 800509a:	0052      	lsls	r2, r2, #1
 800509c:	f04f 0e16 	mov.w	lr, #22
 80050a0:	46ac      	mov	ip, r5
 80050a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80050a6:	eb0c 0001 	add.w	r0, ip, r1
 80050aa:	4298      	cmp	r0, r3
 80050ac:	bfde      	ittt	le
 80050ae:	1a1b      	suble	r3, r3, r0
 80050b0:	eb00 0c01 	addle.w	ip, r0, r1
 80050b4:	186d      	addle	r5, r5, r1
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	f1be 0e01 	subs.w	lr, lr, #1
 80050bc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80050c0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80050c4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80050c8:	d1ed      	bne.n	80050a6 <__ieee754_sqrt+0x8a>
 80050ca:	4674      	mov	r4, lr
 80050cc:	2720      	movs	r7, #32
 80050ce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80050d2:	4563      	cmp	r3, ip
 80050d4:	eb01 000e 	add.w	r0, r1, lr
 80050d8:	dc02      	bgt.n	80050e0 <__ieee754_sqrt+0xc4>
 80050da:	d113      	bne.n	8005104 <__ieee754_sqrt+0xe8>
 80050dc:	4290      	cmp	r0, r2
 80050de:	d811      	bhi.n	8005104 <__ieee754_sqrt+0xe8>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	eb00 0e01 	add.w	lr, r0, r1
 80050e6:	da57      	bge.n	8005198 <__ieee754_sqrt+0x17c>
 80050e8:	f1be 0f00 	cmp.w	lr, #0
 80050ec:	db54      	blt.n	8005198 <__ieee754_sqrt+0x17c>
 80050ee:	f10c 0801 	add.w	r8, ip, #1
 80050f2:	eba3 030c 	sub.w	r3, r3, ip
 80050f6:	4290      	cmp	r0, r2
 80050f8:	bf88      	it	hi
 80050fa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80050fe:	1a12      	subs	r2, r2, r0
 8005100:	440c      	add	r4, r1
 8005102:	46c4      	mov	ip, r8
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	3f01      	subs	r7, #1
 8005108:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800510c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005110:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005114:	d1dd      	bne.n	80050d2 <__ieee754_sqrt+0xb6>
 8005116:	4313      	orrs	r3, r2
 8005118:	d01b      	beq.n	8005152 <__ieee754_sqrt+0x136>
 800511a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80051c8 <__ieee754_sqrt+0x1ac>
 800511e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80051cc <__ieee754_sqrt+0x1b0>
 8005122:	e9da 0100 	ldrd	r0, r1, [sl]
 8005126:	e9db 2300 	ldrd	r2, r3, [fp]
 800512a:	f7fb f8b5 	bl	8000298 <__aeabi_dsub>
 800512e:	e9da 8900 	ldrd	r8, r9, [sl]
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4640      	mov	r0, r8
 8005138:	4649      	mov	r1, r9
 800513a:	f7fb fce1 	bl	8000b00 <__aeabi_dcmple>
 800513e:	b140      	cbz	r0, 8005152 <__ieee754_sqrt+0x136>
 8005140:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005144:	e9da 0100 	ldrd	r0, r1, [sl]
 8005148:	e9db 2300 	ldrd	r2, r3, [fp]
 800514c:	d126      	bne.n	800519c <__ieee754_sqrt+0x180>
 800514e:	3501      	adds	r5, #1
 8005150:	463c      	mov	r4, r7
 8005152:	106a      	asrs	r2, r5, #1
 8005154:	0863      	lsrs	r3, r4, #1
 8005156:	07e9      	lsls	r1, r5, #31
 8005158:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800515c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005160:	bf48      	it	mi
 8005162:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005166:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800516a:	461c      	mov	r4, r3
 800516c:	e76d      	b.n	800504a <__ieee754_sqrt+0x2e>
 800516e:	0ad3      	lsrs	r3, r2, #11
 8005170:	3815      	subs	r0, #21
 8005172:	0552      	lsls	r2, r2, #21
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0fa      	beq.n	800516e <__ieee754_sqrt+0x152>
 8005178:	02dc      	lsls	r4, r3, #11
 800517a:	d50a      	bpl.n	8005192 <__ieee754_sqrt+0x176>
 800517c:	f1c1 0420 	rsb	r4, r1, #32
 8005180:	fa22 f404 	lsr.w	r4, r2, r4
 8005184:	1e4d      	subs	r5, r1, #1
 8005186:	408a      	lsls	r2, r1
 8005188:	4323      	orrs	r3, r4
 800518a:	1b41      	subs	r1, r0, r5
 800518c:	e772      	b.n	8005074 <__ieee754_sqrt+0x58>
 800518e:	4608      	mov	r0, r1
 8005190:	e7f0      	b.n	8005174 <__ieee754_sqrt+0x158>
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	3101      	adds	r1, #1
 8005196:	e7ef      	b.n	8005178 <__ieee754_sqrt+0x15c>
 8005198:	46e0      	mov	r8, ip
 800519a:	e7aa      	b.n	80050f2 <__ieee754_sqrt+0xd6>
 800519c:	f7fb f87e 	bl	800029c <__adddf3>
 80051a0:	e9da 8900 	ldrd	r8, r9, [sl]
 80051a4:	4602      	mov	r2, r0
 80051a6:	460b      	mov	r3, r1
 80051a8:	4640      	mov	r0, r8
 80051aa:	4649      	mov	r1, r9
 80051ac:	f7fb fc9e 	bl	8000aec <__aeabi_dcmplt>
 80051b0:	b120      	cbz	r0, 80051bc <__ieee754_sqrt+0x1a0>
 80051b2:	1ca0      	adds	r0, r4, #2
 80051b4:	bf08      	it	eq
 80051b6:	3501      	addeq	r5, #1
 80051b8:	3402      	adds	r4, #2
 80051ba:	e7ca      	b.n	8005152 <__ieee754_sqrt+0x136>
 80051bc:	3401      	adds	r4, #1
 80051be:	f024 0401 	bic.w	r4, r4, #1
 80051c2:	e7c6      	b.n	8005152 <__ieee754_sqrt+0x136>
 80051c4:	7ff00000 	.word	0x7ff00000
 80051c8:	20000068 	.word	0x20000068
 80051cc:	20000070 	.word	0x20000070

080051d0 <_init>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	bf00      	nop
 80051d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d6:	bc08      	pop	{r3}
 80051d8:	469e      	mov	lr, r3
 80051da:	4770      	bx	lr

080051dc <_fini>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	bf00      	nop
 80051e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e2:	bc08      	pop	{r3}
 80051e4:	469e      	mov	lr, r3
 80051e6:	4770      	bx	lr
