{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581472268998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581472269047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 19:51:08 2020 " "Processing started: Tue Feb 11 19:51:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581472269047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472269047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16_bit_adder -c 16_bit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16_bit_adder -c 16_bit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472269047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581472270798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581472270798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294817 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/ripple_adder.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472294817 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1581472294829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472294829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294867 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_one_mux " "Found entity 2: two_one_mux" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294867 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_CRA " "Found entity 3: four_bit_CRA" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294867 ""} { "Info" "ISGN_ENTITY_NAME" "4 high_four_bit_CSA " "Found entity 4: high_four_bit_CSA" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472294867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294884 ""} { "Info" "ISGN_ENTITY_NAME" "2 CL_unit " "Found entity 2: CL_unit" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294884 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_pg_adder " "Found entity 3: full_pg_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294884 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA_4 " "Found entity 4: CLA_4" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_lookahead_adder.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581472294884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472294884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581472294969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder carry_select_adder:carry_select_adder_inst " "Elaborating entity \"carry_select_adder\" for hierarchy \"carry_select_adder:carry_select_adder_inst\"" {  } { { "lab4_adders_toplevel.sv" "carry_select_adder_inst" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CRA carry_select_adder:carry_select_adder_inst\|four_bit_CRA:fbcra1 " "Elaborating entity \"four_bit_CRA\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|four_bit_CRA:fbcra1\"" {  } { { "carry_select_adder.sv" "fbcra1" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_select_adder:carry_select_adder_inst\|four_bit_CRA:fbcra1\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|four_bit_CRA:fbcra1\|full_adder:fa0\"" {  } { { "carry_select_adder.sv" "fa0" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_four_bit_CSA carry_select_adder:carry_select_adder_inst\|high_four_bit_CSA:fcsa0 " "Elaborating entity \"high_four_bit_CSA\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|high_four_bit_CSA:fcsa0\"" {  } { { "carry_select_adder.sv" "fcsa0" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux carry_select_adder:carry_select_adder_inst\|high_four_bit_CSA:fcsa0\|two_one_mux:mx0 " "Elaborating entity \"two_one_mux\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|high_four_bit_CSA:fcsa0\|two_one_mux:mx0\"" {  } { { "carry_select_adder.sv" "mx0" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/carry_select_adder.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab4_adders_toplevel.sv" "Ahex0_inst" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab4/adder16/lab4_adders_toplevel.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472295117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581472296481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581472298388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581472298388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581472298799 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581472298799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581472298799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581472298799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581472298890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 19:51:38 2020 " "Processing ended: Tue Feb 11 19:51:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581472298890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581472298890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581472298890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581472298890 ""}
