<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lib—mem_lib.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    29-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff0000;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        3
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_modesw
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        3
    </td>
    <td class="headerCovSummaryEntry">
        3
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or it's affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : `define EL2_LOCAL_RAM_TEST_IO          \</span>
<span id="L17"><span class="lineNum">      17</span>              : input logic WE,              \</span>
<span id="L18"><span class="lineNum">      18</span>              : input logic ME,              \</span>
<span id="L19"><span class="lineNum">      19</span>              : input logic CLK,             \</span>
<span id="L20"><span class="lineNum">      20</span>              : input logic TEST1,           \</span>
<span id="L21"><span class="lineNum">      21</span>              : input logic RME,             \</span>
<span id="L22"><span class="lineNum">      22</span>              : input logic  [3:0] RM,       \</span>
<span id="L23"><span class="lineNum">      23</span>              : input logic LS,              \</span>
<span id="L24"><span class="lineNum">      24</span>              : input logic DS,              \</span>
<span id="L25"><span class="lineNum">      25</span>              : input logic SD,              \</span>
<span id="L26"><span class="lineNum">      26</span>              : input logic TEST_RNM,        \</span>
<span id="L27"><span class="lineNum">      27</span>              : input logic BC1,             \</span>
<span id="L28"><span class="lineNum">      28</span>              : input logic BC2,             \</span>
<span id="L29"><span class="lineNum">      29</span>              : output logic ROP</span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              : `define EL2_RAM(depth, width)              \</span>
<span id="L32"><span class="lineNum">      32</span>              : module ram_``depth``x``width(               \</span>
<span id="L33"><span class="lineNum">      33</span>              :    input logic [$clog2(depth)-1:0] ADR,     \</span>
<span id="L34"><span class="lineNum">      34</span>              :    input logic [(width-1):0] D,             \</span>
<span id="L35"><span class="lineNum">      35</span>              :    output logic [(width-1):0] Q,            \</span>
<span id="L36"><span class="lineNum">      36</span>              :     `EL2_LOCAL_RAM_TEST_IO                 \</span>
<span id="L37"><span class="lineNum">      37</span>              : );                                          \</span>
<span id="L38"><span class="lineNum">      38</span>              : reg [(width-1):0] ram_core [(depth-1):0];   \</span>
<span id="L39"><span class="lineNum">      39</span>              : `ifdef GTLSIM                               \</span>
<span id="L40"><span class="lineNum">      40</span>              : integer i;                                  \</span>
<span id="L41"><span class="lineNum">      41</span>              : initial begin                               \</span>
<span id="L42"><span class="lineNum">      42</span>              :    for (i=0; i&lt;depth; i=i+1)                \</span>
<span id="L43"><span class="lineNum">      43</span>              :      ram_core[i] = '0;                      \</span>
<span id="L44"><span class="lineNum">      44</span>              : end                                         \</span>
<span id="L45"><span class="lineNum">      45</span>              : `endif                                      \</span>
<span id="L46"><span class="lineNum">      46</span>              : always @(posedge CLK) begin                 \</span>
<span id="L47"><span class="lineNum">      47</span>              : `ifdef GTLSIM                               \</span>
<span id="L48"><span class="lineNum">      48</span>              :    if (ME &amp;&amp; WE) ram_core[ADR] &lt;= D;        \</span>
<span id="L49"><span class="lineNum">      49</span>              : `else                                       \</span>
<span id="L50"><span class="lineNum">      50</span>              :    if (ME &amp;&amp; WE) begin ram_core[ADR] &lt;= D; Q &lt;= 'x; end  \</span>
<span id="L51"><span class="lineNum">      51</span>              : `endif                                      \</span>
<span id="L52"><span class="lineNum">      52</span>              :    if (ME &amp;&amp; ~WE) Q &lt;= ram_core[ADR];       \</span>
<span id="L53"><span class="lineNum">      53</span>              : end                                         \</span>
<span id="L54"><span class="lineNum">      54</span>              : assign ROP = ME;                            \</span>
<span id="L55"><span class="lineNum">      55</span>              :                                             \</span>
<span id="L56"><span class="lineNum">      56</span>              : endmodule</span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span>              : `define EL2_RAM_BE(depth, width)           \</span>
<span id="L59"><span class="lineNum">      59</span>              : module ram_be_``depth``x``width(            \</span>
<span id="L60"><span class="lineNum">      60</span>              :    input logic [$clog2(depth)-1:0] ADR,     \</span>
<span id="L61"><span class="lineNum">      61</span>              :    input logic [(width-1):0] D, WEM,        \</span>
<span id="L62"><span class="lineNum">      62</span>              :    output logic [(width-1):0] Q,            \</span>
<span id="L63"><span class="lineNum">      63</span>              :     `EL2_LOCAL_RAM_TEST_IO                 \</span>
<span id="L64"><span class="lineNum">      64</span>              : );                                          \</span>
<span id="L65"><span class="lineNum">      65</span>              : reg [(width-1):0] ram_core [(depth-1):0];   \</span>
<span id="L66"><span class="lineNum">      66</span>              : `ifdef GTLSIM                               \</span>
<span id="L67"><span class="lineNum">      67</span>              : integer i;                                  \</span>
<span id="L68"><span class="lineNum">      68</span>              : initial begin                               \</span>
<span id="L69"><span class="lineNum">      69</span>              :    for (i=0; i&lt;depth; i=i+1)                \</span>
<span id="L70"><span class="lineNum">      70</span>              :      ram_core[i] = '0;                      \</span>
<span id="L71"><span class="lineNum">      71</span>              : end                                         \</span>
<span id="L72"><span class="lineNum">      72</span>              : `endif                                      \</span>
<span id="L73"><span class="lineNum">      73</span>              : always @(posedge CLK) begin                 \</span>
<span id="L74"><span class="lineNum">      74</span>              : `ifdef GTLSIM                               \</span>
<span id="L75"><span class="lineNum">      75</span>              :    if (ME &amp;&amp; WE)       ram_core[ADR] &lt;= D &amp; WEM | ~WEM &amp; ram_core[ADR];      \</span>
<span id="L76"><span class="lineNum">      76</span>              : `else                                       \</span>
<span id="L77"><span class="lineNum">      77</span>              :    if (ME &amp;&amp; WE) begin ram_core[ADR] &lt;= D &amp; WEM | ~WEM &amp; ram_core[ADR]; Q &lt;= 'x; end  \</span>
<span id="L78"><span class="lineNum">      78</span>              : `endif                                      \</span>
<span id="L79"><span class="lineNum">      79</span>              :    if (ME &amp;&amp; ~WE) Q &lt;= ram_core[ADR];          \</span>
<span id="L80"><span class="lineNum">      80</span>              : end                                         \</span>
<span id="L81"><span class="lineNum">      81</span>              : assign ROP = ME;                            \</span>
<span id="L82"><span class="lineNum">      82</span>              :                                             \</span>
<span id="L83"><span class="lineNum">      83</span>              : endmodule</span>
<span id="L84"><span class="lineNum">      84</span>              : </span>
<span id="L85"><span class="lineNum">      85</span>              : // parameterizable RAM for verilator sims</span>
<span id="L86"><span class="lineNum">      86</span>              : module el2_ram #(depth=4096, width=39) (</span>
<span id="L87"><span class="lineNum">      87</span>              : input logic [$clog2(depth)-1:0] ADR,</span>
<span id="L88"><span class="lineNum">      88</span>              : input logic [(width-1):0] D,</span>
<span id="L89"><span class="lineNum">      89</span>              : output logic [(width-1):0] Q,</span>
<span id="L90"><span class="lineNum">      90</span>              :  `EL2_LOCAL_RAM_TEST_IO</span>
<span id="L91"><span class="lineNum">      91</span>              : );</span>
<span id="L92"><span class="lineNum">      92</span>              : reg [(width-1):0] ram_core [(depth-1):0];</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span>              : always @(posedge CLK) begin</span>
<span id="L95"><span class="lineNum">      95</span>              : `ifdef GTLSIM</span>
<span id="L96"><span class="lineNum">      96</span>              :    if (ME &amp;&amp; WE)       ram_core[ADR] &lt;= D;</span>
<span id="L97"><span class="lineNum">      97</span>              : `else</span>
<span id="L98"><span class="lineNum">      98</span>              :    if (ME &amp;&amp; WE) begin ram_core[ADR] &lt;= D; Q &lt;= 'x; end</span>
<span id="L99"><span class="lineNum">      99</span>              : `endif</span>
<span id="L100"><span class="lineNum">     100</span>              :    if (ME &amp;&amp; ~WE) Q &lt;= ram_core[ADR];</span>
<span id="L101"><span class="lineNum">     101</span>              : end</span>
<span id="L102"><span class="lineNum">     102</span>              : endmodule</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              : //=========================================================================================================================</span>
<span id="L105"><span class="lineNum">     105</span>              : //=================================== START OF CCM  =======================================================================</span>
<span id="L106"><span class="lineNum">     106</span>              : //============= Possible sram sizes for a 39 bit wide memory ( 4 bytes + 7 bits ECC ) =====================================</span>
<span id="L107"><span class="lineNum">     107</span>              : //-------------------------------------------------------------------------------------------------------------------------</span>
<span id="L108"><span class="lineNum">     108</span>              : `EL2_RAM(32768, 39)</span>
<span id="L109"><span class="lineNum">     109</span>              : `EL2_RAM(16384, 39)</span>
<span id="L110"><span class="lineNum">     110</span>              : `EL2_RAM(8192, 39)</span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC tlaBgGNC">     1836448 : `EL2_RAM(4096, 39)</span></span>
<span id="L112"><span class="lineNum">     112</span>              : `EL2_RAM(3072, 39)</span>
<span id="L113"><span class="lineNum">     113</span>              : `EL2_RAM(2048, 39)</span>
<span id="L114"><span class="lineNum">     114</span>              : `EL2_RAM(1536, 39)     // need this for the 48KB DCCM option)</span>
<span id="L115"><span class="lineNum">     115</span>              : `EL2_RAM(1024, 39)</span>
<span id="L116"><span class="lineNum">     116</span>              : `EL2_RAM(768, 39)</span>
<span id="L117"><span class="lineNum">     117</span>              : `EL2_RAM(512, 39)</span>
<span id="L118"><span class="lineNum">     118</span>              : `EL2_RAM(256, 39)</span>
<span id="L119"><span class="lineNum">     119</span>              : `EL2_RAM(128, 39)</span>
<span id="L120"><span class="lineNum">     120</span>              : `EL2_RAM(1024, 20)</span>
<span id="L121"><span class="lineNum">     121</span>              : `EL2_RAM(512, 20)</span>
<span id="L122"><span class="lineNum">     122</span>              : `EL2_RAM(256, 20)</span>
<span id="L123"><span class="lineNum">     123</span>              : `EL2_RAM(128, 20)</span>
<span id="L124"><span class="lineNum">     124</span>              : `EL2_RAM(64, 20)</span>
<span id="L125"><span class="lineNum">     125</span>              : `EL2_RAM(4096, 34)</span>
<span id="L126"><span class="lineNum">     126</span>              : `EL2_RAM(2048, 34)</span>
<span id="L127"><span class="lineNum">     127</span>              : `EL2_RAM(1024, 34)</span>
<span id="L128"><span class="lineNum">     128</span>              : `EL2_RAM(512, 34)</span>
<span id="L129"><span class="lineNum">     129</span>              : `EL2_RAM(256, 34)</span>
<span id="L130"><span class="lineNum">     130</span>              : `EL2_RAM(128, 34)</span>
<span id="L131"><span class="lineNum">     131</span>              : `EL2_RAM(64, 34)</span>
<span id="L132"><span class="lineNum">     132</span>              : `EL2_RAM(8192, 68)</span>
<span id="L133"><span class="lineNum">     133</span>              : `EL2_RAM(4096, 68)</span>
<span id="L134"><span class="lineNum">     134</span>              : `EL2_RAM(2048, 68)</span>
<span id="L135"><span class="lineNum">     135</span>              : `EL2_RAM(1024, 68)</span>
<span id="L136"><span class="lineNum">     136</span>              : `EL2_RAM(512, 68)</span>
<span id="L137"><span class="lineNum">     137</span>              : `EL2_RAM(256, 68)</span>
<span id="L138"><span class="lineNum">     138</span>              : `EL2_RAM(128, 68)</span>
<span id="L139"><span class="lineNum">     139</span>              : `EL2_RAM(64, 68)</span>
<span id="L140"><span class="lineNum">     140</span>              : `EL2_RAM(8192, 71)</span>
<span id="L141"><span class="lineNum">     141</span>              : `EL2_RAM(4096, 71)</span>
<span id="L142"><span class="lineNum">     142</span>              : `EL2_RAM(2048, 71)</span>
<span id="L143"><span class="lineNum">     143</span>              : `EL2_RAM(1024, 71)</span>
<span id="L144"><span class="lineNum">     144</span>              : `EL2_RAM(512, 71)</span>
<span id="L145"><span class="lineNum">     145</span>              : `EL2_RAM(256, 71)</span>
<span id="L146"><span class="lineNum">     146</span>              : `EL2_RAM(128, 71)</span>
<span id="L147"><span class="lineNum">     147</span>              : `EL2_RAM(64, 71)</span>
<span id="L148"><span class="lineNum">     148</span>              : `EL2_RAM(4096, 42)</span>
<span id="L149"><span class="lineNum">     149</span>              : `EL2_RAM(2048, 42)</span>
<span id="L150"><span class="lineNum">     150</span>              : `EL2_RAM(1024, 42)</span>
<span id="L151"><span class="lineNum">     151</span>              : `EL2_RAM(512, 42)</span>
<span id="L152"><span class="lineNum">     152</span>              : `EL2_RAM(256, 42)</span>
<span id="L153"><span class="lineNum">     153</span>              : `EL2_RAM(128, 42)</span>
<span id="L154"><span class="lineNum">     154</span>              : `EL2_RAM(64, 42)</span>
<span id="L155"><span class="lineNum">     155</span>              : `EL2_RAM(4096, 22)</span>
<span id="L156"><span class="lineNum">     156</span>              : `EL2_RAM(2048, 22)</span>
<span id="L157"><span class="lineNum">     157</span>              : `EL2_RAM(1024, 22)</span>
<span id="L158"><span class="lineNum">     158</span>              : `EL2_RAM(512, 22)</span>
<span id="L159"><span class="lineNum">     159</span>              : `EL2_RAM(256, 22)</span>
<span id="L160"><span class="lineNum">     160</span>              : `EL2_RAM(128, 22)</span>
<span id="L161"><span class="lineNum">     161</span>              : `EL2_RAM(64, 22)</span>
<span id="L162"><span class="lineNum">     162</span>              : `EL2_RAM(1024, 26)</span>
<span id="L163"><span class="lineNum">     163</span>              : `EL2_RAM(4096, 26)</span>
<span id="L164"><span class="lineNum">     164</span>              : `EL2_RAM(2048, 26)</span>
<span id="L165"><span class="lineNum">     165</span>              : `EL2_RAM(512, 26)</span>
<span id="L166"><span class="lineNum">     166</span>              : `EL2_RAM(256, 26)</span>
<span id="L167"><span class="lineNum">     167</span>              : `EL2_RAM(128, 26)</span>
<span id="L168"><span class="lineNum">     168</span>              : `EL2_RAM(64, 26)</span>
<span id="L169"><span class="lineNum">     169</span>              : `EL2_RAM(32, 26)</span>
<span id="L170"><span class="lineNum">     170</span>              : `EL2_RAM(32, 22)</span>
<span id="L171"><span class="lineNum">     171</span>              : `EL2_RAM_BE(8192, 142)</span>
<span id="L172"><span class="lineNum">     172</span>              : `EL2_RAM_BE(4096, 142)</span>
<span id="L173"><span class="lineNum">     173</span>              : `EL2_RAM_BE(2048, 142)</span>
<span id="L174"><span class="lineNum">     174</span>              : `EL2_RAM_BE(1024, 142)</span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">      459112 : `EL2_RAM_BE(512, 142)</span></span>
<span id="L176"><span class="lineNum">     176</span>              : `EL2_RAM_BE(256, 142)</span>
<span id="L177"><span class="lineNum">     177</span>              : `EL2_RAM_BE(128, 142)</span>
<span id="L178"><span class="lineNum">     178</span>              : `EL2_RAM_BE(64, 142)</span>
<span id="L179"><span class="lineNum">     179</span>              : `EL2_RAM_BE(8192, 284)</span>
<span id="L180"><span class="lineNum">     180</span>              : `EL2_RAM_BE(4096, 284)</span>
<span id="L181"><span class="lineNum">     181</span>              : `EL2_RAM_BE(2048, 284)</span>
<span id="L182"><span class="lineNum">     182</span>              : `EL2_RAM_BE(1024, 284)</span>
<span id="L183"><span class="lineNum">     183</span>              : `EL2_RAM_BE(512, 284)</span>
<span id="L184"><span class="lineNum">     184</span>              : `EL2_RAM_BE(256, 284)</span>
<span id="L185"><span class="lineNum">     185</span>              : `EL2_RAM_BE(128, 284)</span>
<span id="L186"><span class="lineNum">     186</span>              : `EL2_RAM_BE(64, 284)</span>
<span id="L187"><span class="lineNum">     187</span>              : `EL2_RAM_BE(8192, 136)</span>
<span id="L188"><span class="lineNum">     188</span>              : `EL2_RAM_BE(4096, 136)</span>
<span id="L189"><span class="lineNum">     189</span>              : `EL2_RAM_BE(2048, 136)</span>
<span id="L190"><span class="lineNum">     190</span>              : `EL2_RAM_BE(1024, 136)</span>
<span id="L191"><span class="lineNum">     191</span>              : `EL2_RAM_BE(512, 136)</span>
<span id="L192"><span class="lineNum">     192</span>              : `EL2_RAM_BE(256, 136)</span>
<span id="L193"><span class="lineNum">     193</span>              : `EL2_RAM_BE(128, 136)</span>
<span id="L194"><span class="lineNum">     194</span>              : `EL2_RAM_BE(64, 136)</span>
<span id="L195"><span class="lineNum">     195</span>              : `EL2_RAM_BE(8192, 272)</span>
<span id="L196"><span class="lineNum">     196</span>              : `EL2_RAM_BE(4096, 272)</span>
<span id="L197"><span class="lineNum">     197</span>              : `EL2_RAM_BE(2048, 272)</span>
<span id="L198"><span class="lineNum">     198</span>              : `EL2_RAM_BE(1024, 272)</span>
<span id="L199"><span class="lineNum">     199</span>              : `EL2_RAM_BE(512, 272)</span>
<span id="L200"><span class="lineNum">     200</span>              : `EL2_RAM_BE(256, 272)</span>
<span id="L201"><span class="lineNum">     201</span>              : `EL2_RAM_BE(128, 272)</span>
<span id="L202"><span class="lineNum">     202</span>              : `EL2_RAM_BE(64, 272)</span>
<span id="L203"><span class="lineNum">     203</span>              : `EL2_RAM_BE(4096, 52)</span>
<span id="L204"><span class="lineNum">     204</span>              : `EL2_RAM_BE(2048, 52)</span>
<span id="L205"><span class="lineNum">     205</span>              : `EL2_RAM_BE(1024, 52)</span>
<span id="L206"><span class="lineNum">     206</span>              : `EL2_RAM_BE(512, 52)</span>
<span id="L207"><span class="lineNum">     207</span>              : `EL2_RAM_BE(256, 52)</span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaGNC">      229556 : `EL2_RAM_BE(128, 52)</span></span>
<span id="L209"><span class="lineNum">     209</span>              : `EL2_RAM_BE(64, 52)</span>
<span id="L210"><span class="lineNum">     210</span>              : `EL2_RAM_BE(32, 52)</span>
<span id="L211"><span class="lineNum">     211</span>              : `EL2_RAM_BE(4096, 104)</span>
<span id="L212"><span class="lineNum">     212</span>              : `EL2_RAM_BE(2048, 104)</span>
<span id="L213"><span class="lineNum">     213</span>              : `EL2_RAM_BE(1024, 104)</span>
<span id="L214"><span class="lineNum">     214</span>              : `EL2_RAM_BE(512, 104)</span>
<span id="L215"><span class="lineNum">     215</span>              : `EL2_RAM_BE(256, 104)</span>
<span id="L216"><span class="lineNum">     216</span>              : `EL2_RAM_BE(128, 104)</span>
<span id="L217"><span class="lineNum">     217</span>              : `EL2_RAM_BE(64, 104)</span>
<span id="L218"><span class="lineNum">     218</span>              : `EL2_RAM_BE(32, 104)</span>
<span id="L219"><span class="lineNum">     219</span>              : `EL2_RAM_BE(4096, 44)</span>
<span id="L220"><span class="lineNum">     220</span>              : `EL2_RAM_BE(2048, 44)</span>
<span id="L221"><span class="lineNum">     221</span>              : `EL2_RAM_BE(1024, 44)</span>
<span id="L222"><span class="lineNum">     222</span>              : `EL2_RAM_BE(512, 44)</span>
<span id="L223"><span class="lineNum">     223</span>              : `EL2_RAM_BE(256, 44)</span>
<span id="L224"><span class="lineNum">     224</span>              : `EL2_RAM_BE(128, 44)</span>
<span id="L225"><span class="lineNum">     225</span>              : `EL2_RAM_BE(64, 44)</span>
<span id="L226"><span class="lineNum">     226</span>              : `EL2_RAM_BE(32, 44)</span>
<span id="L227"><span class="lineNum">     227</span>              : `EL2_RAM_BE(4096, 88)</span>
<span id="L228"><span class="lineNum">     228</span>              : `EL2_RAM_BE(2048, 88)</span>
<span id="L229"><span class="lineNum">     229</span>              : `EL2_RAM_BE(1024, 88)</span>
<span id="L230"><span class="lineNum">     230</span>              : `EL2_RAM_BE(512, 88)</span>
<span id="L231"><span class="lineNum">     231</span>              : `EL2_RAM_BE(256, 88)</span>
<span id="L232"><span class="lineNum">     232</span>              : `EL2_RAM_BE(128, 88)</span>
<span id="L233"><span class="lineNum">     233</span>              : `EL2_RAM_BE(64, 88)</span>
<span id="L234"><span class="lineNum">     234</span>              : `EL2_RAM_BE(32, 88)</span>
<span id="L235"><span class="lineNum">     235</span>              : `EL2_RAM(64, 39)</span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span>              : </span>
<span id="L238"><span class="lineNum">     238</span>              : `undef EL2_RAM</span>
<span id="L239"><span class="lineNum">     239</span>              : `undef EL2_RAM_BE</span>
<span id="L240"><span class="lineNum">     240</span>              : `undef EL2_LOCAL_RAM_TEST_IO</span>
<span id="L241"><span class="lineNum">     241</span>              : </span>
<span id="L242"><span class="lineNum">     242</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
