Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat May 27 12:26:18 2023
| Host             : ArtanisaxLEGION running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_top_power_routed.rpt -pb cpu_top_power_summary_routed.pb -rpx cpu_top_power_routed.rpx
| Design           : cpu_top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.232        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.133        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |    11999 |       --- |             --- |
|   LUT as Logic          |     0.004 |     6894 |     63400 |           10.87 |
|   CARRY4                |    <0.001 |      969 |     15850 |            6.11 |
|   Register              |    <0.001 |     2507 |    126800 |            1.98 |
|   F7/F8 Muxes           |    <0.001 |      485 |     63400 |            0.76 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       10 |     19000 |            0.05 |
|   Others                |     0.000 |      167 |       --- |             --- |
| Signals                 |     0.007 |     9185 |       --- |             --- |
| Block RAM               |     0.005 |       29 |       135 |           21.48 |
| MMCM                    |     0.101 |        1 |         6 |           16.67 |
| I/O                     |     0.013 |       51 |       285 |           17.89 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.232 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.035 |       0.020 |      0.016 |
| Vccaux    |       1.800 |     0.074 |       0.056 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+-----------------------------------------------------------+-----------------+
| Clock                 | Domain                                                    | Constraint (ns) |
+-----------------------+-----------------------------------------------------------+-----------------+
| clk_10MHz_cpu_wiz_clk | cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk |           100.0 |
| clk_23MHz_cpu_wiz_clk | cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk |            43.5 |
| clk_46MHz_cpu_wiz_clk | cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk |            21.7 |
| clk_in                | clk_in                                                    |            10.0 |
| clkfbout_cpu_wiz_clk  | cpu_clk_instance/cpu_wiz_clock/inst/clkfbout_cpu_wiz_clk  |            50.0 |
+-----------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| cpu_top                                                                           |     0.133 |
|   cpu_clk_instance                                                                |     0.101 |
|     cpu_wiz_clock                                                                 |     0.101 |
|       inst                                                                        |     0.101 |
|   data_memory_instance                                                            |     0.003 |
|     dmem                                                                          |     0.003 |
|       U0                                                                          |     0.003 |
|         inst_blk_mem_gen                                                          |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                    |     0.003 |
|             valid.cstr                                                            |     0.003 |
|               bindec_a.bindec_inst_a                                              |    <0.001 |
|               has_mux_a.A                                                         |    <0.001 |
|               ramloop[0].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[10].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[11].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[12].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[13].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[14].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[1].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[2].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[3].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[4].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[5].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[6].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[7].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[8].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[9].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|   if_instance                                                                     |     0.010 |
|     im                                                                            |     0.009 |
|       imem                                                                        |     0.003 |
|         U0                                                                        |     0.003 |
|           inst_blk_mem_gen                                                        |     0.003 |
|             gnbram.gnativebmg.native_blk_mem_gen                                  |     0.003 |
|               valid.cstr                                                          |     0.003 |
|                 bindec_a.bindec_inst_a                                            |    <0.001 |
|                 has_mux_a.A                                                       |    <0.001 |
|                 ramloop[0].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[10].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[11].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[12].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[13].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[14].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[3].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[4].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[5].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[6].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[7].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[8].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|                 ramloop[9].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                 |    <0.001 |
|   io_instance                                                                     |     0.003 |
|     keyboard_instance                                                             |    <0.001 |
|     sb0                                                                           |    <0.001 |
|     sb1                                                                           |    <0.001 |
|     sb10                                                                          |    <0.001 |
|     sb11                                                                          |    <0.001 |
|     sb12                                                                          |    <0.001 |
|     sb13                                                                          |    <0.001 |
|     sb14                                                                          |    <0.001 |
|     sb15                                                                          |    <0.001 |
|     sb2                                                                           |    <0.001 |
|     sb3                                                                           |    <0.001 |
|     sb4                                                                           |    <0.001 |
|     sb5                                                                           |    <0.001 |
|     sb6                                                                           |    <0.001 |
|     sb7                                                                           |    <0.001 |
|     sb8                                                                           |    <0.001 |
|     sb9                                                                           |    <0.001 |
|     sb_ack                                                                        |    <0.001 |
|   register_instance                                                               |     0.001 |
|   seg_instance                                                                    |    <0.001 |
|   sys_clock_instance                                                              |    <0.001 |
|   uart_instance                                                                   |    <0.001 |
|     uart_ip                                                                       |    <0.001 |
|       inst                                                                        |    <0.001 |
|         upg_inst                                                                  |    <0.001 |
|           axi_uart_inst                                                           |    <0.001 |
|             U0                                                                    |    <0.001 |
|               AXI_LITE_IPIF_I                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                |    <0.001 |
|                   I_DECODER                                                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               UARTLITE_CORE_I                                                     |    <0.001 |
|                 BAUD_RATE_I                                                       |    <0.001 |
|                 UARTLITE_RX_I                                                     |    <0.001 |
|                   DELAY_16_I                                                      |    <0.001 |
|                   INPUT_DOUBLE_REGS3                                              |    <0.001 |
|                   SRL_FIFO_I                                                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                       DYNSHREG_F_I                                                |    <0.001 |
|                 UARTLITE_TX_I                                                     |    <0.001 |
|                   MID_START_BIT_SRL16_I                                           |    <0.001 |
|                   SRL_FIFO_I                                                      |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                       DYNSHREG_F_I                                                |    <0.001 |
|   vic_instance                                                                    |     0.001 |
+-----------------------------------------------------------------------------------+-----------+


