

================================================================
== Vivado HLS Report for 'compute_engine_32'
================================================================
* Date:           Thu Sep  3 21:47:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        FracNetHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.844 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w_V)" [FracNetHLS/pgconv.cc:14]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_V)" [FracNetHLS/pgconv.cc:14]   --->   Operation 4 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i32 %w_V_read, -1" [FracNetHLS/pgconv.cc:14]   --->   Operation 5 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_V = xor i32 %b_V_read, %xor_ln769" [FracNetHLS/pgconv.cc:14]   --->   Operation 6 'xor' 'r_V' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i32 %r_V to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 7 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %trunc_ln681 to i64" [FracNetHLS/pgconv.cc:18]   --->   Operation 8 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 4, i32 7)" [FracNetHLS/pgconv.cc:18]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %p_Result_s to i64" [FracNetHLS/pgconv.cc:18]   --->   Operation 10 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lut16_V_addr = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18" [FracNetHLS/pgconv.cc:18]   --->   Operation 11 'getelementptr' 'lut16_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 12 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lut16_V_addr_1 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18_1" [FracNetHLS/pgconv.cc:18]   --->   Operation 13 'getelementptr' 'lut16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 14 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 8, i32 11)" [FracNetHLS/pgconv.cc:19]   --->   Operation 15 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %p_Result_1 to i64" [FracNetHLS/pgconv.cc:19]   --->   Operation 16 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 12, i32 15)" [FracNetHLS/pgconv.cc:19]   --->   Operation 17 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %p_Result_2 to i64" [FracNetHLS/pgconv.cc:19]   --->   Operation 18 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut16_V_addr_2 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19" [FracNetHLS/pgconv.cc:19]   --->   Operation 19 'getelementptr' 'lut16_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 20 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lut16_V_addr_3 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19_1" [FracNetHLS/pgconv.cc:19]   --->   Operation 21 'getelementptr' 'lut16_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 22 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 16, i32 19)" [FracNetHLS/pgconv.cc:20]   --->   Operation 23 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %p_Result_3 to i64" [FracNetHLS/pgconv.cc:20]   --->   Operation 24 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 20, i32 23)" [FracNetHLS/pgconv.cc:20]   --->   Operation 25 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i4 %p_Result_4 to i64" [FracNetHLS/pgconv.cc:20]   --->   Operation 26 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lut16_V_addr_4 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20" [FracNetHLS/pgconv.cc:20]   --->   Operation 27 'getelementptr' 'lut16_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.35ns)   --->   "%lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 28 'load' 'lut16_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lut16_V_addr_5 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20_1" [FracNetHLS/pgconv.cc:20]   --->   Operation 29 'getelementptr' 'lut16_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.35ns)   --->   "%lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 30 'load' 'lut16_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 24, i32 27)" [FracNetHLS/pgconv.cc:21]   --->   Operation 31 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %p_Result_5 to i64" [FracNetHLS/pgconv.cc:21]   --->   Operation 32 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 28, i32 31)" [FracNetHLS/pgconv.cc:21]   --->   Operation 33 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %p_Result_6 to i64" [FracNetHLS/pgconv.cc:21]   --->   Operation 34 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lut16_V_addr_6 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21" [FracNetHLS/pgconv.cc:21]   --->   Operation 35 'getelementptr' 'lut16_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 36 'load' 'lut16_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lut16_V_addr_7 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21_1" [FracNetHLS/pgconv.cc:21]   --->   Operation 37 'getelementptr' 'lut16_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 38 'load' 'lut16_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [FracNetHLS/pgconv.cc:13]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 40 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_load to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 41 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 42 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i3 %lut16_V_load_1 to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 43 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215, %zext_ln215_1" [FracNetHLS/pgconv.cc:18]   --->   Operation 44 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 45 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i3 %lut16_V_load_2 to i4" [FracNetHLS/pgconv.cc:19]   --->   Operation 46 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 47 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i3 %lut16_V_load_3 to i4" [FracNetHLS/pgconv.cc:19]   --->   Operation 48 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_2, %zext_ln215_3" [FracNetHLS/pgconv.cc:19]   --->   Operation 49 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (1.35ns)   --->   "%lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 50 'load' 'lut16_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i3 %lut16_V_load_4 to i4" [FracNetHLS/pgconv.cc:20]   --->   Operation 51 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.35ns)   --->   "%lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 52 'load' 'lut16_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i3 %lut16_V_load_5 to i4" [FracNetHLS/pgconv.cc:20]   --->   Operation 53 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%add2_V = add i4 %zext_ln215_4, %zext_ln215_5" [FracNetHLS/pgconv.cc:20]   --->   Operation 54 'add' 'add2_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.35ns)   --->   "%lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 55 'load' 'lut16_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i3 %lut16_V_load_6 to i4" [FracNetHLS/pgconv.cc:21]   --->   Operation 56 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.35ns)   --->   "%lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 57 'load' 'lut16_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i3 %lut16_V_load_7 to i4" [FracNetHLS/pgconv.cc:21]   --->   Operation 58 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.74ns)   --->   "%add3_V = add i4 %zext_ln215_6, %zext_ln215_7" [FracNetHLS/pgconv.cc:21]   --->   Operation 59 'add' 'add3_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [FracNetHLS/pgconv.cc:23]   --->   Operation 60 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [FracNetHLS/pgconv.cc:23]   --->   Operation 61 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.86ns)   --->   "%ret_V_5 = add nsw i5 %lhs_V, %rhs_V" [FracNetHLS/pgconv.cc:23]   --->   Operation 62 'add' 'ret_V_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i4 %add2_V to i5" [FracNetHLS/pgconv.cc:24]   --->   Operation 63 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i4 %add3_V to i5" [FracNetHLS/pgconv.cc:24]   --->   Operation 64 'sext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.86ns)   --->   "%ret_V_6 = add nsw i5 %lhs_V_4, %rhs_V_5" [FracNetHLS/pgconv.cc:24]   --->   Operation 65 'add' 'ret_V_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i5 %ret_V_5 to i6" [FracNetHLS/pgconv.cc:26]   --->   Operation 66 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i5 %ret_V_6 to i6" [FracNetHLS/pgconv.cc:26]   --->   Operation 67 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.87ns)   --->   "%ret_V = add nsw i6 %lhs_V_5, %rhs_V_6" [FracNetHLS/pgconv.cc:26]   --->   Operation 68 'add' 'ret_V' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret i6 %ret_V" [FracNetHLS/pgconv.cc:26]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	wire read on port 'w_V' (FracNetHLS/pgconv.cc:14) [6]  (0 ns)
	'xor' operation ('xor_ln769', FracNetHLS/pgconv.cc:14) [8]  (0 ns)
	'xor' operation ('r.V', FracNetHLS/pgconv.cc:14) [9]  (0.401 ns)
	'getelementptr' operation ('lut16_V_addr', FracNetHLS/pgconv.cc:18) [14]  (0 ns)
	'load' operation ('lut16_V_load', FracNetHLS/pgconv.cc:18) on array 'lut16_V' [15]  (1.35 ns)

 <State 2>: 3.84ns
The critical path consists of the following:
	'load' operation ('lut16_V_load', FracNetHLS/pgconv.cc:18) on array 'lut16_V' [15]  (1.35 ns)
	'add' operation ('add0.V', FracNetHLS/pgconv.cc:18) [20]  (0.746 ns)
	'add' operation ('ret.V', FracNetHLS/pgconv.cc:23) [56]  (0.868 ns)
	'add' operation ('ret.V', FracNetHLS/pgconv.cc:26) [62]  (0.878 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
