# List of formats used, with some some documentation

.raw
.sp
.cdl
.saif   https://antmicro.com/blog/2025/07/power-estimation-in-openroad-using-saif-in-verilator/
.fst    .fst is a more modern, open-source, compressed waveform format favored by tools like Verilator and GTKWave: https://blog.timhutt.co.uk/fst_spec/
.fsdb   .fsdb is a proprietary, compressed waveform format primarily used by the Synopsys simulator Verdi
.vcd    
.spef
.sdf    https://www.chipverify.com/verilog/verilog-sdf
.sdc
.itf    https://physicaldesign-asic.blogspot.com/2020/07/interconnect-technology-format-itf.html, https://vlsi-concept.blogspot.com/2009/01/interconnect-technology-file-itf.html
.def
.lef
.gds
.lib
.upf
.v (RTL)
.v (netlist)
