	component NIOSV_G_SOC is
		port (
			altpll_clks_areset_conduit_export : in  std_logic                    := 'X';             -- export
			altpll_clks_locked_conduit_export : out std_logic;                                       -- export
			clock_bridge_in_clk_clk           : in  std_logic                    := 'X';             -- clk
			gpi0_btn_externals_export         : in  std_logic                    := 'X';             -- export
			gpi1_dipsw_externals_export       : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			gpo2_ledg_externals_export        : out std_logic_vector(7 downto 0);                    -- export
			reset_bridge_in_reset_n_reset_n   : in  std_logic                    := 'X';             -- reset_n
			serial_uart_com_externals_rxd     : in  std_logic                    := 'X';             -- rxd
			serial_uart_com_externals_txd     : out std_logic                                        -- txd
		);
	end component NIOSV_G_SOC;

