

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Nov 27 17:11:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_memory_porting_and_ii
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.170 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16| 80.000 ns | 80.000 ns |   16|   16|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP_J_LOOP  |       14|       14|         7|          1|          1|     9|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    115|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     294|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     294|    286|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U2  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln111_1_fu_264_p2     |     *    |      0|  0|  41|           8|           8|
    |add_ln104_fu_170_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln113_fu_293_p2       |     +    |      0|  0|   8|           5|           5|
    |i_fu_176_p2               |     +    |      0|  0|  10|           1|           2|
    |j_fu_204_p2               |     +    |      0|  0|  10|           1|           2|
    |sub_ln113_fu_284_p2       |     -    |      0|  0|   8|           5|           5|
    |icmp_ln104_fu_164_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln105_fu_182_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln111_1_fu_196_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln111_fu_188_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 115|          35|          35|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_146_p4  |   9|          2|    2|          4|
    |i_0_reg_142                   |   9|          2|    2|          4|
    |indvar_flatten_reg_131        |   9|          2|    4|          8|
    |j_0_reg_153                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   13|         28|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln111_1_reg_420      |  16|   0|   16|          0|
    |add_ln111_reg_410        |  16|   0|   16|          0|
    |add_ln113_reg_415        |   5|   0|    5|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |b_1_load_reg_380         |   8|   0|    8|          0|
    |i_0_reg_142              |   2|   0|    2|          0|
    |icmp_ln104_reg_317       |   1|   0|    1|          0|
    |indvar_flatten_reg_131   |   4|   0|    4|          0|
    |j_0_reg_153              |   2|   0|    2|          0|
    |mul_ln111_1_reg_405      |  16|   0|   16|          0|
    |select_ln111_1_reg_332   |   2|   0|    2|          0|
    |select_ln111_reg_326     |   2|   0|    2|          0|
    |tmp_3_reg_375            |   8|   0|    8|          0|
    |trunc_ln111_reg_365      |   8|   0|    8|          0|
    |zext_ln111_1_reg_345     |   2|   0|   64|         62|
    |icmp_ln104_reg_317       |  64|  32|    1|          0|
    |select_ln111_1_reg_332   |  64|  32|    2|          0|
    |select_ln111_reg_326     |  64|  32|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 294|  96|  169|         62|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

