<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element eth_10g_design_example_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element jtag_master
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element merlin_master_translator_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element mm_clk
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1329458398521" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="ref_clk"
   internal="eth_10g_design_example_0.ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="ref_reset"
   internal="eth_10g_design_example_0.ref_reset"
   type="reset"
   dir="end" />
 <interface
   name="tx_clk"
   internal="eth_10g_design_example_0.tx_clk"
   type="clock"
   dir="end" />
 <interface
   name="tx_reset"
   internal="eth_10g_design_example_0.tx_reset"
   type="reset"
   dir="end" />
 <interface
   name="xgmii_rx_clk"
   internal="eth_10g_design_example_0.xgmii_rx_clk"
   type="clock"
   dir="start" />
 <interface
   name="avalon_st_rxstatus"
   internal="eth_10g_design_example_0.avalon_st_rxstatus"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="link_fault_status_xgmii_rx"
   internal="eth_10g_design_example_0.link_fault_status_xgmii_rx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="rx_serial_data"
   internal="eth_10g_design_example_0.rx_serial_data"
   type="conduit"
   dir="end" />
 <interface
   name="tx_serial_data"
   internal="eth_10g_design_example_0.tx_serial_data"
   type="conduit"
   dir="end" />
 <interface
   name="rx_ready"
   internal="eth_10g_design_example_0.rx_ready"
   type="conduit"
   dir="end" />
 <interface
   name="tx_ready"
   internal="eth_10g_design_example_0.tx_ready"
   type="conduit"
   dir="end" />
 <interface
   name="tx_sc_fifo_in"
   internal="eth_10g_design_example_0.tx_sc_fifo_in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="rx_sc_fifo_out"
   internal="eth_10g_design_example_0.rx_sc_fifo_out"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mdio"
   internal="eth_10g_design_example_0.mdio"
   type="conduit"
   dir="end" />
 <interface name="mm_clk" internal="mm_clk.clk_in" type="clock" dir="end" />
 <interface name="mm_reset" internal="mm_clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="reconfig_togxb"
   internal="eth_10g_design_example_0.reconfig_togxb" />
 <interface
   name="reconfig_fromgxb"
   internal="eth_10g_design_example_0.reconfig_fromgxb" />
 <interface
   name="avalon_st_txstatus"
   internal="eth_10g_design_example_0.avalon_st_txstatus"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="mm_pipeline_bridge"
   internal="merlin_master_translator_0.avalon_anti_master_0"
   type="avalon"
   dir="end" />
 <interface
   name="reconfig_to_xcvr"
   internal="eth_10g_design_example_0.reconfig_to_xcvr" />
 <interface
   name="reconfig_from_xcvr"
   internal="eth_10g_design_example_0.reconfig_from_xcvr" />
 <interface
   name="rx_data_ready"
   internal="eth_10g_design_example_0.rx_data_ready"
   type="conduit"
   dir="end" />
 <interface
   name="master_reset"
   internal="jtag_master.master_reset"
   type="reset"
   dir="start" />
 <module
   kind="altera_eth_10g_design_example"
   version="100.99.98.97"
   enabled="1"
   name="eth_10g_design_example_0">
  <parameter name="DEVICE_FAMILY_TOP" value="Stratix IV" />
  <parameter name="ENABLE_MAC_LOOPBACK">10Gbps Ethernet MAC with LoopBack Enabled</parameter>
  <parameter name="CHOOSE_MDIO_2_WIRE_SERIAL_INT" value="0" />
  <parameter name="PHY_IP" value="1" />
  <parameter name="CHOOSE_FIFO" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="MDIO_MDC_DIVISOR" value="32" />
  <parameter name="SYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="SYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="SYNC_TX_FIFO_DEPTH" value="512" />
  <parameter name="SYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="SYNC_TX_USE_PACKETS" value="1" />
  <parameter name="SYNC_TX_USE_FILL" value="1" />
  <parameter name="SYNC_TX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="SYNC_TX_USE_ALMOST_FULL" value="0" />
  <parameter name="SYNC_TX_USE_ALMOST_EMPTY" value="0" />
  <parameter name="SYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="SYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="SYNC_RX_FIFO_DEPTH" value="512" />
  <parameter name="SYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="SYNC_RX_USE_PACKETS" value="1" />
  <parameter name="SYNC_RX_USE_FILL" value="1" />
  <parameter name="SYNC_RX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="SYNC_RX_USE_ALMOST_FULL" value="1" />
  <parameter name="SYNC_RX_USE_ALMOST_EMPTY" value="1" />
  <parameter name="ASYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="ASYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="ASYNC_TX_FIFO_DEPTH" value="16" />
  <parameter name="ASYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="ASYNC_TX_USE_PKT" value="1" />
  <parameter name="ASYNC_TX_USE_SINK_FILL" value="0" />
  <parameter name="ASYNC_TX_USE_SRC_FILL" value="0" />
  <parameter name="ASYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="ASYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="ASYNC_RX_FIFO_DEPTH" value="16" />
  <parameter name="ASYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="ASYNC_RX_USE_PKT" value="1" />
  <parameter name="ASYNC_RX_USE_SINK_FILL" value="0" />
  <parameter name="ASYNC_RX_USE_SRC_FILL" value="0" />
  <parameter name="BASER_INTERFACE" value="0" />
  <parameter name="BASER_PLL_TYPE" value="CMU" />
  <parameter name="BASER_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="BASER_REF_CLK_FREQ" value="644.53125 MHz" />
  <parameter name="BASER_TRANSMITTER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP_POLARITY" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_FIRST_POST_TAP" value="5" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP_POLARITY" value="0" />
  <parameter name="BASER_TRANSMITTER_VOD" value="7" />
  <parameter name="BASER_RECEIVER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="BASER_RECEIVER_DC_GAIN" value="0" />
  <parameter name="BASER_RECEIVER_STATIC_EQUALIZER" value="0" />
  <parameter name="BASER_EXT_PMA_CONTROL_CONF" value="0" />
  <parameter name="BASER_ENA_ADD_CONTROL_STAT" value="0" />
  <parameter name="BASER_RECOVERED_CLK_OUT" value="0" />
  <parameter name="XAUI_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="interface_type" value="Hard XAUI" />
  <parameter name="gui_pll_type" value="CMU" />
  <parameter name="GUI_BASE_DATA_RATE" value="" />
  <parameter name="use_control_and_status_ports" value="0" />
  <parameter name="external_pma_ctrl_reconf" value="0" />
  <parameter name="recovered_clk_out" value="0" />
  <parameter name="number_of_interfaces" value="1" />
  <parameter name="use_rx_rate_match" value="0" />
  <parameter name="tx_termination" value="OCT_100_OHMS" />
  <parameter name="tx_vod_selection" value="4" />
  <parameter name="tx_preemp_pretap" value="0" />
  <parameter name="tx_preemp_pretap_inv" value="false" />
  <parameter name="tx_preemp_tap_1" value="0" />
  <parameter name="tx_preemp_tap_2" value="0" />
  <parameter name="tx_preemp_tap_2_inv" value="false" />
  <parameter name="rx_common_mode" value="0.82v" />
  <parameter name="rx_termination" value="OCT_100_OHMS" />
  <parameter name="rx_eq_dc_gain" value="0" />
  <parameter name="rx_eq_ctrl" value="0" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="12.0"
   enabled="1"
   name="jtag_master">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_merlin_master_translator"
   version="12.0"
   enabled="1"
   name="merlin_master_translator_0">
  <parameter name="AV_ADDRESS_W" value="19" />
  <parameter name="AV_DATA_W" value="32" />
  <parameter name="AV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_BYTEENABLE_W" value="4" />
  <parameter name="UAV_ADDRESS_W" value="32" />
  <parameter name="UAV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_READLATENCY" value="0" />
  <parameter name="AV_WRITE_WAIT" value="0" />
  <parameter name="AV_READ_WAIT" value="0" />
  <parameter name="AV_DATA_HOLD" value="0" />
  <parameter name="AV_SETUP_WAIT" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINBURSTTRANSFER" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_CLKEN" value="0" />
  <parameter name="USE_READDATAVALID" value="0" />
  <parameter name="USE_WAITREQUEST" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="AV_SYMBOLS_PER_WORD" value="4" />
  <parameter name="AV_ADDRESS_SYMBOLS" value="1" />
  <parameter name="AV_BURSTCOUNT_SYMBOLS" value="1" />
  <parameter name="AV_CONSTANT_BURST_BEHAVIOR" value="0" />
  <parameter name="UAV_CONSTANT_BURST_BEHAVIOR" value="0" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="AV_MAX_PENDING_READ_TRANSACTIONS" value="0" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter name="AV_INTERLEAVEBURSTS" value="0" />
  <parameter name="AV_BITS_PER_SYMBOL" value="8" />
  <parameter name="AV_ISBIGENDIAN" value="0" />
  <parameter name="AV_ADDRESSGROUP" value="0" />
  <parameter name="UAV_ADDRESSGROUP" value="0" />
  <parameter name="AV_REGISTEROUTGOINGSIGNALS" value="0" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="AV_ALWAYSBURSTMAXBURST" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="clock_source" version="12.0" enabled="1" name="mm_clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="clock"
   version="12.0"
   start="mm_clk.clk"
   end="eth_10g_design_example_0.mm_clk" />
 <connection kind="clock" version="12.0" start="mm_clk.clk" end="jtag_master.clk" />
 <connection
   kind="clock"
   version="12.0"
   start="mm_clk.clk"
   end="merlin_master_translator_0.clk" />
 <connection
   kind="reset"
   version="12.0"
   start="mm_clk.clk_reset"
   end="merlin_master_translator_0.reset" />
 <connection
   kind="reset"
   version="12.0"
   start="mm_clk.clk_reset"
   end="jtag_master.clk_reset" />
 <connection
   kind="reset"
   version="12.0"
   start="mm_clk.clk_reset"
   end="eth_10g_design_example_0.mm_reset" />
 <connection
   kind="avalon"
   version="12.0"
   start="merlin_master_translator_0.avalon_universal_master_0"
   end="eth_10g_design_example_0.mm_pipeline_bridge">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="jtag_master.master"
   end="eth_10g_design_example_0.mm_pipeline_bridge">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
</system>
