// Seed: 922159408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = id_5;
  assign module_1.id_3 = 0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd45,
    parameter id_6 = 32'd14
) (
    output wor id_0,
    output supply1 id_1,
    output wor id_2,
    input supply1 _id_3,
    output tri0 id_4
);
  assign id_0 = -1;
  wire [{  1  ,  id_3  } : 1 'h0] _id_6;
  logic id_7;
  ;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8
  );
  wire [1 : id_6] id_9;
endmodule
