# system info atax on 2023.04.26.13:40:46
system_info:
name,value
DEVICE,1SX280HH3F55I1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for atax on 2023.04.26.13:40:46
files:
filepath,kind,attributes,module,is_top
sim/atax.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,atax,true
atax_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc_pkg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_pop_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_sync.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_desync.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_push_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fast_pipeline.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_loop_admit.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_shift_register_no_reset_dont_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_pop_stall_latency_zero_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_push_stall_latency_zero_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_host.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_function_wrapper.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_function.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B0_runOnce.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B0_runOnce_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B1_start.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B1_start_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop9_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_iord_bl_call_unnamed_atax0_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter17_atax1.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000exit_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter17_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_dummy_thread_b1_start_dummy_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_forked_b1_start_forked_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going21_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond22_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B2.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B2_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B2_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B2_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B2_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_iowr_bl_return_unnamed_atax1_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_push9_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B3_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B3_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body_s_c0_enter8418_atax3.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it88_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8418_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_dummy_thread_b3_dummy_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_forked_b3_forked_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_2_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going17_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond18_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B4.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B4_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B4_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi2_pop13_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B5.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B5_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B5_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B5_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B5_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body8_s_c0_enter9419_atax11.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body8_s_c0_exit108_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t108_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body8_s_c0_enter9419_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_dummy_thread_b5_dummy_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_forked_b5_forked_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_4_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_5_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going12_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond13_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B6.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B6_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B6_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi2_push13_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_cond_cleanup18_s_c0_enter121_atax2.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c00008_s_c0_exit125_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t125_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_cond_cleanup18_s_c0_enter121_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B7.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_branch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_merge.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_B7_merge_storage.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_bb_B7_stall_region.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body19_s_c0_enter13820_atax11.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body19_s_c0_exit159_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t159_atax1_data_fifo.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body19_s_c0_enter13820_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_dummy_thread_b7_dummy_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_forked_b7_forked_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_1_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_8_atax0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_start_pulse.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_wait_pulse_extender_inst.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_ecc.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_tall_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_remaining_width.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bits_per_enable.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_short_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bottom_width_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_bottom_depth_stitch.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_host_endpoint.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_agent_endpoint.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_agent_rrp.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/acl_ic_agent_wrp.v,SYSTEM_VERILOG,,atax_internal,false
atax_internal_10/sim/atax_internal.v,SYSTEM_VERILOG,,atax_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
atax.atax_internal_inst,atax_internal
