
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_037.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2749851 heartbeat IPC: 3.63656 cumulative IPC: 3.63656 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5495911 heartbeat IPC: 3.64158 cumulative IPC: 3.63907 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8296414 heartbeat IPC: 3.57079 cumulative IPC: 3.61602 (Simulation time: 0 hr 8 min 4 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11042331 heartbeat IPC: 3.64177 cumulative IPC: 3.62242 (Simulation time: 0 hr 10 min 19 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 13787512 heartbeat IPC: 3.64275 cumulative IPC: 3.62647 (Simulation time: 0 hr 12 min 25 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 13787512 (Simulation time: 0 hr 12 min 25 sec) 

% increase in all ip prefetch 290.144
% increase in all ip prefetch 3.22958
Heartbeat CPU 0 instructions: 60000000 cycles: 25308521 heartbeat IPC: 0.867979 cumulative IPC: 0.867979 (Simulation time: 0 hr 14 min 51 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36916633 heartbeat IPC: 0.861467 cumulative IPC: 0.864711 (Simulation time: 0 hr 17 min 15 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 48374608 heartbeat IPC: 0.872755 cumulative IPC: 0.867375 (Simulation time: 0 hr 19 min 36 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 59842220 heartbeat IPC: 0.872021 cumulative IPC: 0.868532 (Simulation time: 0 hr 21 min 58 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_037.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000003 cycles: 71315203 heartbeat IPC: 0.871613 cumulative IPC: 0.869147 (Simulation time: 0 hr 24 min 11 sec) 
Finished CPU 0 instructions: 50000001 cycles: 57527691 cumulative IPC: 0.869147 (Simulation time: 0 hr 24 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.869147 instructions: 50000001 cycles: 57527691

CPU 0 Average Load ROB stall cycles: 1.48123e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.7595
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.27567e+08
Issued all: 25284377
Issued LT all: 19553214
rob_not_full_when_issued_lt_all: 19331636
Issued LT one: 14537899
rob_not_full_when_issued_lt_one: 14329629
critical_ip_candidate_identification_operations: 4889588
critical_ip_candidate_identification_operation_per_cycle: 0.0849954
 Total stall cycles: 45780585
 Total load stall cycles: 104181619354149
Unique Load IPs: 6747
CPU 0 NUM of IPS identified critical: 1
CPU 0 Num of Load IPs stalling ROB: 5109
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.813375
MaC = Marked as critical.
lt_50_percent_before_Mac: 1
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.00468862
average_stall_proportion_after: 0.0120345
Critical IP stalls, total frequency: 1476
Non-critical IP stalls, total frequency: 2443318
Total Freq all stalling IPs: 2444794
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0.00153139
stat_90_percent_critical_ip_stalls_freq: 2200664
stat_90_percent_non_critical_ip_stalls_freq: 244130
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 65.7112
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 66.1495
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 1105961
Critical_IP_ROB_Stalls_Bucket_1: 2
Non-critical_IP_ROB_Stalls_Bucket_1: 892481
Critical_IP_ROB_Stalls_Bucket_2: 79
Non-critical_IP_ROB_Stalls_Bucket_2: 310984
Critical_IP_ROB_Stalls_Bucket_3: 123
Non-critical_IP_ROB_Stalls_Bucket_3: 91441
Critical_IP_ROB_Stalls_Bucket_4: 76
Non-critical_IP_ROB_Stalls_Bucket_4: 21095
Critical_IP_ROB_Stalls_Bucket_5: 80
Non-critical_IP_ROB_Stalls_Bucket_5: 13777
Critical_IP_ROB_Stalls_Bucket_6: 1116
Non-critical_IP_ROB_Stalls_Bucket_6: 7579
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0106 num IPs:  246
percent55: 55.0519 num IPs: 285
percent60: 60.0433 num IPs: 324
percent65: 65.0558 num IPs: 364
percent70: 70.1087 num IPs: 406
percent75: 75.0652 num IPs: 450
percent80: 80.0565 num IPs: 499
percent85: 85.0342 num IPs: 557
percent90: 90.0143 num IPs: 653
Critical_ROB_Stalls_Percent_0_Bucket_0: 505425
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 600536
Critical_ROB_Stalls_Percent_0_Bucket_1: 456591
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 435892
Critical_ROB_Stalls_Percent_0_Bucket_2: 185465
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 125598
Critical_ROB_Stalls_Percent_0_Bucket_3: 45250
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 46314
Critical_ROB_Stalls_Percent_0_Bucket_4: 14156
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 7015
Critical_ROB_Stalls_Percent_0_Bucket_5: 11266
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 2591
Critical_ROB_Stalls_Percent_0_Bucket_6: 4502
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 4193
Critical_ROB_Stalls_Percent_1_Bucket_0: 562424
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 543537
Critical_ROB_Stalls_Percent_1_Bucket_1: 510879
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 381604
Critical_ROB_Stalls_Percent_1_Bucket_2: 194200
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 116863
Critical_ROB_Stalls_Percent_1_Bucket_3: 46792
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 44772
Critical_ROB_Stalls_Percent_1_Bucket_4: 15636
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 5535
Critical_ROB_Stalls_Percent_1_Bucket_5: 11430
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 2427
Critical_ROB_Stalls_Percent_1_Bucket_6: 4544
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 4151
Critical_ROB_Stalls_Percent_2_Bucket_0: 604328
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 501633
Critical_ROB_Stalls_Percent_2_Bucket_1: 566692
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 325791
Critical_ROB_Stalls_Percent_2_Bucket_2: 209857
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 101206
Critical_ROB_Stalls_Percent_2_Bucket_3: 55365
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 36199
Critical_ROB_Stalls_Percent_2_Bucket_4: 15711
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 5460
Critical_ROB_Stalls_Percent_2_Bucket_5: 11437
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 2420
Critical_ROB_Stalls_Percent_2_Bucket_6: 4544
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 4151
Critical_ROB_Stalls_Percent_3_Bucket_0: 657970
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 447991
Critical_ROB_Stalls_Percent_3_Bucket_1: 612138
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 280345
Critical_ROB_Stalls_Percent_3_Bucket_2: 228804
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 82259
Critical_ROB_Stalls_Percent_3_Bucket_3: 59489
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 32075
Critical_ROB_Stalls_Percent_3_Bucket_4: 15975
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 5196
Critical_ROB_Stalls_Percent_3_Bucket_5: 11477
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 2380
Critical_ROB_Stalls_Percent_3_Bucket_6: 4628
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 4067
Critical_ROB_Stalls_Percent_4_Bucket_0: 714972
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 390989
Critical_ROB_Stalls_Percent_4_Bucket_1: 658966
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 233517
Critical_ROB_Stalls_Percent_4_Bucket_2: 242322
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 68741
Critical_ROB_Stalls_Percent_4_Bucket_3: 65177
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 26387
Critical_ROB_Stalls_Percent_4_Bucket_4: 16386
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 4785
Critical_ROB_Stalls_Percent_4_Bucket_5: 11499
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 2358
Critical_ROB_Stalls_Percent_4_Bucket_6: 4691
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 4004
Critical_ROB_Stalls_Percent_5_Bucket_0: 789782
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 316179
Critical_ROB_Stalls_Percent_5_Bucket_1: 698515
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 193968
Critical_ROB_Stalls_Percent_5_Bucket_2: 246170
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 64893
Critical_ROB_Stalls_Percent_5_Bucket_3: 67775
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 23789
Critical_ROB_Stalls_Percent_5_Bucket_4: 16745
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 4426
Critical_ROB_Stalls_Percent_5_Bucket_5: 11510
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 2347
Critical_ROB_Stalls_Percent_5_Bucket_6: 4692
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 4003
Critical_ROB_Stalls_Percent_6_Bucket_0: 857514
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 248447
Critical_ROB_Stalls_Percent_6_Bucket_1: 735849
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 156634
Critical_ROB_Stalls_Percent_6_Bucket_2: 257854
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 53209
Critical_ROB_Stalls_Percent_6_Bucket_3: 72219
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 19345
Critical_ROB_Stalls_Percent_6_Bucket_4: 17190
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 3981
Critical_ROB_Stalls_Percent_6_Bucket_5: 11837
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 2020
Critical_ROB_Stalls_Percent_6_Bucket_6: 4752
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 3943
Critical_ROB_Stalls_Percent_7_Bucket_0: 931809
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 174152
Critical_ROB_Stalls_Percent_7_Bucket_1: 768800
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 123683
Critical_ROB_Stalls_Percent_7_Bucket_2: 266140
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 44923
Critical_ROB_Stalls_Percent_7_Bucket_3: 74823
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 16741
Critical_ROB_Stalls_Percent_7_Bucket_4: 17461
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 3710
Critical_ROB_Stalls_Percent_7_Bucket_5: 13087
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 770
Critical_ROB_Stalls_Percent_7_Bucket_6: 6790
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1905
Critical_ROB_Stalls_Percent_8_Bucket_0: 997533
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 108428
Critical_ROB_Stalls_Percent_8_Bucket_1: 805132
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 87351
Critical_ROB_Stalls_Percent_8_Bucket_2: 278732
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 32331
Critical_ROB_Stalls_Percent_8_Bucket_3: 80315
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 11249
Critical_ROB_Stalls_Percent_8_Bucket_4: 17785
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 3386
Critical_ROB_Stalls_Percent_8_Bucket_5: 13234
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 623
Critical_ROB_Stalls_Percent_8_Bucket_6: 7933
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 762
Average ROB occupancy Load Stall Begin: 54.3105
Average ROB occupancy Load Stall End: 65.7549
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 305.896
Average ROB occupancy Critical Load Stall End: 310.143
Min ROB occupancy Critical Load Stall Begin: 5
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 67
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 1438262
 ROB Load Stall End Bucket Count 0: 1105961
 ROB Critical Load Stall Begin Bucket Count 0: 11
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 694615
 ROB Load Stall End Bucket Count 1: 892483
 ROB Critical Load Stall Begin Bucket Count 1: 5
 ROB Critical Load Stall End Bucket Count 1: 2
 ROB Load Stall Begin Bucket Count 2: 222130
 ROB Load Stall End Bucket Count 2: 311063
 ROB Critical Load Stall Begin Bucket Count 2: 87
 ROB Critical Load Stall End Bucket Count 2: 78
 ROB Load Stall Begin Bucket Count 3: 59106
 ROB Load Stall End Bucket Count 3: 91564
 ROB Critical Load Stall Begin Bucket Count 3: 117
 ROB Critical Load Stall End Bucket Count 3: 123
 ROB Load Stall Begin Bucket Count 4: 10577
 ROB Load Stall End Bucket Count 4: 21171
 ROB Critical Load Stall Begin Bucket Count 4: 70
 ROB Critical Load Stall End Bucket Count 4: 76
 ROB Load Stall Begin Bucket Count 5: 13492
 ROB Load Stall End Bucket Count 5: 13857
 ROB Critical Load Stall Begin Bucket Count 5: 80
 ROB Critical Load Stall End Bucket Count 5: 80
 ROB Load Stall Begin Bucket Count 6: 6612
 ROB Load Stall End Bucket Count 6: 8695
 ROB Critical Load Stall Begin Bucket Count 6: 1021
 ROB Critical Load Stall End Bucket Count 6: 1032
PIST Tag Read Accesses: 3181624
PIST Read Accesses: 1590812
PIST Tag Write Accesses: 3181624
PIST Write Accesses: 1590812
Criticality detector called times: 2443403
Max global_stall_cycles_count: 2801461
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 127
CIC Tag Read Accesses: 76446767
CIC Read Accesses: 0
CIC Tag Write Accesses: 1
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10665159  HIT:    9916893  MISS:     748266  HIT %:     92.984  MISS %:    7.01599   MPKI: 14.9653
ITLB LOAD TRANSLATION ACCESS:    8011084  HIT:    7982942  MISS:      28142  HIT %:    99.6487  MISS %:   0.351288   MPKI: 0.56284
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2654075  HIT:    1933951  MISS:     720124  HIT %:    72.8672  MISS %:    27.1328   MPKI: 14.4025
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     665786  USELESS:      54343
ITLB USEFUL LOAD PREFETCHES:     665786 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     665786 LATE PREFETCHES: 116 DROPPED PREFETCHES: 66
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 6452.47 cycles
ITLB RQ	ACCESS:   16436111	FORWARD:          0	MERGED:    5702941	TO_CACHE:   10733170

DTLB TOTAL     ACCESS:    9397243  HIT:    8872179  MISS:     525064  HIT %:    94.4126  MISS %:    5.58743   MPKI: 10.5013
DTLB LOAD TRANSLATION ACCESS:    9397243  HIT:    8872179  MISS:     525064  HIT %:    94.4126  MISS %:    5.58743   MPKI: 10.5013
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.91782 cycles
DTLB RQ	ACCESS:   13427392	FORWARD:          0	MERGED:    3987449	TO_CACHE:    9439943

STLB TOTAL     ACCESS:    1273330  HIT:    1267224  MISS:       6106  HIT %:    99.5205  MISS %:    0.47953   MPKI: 0.12212
STLB LOAD TRANSLATION ACCESS:     553091  HIT:     547082  MISS:       6009  HIT %:    98.9136  MISS %:    1.08644   MPKI: 0.12018
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     720239  HIT:     720142  MISS:         97  HIT %:    99.9865  MISS %:  0.0134678   MPKI: 0.00194
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         71  USELESS:         23
STLB USEFUL LOAD PREFETCHES:         71 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:         71 LATE PREFETCHES: 0 DROPPED PREFETCHES: 67
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 79.6703 cycles
STLB RQ	ACCESS:    1273397	FORWARD:          0	MERGED:          0	TO_CACHE:    1273397

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13326710  HIT:   12888390  MISS:     438320  HIT %:     96.711  MISS %:    3.28903   MPKI: 8.7664
L1D LOAD      ACCESS:    7087748  HIT:    6710969  MISS:     376779  HIT %:    94.6841  MISS %:    5.31592   MPKI: 7.53558
L1D RFO       ACCESS:    6238962  HIT:    6177421  MISS:      61541  HIT %:    99.0136  MISS %:   0.986398   MPKI: 1.23082
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 32.004 cycles
L1D RQ	ACCESS:   10940852	FORWARD:          0	MERGED:    3686594	TO_CACHE:    7103208
L1D WQ	ACCESS:    6420102	FORWARD:     151050	MERGED:      95918	TO_CACHE:    6324184

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   16352555  HIT:   11496696  MISS:    4855859  HIT %:    70.3052  MISS %:    29.6948   MPKI: 97.1172
L1I LOAD      ACCESS:    9514724  HIT:    9501562  MISS:      13162  HIT %:    99.8617  MISS %:   0.138333   MPKI: 0.26324
L1I PREFETCH  ACCESS:    6837831  HIT:    1995134  MISS:    4842697  HIT %:    29.1779  MISS %:    70.8221   MPKI: 96.8539
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    7126510  ISSUED:    7104712  USEFUL:    4107671  USELESS:     735088
L1I USEFUL LOAD PREFETCHES:    4107671 PREFETCH ISSUED TO LOWER LEVEL:    4844180  ACCURACY: 84.796
L1I TIMELY PREFETCHES:    4107671 LATE PREFETCHES: 625 DROPPED PREFETCHES: 116
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4844180 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 5162.39 cycles
L1I RQ	ACCESS:   14216135	FORWARD:          0	MERGED:    4697077	TO_CACHE:    9519058
L1I PQ	ACCESS:    7104712	FORWARD:          0	MERGED:     187659	TO_CACHE:    6917053

BTB TOTAL     ACCESS:    5412892  HIT:    4884021  MISS:     528871  HIT %:    90.2294  MISS %:    9.77058   MPKI: 10.5774
BTB BRANCH_DIRECT_JUMP	ACCESS:     541940  HIT:     528661  MISS:      13279
BTB BRANCH_INDIRECT	ACCESS:      59716  HIT:      59608  MISS:        108
BTB BRANCH_CONDITIONAL	ACCESS:    2331473  HIT:    2288277  MISS:      43196
BTB BRANCH_DIRECT_CALL	ACCESS:    1005459  HIT:     966792  MISS:      38667
BTB BRANCH_INDIRECT_CALL	ACCESS:     234433  HIT:     188681  MISS:      45752
BTB BRANCH_RETURN	ACCESS:    1239871  HIT:     852002  MISS:     387869
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5541354  HIT:    5383750  MISS:     157604  HIT %:    97.1559  MISS %:    2.84414   MPKI: 3.15208
L2C LOAD      ACCESS:     389242  HIT:     276484  MISS:     112758  HIT %:    71.0314  MISS %:    28.9686   MPKI: 2.25516
L2C DATA LOAD MPKI: 2.2301
L2C INSTRUCTION LOAD MPKI: 0.02506
L2C RFO       ACCESS:      61541  HIT:      33474  MISS:      28067  HIT %:     54.393  MISS %:     45.607   MPKI: 0.56134
L2C PREFETCH  ACCESS:    4849980  HIT:    4842386  MISS:       7594  HIT %:    99.8434  MISS %:   0.156578   MPKI: 0.15188
L2C DATA PREFETCH MPKI: 0.05142
L2C INSTRUCTION PREFETCH MPKI: 0.10046
L2C WRITEBACK ACCESS:     231944  HIT:     227610  MISS:       4334  HIT %:    98.1314  MISS %:    1.86855   MPKI: 0.08668
L2C LOAD TRANSLATION ACCESS:       8241  HIT:       3492  MISS:       4749  HIT %:    42.3735  MISS %:    57.6265   MPKI: 0.09498
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        406  HIT:        304  MISS:        102  HIT %:    74.8768  MISS %:    25.1232   MPKI: 0.00204
L2Cprefetch_cycle_count: 1673 prefetches_per_prefetch_cycle: 4.2098
L2C PREFETCH  REQUESTED:       7043  ISSUED:       7043  USEFUL:       2529  USELESS:       5091
L2C USEFUL LOAD PREFETCHES:       2529 PREFETCH ISSUED TO LOWER LEVEL:       7633  ACCURACY: 33.1325
L2C TIMELY PREFETCHES:       2529 LATE PREFETCHES: 39 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 2610 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 51.886 cycles
L2C RQ	ACCESS:     459505	FORWARD:          0	MERGED:          0	TO_CACHE:     459431
L2C WQ	ACCESS:     231944	FORWARD:         74	MERGED:          0	TO_CACHE:     231944
L2C PQ	ACCESS:    4850365	FORWARD:          0	MERGED:          0	TO_CACHE:    4850365

L2C Instructions Evicting Data 5524
L2C Translations Evicting Data 4382
L2C Data Evicting Data 132526
L2C Instructions Evicting Instructions 536
L2C Translations Evicting Instructions 246
L2C Data Evicting Instructions 5283
L2C Instructions Evicting Translations 216
L2C Translations Evicting Translations 223
L2C Data Evicting Translations 4334
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       6173  HIT:       6173  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       6009  HIT:       6009  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        164  HIT:        164  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       6080  HIT:       6075  MISS:          5  HIT %:    99.9178  MISS %:  0.0822368   MPKI: 0.0001
PSCL4 LOAD TRANSLATION ACCESS:       5974  HIT:       5969  MISS:          5  HIT %:    99.9163  MISS %:   0.083696   MPKI: 0.0001
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        106  HIT:        106  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       6101  HIT:       6072  MISS:         29  HIT %:    99.5247  MISS %:   0.475332   MPKI: 0.00058
PSCL3 LOAD TRANSLATION ACCESS:       6000  HIT:       5971  MISS:         29  HIT %:    99.5167  MISS %:   0.483333   MPKI: 0.00058
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        101  HIT:        101  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       6110  HIT:       3819  MISS:       2291  HIT %:    62.5041  MISS %:    37.4959   MPKI: 0.04582
PSCL2 LOAD TRANSLATION ACCESS:       6069  HIT:       3778  MISS:       2291  HIT %:    62.2508  MISS %:    37.7492   MPKI: 0.04582
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:         41  HIT:         41  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     231998  HIT:     208710  MISS:      23288  HIT %:     89.962  MISS %:     10.038   MPKI: 0.46576
LLC LOAD      ACCESS:     112718  HIT:      96977  MISS:      15741  HIT %:    86.0351  MISS %:    13.9649   MPKI: 0.31482
LLC RFO       ACCESS:      28067  HIT:      22584  MISS:       5483  HIT %:    80.4646  MISS %:    19.5354   MPKI: 0.10966
LLC PREFETCH  ACCESS:       7633  HIT:       6048  MISS:       1585  HIT %:    79.2349  MISS %:    20.7651   MPKI: 0.0317
LLC WRITEBACK ACCESS:      78729  HIT:      78488  MISS:        241  HIT %:    99.6939  MISS %:   0.306113   MPKI: 0.00482
LLC LOAD TRANSLATION ACCESS:       4749  HIT:       4518  MISS:        231  HIT %:    95.1358  MISS %:    4.86418   MPKI: 0.00462
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        102  HIT:         95  MISS:          7  HIT %:    93.1373  MISS %:    6.86275   MPKI: 0.00014
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         74  USELESS:        507
LLC USEFUL LOAD PREFETCHES:         74 PREFETCH ISSUED TO LOWER LEVEL:       1585  ACCURACY: 4.66877
LLC TIMELY PREFETCHES:         74 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 153.427 cycles
LLC RQ	ACCESS:     145638	FORWARD:          0	MERGED:          0	TO_CACHE:     145637
LLC WQ	ACCESS:      78729	FORWARD:          1	MERGED:          0	TO_CACHE:      78729
LLC PQ	ACCESS:       7633	FORWARD:          0	MERGED:          0	TO_CACHE:       7633

LLC Dense regions hint to LLC: 0

RAW hits: 1599518
Loads Generated: 12540372
Loads sent to L1D: 10940852
Stores Generated: 6420092
Stores sent to L1D: 6420102
Major fault: 0 Minor fault: 5878
Allocated PAGES: 5878
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 4640116
dynamic_config_counter_instances_l2_1: 2559028
dynamic_config_counter_instances_l2_2: 501214
dynamic_config_counter_instances_l2_3: 477004
dynamic_config_counter_instances_l2_4: 506399
dynamic_config_counter_instances_l2_5: 596471
[Bingo] PHT Access: 2867
[Bingo] PHT Hit PC+Addr: 899
[Bingo] PHT Hit PC+Offs: 829
[Bingo] PHT Miss: 1139
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 6.04282
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 25.9572
[Bingo] Number of Voters Mean: 8.08685
[Bingo] Number of Voters SD: 10.7101
PHT read accesses: 14281
PHT write accesses: 1689
AT read accesses: 13147
AT write accesses: 13774
FT read accesses: 7766
FT write accesses: 2867
PS read accesses: 3999
PS write accesses: 1728
PHT tag read accesses: 69982
PHT tag write accesses: 2588
AT tag read accesses: 2853242
AT tag write accesses: 14809
FT tag read accesses: 2718275
FT tag write accesses: 7716
PS tag read accesses: 316782
PS tag write accesses: 5727

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5327  ROW_BUFFER_MISS:      17720
 DBUS_CONGESTED:         10
 WQ ROW_BUFFER_HIT:        684  ROW_BUFFER_MISS:       7233  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 54073345
0banks busy for write cycles: 5619
1banks busy for read cycles: 1832323
1banks busy for write cycles: 897838
2banks busy for read cycles: 439287
2banks busy for write cycles: 156281
3banks busy for read cycles: 21635
3banks busy for write cycles: 29706
4banks busy for read cycles: 7110
4banks busy for write cycles: 15543
5banks busy for read cycles: 5661
5banks busy for write cycles: 11306
6banks busy for read cycles: 2535
6banks busy for write cycles: 8297
7banks busy for read cycles: 3021
7banks busy for write cycles: 8324
8banks busy for read cycles: 7061
8banks busy for write cycles: 2800

CPU 0 Branch Prediction Accuracy: 99.913% MPKI: 0.15656 Average ROB Occupancy at Mispredict: 48.2216
Branch types
NOT_BRANCH: 41001602 82.0032%
BRANCH_DIRECT_JUMP: 541940 1.08388%
BRANCH_INDIRECT: 59716 0.119432%
BRANCH_CONDITIONAL: 5916840 11.8337%
BRANCH_DIRECT_CALL: 1005459 2.01092%
BRANCH_INDIRECT_CALL: 234433 0.468866%
BRANCH_RETURN: 1239871 2.47974%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 5878
