// Seed: 676763176
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output supply1 id_5,
    input tri id_6,
    output uwire id_7,
    input tri id_8
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wand id_7,
    output logic id_8,
    input tri0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17,
    input uwire id_18,
    input supply0 id_19
);
  wire id_21;
  always @(id_0) begin
    id_8 <= 1'b0;
  end
  module_0(
      id_7, id_15, id_7, id_19, id_11, id_4, id_14, id_7, id_14
  );
endmodule
