
Final_Project_ver3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd74  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002398  0800cf78  0800cf78  0001cf78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f310  0800f310  0002027c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f310  0800f310  0001f310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f318  0800f318  0002027c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f318  0800f318  0001f318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f31c  0800f31c  0001f31c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000027c  20000000  0800f320  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005308  20000280  0800f59c  00020280  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  20005588  0800f59c  00025588  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202aa  2**0
                  CONTENTS, READONLY
 13 .debug_info   00037cc1  00000000  00000000  000202ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005e88  00000000  00000000  00057fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00019888  00000000  00000000  0005de36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002228  00000000  00000000  000776c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001b69  00000000  00000000  000798e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00033f1d  00000000  00000000  0007b451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000394fc  00000000  00000000  000af36e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001398ed  00000000  00000000  000e886a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000077f4  00000000  00000000  00222158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  0022994c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000280 	.word	0x20000280
 800021c:	00000000 	.word	0x00000000
 8000220:	0800cf5c 	.word	0x0800cf5c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000284 	.word	0x20000284
 800023c:	0800cf5c 	.word	0x0800cf5c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <NT35510_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t NT35510_Init(uint32_t ColorCoding, uint32_t orientation)
{
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	b0b1      	sub	sp, #196	; 0xc4
 80005f0:	4604      	mov	r4, r0
 80005f2:	460d      	mov	r5, r1
  NT35510_IO_Delay(120);
 80005f4:	2078      	movs	r0, #120	; 0x78
 80005f6:	f000 f971 	bl	80008dc <NT35510_IO_Delay>

/* ************************************************************************** */
/* Proprietary Initialization                                                 */
/* ************************************************************************** */
  const uint8_t nt35510_reg[]   = {0x55, 0xAA, 0x52, 0x08, 0x01, 0xF0};
 80005fa:	4ba9      	ldr	r3, [pc, #676]	; (80008a0 <NT35510_Init+0x2b4>)
 80005fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000600:	902e      	str	r0, [sp, #184]	; 0xb8
 8000602:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
  const uint8_t nt35510_reg1[]  = {0x03, 0x03, 0x03, 0xB0};
 8000606:	4ba7      	ldr	r3, [pc, #668]	; (80008a4 <NT35510_Init+0x2b8>)
 8000608:	932d      	str	r3, [sp, #180]	; 0xb4
  const uint8_t nt35510_reg2[]  = {0x46, 0x46, 0x46, 0xB6};
 800060a:	4ba7      	ldr	r3, [pc, #668]	; (80008a8 <NT35510_Init+0x2bc>)
 800060c:	932c      	str	r3, [sp, #176]	; 0xb0
  const uint8_t nt35510_reg3[]  = {0x03, 0x03, 0x03, 0xB1};
 800060e:	4ba7      	ldr	r3, [pc, #668]	; (80008ac <NT35510_Init+0x2c0>)
 8000610:	932b      	str	r3, [sp, #172]	; 0xac
  const uint8_t nt35510_reg4[]  = {0x36, 0x36, 0x36, 0xB7};
 8000612:	4ba7      	ldr	r3, [pc, #668]	; (80008b0 <NT35510_Init+0x2c4>)
 8000614:	932a      	str	r3, [sp, #168]	; 0xa8
  const uint8_t nt35510_reg5[]  = {0x00, 0x00, 0x02, 0xB2};
 8000616:	4ba7      	ldr	r3, [pc, #668]	; (80008b4 <NT35510_Init+0x2c8>)
 8000618:	9329      	str	r3, [sp, #164]	; 0xa4
  const uint8_t nt35510_reg6[]  = {0x26, 0x26, 0x26, 0xB8};
 800061a:	4ba7      	ldr	r3, [pc, #668]	; (80008b8 <NT35510_Init+0x2cc>)
 800061c:	9328      	str	r3, [sp, #160]	; 0xa0
  const uint8_t nt35510_reg7[]  = {0xBF, 0x01};
 800061e:	f240 13bf 	movw	r3, #447	; 0x1bf
 8000622:	f8ad 309c 	strh.w	r3, [sp, #156]	; 0x9c
  const uint8_t nt35510_reg8[]  = {0x09, 0x09, 0x09, 0xB3};
 8000626:	4ba5      	ldr	r3, [pc, #660]	; (80008bc <NT35510_Init+0x2d0>)
 8000628:	9326      	str	r3, [sp, #152]	; 0x98
  const uint8_t nt35510_reg9[]  = {0x36, 0x36, 0x36, 0xB9};
 800062a:	4ba5      	ldr	r3, [pc, #660]	; (80008c0 <NT35510_Init+0x2d4>)
 800062c:	9325      	str	r3, [sp, #148]	; 0x94
  const uint8_t nt35510_reg10[] = {0x08, 0x08, 0x08, 0xB5};
 800062e:	4ba5      	ldr	r3, [pc, #660]	; (80008c4 <NT35510_Init+0x2d8>)
 8000630:	9324      	str	r3, [sp, #144]	; 0x90
  const uint8_t nt35510_reg12[] = {0x26, 0x26, 0x26, 0xBA};
 8000632:	4ba5      	ldr	r3, [pc, #660]	; (80008c8 <NT35510_Init+0x2dc>)
 8000634:	9323      	str	r3, [sp, #140]	; 0x8c
  const uint8_t nt35510_reg13[] = {0x00, 0x80, 0x00, 0xBC};
 8000636:	4ba5      	ldr	r3, [pc, #660]	; (80008cc <NT35510_Init+0x2e0>)
 8000638:	9322      	str	r3, [sp, #136]	; 0x88
  const uint8_t nt35510_reg14[] = {0x00, 0x80, 0x00, 0xBD};
 800063a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 800063e:	9321      	str	r3, [sp, #132]	; 0x84
  const uint8_t nt35510_reg15[] = {0x00, 0x50, 0xBE};
 8000640:	4ba3      	ldr	r3, [pc, #652]	; (80008d0 <NT35510_Init+0x2e4>)
 8000642:	461a      	mov	r2, r3
 8000644:	f852 1b04 	ldr.w	r1, [r2], #4
 8000648:	f8ad 1080 	strh.w	r1, [sp, #128]	; 0x80
 800064c:	0c09      	lsrs	r1, r1, #16
 800064e:	f88d 1082 	strb.w	r1, [sp, #130]	; 0x82
  const uint8_t nt35510_reg16[] = {0x55, 0xAA, 0x52, 0x08, 0x00, 0xF0};
 8000652:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000656:	901e      	str	r0, [sp, #120]	; 0x78
 8000658:	f8ad 107c 	strh.w	r1, [sp, #124]	; 0x7c
  const uint8_t nt35510_reg17[] = {0xFC, 0x00, 0xB1};
 800065c:	68da      	ldr	r2, [r3, #12]
 800065e:	f8ad 2074 	strh.w	r2, [sp, #116]	; 0x74
 8000662:	0c12      	lsrs	r2, r2, #16
 8000664:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
  const uint8_t nt35510_reg18[] = {0xB6, 0x03};
 8000668:	f240 32b6 	movw	r2, #950	; 0x3b6
 800066c:	f8ad 2070 	strh.w	r2, [sp, #112]	; 0x70
  const uint8_t nt35510_reg19[] = {0xB5, 0x51};
 8000670:	f245 12b5 	movw	r2, #20917	; 0x51b5
 8000674:	f8ad 206c 	strh.w	r2, [sp, #108]	; 0x6c
  const uint8_t nt35510_reg20[] = {0x00, 0x00, 0xB7};
 8000678:	691a      	ldr	r2, [r3, #16]
 800067a:	f8ad 2068 	strh.w	r2, [sp, #104]	; 0x68
 800067e:	0c12      	lsrs	r2, r2, #16
 8000680:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
  const uint8_t nt35510_reg21[] = {0x01, 0x02, 0x02, 0x02, 0xB8};
 8000684:	4a93      	ldr	r2, [pc, #588]	; (80008d4 <NT35510_Init+0x2e8>)
 8000686:	e892 0003 	ldmia.w	r2, {r0, r1}
 800068a:	9018      	str	r0, [sp, #96]	; 0x60
 800068c:	f88d 1064 	strb.w	r1, [sp, #100]	; 0x64
  const uint8_t nt35510_reg22[] = {0x00, 0x00, 0x00, 0xBC};
 8000690:	f04f 423c 	mov.w	r2, #3154116608	; 0xbc000000
 8000694:	9217      	str	r2, [sp, #92]	; 0x5c
  const uint8_t nt35510_reg23[] = {0x03, 0x00, 0x00, 0xCC};
 8000696:	4a90      	ldr	r2, [pc, #576]	; (80008d8 <NT35510_Init+0x2ec>)
 8000698:	9216      	str	r2, [sp, #88]	; 0x58
  const uint8_t nt35510_reg24[] = {0xBA, 0x01};
 800069a:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
 800069e:	f8ad 2054 	strh.w	r2, [sp, #84]	; 0x54
  const uint8_t nt35510_madctl_portrait[] = {NT35510_CMD_MADCTL ,0x00};
 80006a2:	2236      	movs	r2, #54	; 0x36
 80006a4:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  const uint8_t nt35510_caset_portrait[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_CASET};
 80006a8:	f103 0214 	add.w	r2, r3, #20
 80006ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006b0:	9012      	str	r0, [sp, #72]	; 0x48
 80006b2:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
  const uint8_t nt35510_raset_portrait[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_RASET};
 80006b6:	f103 021c 	add.w	r2, r3, #28
 80006ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006be:	9010      	str	r0, [sp, #64]	; 0x40
 80006c0:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
  const uint8_t nt35510_madctl_landscape[] = {NT35510_CMD_MADCTL, 0x60};
 80006c4:	f246 0236 	movw	r2, #24630	; 0x6036
 80006c8:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
  const uint8_t nt35510_caset_landscape[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_CASET};
 80006cc:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80006d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006d4:	900d      	str	r0, [sp, #52]	; 0x34
 80006d6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  const uint8_t nt35510_raset_landscape[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_RASET};
 80006da:	332c      	adds	r3, #44	; 0x2c
 80006dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006e0:	900b      	str	r0, [sp, #44]	; 0x2c
 80006e2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  const uint8_t nt35510_reg26[] = {NT35510_CMD_TEEON, 0x00};  /* Tear on */
 80006e6:	2335      	movs	r3, #53	; 0x35
 80006e8:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  const uint8_t nt35510_reg27[] = {NT35510_CMD_SLPOUT, 0x00}; /* Sleep out */
 80006ec:	2311      	movs	r3, #17
 80006ee:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  const uint8_t nt35510_reg30[] = {NT35510_CMD_DISPON, 0x00};
 80006f2:	2329      	movs	r3, #41	; 0x29
 80006f4:	f8ad 3020 	strh.w	r3, [sp, #32]

  const uint8_t nt35510_reg31[] = {NT35510_CMD_WRDISBV, 0x7F};
 80006f8:	f647 7351 	movw	r3, #32593	; 0x7f51
 80006fc:	f8ad 301c 	strh.w	r3, [sp, #28]
  const uint8_t nt35510_reg32[] = {NT35510_CMD_WRCTRLD, 0x2C};
 8000700:	f642 4353 	movw	r3, #11347	; 0x2c53
 8000704:	f8ad 3018 	strh.w	r3, [sp, #24]
  const uint8_t nt35510_reg33[] = {NT35510_CMD_WRCABC, 0x02};
 8000708:	f240 2355 	movw	r3, #597	; 0x255
 800070c:	f8ad 3014 	strh.w	r3, [sp, #20]
  const uint8_t nt35510_reg34[] = {NT35510_CMD_WRCABCMB, 0xFF};
 8000710:	f64f 735e 	movw	r3, #65374	; 0xff5e
 8000714:	f8ad 3010 	strh.w	r3, [sp, #16]
  const uint8_t nt35510_reg35[] = {NT35510_CMD_RAMWR, 0x00};
 8000718:	232c      	movs	r3, #44	; 0x2c
 800071a:	f8ad 300c 	strh.w	r3, [sp, #12]
  const uint8_t nt35510_reg36[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB565};
 800071e:	f245 533a 	movw	r3, #21818	; 0x553a
 8000722:	f8ad 3008 	strh.w	r3, [sp, #8]
  const uint8_t nt35510_reg37[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB888};
 8000726:	f247 733a 	movw	r3, #30522	; 0x773a
 800072a:	f8ad 3004 	strh.w	r3, [sp, #4]

  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg); /* LV2:  Page 1 enable */
 800072e:	a92e      	add	r1, sp, #184	; 0xb8
 8000730:	2005      	movs	r0, #5
 8000732:	f000 f9cf 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg1);/* AVDD: 5.2V */
 8000736:	a92d      	add	r1, sp, #180	; 0xb4
 8000738:	2003      	movs	r0, #3
 800073a:	f000 f9cb 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg2);/* AVDD: Ratio */
 800073e:	a92c      	add	r1, sp, #176	; 0xb0
 8000740:	2003      	movs	r0, #3
 8000742:	f000 f9c7 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg3);/* AVEE: -5.2V */
 8000746:	a92b      	add	r1, sp, #172	; 0xac
 8000748:	2003      	movs	r0, #3
 800074a:	f000 f9c3 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg4);/* AVEE: Ratio */
 800074e:	a92a      	add	r1, sp, #168	; 0xa8
 8000750:	2003      	movs	r0, #3
 8000752:	f000 f9bf 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg5);/* VCL: -2.5V */
 8000756:	a929      	add	r1, sp, #164	; 0xa4
 8000758:	2003      	movs	r0, #3
 800075a:	f000 f9bb 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg6);/* VCL: Ratio */
 800075e:	a928      	add	r1, sp, #160	; 0xa0
 8000760:	2003      	movs	r0, #3
 8000762:	f000 f9b7 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg7);/* VGH: 15V (Free Pump) */
 8000766:	a927      	add	r1, sp, #156	; 0x9c
 8000768:	2001      	movs	r0, #1
 800076a:	f000 f9b3 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg8);
 800076e:	a926      	add	r1, sp, #152	; 0x98
 8000770:	2003      	movs	r0, #3
 8000772:	f000 f9af 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg9);/* VGH: Ratio */
 8000776:	a925      	add	r1, sp, #148	; 0x94
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f9ab 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg10);/* VGL_REG: -10V */
 800077e:	a924      	add	r1, sp, #144	; 0x90
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f9a7 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg12);/* VGLX: Ratio */
 8000786:	a923      	add	r1, sp, #140	; 0x8c
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f9a3 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg13);/* VGMP/VGSP: 4.5V/0V */
 800078e:	a922      	add	r1, sp, #136	; 0x88
 8000790:	2003      	movs	r0, #3
 8000792:	f000 f99f 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg14);/* VGMN/VGSN:-4.5V/0V */
 8000796:	a921      	add	r1, sp, #132	; 0x84
 8000798:	2003      	movs	r0, #3
 800079a:	f000 f99b 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg15);/* VCOM: -1.325V */
 800079e:	a920      	add	r1, sp, #128	; 0x80
 80007a0:	2002      	movs	r0, #2
 80007a2:	f000 f997 	bl	8000ad4 <DSI_IO_WriteCmd>

/* ************************************************************************** */
/* Proprietary DCS Initialization                                             */
/* ************************************************************************** */
  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg16);/* LV2: Page 0 enable */
 80007a6:	a91e      	add	r1, sp, #120	; 0x78
 80007a8:	2005      	movs	r0, #5
 80007aa:	f000 f993 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg17);/* Display control */
 80007ae:	a91d      	add	r1, sp, #116	; 0x74
 80007b0:	2002      	movs	r0, #2
 80007b2:	f000 f98f 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg18);/* Src hold time */
 80007b6:	a91c      	add	r1, sp, #112	; 0x70
 80007b8:	2001      	movs	r0, #1
 80007ba:	f000 f98b 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg19);
 80007be:	a91b      	add	r1, sp, #108	; 0x6c
 80007c0:	2001      	movs	r0, #1
 80007c2:	f000 f987 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg20);/* Gate EQ control */
 80007c6:	a91a      	add	r1, sp, #104	; 0x68
 80007c8:	2002      	movs	r0, #2
 80007ca:	f000 f983 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(4, (uint8_t *)nt35510_reg21);/* Src EQ control(Mode2) */
 80007ce:	a918      	add	r1, sp, #96	; 0x60
 80007d0:	2004      	movs	r0, #4
 80007d2:	f000 f97f 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg22);/* Inv. mode(2-dot) */
 80007d6:	a917      	add	r1, sp, #92	; 0x5c
 80007d8:	2003      	movs	r0, #3
 80007da:	f000 f97b 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg23);
 80007de:	a916      	add	r1, sp, #88	; 0x58
 80007e0:	2003      	movs	r0, #3
 80007e2:	f000 f977 	bl	8000ad4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg24);
 80007e6:	a915      	add	r1, sp, #84	; 0x54
 80007e8:	2001      	movs	r0, #1
 80007ea:	f000 f973 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* Tear on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg26);
 80007ee:	a90a      	add	r1, sp, #40	; 0x28
 80007f0:	2000      	movs	r0, #0
 80007f2:	f000 f96f 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* Set Pixel color format to RGB888 */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg37);
 80007f6:	a901      	add	r1, sp, #4
 80007f8:	2000      	movs	r0, #0
 80007fa:	f000 f96b 	bl	8000ad4 <DSI_IO_WriteCmd>
/* ************************************************************************** */
/* Standard DCS Initialization                                                */
/* ************************************************************************** */

  /* Add a delay, otherwise MADCTL not taken */
  NT35510_IO_Delay(200);
 80007fe:	20c8      	movs	r0, #200	; 0xc8
 8000800:	f000 f86c 	bl	80008dc <NT35510_IO_Delay>

  /* Configure orientation */
  if(orientation == NT35510_ORIENTATION_PORTRAIT)
 8000804:	2d00      	cmp	r5, #0
 8000806:	d134      	bne.n	8000872 <NT35510_Init+0x286>
  {
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_portrait);
 8000808:	a914      	add	r1, sp, #80	; 0x50
 800080a:	2001      	movs	r0, #1
 800080c:	f000 f962 	bl	8000ad4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_portrait);
 8000810:	a912      	add	r1, sp, #72	; 0x48
 8000812:	2004      	movs	r0, #4
 8000814:	f000 f95e 	bl	8000ad4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_portrait);
 8000818:	a910      	add	r1, sp, #64	; 0x40
 800081a:	2004      	movs	r0, #4
 800081c:	f000 f95a 	bl	8000ad4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_landscape);
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_landscape);
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_landscape);
  }

  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg27);
 8000820:	a909      	add	r1, sp, #36	; 0x24
 8000822:	2000      	movs	r0, #0
 8000824:	f000 f956 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* Wait for sleep out exit */
  NT35510_IO_Delay(120);
 8000828:	2078      	movs	r0, #120	; 0x78
 800082a:	f000 f857 	bl	80008dc <NT35510_IO_Delay>

  switch(ColorCoding)
 800082e:	b36c      	cbz	r4, 800088c <NT35510_Init+0x2a0>
 8000830:	2c02      	cmp	r4, #2
 8000832:	d130      	bne.n	8000896 <NT35510_Init+0x2aa>
  {
    case NT35510_FORMAT_RBG565 :
      /* Set Pixel color format to RGB565 */
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg36);
 8000834:	a902      	add	r1, sp, #8
 8000836:	2001      	movs	r0, #1
 8000838:	f000 f94c 	bl	8000ad4 <DSI_IO_WriteCmd>
      break;
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg31);
 800083c:	a907      	add	r1, sp, #28
 800083e:	2001      	movs	r0, #1
 8000840:	f000 f948 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg32);
 8000844:	a906      	add	r1, sp, #24
 8000846:	2001      	movs	r0, #1
 8000848:	f000 f944 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg33);
 800084c:	a905      	add	r1, sp, #20
 800084e:	2001      	movs	r0, #1
 8000850:	f000 f940 	bl	8000ad4 <DSI_IO_WriteCmd>
  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg34);
 8000854:	a904      	add	r1, sp, #16
 8000856:	2001      	movs	r0, #1
 8000858:	f000 f93c 	bl	8000ad4 <DSI_IO_WriteCmd>
  /** CABC : Content Adaptive Backlight Control section end << */

  /* Display on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg30);
 800085c:	a908      	add	r1, sp, #32
 800085e:	2000      	movs	r0, #0
 8000860:	f000 f938 	bl	8000ad4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg35);
 8000864:	a903      	add	r1, sp, #12
 8000866:	2000      	movs	r0, #0
 8000868:	f000 f934 	bl	8000ad4 <DSI_IO_WriteCmd>

  return 0;
}
 800086c:	2000      	movs	r0, #0
 800086e:	b031      	add	sp, #196	; 0xc4
 8000870:	bd30      	pop	{r4, r5, pc}
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_landscape);
 8000872:	a90f      	add	r1, sp, #60	; 0x3c
 8000874:	2001      	movs	r0, #1
 8000876:	f000 f92d 	bl	8000ad4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_landscape);
 800087a:	a90d      	add	r1, sp, #52	; 0x34
 800087c:	2004      	movs	r0, #4
 800087e:	f000 f929 	bl	8000ad4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_landscape);
 8000882:	a90b      	add	r1, sp, #44	; 0x2c
 8000884:	2004      	movs	r0, #4
 8000886:	f000 f925 	bl	8000ad4 <DSI_IO_WriteCmd>
 800088a:	e7c9      	b.n	8000820 <NT35510_Init+0x234>
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 800088c:	a901      	add	r1, sp, #4
 800088e:	2001      	movs	r0, #1
 8000890:	f000 f920 	bl	8000ad4 <DSI_IO_WriteCmd>
      break;
 8000894:	e7d2      	b.n	800083c <NT35510_Init+0x250>
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 8000896:	a901      	add	r1, sp, #4
 8000898:	2001      	movs	r0, #1
 800089a:	f000 f91b 	bl	8000ad4 <DSI_IO_WriteCmd>
      break;
 800089e:	e7cd      	b.n	800083c <NT35510_Init+0x250>
 80008a0:	0800ebdc 	.word	0x0800ebdc
 80008a4:	b0030303 	.word	0xb0030303
 80008a8:	b6464646 	.word	0xb6464646
 80008ac:	b1030303 	.word	0xb1030303
 80008b0:	b7363636 	.word	0xb7363636
 80008b4:	b2020000 	.word	0xb2020000
 80008b8:	b8262626 	.word	0xb8262626
 80008bc:	b3090909 	.word	0xb3090909
 80008c0:	b9363636 	.word	0xb9363636
 80008c4:	b5080808 	.word	0xb5080808
 80008c8:	ba262626 	.word	0xba262626
 80008cc:	bc008000 	.word	0xbc008000
 80008d0:	0800cf78 	.word	0x0800cf78
 80008d4:	0800ebe4 	.word	0x0800ebe4
 80008d8:	cc000003 	.word	0xcc000003

080008dc <NT35510_IO_Delay>:
/**
  * @brief  NT35510 delay
  * @param  Delay: Delay in ms
  */
void NT35510_IO_Delay(uint32_t Delay)
{
 80008dc:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 80008de:	f003 ffa9 	bl	8004834 <HAL_Delay>
}
 80008e2:	bd08      	pop	{r3, pc}

080008e4 <LCD_IO_GetID>:
    return 0;
  }
#else 
  return LCD_DSI_ID; 
#endif /* USE_LCD_HDMI */
}
 80008e4:	2011      	movs	r0, #17
 80008e6:	4770      	bx	lr

080008e8 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 80008e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ea:	b083      	sub	sp, #12
 80008ec:	4604      	mov	r4, r0
 80008ee:	460d      	mov	r5, r1
 80008f0:	4616      	mov	r6, r2
 80008f2:	461f      	mov	r7, r3
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80008f4:	4811      	ldr	r0, [pc, #68]	; (800093c <LL_FillBuffer+0x54>)
 80008f6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80008fa:	6043      	str	r3, [r0, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80008fc:	2300      	movs	r3, #0
 80008fe:	6083      	str	r3, [r0, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8000900:	9b08      	ldr	r3, [sp, #32]
 8000902:	60c3      	str	r3, [r0, #12]

  hdma2d_discovery.Instance = DMA2D;
 8000904:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <LL_FillBuffer+0x58>)
 8000906:	6003      	str	r3, [r0, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8000908:	f004 ffd4 	bl	80058b4 <HAL_DMA2D_Init>
 800090c:	b108      	cbz	r0, 8000912 <LL_FillBuffer+0x2a>
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
      }
    }
  }
}
 800090e:	b003      	add	sp, #12
 8000910:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8000912:	4621      	mov	r1, r4
 8000914:	4809      	ldr	r0, [pc, #36]	; (800093c <LL_FillBuffer+0x54>)
 8000916:	f005 f8c3 	bl	8005aa0 <HAL_DMA2D_ConfigLayer>
 800091a:	2800      	cmp	r0, #0
 800091c:	d1f7      	bne.n	800090e <LL_FillBuffer+0x26>
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800091e:	9700      	str	r7, [sp, #0]
 8000920:	4633      	mov	r3, r6
 8000922:	462a      	mov	r2, r5
 8000924:	9909      	ldr	r1, [sp, #36]	; 0x24
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <LL_FillBuffer+0x54>)
 8000928:	f004 fffe 	bl	8005928 <HAL_DMA2D_Start>
 800092c:	2800      	cmp	r0, #0
 800092e:	d1ee      	bne.n	800090e <LL_FillBuffer+0x26>
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8000930:	210a      	movs	r1, #10
 8000932:	4802      	ldr	r0, [pc, #8]	; (800093c <LL_FillBuffer+0x54>)
 8000934:	f005 f814 	bl	8005960 <HAL_DMA2D_PollForTransfer>
}
 8000938:	e7e9      	b.n	800090e <LL_FillBuffer+0x26>
 800093a:	bf00      	nop
 800093c:	2000029c 	.word	0x2000029c
 8000940:	4002b000 	.word	0x4002b000

08000944 <BSP_LCD_Reset>:
{
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	b086      	sub	sp, #24
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <BSP_LCD_Reset+0x58>)
 800094a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800094c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000950:	631a      	str	r2, [r3, #48]	; 0x30
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000958:	9300      	str	r3, [sp, #0]
 800095a:	9b00      	ldr	r3, [sp, #0]
    gpio_init_structure.Pin   = GPIO_PIN_15;
 800095c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8000960:	9501      	str	r5, [sp, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000962:	2601      	movs	r6, #1
 8000964:	9602      	str	r6, [sp, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8000966:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8000968:	2303      	movs	r3, #3
 800096a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 800096c:	4c0c      	ldr	r4, [pc, #48]	; (80009a0 <BSP_LCD_Reset+0x5c>)
 800096e:	a901      	add	r1, sp, #4
 8000970:	4620      	mov	r0, r4
 8000972:	f005 fc15 	bl	80061a0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	4629      	mov	r1, r5
 800097a:	4620      	mov	r0, r4
 800097c:	f005 fd12 	bl	80063a4 <HAL_GPIO_WritePin>
    HAL_Delay(20); /* wait 20 ms */
 8000980:	2014      	movs	r0, #20
 8000982:	f003 ff57 	bl	8004834 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8000986:	4632      	mov	r2, r6
 8000988:	4629      	mov	r1, r5
 800098a:	4620      	mov	r0, r4
 800098c:	f005 fd0a 	bl	80063a4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000990:	200a      	movs	r0, #10
 8000992:	f003 ff4f 	bl	8004834 <HAL_Delay>
}
 8000996:	b006      	add	sp, #24
 8000998:	bd70      	pop	{r4, r5, r6, pc}
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40022400 	.word	0x40022400

080009a4 <BSP_LCD_GetXSize>:
}
 80009a4:	4b01      	ldr	r3, [pc, #4]	; (80009ac <BSP_LCD_GetXSize+0x8>)
 80009a6:	6818      	ldr	r0, [r3, #0]
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	20000000 	.word	0x20000000

080009b0 <BSP_LCD_GetYSize>:
}
 80009b0:	4b01      	ldr	r3, [pc, #4]	; (80009b8 <BSP_LCD_GetYSize+0x8>)
 80009b2:	6858      	ldr	r0, [r3, #4]
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	20000000 	.word	0x20000000

080009bc <BSP_LCD_LayerDefaultInit>:
{
 80009bc:	b570      	push	{r4, r5, r6, lr}
 80009be:	b08e      	sub	sp, #56	; 0x38
 80009c0:	4604      	mov	r4, r0
 80009c2:	460e      	mov	r6, r1
  Layercfg.WindowX0 = 0;
 80009c4:	2500      	movs	r5, #0
 80009c6:	9501      	str	r5, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80009c8:	f7ff ffec 	bl	80009a4 <BSP_LCD_GetXSize>
 80009cc:	9002      	str	r0, [sp, #8]
  Layercfg.WindowY0 = 0;
 80009ce:	9503      	str	r5, [sp, #12]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80009d0:	f7ff ffee 	bl	80009b0 <BSP_LCD_GetYSize>
 80009d4:	9004      	str	r0, [sp, #16]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80009d6:	9505      	str	r5, [sp, #20]
  Layercfg.FBStartAdress = FB_Address;
 80009d8:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.Alpha = 255;
 80009da:	23ff      	movs	r3, #255	; 0xff
 80009dc:	9306      	str	r3, [sp, #24]
  Layercfg.Alpha0 = 0;
 80009de:	9507      	str	r5, [sp, #28]
  Layercfg.Backcolor.Blue = 0;
 80009e0:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 80009e4:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 80009e8:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80009ec:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009f0:	9308      	str	r3, [sp, #32]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80009f2:	2307      	movs	r3, #7
 80009f4:	9309      	str	r3, [sp, #36]	; 0x24
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80009f6:	f7ff ffd5 	bl	80009a4 <BSP_LCD_GetXSize>
 80009fa:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80009fc:	f7ff ffd8 	bl	80009b0 <BSP_LCD_GetYSize>
 8000a00:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8000a02:	4d0c      	ldr	r5, [pc, #48]	; (8000a34 <BSP_LCD_LayerDefaultInit+0x78>)
 8000a04:	4622      	mov	r2, r4
 8000a06:	a901      	add	r1, sp, #4
 8000a08:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8000a0c:	f006 fa40 	bl	8006e90 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8000a10:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000a14:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  DrawProp[LayerIndex].pFont     = &Font24;
 8000a20:	4a05      	ldr	r2, [pc, #20]	; (8000a38 <BSP_LCD_LayerDefaultInit+0x7c>)
 8000a22:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8000a26:	461d      	mov	r5, r3
 8000a28:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000a2c:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
}
 8000a30:	b00e      	add	sp, #56	; 0x38
 8000a32:	bd70      	pop	{r4, r5, r6, pc}
 8000a34:	2000029c 	.word	0x2000029c
 8000a38:	2000000c 	.word	0x2000000c

08000a3c <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 8000a3c:	4b01      	ldr	r3, [pc, #4]	; (8000a44 <BSP_LCD_SelectLayer+0x8>)
 8000a3e:	6598      	str	r0, [r3, #88]	; 0x58
}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	2000029c 	.word	0x2000029c

08000a48 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <BSP_LCD_SetFont+0x14>)
 8000a4a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a4c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a50:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000a54:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
}
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	2000029c 	.word	0x2000029c

08000a60 <BSP_LCD_GetFont>:
  return DrawProp[ActiveLayer].pFont;
 8000a60:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <BSP_LCD_GetFont+0x14>)
 8000a62:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8000a64:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000a68:	0099      	lsls	r1, r3, #2
 8000a6a:	440a      	add	r2, r1
}
 8000a6c:	f8d2 010c 	ldr.w	r0, [r2, #268]	; 0x10c
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	2000029c 	.word	0x2000029c

08000a78 <BSP_LCD_Clear>:
{
 8000a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	4605      	mov	r5, r0
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <BSP_LCD_Clear+0x34>)
 8000a80:	6d9e      	ldr	r6, [r3, #88]	; 0x58
 8000a82:	2234      	movs	r2, #52	; 0x34
 8000a84:	fb02 3306 	mla	r3, r2, r6, r3
 8000a88:	f8d3 70b8 	ldr.w	r7, [r3, #184]	; 0xb8
 8000a8c:	f7ff ff8a 	bl	80009a4 <BSP_LCD_GetXSize>
 8000a90:	4604      	mov	r4, r0
 8000a92:	f7ff ff8d 	bl	80009b0 <BSP_LCD_GetYSize>
 8000a96:	4603      	mov	r3, r0
 8000a98:	9501      	str	r5, [sp, #4]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	9200      	str	r2, [sp, #0]
 8000a9e:	4622      	mov	r2, r4
 8000aa0:	4639      	mov	r1, r7
 8000aa2:	4630      	mov	r0, r6
 8000aa4:	f7ff ff20 	bl	80008e8 <LL_FillBuffer>
}
 8000aa8:	b003      	add	sp, #12
 8000aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aac:	2000029c 	.word	0x2000029c

08000ab0 <BSP_LCD_DisplayOn>:
{
 8000ab0:	b500      	push	{lr}
 8000ab2:	b083      	sub	sp, #12
    HAL_DSI_ShortWrite(&(hdsi_discovery),
 8000ab4:	4806      	ldr	r0, [pc, #24]	; (8000ad0 <BSP_LCD_DisplayOn+0x20>)
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	2329      	movs	r3, #41	; 0x29
 8000abc:	2215      	movs	r2, #21
 8000abe:	f8d0 111c 	ldr.w	r1, [r0, #284]	; 0x11c
 8000ac2:	f500 70c4 	add.w	r0, r0, #392	; 0x188
 8000ac6:	f005 faf8 	bl	80060ba <HAL_DSI_ShortWrite>
}
 8000aca:	b003      	add	sp, #12
 8000acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ad0:	2000029c 	.word	0x2000029c

08000ad4 <DSI_IO_WriteCmd>:
{
 8000ad4:	b500      	push	{lr}
 8000ad6:	b083      	sub	sp, #12
  if(NbrParams <= 1)
 8000ad8:	2801      	cmp	r0, #1
 8000ada:	d90b      	bls.n	8000af4 <DSI_IO_WriteCmd+0x20>
 8000adc:	4603      	mov	r3, r0
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8000ade:	5c0a      	ldrb	r2, [r1, r0]
 8000ae0:	9101      	str	r1, [sp, #4]
 8000ae2:	9200      	str	r2, [sp, #0]
 8000ae4:	2239      	movs	r2, #57	; 0x39
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4807      	ldr	r0, [pc, #28]	; (8000b08 <DSI_IO_WriteCmd+0x34>)
 8000aea:	f005 faf9 	bl	80060e0 <HAL_DSI_LongWrite>
}
 8000aee:	b003      	add	sp, #12
 8000af0:	f85d fb04 	ldr.w	pc, [sp], #4
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8000af4:	784b      	ldrb	r3, [r1, #1]
 8000af6:	9300      	str	r3, [sp, #0]
 8000af8:	780b      	ldrb	r3, [r1, #0]
 8000afa:	2215      	movs	r2, #21
 8000afc:	2100      	movs	r1, #0
 8000afe:	4802      	ldr	r0, [pc, #8]	; (8000b08 <DSI_IO_WriteCmd+0x34>)
 8000b00:	f005 fadb 	bl	80060ba <HAL_DSI_ShortWrite>
 8000b04:	e7f3      	b.n	8000aee <DSI_IO_WriteCmd+0x1a>
 8000b06:	bf00      	nop
 8000b08:	20000424 	.word	0x20000424

08000b0c <BSP_LCD_MspInit>:
{
 8000b0c:	b500      	push	{lr}
 8000b0e:	b085      	sub	sp, #20
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000b10:	4b27      	ldr	r3, [pc, #156]	; (8000bb0 <BSP_LCD_MspInit+0xa4>)
 8000b12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b14:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000b18:	645a      	str	r2, [r3, #68]	; 0x44
 8000b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b1c:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8000b20:	9201      	str	r2, [sp, #4]
 8000b22:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_LTDC_FORCE_RESET();
 8000b24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b26:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000b2a:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8000b2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b2e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8000b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b36:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8000b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b3e:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8000b42:	9202      	str	r2, [sp, #8]
 8000b44:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2D_FORCE_RESET();
 8000b46:	691a      	ldr	r2, [r3, #16]
 8000b48:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b4c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8000b4e:	691a      	ldr	r2, [r3, #16]
 8000b50:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8000b54:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DSI_CLK_ENABLE();
 8000b56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b58:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b5c:	645a      	str	r2, [r3, #68]	; 0x44
 8000b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b60:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8000b64:	9203      	str	r2, [sp, #12]
 8000b66:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_DSI_FORCE_RESET();
 8000b68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b6a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b6e:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8000b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b72:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8000b76:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2103      	movs	r1, #3
 8000b7c:	2058      	movs	r0, #88	; 0x58
 8000b7e:	f004 fb6d 	bl	800525c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8000b82:	2058      	movs	r0, #88	; 0x58
 8000b84:	f004 fba0 	bl	80052c8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2103      	movs	r1, #3
 8000b8c:	205a      	movs	r0, #90	; 0x5a
 8000b8e:	f004 fb65 	bl	800525c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000b92:	205a      	movs	r0, #90	; 0x5a
 8000b94:	f004 fb98 	bl	80052c8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2103      	movs	r1, #3
 8000b9c:	2062      	movs	r0, #98	; 0x62
 8000b9e:	f004 fb5d 	bl	800525c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8000ba2:	2062      	movs	r0, #98	; 0x62
 8000ba4:	f004 fb90 	bl	80052c8 <HAL_NVIC_EnableIRQ>
}
 8000ba8:	b005      	add	sp, #20
 8000baa:	f85d fb04 	ldr.w	pc, [sp], #4
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <BSP_LCD_InitEx>:
{
 8000bb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	4606      	mov	r6, r0
  BSP_LCD_Reset();
 8000bbc:	f7ff fec2 	bl	8000944 <BSP_LCD_Reset>
  read_id = LCD_IO_GetID();
 8000bc0:	f7ff fe90 	bl	80008e4 <LCD_IO_GetID>
  if(read_id != LCD_DSI_ID)
 8000bc4:	2811      	cmp	r0, #17
 8000bc6:	d003      	beq.n	8000bd0 <BSP_LCD_InitEx+0x1c>
    return LCD_ERROR;  
 8000bc8:	2001      	movs	r0, #1
}
 8000bca:	b005      	add	sp, #20
 8000bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BSP_LCD_MspInit();
 8000bd0:	f7ff ff9c 	bl	8000b0c <BSP_LCD_MspInit>
  hdsi_discovery.Instance = DSI;
 8000bd4:	4c65      	ldr	r4, [pc, #404]	; (8000d6c <BSP_LCD_InitEx+0x1b8>)
 8000bd6:	4b66      	ldr	r3, [pc, #408]	; (8000d70 <BSP_LCD_InitEx+0x1bc>)
 8000bd8:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  HAL_DSI_DeInit(&(hdsi_discovery));
 8000bdc:	f504 75c4 	add.w	r5, r4, #392	; 0x188
 8000be0:	4628      	mov	r0, r5
 8000be2:	f005 f8c0 	bl	8005d66 <HAL_DSI_DeInit>
  dsiPllInit.PLLNDIV  = 100;
 8000be6:	2364      	movs	r3, #100	; 0x64
 8000be8:	9301      	str	r3, [sp, #4]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8000bea:	2305      	movs	r3, #5
 8000bec:	9302      	str	r3, [sp, #8]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	9303      	str	r3, [sp, #12]
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8000bfe:	eb0d 0103 	add.w	r1, sp, r3
 8000c02:	4628      	mov	r0, r5
 8000c04:	f004 ffe8 	bl	8005bd8 <HAL_DSI_Init>
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8000c08:	2e00      	cmp	r6, #0
 8000c0a:	f040 80a7 	bne.w	8000d5c <BSP_LCD_InitEx+0x1a8>
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8000c0e:	4b59      	ldr	r3, [pc, #356]	; (8000d74 <BSP_LCD_InitEx+0x1c0>)
 8000c10:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000c14:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8000c16:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000c1a:	605a      	str	r2, [r3, #4]
  HACT = lcd_x_size;
 8000c1c:	4f55      	ldr	r7, [pc, #340]	; (8000d74 <BSP_LCD_InitEx+0x1c0>)
 8000c1e:	683b      	ldr	r3, [r7, #0]
  VACT = lcd_y_size;
 8000c20:	687a      	ldr	r2, [r7, #4]
  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8000c22:	4c52      	ldr	r4, [pc, #328]	; (8000d6c <BSP_LCD_InitEx+0x1b8>)
 8000c24:	2500      	movs	r5, #0
 8000c26:	f8c4 511c 	str.w	r5, [r4, #284]	; 0x11c
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8000c2a:	2105      	movs	r1, #5
 8000c2c:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8000c30:	f8c4 513c 	str.w	r5, [r4, #316]	; 0x13c
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8000c34:	f8c4 5138 	str.w	r5, [r4, #312]	; 0x138
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8000c38:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8000c3c:	2102      	movs	r1, #2
 8000c3e:	f8c4 1128 	str.w	r1, [r4, #296]	; 0x128
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8000c42:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000c46:	f8c4 1134 	str.w	r1, [r4, #308]	; 0x134
  hdsivideo_handle.NumberOfChunks = 0;
 8000c4a:	f8c4 5130 	str.w	r5, [r4, #304]	; 0x130
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8000c4e:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8000c52:	2104      	movs	r1, #4
 8000c54:	f8c4 1144 	str.w	r1, [r4, #324]	; 0x144
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8000c58:	214d      	movs	r1, #77	; 0x4d
 8000c5a:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8000c5e:	3346      	adds	r3, #70	; 0x46
 8000c60:	f24f 4124 	movw	r1, #62500	; 0xf424
 8000c64:	fb01 f303 	mul.w	r3, r1, r3
 8000c68:	4943      	ldr	r1, [pc, #268]	; (8000d78 <BSP_LCD_InitEx+0x1c4>)
 8000c6a:	fba1 1303 	umull	r1, r3, r1, r3
 8000c6e:	0b5b      	lsrs	r3, r3, #13
 8000c70:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8000c74:	2378      	movs	r3, #120	; 0x78
 8000c76:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8000c7a:	2396      	movs	r3, #150	; 0x96
 8000c7c:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8000c80:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8000c84:	f8c4 215c 	str.w	r2, [r4, #348]	; 0x15c
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8000c88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c8c:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
  hdsivideo_handle.LPLargestPacketSize = 16;
 8000c90:	2310      	movs	r3, #16
 8000c92:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8000c96:	f8c4 5168 	str.w	r5, [r4, #360]	; 0x168
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8000c9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c9e:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8000ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca6:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8000caa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cae:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8000cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb6:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8000cba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cbe:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8000cc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cc6:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8000cca:	f504 798e 	add.w	r9, r4, #284	; 0x11c
 8000cce:	f504 78c4 	add.w	r8, r4, #392	; 0x188
 8000cd2:	4649      	mov	r1, r9
 8000cd4:	4640      	mov	r0, r8
 8000cd6:	f005 f895 	bl	8005e04 <HAL_DSI_ConfigVideoMode>
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8000cda:	2301      	movs	r3, #1
 8000cdc:	6723      	str	r3, [r4, #112]	; 0x70
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8000cde:	2323      	movs	r3, #35	; 0x23
 8000ce0:	67a3      	str	r3, [r4, #120]	; 0x78
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8000ce8:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8000cec:	f103 0245 	add.w	r2, r3, #69	; 0x45
 8000cf0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8000cf4:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000cfe:	2308      	movs	r3, #8
 8000d00:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000d04:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d08:	f8c4 31b8 	str.w	r3, [r4, #440]	; 0x1b8
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000d12:	f8c4 51d0 	str.w	r5, [r4, #464]	; 0x1d0
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000d16:	f504 70d2 	add.w	r0, r4, #420	; 0x1a4
 8000d1a:	f006 fcc9 	bl	80076b0 <HAL_RCCEx_PeriphCLKConfig>
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8000d1e:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
  hltdc_discovery.Init.Backcolor.Green = 0;
 8000d22:	f884 5091 	strb.w	r5, [r4, #145]	; 0x91
  hltdc_discovery.Init.Backcolor.Red = 0;
 8000d26:	f884 5092 	strb.w	r5, [r4, #146]	; 0x92
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000d2a:	66e5      	str	r5, [r4, #108]	; 0x6c
  hltdc_discovery.Instance = LTDC;
 8000d2c:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <BSP_LCD_InitEx+0x1c8>)
 8000d2e:	f844 3f5c 	str.w	r3, [r4, #92]!
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8000d32:	4649      	mov	r1, r9
 8000d34:	4620      	mov	r0, r4
 8000d36:	f006 f8df 	bl	8006ef8 <HAL_LTDCEx_StructInitFromVideoConfig>
  HAL_LTDC_Init(&hltdc_discovery);
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f006 f82e 	bl	8006d9c <HAL_LTDC_Init>
  HAL_DSI_Start(&hdsi_discovery);
 8000d40:	4640      	mov	r0, r8
 8000d42:	f005 f993 	bl	800606c <HAL_DSI_Start>
  BSP_SDRAM_Init();
 8000d46:	f000 f92f 	bl	8000fa8 <BSP_SDRAM_Init>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8000d4a:	480d      	ldr	r0, [pc, #52]	; (8000d80 <BSP_LCD_InitEx+0x1cc>)
 8000d4c:	f7ff fe7c 	bl	8000a48 <BSP_LCD_SetFont>
  NT35510_Init(NT35510_FORMAT_RGB888, orientation);
 8000d50:	4631      	mov	r1, r6
 8000d52:	4628      	mov	r0, r5
 8000d54:	f7ff fc4a 	bl	80005ec <NT35510_Init>
  return LCD_OK; 
 8000d58:	4628      	mov	r0, r5
 8000d5a:	e736      	b.n	8000bca <BSP_LCD_InitEx+0x16>
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <BSP_LCD_InitEx+0x1c0>)
 8000d5e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000d62:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8000d64:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	e757      	b.n	8000c1c <BSP_LCD_InitEx+0x68>
 8000d6c:	2000029c 	.word	0x2000029c
 8000d70:	40016c00 	.word	0x40016c00
 8000d74:	20000000 	.word	0x20000000
 8000d78:	4c751ce3 	.word	0x4c751ce3
 8000d7c:	40016800 	.word	0x40016800
 8000d80:	2000000c 	.word	0x2000000c

08000d84 <BSP_LCD_Init>:
{
 8000d84:	b508      	push	{r3, lr}
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8000d86:	2001      	movs	r0, #1
 8000d88:	f7ff ff14 	bl	8000bb4 <BSP_LCD_InitEx>
}
 8000d8c:	bd08      	pop	{r3, pc}
	...

08000d90 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8000d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d94:	b083      	sub	sp, #12
 8000d96:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd = 0;
 8000d98:	f04f 0800 	mov.w	r8, #0
 8000d9c:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8000da0:	4c20      	ldr	r4, [pc, #128]	; (8000e24 <BSP_SDRAM_Initialization_sequence+0x94>)
 8000da2:	2601      	movs	r6, #1
 8000da4:	6026      	str	r6, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000da6:	2710      	movs	r7, #16
 8000da8:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8000daa:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8000dac:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8000db0:	19e5      	adds	r5, r4, r7
 8000db2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000db6:	4621      	mov	r1, r4
 8000db8:	4628      	mov	r0, r5
 8000dba:	f006 ff9a 	bl	8007cf2 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	f003 fd38 	bl	8004834 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000dc8:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8000dca:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8000dcc:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8000dd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dd4:	4621      	mov	r1, r4
 8000dd6:	4628      	mov	r0, r5
 8000dd8:	f006 ff8b 	bl	8007cf2 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000de0:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 8;
 8000de2:	2308      	movs	r3, #8
 8000de4:	60a3      	str	r3, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8000de6:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8000dea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dee:	4621      	mov	r1, r4
 8000df0:	4628      	mov	r0, r5
 8000df2:	f006 ff7e 	bl	8007cf2 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8000df6:	f44f 730c 	mov.w	r3, #560	; 0x230
 8000dfa:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000e00:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8000e02:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8000e04:	9b01      	ldr	r3, [sp, #4]
 8000e06:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8000e08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e0c:	4621      	mov	r1, r4
 8000e0e:	4628      	mov	r0, r5
 8000e10:	f006 ff6f 	bl	8007cf2 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8000e14:	4649      	mov	r1, r9
 8000e16:	4628      	mov	r0, r5
 8000e18:	f006 ff8c 	bl	8007d34 <HAL_SDRAM_ProgramRefreshRate>
}
 8000e1c:	b003      	add	sp, #12
 8000e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000e22:	bf00      	nop
 8000e24:	200004d0 	.word	0x200004d0

08000e28 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8000e28:	b570      	push	{r4, r5, r6, lr}
 8000e2a:	b08e      	sub	sp, #56	; 0x38
 8000e2c:	4606      	mov	r6, r0
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000e2e:	4b55      	ldr	r3, [pc, #340]	; (8000f84 <BSP_SDRAM_MspInit+0x15c>)
 8000e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e32:	f042 0201 	orr.w	r2, r2, #1
 8000e36:	639a      	str	r2, [r3, #56]	; 0x38
 8000e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e3a:	f002 0201 	and.w	r2, r2, #1
 8000e3e:	9201      	str	r2, [sp, #4]
 8000e40:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8000e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e44:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000e48:	631a      	str	r2, [r3, #48]	; 0x30
 8000e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e4c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000e50:	9202      	str	r2, [sp, #8]
 8000e52:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e56:	f042 0208 	orr.w	r2, r2, #8
 8000e5a:	631a      	str	r2, [r3, #48]	; 0x30
 8000e5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e5e:	f002 0208 	and.w	r2, r2, #8
 8000e62:	9203      	str	r2, [sp, #12]
 8000e64:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e68:	f042 0210 	orr.w	r2, r2, #16
 8000e6c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e70:	f002 0210 	and.w	r2, r2, #16
 8000e74:	9204      	str	r2, [sp, #16]
 8000e76:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e7a:	f042 0220 	orr.w	r2, r2, #32
 8000e7e:	631a      	str	r2, [r3, #48]	; 0x30
 8000e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e82:	f002 0220 	and.w	r2, r2, #32
 8000e86:	9205      	str	r2, [sp, #20]
 8000e88:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e90:	631a      	str	r2, [r3, #48]	; 0x30
 8000e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e94:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000e98:	9206      	str	r2, [sp, #24]
 8000e9a:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ea4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ea6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000eaa:	9207      	str	r2, [sp, #28]
 8000eac:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000eae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eb4:	631a      	str	r2, [r3, #48]	; 0x30
 8000eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ebc:	9308      	str	r3, [sp, #32]
 8000ebe:	9b08      	ldr	r3, [sp, #32]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	930a      	str	r3, [sp, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	930b      	str	r3, [sp, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8000ec8:	2503      	movs	r5, #3
 8000eca:	950c      	str	r5, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8000ecc:	230c      	movs	r3, #12
 8000ece:	930d      	str	r3, [sp, #52]	; 0x34
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8000ed0:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000ed4:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8000ed6:	a909      	add	r1, sp, #36	; 0x24
 8000ed8:	482b      	ldr	r0, [pc, #172]	; (8000f88 <BSP_SDRAM_MspInit+0x160>)
 8000eda:	f005 f961 	bl	80061a0 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8000ede:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000ee2:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8000ee4:	a909      	add	r1, sp, #36	; 0x24
 8000ee6:	4829      	ldr	r0, [pc, #164]	; (8000f8c <BSP_SDRAM_MspInit+0x164>)
 8000ee8:	f005 f95a 	bl	80061a0 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8000eec:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000ef0:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8000ef2:	a909      	add	r1, sp, #36	; 0x24
 8000ef4:	4826      	ldr	r0, [pc, #152]	; (8000f90 <BSP_SDRAM_MspInit+0x168>)
 8000ef6:	f005 f953 	bl	80061a0 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8000efa:	f248 1337 	movw	r3, #33079	; 0x8137
 8000efe:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8000f00:	a909      	add	r1, sp, #36	; 0x24
 8000f02:	4824      	ldr	r0, [pc, #144]	; (8000f94 <BSP_SDRAM_MspInit+0x16c>)
 8000f04:	f005 f94c 	bl	80061a0 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8000f08:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8000f0c:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8000f0e:	a909      	add	r1, sp, #36	; 0x24
 8000f10:	4821      	ldr	r0, [pc, #132]	; (8000f98 <BSP_SDRAM_MspInit+0x170>)
 8000f12:	f005 f945 	bl	80061a0 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8000f16:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8000f1a:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 8000f1c:	a909      	add	r1, sp, #36	; 0x24
 8000f1e:	481f      	ldr	r0, [pc, #124]	; (8000f9c <BSP_SDRAM_MspInit+0x174>)
 8000f20:	f005 f93e 	bl	80061a0 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8000f24:	4b1e      	ldr	r3, [pc, #120]	; (8000fa0 <BSP_SDRAM_MspInit+0x178>)
 8000f26:	2400      	movs	r4, #0
 8000f28:	649c      	str	r4, [r3, #72]	; 0x48
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8000f2a:	2280      	movs	r2, #128	; 0x80
 8000f2c:	64da      	str	r2, [r3, #76]	; 0x4c
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8000f2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f32:	651a      	str	r2, [r3, #80]	; 0x50
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8000f34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f38:	655a      	str	r2, [r3, #84]	; 0x54
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f3e:	659a      	str	r2, [r3, #88]	; 0x58
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8000f40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f44:	65da      	str	r2, [r3, #92]	; 0x5c
  dma_handle.Init.Mode                = DMA_NORMAL;
 8000f46:	661c      	str	r4, [r3, #96]	; 0x60
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8000f48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f4c:	665a      	str	r2, [r3, #100]	; 0x64
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8000f4e:	669c      	str	r4, [r3, #104]	; 0x68
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000f50:	66dd      	str	r5, [r3, #108]	; 0x6c
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000f52:	671c      	str	r4, [r3, #112]	; 0x70
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000f54:	675c      	str	r4, [r3, #116]	; 0x74
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8000f56:	461d      	mov	r5, r3
 8000f58:	4a12      	ldr	r2, [pc, #72]	; (8000fa4 <BSP_SDRAM_MspInit+0x17c>)
 8000f5a:	f845 2f44 	str.w	r2, [r5, #68]!
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8000f5e:	6335      	str	r5, [r6, #48]	; 0x30
 8000f60:	67de      	str	r6, [r3, #124]	; 0x7c
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8000f62:	4628      	mov	r0, r5
 8000f64:	f004 faa2 	bl	80054ac <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8000f68:	4628      	mov	r0, r5
 8000f6a:	f004 fa39 	bl	80053e0 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8000f6e:	4622      	mov	r2, r4
 8000f70:	210f      	movs	r1, #15
 8000f72:	2038      	movs	r0, #56	; 0x38
 8000f74:	f004 f972 	bl	800525c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8000f78:	2038      	movs	r0, #56	; 0x38
 8000f7a:	f004 f9a5 	bl	80052c8 <HAL_NVIC_EnableIRQ>
}
 8000f7e:	b00e      	add	sp, #56	; 0x38
 8000f80:	bd70      	pop	{r4, r5, r6, pc}
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40020c00 	.word	0x40020c00
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40021400 	.word	0x40021400
 8000f94:	40021800 	.word	0x40021800
 8000f98:	40021c00 	.word	0x40021c00
 8000f9c:	40022000 	.word	0x40022000
 8000fa0:	200004d0 	.word	0x200004d0
 8000fa4:	40026410 	.word	0x40026410

08000fa8 <BSP_SDRAM_Init>:
{ 
 8000fa8:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8000faa:	4c20      	ldr	r4, [pc, #128]	; (800102c <BSP_SDRAM_Init+0x84>)
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <BSP_SDRAM_Init+0x88>)
 8000fae:	6123      	str	r3, [r4, #16]
  Timing.LoadToActiveDelay    = 2;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
  Timing.ExitSelfRefreshDelay = 7;
 8000fb6:	2107      	movs	r1, #7
 8000fb8:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
  Timing.SelfRefreshTime      = 4;
 8000fbc:	2204      	movs	r2, #4
 8000fbe:	f8c4 20ac 	str.w	r2, [r4, #172]	; 0xac
  Timing.RowCycleDelay        = 7;
 8000fc2:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
  Timing.WriteRecoveryTime    = 2;
 8000fc6:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
  Timing.RPDelay              = 2;
 8000fca:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
  Timing.RCDDelay             = 2;
 8000fce:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	6161      	str	r1, [r4, #20]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000fd6:	61a1      	str	r1, [r4, #24]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8000fd8:	61e2      	str	r2, [r4, #28]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8000fda:	2320      	movs	r3, #32
 8000fdc:	6223      	str	r3, [r4, #32]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000fde:	2340      	movs	r3, #64	; 0x40
 8000fe0:	6263      	str	r3, [r4, #36]	; 0x24
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8000fe2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000fe6:	62a3      	str	r3, [r4, #40]	; 0x28
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000fe8:	62e1      	str	r1, [r4, #44]	; 0x2c
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8000fea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fee:	6323      	str	r3, [r4, #48]	; 0x30
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8000ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff4:	6363      	str	r3, [r4, #52]	; 0x34
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8000ff6:	63a1      	str	r1, [r4, #56]	; 0x38
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8000ff8:	f104 0510 	add.w	r5, r4, #16
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	f7ff ff13 	bl	8000e28 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8001002:	f104 01a4 	add.w	r1, r4, #164	; 0xa4
 8001006:	4628      	mov	r0, r5
 8001008:	f006 fe53 	bl	8007cb2 <HAL_SDRAM_Init>
 800100c:	b148      	cbz	r0, 8001022 <BSP_SDRAM_Init+0x7a>
    sdramstatus = SDRAM_ERROR;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <BSP_SDRAM_Init+0x8c>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8001014:	f240 6003 	movw	r0, #1539	; 0x603
 8001018:	f7ff feba 	bl	8000d90 <BSP_SDRAM_Initialization_sequence>
}
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <BSP_SDRAM_Init+0x8c>)
 800101e:	7818      	ldrb	r0, [r3, #0]
 8001020:	bd38      	pop	{r3, r4, r5, pc}
    sdramstatus = SDRAM_OK;
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <BSP_SDRAM_Init+0x8c>)
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
 8001028:	e7f4      	b.n	8001014 <BSP_SDRAM_Init+0x6c>
 800102a:	bf00      	nop
 800102c:	200004d0 	.word	0x200004d0
 8001030:	a0000140 	.word	0xa0000140
 8001034:	20000008 	.word	0x20000008

08001038 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001038:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800103c:	b97b      	cbnz	r3, 800105e <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800103e:	f3ef 8310 	mrs	r3, PRIMASK
 8001042:	b913      	cbnz	r3, 800104a <osKernelInitialize+0x12>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001044:	f3ef 8311 	mrs	r3, BASEPRI
 8001048:	b11b      	cbz	r3, 8001052 <osKernelInitialize+0x1a>
 800104a:	4b09      	ldr	r3, [pc, #36]	; (8001070 <osKernelInitialize+0x38>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b02      	cmp	r3, #2
 8001050:	d008      	beq.n	8001064 <osKernelInitialize+0x2c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8001052:	4b07      	ldr	r3, [pc, #28]	; (8001070 <osKernelInitialize+0x38>)
 8001054:	6818      	ldr	r0, [r3, #0]
 8001056:	b940      	cbnz	r0, 800106a <osKernelInitialize+0x32>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001058:	2201      	movs	r2, #1
 800105a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800105c:	4770      	bx	lr
    stat = osErrorISR;
 800105e:	f06f 0005 	mvn.w	r0, #5
 8001062:	4770      	bx	lr
 8001064:	f06f 0005 	mvn.w	r0, #5
 8001068:	4770      	bx	lr
    } else {
      stat = osError;
 800106a:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800106e:	4770      	bx	lr
 8001070:	200005f0 	.word	0x200005f0

08001074 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001074:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001076:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800107a:	b9a3      	cbnz	r3, 80010a6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800107c:	f3ef 8310 	mrs	r3, PRIMASK
 8001080:	b913      	cbnz	r3, 8001088 <osKernelStart+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001082:	f3ef 8311 	mrs	r3, BASEPRI
 8001086:	b11b      	cbz	r3, 8001090 <osKernelStart+0x1c>
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <osKernelStart+0x44>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b02      	cmp	r3, #2
 800108e:	d00d      	beq.n	80010ac <osKernelStart+0x38>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8001090:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <osKernelStart+0x44>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d10c      	bne.n	80010b2 <osKernelStart+0x3e>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <osKernelStart+0x44>)
 800109a:	2202      	movs	r2, #2
 800109c:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800109e:	f001 fab5 	bl	800260c <vTaskStartScheduler>
      stat = osOK;
 80010a2:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 80010a4:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80010a6:	f06f 0005 	mvn.w	r0, #5
 80010aa:	e7fb      	b.n	80010a4 <osKernelStart+0x30>
 80010ac:	f06f 0005 	mvn.w	r0, #5
 80010b0:	e7f8      	b.n	80010a4 <osKernelStart+0x30>
      stat = osError;
 80010b2:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 80010b6:	e7f5      	b.n	80010a4 <osKernelStart+0x30>
 80010b8:	200005f0 	.word	0x200005f0

080010bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80010bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010be:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80010c0:	2400      	movs	r4, #0
 80010c2:	9405      	str	r4, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80010c4:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80010c8:	2c00      	cmp	r4, #0
 80010ca:	d138      	bne.n	800113e <osThreadNew+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010cc:	f3ef 8310 	mrs	r3, PRIMASK
 80010d0:	b913      	cbnz	r3, 80010d8 <osThreadNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80010d2:	f3ef 8311 	mrs	r3, BASEPRI
 80010d6:	b11b      	cbz	r3, 80010e0 <osThreadNew+0x24>
 80010d8:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <osThreadNew+0xd4>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d02e      	beq.n	800113e <osThreadNew+0x82>
 80010e0:	b368      	cbz	r0, 800113e <osThreadNew+0x82>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 80010e2:	b322      	cbz	r2, 800112e <osThreadNew+0x72>
      if (attr->name != NULL) {
 80010e4:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80010e6:	6993      	ldr	r3, [r2, #24]
 80010e8:	b903      	cbnz	r3, 80010ec <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 80010ea:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80010ec:	1e5c      	subs	r4, r3, #1
 80010ee:	2c37      	cmp	r4, #55	; 0x37
 80010f0:	d849      	bhi.n	8001186 <osThreadNew+0xca>
 80010f2:	6854      	ldr	r4, [r2, #4]
 80010f4:	f014 0f01 	tst.w	r4, #1
 80010f8:	d147      	bne.n	800118a <osThreadNew+0xce>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80010fa:	6956      	ldr	r6, [r2, #20]
 80010fc:	b16e      	cbz	r6, 800111a <osThreadNew+0x5e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80010fe:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001102:	6894      	ldr	r4, [r2, #8]
 8001104:	b12c      	cbz	r4, 8001112 <osThreadNew+0x56>
 8001106:	68d7      	ldr	r7, [r2, #12]
 8001108:	2f5b      	cmp	r7, #91	; 0x5b
 800110a:	d902      	bls.n	8001112 <osThreadNew+0x56>
 800110c:	6917      	ldr	r7, [r2, #16]
 800110e:	b107      	cbz	r7, 8001112 <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001110:	b9c6      	cbnz	r6, 8001144 <osThreadNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001112:	b12c      	cbz	r4, 8001120 <osThreadNew+0x64>
    mem  = -1;
 8001114:	f04f 34ff 	mov.w	r4, #4294967295
 8001118:	e00e      	b.n	8001138 <osThreadNew+0x7c>
    stack = configMINIMAL_STACK_SIZE;
 800111a:	f04f 0c80 	mov.w	ip, #128	; 0x80
 800111e:	e7f0      	b.n	8001102 <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001120:	68d4      	ldr	r4, [r2, #12]
 8001122:	b98c      	cbnz	r4, 8001148 <osThreadNew+0x8c>
 8001124:	6914      	ldr	r4, [r2, #16]
 8001126:	b194      	cbz	r4, 800114e <osThreadNew+0x92>
    mem  = -1;
 8001128:	f04f 34ff 	mov.w	r4, #4294967295
 800112c:	e004      	b.n	8001138 <osThreadNew+0x7c>
    name = NULL;
 800112e:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 8001130:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8001132:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 8001134:	f04f 0c80 	mov.w	ip, #128	; 0x80
    }

    if (mem == 1) {
 8001138:	2c01      	cmp	r4, #1
 800113a:	d00a      	beq.n	8001152 <osThreadNew+0x96>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 800113c:	b1ac      	cbz	r4, 800116a <osThreadNew+0xae>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800113e:	9805      	ldr	r0, [sp, #20]
}
 8001140:	b007      	add	sp, #28
 8001142:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 8001144:	2401      	movs	r4, #1
 8001146:	e7f7      	b.n	8001138 <osThreadNew+0x7c>
    mem  = -1;
 8001148:	f04f 34ff 	mov.w	r4, #4294967295
 800114c:	e7f4      	b.n	8001138 <osThreadNew+0x7c>
          mem = 0;
 800114e:	2400      	movs	r4, #0
 8001150:	e7f2      	b.n	8001138 <osThreadNew+0x7c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001152:	6914      	ldr	r4, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001154:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001156:	9202      	str	r2, [sp, #8]
 8001158:	9401      	str	r4, [sp, #4]
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	460b      	mov	r3, r1
 800115e:	4662      	mov	r2, ip
 8001160:	4629      	mov	r1, r5
 8001162:	f001 f9dd 	bl	8002520 <xTaskCreateStatic>
 8001166:	9005      	str	r0, [sp, #20]
 8001168:	e7e9      	b.n	800113e <osThreadNew+0x82>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800116a:	aa05      	add	r2, sp, #20
 800116c:	9201      	str	r2, [sp, #4]
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	460b      	mov	r3, r1
 8001172:	fa1f f28c 	uxth.w	r2, ip
 8001176:	4629      	mov	r1, r5
 8001178:	f001 fa13 	bl	80025a2 <xTaskCreate>
 800117c:	2801      	cmp	r0, #1
 800117e:	d0de      	beq.n	800113e <osThreadNew+0x82>
          hTask = NULL;
 8001180:	2300      	movs	r3, #0
 8001182:	9305      	str	r3, [sp, #20]
 8001184:	e7db      	b.n	800113e <osThreadNew+0x82>
        return (NULL);
 8001186:	2000      	movs	r0, #0
 8001188:	e7da      	b.n	8001140 <osThreadNew+0x84>
 800118a:	2000      	movs	r0, #0
 800118c:	e7d8      	b.n	8001140 <osThreadNew+0x84>
 800118e:	bf00      	nop
 8001190:	200005f0 	.word	0x200005f0

08001194 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8001194:	b530      	push	{r4, r5, lr}
 8001196:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8001198:	0fcb      	lsrs	r3, r1, #31
 800119a:	2800      	cmp	r0, #0
 800119c:	bf08      	it	eq
 800119e:	f043 0301 	orreq.w	r3, r3, #1
 80011a2:	b12b      	cbz	r3, 80011b0 <osThreadFlagsSet+0x1c>
    rflags = (uint32_t)osErrorParameter;
 80011a4:	f06f 0303 	mvn.w	r3, #3
 80011a8:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 80011aa:	9803      	ldr	r0, [sp, #12]
 80011ac:	b005      	add	sp, #20
 80011ae:	bd30      	pop	{r4, r5, pc}
 80011b0:	4604      	mov	r4, r0
    rflags = (uint32_t)osError;
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80011b8:	f3ef 8305 	mrs	r3, IPSR
    if (IS_IRQ()) {
 80011bc:	b9ab      	cbnz	r3, 80011ea <osThreadFlagsSet+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011be:	f3ef 8310 	mrs	r3, PRIMASK
 80011c2:	b913      	cbnz	r3, 80011ca <osThreadFlagsSet+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80011c4:	f3ef 8311 	mrs	r3, BASEPRI
 80011c8:	b11b      	cbz	r3, 80011d2 <osThreadFlagsSet+0x3e>
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <osThreadFlagsSet+0x94>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d00b      	beq.n	80011ea <osThreadFlagsSet+0x56>
      (void)xTaskNotify (hTask, flags, eSetBits);
 80011d2:	2300      	movs	r3, #0
 80011d4:	2201      	movs	r2, #1
 80011d6:	4620      	mov	r0, r4
 80011d8:	f001 fe7a 	bl	8002ed0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80011dc:	ab03      	add	r3, sp, #12
 80011de:	2200      	movs	r2, #0
 80011e0:	4611      	mov	r1, r2
 80011e2:	4620      	mov	r0, r4
 80011e4:	f001 fe74 	bl	8002ed0 <xTaskGenericNotify>
 80011e8:	e7df      	b.n	80011aa <osThreadFlagsSet+0x16>
      yield = pdFALSE;
 80011ea:	2500      	movs	r5, #0
 80011ec:	9502      	str	r5, [sp, #8]
      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80011ee:	ab02      	add	r3, sp, #8
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	462b      	mov	r3, r5
 80011f4:	2201      	movs	r2, #1
 80011f6:	4620      	mov	r0, r4
 80011f8:	f001 fef2 	bl	8002fe0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80011fc:	9500      	str	r5, [sp, #0]
 80011fe:	ab03      	add	r3, sp, #12
 8001200:	462a      	mov	r2, r5
 8001202:	4629      	mov	r1, r5
 8001204:	4620      	mov	r0, r4
 8001206:	f001 feeb 	bl	8002fe0 <xTaskGenericNotifyFromISR>
      portYIELD_FROM_ISR (yield);
 800120a:	9b02      	ldr	r3, [sp, #8]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0cc      	beq.n	80011aa <osThreadFlagsSet+0x16>
 8001210:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001218:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800121c:	f3bf 8f4f 	dsb	sy
 8001220:	f3bf 8f6f 	isb	sy
 8001224:	e7c1      	b.n	80011aa <osThreadFlagsSet+0x16>
 8001226:	bf00      	nop
 8001228:	200005f0 	.word	0x200005f0

0800122c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800122c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001230:	b085      	sub	sp, #20
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001232:	f3ef 8305 	mrs	r3, IPSR
 8001236:	9301      	str	r3, [sp, #4]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8001238:	2b00      	cmp	r3, #0
 800123a:	d14c      	bne.n	80012d6 <osThreadFlagsWait+0xaa>
 800123c:	4681      	mov	r9, r0
 800123e:	468a      	mov	sl, r1
 8001240:	4617      	mov	r7, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001242:	f3ef 8310 	mrs	r3, PRIMASK
 8001246:	b913      	cbnz	r3, 800124e <osThreadFlagsWait+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001248:	f3ef 8311 	mrs	r3, BASEPRI
 800124c:	b11b      	cbz	r3, 8001256 <osThreadFlagsWait+0x2a>
 800124e:	4b29      	ldr	r3, [pc, #164]	; (80012f4 <osThreadFlagsWait+0xc8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b02      	cmp	r3, #2
 8001254:	d045      	beq.n	80012e2 <osThreadFlagsWait+0xb6>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8001256:	f1b9 0f00 	cmp.w	r9, #0
 800125a:	db45      	blt.n	80012e8 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800125c:	f01a 0f02 	tst.w	sl, #2
 8001260:	d007      	beq.n	8001272 <osThreadFlagsWait+0x46>
      clear = 0U;
 8001262:	f8dd 8004 	ldr.w	r8, [sp, #4]
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 8001266:	f001 fa27 	bl	80026b8 <xTaskGetTickCount>
 800126a:	4683      	mov	fp, r0
    tout   = timeout;
 800126c:	463e      	mov	r6, r7
    rflags = 0U;
 800126e:	9d01      	ldr	r5, [sp, #4]
 8001270:	e023      	b.n	80012ba <osThreadFlagsWait+0x8e>
      clear = flags;
 8001272:	46c8      	mov	r8, r9
 8001274:	e7f7      	b.n	8001266 <osThreadFlagsWait+0x3a>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 8001276:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 800127a:	9b03      	ldr	r3, [sp, #12]
 800127c:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800127e:	f01a 0f01 	tst.w	sl, #1
 8001282:	d00d      	beq.n	80012a0 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8001284:	ea39 0305 	bics.w	r3, r9, r5
 8001288:	d027      	beq.n	80012da <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 800128a:	b387      	cbz	r7, 80012ee <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800128c:	f001 fa14 	bl	80026b8 <xTaskGetTickCount>
 8001290:	eba0 030b 	sub.w	r3, r0, fp

        if (td > tout) {
 8001294:	429e      	cmp	r6, r3
 8001296:	d30b      	bcc.n	80012b0 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 8001298:	ebab 0000 	sub.w	r0, fp, r0
 800129c:	4406      	add	r6, r0
 800129e:	e00b      	b.n	80012b8 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 80012a0:	ea19 0f05 	tst.w	r9, r5
 80012a4:	d119      	bne.n	80012da <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 80012a6:	2f00      	cmp	r7, #0
 80012a8:	d1f0      	bne.n	800128c <osThreadFlagsWait+0x60>
              rflags = (uint32_t)osErrorResource;
 80012aa:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 80012ae:	e014      	b.n	80012da <osThreadFlagsWait+0xae>
          tout  = 0;
 80012b0:	9e01      	ldr	r6, [sp, #4]
 80012b2:	e001      	b.n	80012b8 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 80012b4:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 80012b8:	b17c      	cbz	r4, 80012da <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80012ba:	4633      	mov	r3, r6
 80012bc:	aa03      	add	r2, sp, #12
 80012be:	4641      	mov	r1, r8
 80012c0:	2000      	movs	r0, #0
 80012c2:	f001 fdb1 	bl	8002e28 <xTaskNotifyWait>
 80012c6:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 80012c8:	2801      	cmp	r0, #1
 80012ca:	d0d4      	beq.n	8001276 <osThreadFlagsWait+0x4a>
        if (timeout == 0) {
 80012cc:	2f00      	cmp	r7, #0
 80012ce:	d1f1      	bne.n	80012b4 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 80012d0:	f06f 0502 	mvn.w	r5, #2
 80012d4:	e7f0      	b.n	80012b8 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 80012d6:	f06f 0505 	mvn.w	r5, #5
}
 80012da:	4628      	mov	r0, r5
 80012dc:	b005      	add	sp, #20
 80012de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 80012e2:	f06f 0505 	mvn.w	r5, #5
 80012e6:	e7f8      	b.n	80012da <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 80012e8:	f06f 0503 	mvn.w	r5, #3
 80012ec:	e7f5      	b.n	80012da <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 80012ee:	f06f 0502 	mvn.w	r5, #2
 80012f2:	e7f2      	b.n	80012da <osThreadFlagsWait+0xae>
 80012f4:	200005f0 	.word	0x200005f0

080012f8 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 80012f8:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012fa:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80012fe:	b983      	cbnz	r3, 8001322 <osDelay+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001300:	f3ef 8310 	mrs	r3, PRIMASK
 8001304:	b913      	cbnz	r3, 800130c <osDelay+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001306:	f3ef 8311 	mrs	r3, BASEPRI
 800130a:	b11b      	cbz	r3, 8001314 <osDelay+0x1c>
 800130c:	4b08      	ldr	r3, [pc, #32]	; (8001330 <osDelay+0x38>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d009      	beq.n	8001328 <osDelay+0x30>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8001314:	b908      	cbnz	r0, 800131a <osDelay+0x22>
    stat = osOK;
 8001316:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8001318:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 800131a:	f001 fadb 	bl	80028d4 <vTaskDelay>
    stat = osOK;
 800131e:	2000      	movs	r0, #0
 8001320:	e7fa      	b.n	8001318 <osDelay+0x20>
    stat = osErrorISR;
 8001322:	f06f 0005 	mvn.w	r0, #5
 8001326:	e7f7      	b.n	8001318 <osDelay+0x20>
 8001328:	f06f 0005 	mvn.w	r0, #5
 800132c:	e7f4      	b.n	8001318 <osDelay+0x20>
 800132e:	bf00      	nop
 8001330:	200005f0 	.word	0x200005f0

08001334 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8001334:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001336:	f3ef 8305 	mrs	r3, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 800133a:	bb1b      	cbnz	r3, 8001384 <osEventFlagsNew+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800133c:	f3ef 8310 	mrs	r3, PRIMASK
 8001340:	b913      	cbnz	r3, 8001348 <osEventFlagsNew+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001342:	f3ef 8311 	mrs	r3, BASEPRI
 8001346:	b11b      	cbz	r3, 8001350 <osEventFlagsNew+0x1c>
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <osEventFlagsNew+0x5c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d01b      	beq.n	8001388 <osEventFlagsNew+0x54>
    mem = -1;

    if (attr != NULL) {
 8001350:	b1a0      	cbz	r0, 800137c <osEventFlagsNew+0x48>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8001352:	6883      	ldr	r3, [r0, #8]
 8001354:	b113      	cbz	r3, 800135c <osEventFlagsNew+0x28>
 8001356:	68c2      	ldr	r2, [r0, #12]
 8001358:	2a1f      	cmp	r2, #31
 800135a:	d80b      	bhi.n	8001374 <osEventFlagsNew+0x40>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800135c:	b12b      	cbz	r3, 800136a <osEventFlagsNew+0x36>
    mem = -1;
 800135e:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8001362:	b99b      	cbnz	r3, 800138c <osEventFlagsNew+0x58>
        hEventGroup = xEventGroupCreate();
 8001364:	f000 f9c5 	bl	80016f2 <xEventGroupCreate>
 8001368:	e00d      	b.n	8001386 <osEventFlagsNew+0x52>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800136a:	68c3      	ldr	r3, [r0, #12]
 800136c:	b143      	cbz	r3, 8001380 <osEventFlagsNew+0x4c>
    mem = -1;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	e7f6      	b.n	8001362 <osEventFlagsNew+0x2e>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f993 	bl	80016a0 <xEventGroupCreateStatic>
 800137a:	e004      	b.n	8001386 <osEventFlagsNew+0x52>
      mem = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	e7f0      	b.n	8001362 <osEventFlagsNew+0x2e>
          mem = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	e7ee      	b.n	8001362 <osEventFlagsNew+0x2e>
  hEventGroup = NULL;
 8001384:	2000      	movs	r0, #0
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
}
 8001386:	bd08      	pop	{r3, pc}
  hEventGroup = NULL;
 8001388:	2000      	movs	r0, #0
 800138a:	e7fc      	b.n	8001386 <osEventFlagsNew+0x52>
 800138c:	2000      	movs	r0, #0
  return ((osEventFlagsId_t)hEventGroup);
 800138e:	e7fa      	b.n	8001386 <osEventFlagsNew+0x52>
 8001390:	200005f0 	.word	0x200005f0

08001394 <osEventFlagsSet>:
uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8001394:	b370      	cbz	r0, 80013f4 <osEventFlagsSet+0x60>
uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8001396:	b510      	push	{r4, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	460c      	mov	r4, r1
 800139c:	4603      	mov	r3, r0
  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800139e:	f011 4f7f 	tst.w	r1, #4278190080	; 0xff000000
 80013a2:	d12a      	bne.n	80013fa <osEventFlagsSet+0x66>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013a4:	f3ef 8205 	mrs	r2, IPSR
    rflags = (uint32_t)osErrorParameter;
  }
  else if (IS_IRQ()) {
 80013a8:	b972      	cbnz	r2, 80013c8 <osEventFlagsSet+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013aa:	f3ef 8210 	mrs	r2, PRIMASK
 80013ae:	b912      	cbnz	r2, 80013b6 <osEventFlagsSet+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80013b0:	f3ef 8211 	mrs	r2, BASEPRI
 80013b4:	b11a      	cbz	r2, 80013be <osEventFlagsSet+0x2a>
 80013b6:	4a15      	ldr	r2, [pc, #84]	; (800140c <osEventFlagsSet+0x78>)
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	2a02      	cmp	r2, #2
 80013bc:	d004      	beq.n	80013c8 <osEventFlagsSet+0x34>
      rflags = flags;
      portYIELD_FROM_ISR (yield);
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80013be:	4621      	mov	r1, r4
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 f9a4 	bl	800170e <xEventGroupSetBits>
 80013c6:	e01a      	b.n	80013fe <osEventFlagsSet+0x6a>
    yield = pdFALSE;
 80013c8:	2200      	movs	r2, #0
 80013ca:	9201      	str	r2, [sp, #4]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80013cc:	aa01      	add	r2, sp, #4
 80013ce:	4621      	mov	r1, r4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f9eb 	bl	80017ac <xEventGroupSetBitsFromISR>
 80013d6:	b1a0      	cbz	r0, 8001402 <osEventFlagsSet+0x6e>
      portYIELD_FROM_ISR (yield);
 80013d8:	9b01      	ldr	r3, [sp, #4]
 80013da:	b1ab      	cbz	r3, 8001408 <osEventFlagsSet+0x74>
 80013dc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80013e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80013e8:	f3bf 8f4f 	dsb	sy
 80013ec:	f3bf 8f6f 	isb	sy
      rflags = flags;
 80013f0:	4620      	mov	r0, r4
 80013f2:	e004      	b.n	80013fe <osEventFlagsSet+0x6a>
    rflags = (uint32_t)osErrorParameter;
 80013f4:	f06f 0003 	mvn.w	r0, #3
  }

  return (rflags);
}
 80013f8:	4770      	bx	lr
    rflags = (uint32_t)osErrorParameter;
 80013fa:	f06f 0003 	mvn.w	r0, #3
}
 80013fe:	b002      	add	sp, #8
 8001400:	bd10      	pop	{r4, pc}
      rflags = (uint32_t)osErrorResource;
 8001402:	f06f 0002 	mvn.w	r0, #2
 8001406:	e7fa      	b.n	80013fe <osEventFlagsSet+0x6a>
      rflags = flags;
 8001408:	4620      	mov	r0, r4
  return (rflags);
 800140a:	e7f8      	b.n	80013fe <osEventFlagsSet+0x6a>
 800140c:	200005f0 	.word	0x200005f0

08001410 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8001410:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001412:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8001416:	2b00      	cmp	r3, #0
 8001418:	d14d      	bne.n	80014b6 <osMutexNew+0xa6>
 800141a:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800141c:	f3ef 8210 	mrs	r2, PRIMASK
 8001420:	b912      	cbnz	r2, 8001428 <osMutexNew+0x18>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001422:	f3ef 8211 	mrs	r2, BASEPRI
 8001426:	b11a      	cbz	r2, 8001430 <osMutexNew+0x20>
 8001428:	4a26      	ldr	r2, [pc, #152]	; (80014c4 <osMutexNew+0xb4>)
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	2a02      	cmp	r2, #2
 800142e:	d045      	beq.n	80014bc <osMutexNew+0xac>
    if (attr != NULL) {
 8001430:	b104      	cbz	r4, 8001434 <osMutexNew+0x24>
      type = attr->attr_bits;
 8001432:	6863      	ldr	r3, [r4, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8001434:	f013 0601 	ands.w	r6, r3, #1
 8001438:	d000      	beq.n	800143c <osMutexNew+0x2c>
      rmtx = 1U;
 800143a:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800143c:	f013 0f08 	tst.w	r3, #8
 8001440:	d13e      	bne.n	80014c0 <osMutexNew+0xb0>
      mem = -1;

      if (attr != NULL) {
 8001442:	b36c      	cbz	r4, 80014a0 <osMutexNew+0x90>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8001444:	68a1      	ldr	r1, [r4, #8]
 8001446:	b111      	cbz	r1, 800144e <osMutexNew+0x3e>
 8001448:	68e3      	ldr	r3, [r4, #12]
 800144a:	2b4f      	cmp	r3, #79	; 0x4f
 800144c:	d81d      	bhi.n	800148a <osMutexNew+0x7a>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800144e:	b1b9      	cbz	r1, 8001480 <osMutexNew+0x70>
      mem = -1;
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
        }
      }
      else {
        if (mem == 0) {
 8001454:	bb6b      	cbnz	r3, 80014b2 <osMutexNew+0xa2>
          if (rmtx != 0U) {
 8001456:	b33e      	cbz	r6, 80014a8 <osMutexNew+0x98>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8001458:	2004      	movs	r0, #4
 800145a:	f000 fc51 	bl	8001d00 <xQueueCreateMutex>
 800145e:	4605      	mov	r5, r0
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8001460:	b12d      	cbz	r5, 800146e <osMutexNew+0x5e>
        if (attr != NULL) {
 8001462:	b104      	cbz	r4, 8001466 <osMutexNew+0x56>
          name = attr->name;
 8001464:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8001466:	4621      	mov	r1, r4
 8001468:	4628      	mov	r0, r5
 800146a:	f000 fea5 	bl	80021b8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800146e:	2d00      	cmp	r5, #0
 8001470:	bf0c      	ite	eq
 8001472:	2600      	moveq	r6, #0
 8001474:	f006 0601 	andne.w	r6, r6, #1
 8001478:	b1f6      	cbz	r6, 80014b8 <osMutexNew+0xa8>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800147a:	f045 0501 	orr.w	r5, r5, #1
 800147e:	e01b      	b.n	80014b8 <osMutexNew+0xa8>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8001480:	68e3      	ldr	r3, [r4, #12]
 8001482:	b17b      	cbz	r3, 80014a4 <osMutexNew+0x94>
      mem = -1;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	e7e4      	b.n	8001454 <osMutexNew+0x44>
        if (rmtx != 0U) {
 800148a:	b126      	cbz	r6, 8001496 <osMutexNew+0x86>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800148c:	2004      	movs	r0, #4
 800148e:	f000 fc42 	bl	8001d16 <xQueueCreateMutexStatic>
 8001492:	4605      	mov	r5, r0
 8001494:	e7e4      	b.n	8001460 <osMutexNew+0x50>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8001496:	2001      	movs	r0, #1
 8001498:	f000 fc3d 	bl	8001d16 <xQueueCreateMutexStatic>
 800149c:	4605      	mov	r5, r0
 800149e:	e7df      	b.n	8001460 <osMutexNew+0x50>
        mem = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	e7d7      	b.n	8001454 <osMutexNew+0x44>
            mem = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	e7d5      	b.n	8001454 <osMutexNew+0x44>
            hMutex = xSemaphoreCreateMutex ();
 80014a8:	2001      	movs	r0, #1
 80014aa:	f000 fc29 	bl	8001d00 <xQueueCreateMutex>
 80014ae:	4605      	mov	r5, r0
 80014b0:	e7d6      	b.n	8001460 <osMutexNew+0x50>
  hMutex = NULL;
 80014b2:	2500      	movs	r5, #0
 80014b4:	e7db      	b.n	800146e <osMutexNew+0x5e>
 80014b6:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 80014b8:	4628      	mov	r0, r5
 80014ba:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 80014bc:	2500      	movs	r5, #0
 80014be:	e7fb      	b.n	80014b8 <osMutexNew+0xa8>
 80014c0:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 80014c2:	e7f9      	b.n	80014b8 <osMutexNew+0xa8>
 80014c4:	200005f0 	.word	0x200005f0

080014c8 <osMutexAcquire>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80014c8:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 80014cc:	bb22      	cbnz	r2, 8001518 <osMutexAcquire+0x50>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80014ce:	b510      	push	{r4, lr}
 80014d0:	4603      	mov	r3, r0
 80014d2:	460c      	mov	r4, r1
 80014d4:	f020 0001 	bic.w	r0, r0, #1
 80014d8:	f003 0301 	and.w	r3, r3, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80014dc:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 80014e0:	b912      	cbnz	r2, 80014e8 <osMutexAcquire+0x20>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80014e2:	f3ef 8211 	mrs	r2, BASEPRI
 80014e6:	b11a      	cbz	r2, 80014f0 <osMutexAcquire+0x28>
 80014e8:	4a15      	ldr	r2, [pc, #84]	; (8001540 <osMutexAcquire+0x78>)
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	2a02      	cmp	r2, #2
 80014ee:	d016      	beq.n	800151e <osMutexAcquire+0x56>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80014f0:	b1c0      	cbz	r0, 8001524 <osMutexAcquire+0x5c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80014f2:	b143      	cbz	r3, 8001506 <osMutexAcquire+0x3e>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80014f4:	4621      	mov	r1, r4
 80014f6:	f000 fe3d 	bl	8002174 <xQueueTakeMutexRecursive>
 80014fa:	2801      	cmp	r0, #1
 80014fc:	d015      	beq.n	800152a <osMutexAcquire+0x62>
        if (timeout != 0U) {
 80014fe:	b1b4      	cbz	r4, 800152e <osMutexAcquire+0x66>
          stat = osErrorTimeout;
 8001500:	f06f 0001 	mvn.w	r0, #1
 8001504:	e012      	b.n	800152c <osMutexAcquire+0x64>
          stat = osErrorResource;
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8001506:	4621      	mov	r1, r4
 8001508:	f000 fd59 	bl	8001fbe <xQueueSemaphoreTake>
 800150c:	2801      	cmp	r0, #1
 800150e:	d011      	beq.n	8001534 <osMutexAcquire+0x6c>
        if (timeout != 0U) {
 8001510:	b194      	cbz	r4, 8001538 <osMutexAcquire+0x70>
          stat = osErrorTimeout;
 8001512:	f06f 0001 	mvn.w	r0, #1
 8001516:	e009      	b.n	800152c <osMutexAcquire+0x64>
    stat = osErrorISR;
 8001518:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 800151c:	4770      	bx	lr
    stat = osErrorISR;
 800151e:	f06f 0005 	mvn.w	r0, #5
 8001522:	e003      	b.n	800152c <osMutexAcquire+0x64>
    stat = osErrorParameter;
 8001524:	f06f 0003 	mvn.w	r0, #3
 8001528:	e000      	b.n	800152c <osMutexAcquire+0x64>
  stat = osOK;
 800152a:	2000      	movs	r0, #0
}
 800152c:	bd10      	pop	{r4, pc}
          stat = osErrorResource;
 800152e:	f06f 0002 	mvn.w	r0, #2
 8001532:	e7fb      	b.n	800152c <osMutexAcquire+0x64>
  stat = osOK;
 8001534:	2000      	movs	r0, #0
 8001536:	e7f9      	b.n	800152c <osMutexAcquire+0x64>
          stat = osErrorResource;
 8001538:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800153c:	e7f6      	b.n	800152c <osMutexAcquire+0x64>
 800153e:	bf00      	nop
 8001540:	200005f0 	.word	0x200005f0

08001544 <osMutexRelease>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001544:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8001548:	bb02      	cbnz	r2, 800158c <osMutexRelease+0x48>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800154a:	b508      	push	{r3, lr}
 800154c:	4603      	mov	r3, r0
 800154e:	f020 0001 	bic.w	r0, r0, #1
 8001552:	f003 0301 	and.w	r3, r3, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001556:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 800155a:	b912      	cbnz	r2, 8001562 <osMutexRelease+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800155c:	f3ef 8211 	mrs	r2, BASEPRI
 8001560:	b11a      	cbz	r2, 800156a <osMutexRelease+0x26>
 8001562:	4a12      	ldr	r2, [pc, #72]	; (80015ac <osMutexRelease+0x68>)
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	2a02      	cmp	r2, #2
 8001568:	d013      	beq.n	8001592 <osMutexRelease+0x4e>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 800156a:	b1a8      	cbz	r0, 8001598 <osMutexRelease+0x54>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 800156c:	b12b      	cbz	r3, 800157a <osMutexRelease+0x36>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800156e:	f000 fbe1 	bl	8001d34 <xQueueGiveMutexRecursive>
 8001572:	2801      	cmp	r0, #1
 8001574:	d113      	bne.n	800159e <osMutexRelease+0x5a>
  stat = osOK;
 8001576:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8001578:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800157a:	2300      	movs	r3, #0
 800157c:	461a      	mov	r2, r3
 800157e:	4619      	mov	r1, r3
 8001580:	f000 fae6 	bl	8001b50 <xQueueGenericSend>
 8001584:	2801      	cmp	r0, #1
 8001586:	d10d      	bne.n	80015a4 <osMutexRelease+0x60>
  stat = osOK;
 8001588:	2000      	movs	r0, #0
 800158a:	e7f5      	b.n	8001578 <osMutexRelease+0x34>
    stat = osErrorISR;
 800158c:	f06f 0005 	mvn.w	r0, #5
}
 8001590:	4770      	bx	lr
    stat = osErrorISR;
 8001592:	f06f 0005 	mvn.w	r0, #5
 8001596:	e7ef      	b.n	8001578 <osMutexRelease+0x34>
    stat = osErrorParameter;
 8001598:	f06f 0003 	mvn.w	r0, #3
 800159c:	e7ec      	b.n	8001578 <osMutexRelease+0x34>
        stat = osErrorResource;
 800159e:	f06f 0002 	mvn.w	r0, #2
 80015a2:	e7e9      	b.n	8001578 <osMutexRelease+0x34>
        stat = osErrorResource;
 80015a4:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80015a8:	e7e6      	b.n	8001578 <osMutexRelease+0x34>
 80015aa:	bf00      	nop
 80015ac:	200005f0 	.word	0x200005f0

080015b0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80015b0:	b570      	push	{r4, r5, r6, lr}
 80015b2:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80015b4:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d147      	bne.n	800164c <osMessageQueueNew+0x9c>
 80015bc:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80015be:	f3ef 8310 	mrs	r3, PRIMASK
 80015c2:	b913      	cbnz	r3, 80015ca <osMessageQueueNew+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80015c4:	f3ef 8311 	mrs	r3, BASEPRI
 80015c8:	b11b      	cbz	r3, 80015d2 <osMessageQueueNew+0x22>
 80015ca:	4b25      	ldr	r3, [pc, #148]	; (8001660 <osMessageQueueNew+0xb0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d040      	beq.n	8001654 <osMessageQueueNew+0xa4>
 80015d2:	1e0b      	subs	r3, r1, #0
 80015d4:	bf18      	it	ne
 80015d6:	2301      	movne	r3, #1
 80015d8:	2800      	cmp	r0, #0
 80015da:	d03d      	beq.n	8001658 <osMessageQueueNew+0xa8>
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d03b      	beq.n	8001658 <osMessageQueueNew+0xa8>
    mem = -1;

    if (attr != NULL) {
 80015e0:	b36c      	cbz	r4, 800163e <osMessageQueueNew+0x8e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80015e2:	68a3      	ldr	r3, [r4, #8]
 80015e4:	b14b      	cbz	r3, 80015fa <osMessageQueueNew+0x4a>
 80015e6:	68e2      	ldr	r2, [r4, #12]
 80015e8:	2a4f      	cmp	r2, #79	; 0x4f
 80015ea:	d906      	bls.n	80015fa <osMessageQueueNew+0x4a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80015ec:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80015ee:	b122      	cbz	r2, 80015fa <osMessageQueueNew+0x4a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80015f0:	fb01 f500 	mul.w	r5, r1, r0
 80015f4:	6966      	ldr	r6, [r4, #20]
 80015f6:	42ae      	cmp	r6, r5
 80015f8:	d21b      	bcs.n	8001632 <osMessageQueueNew+0x82>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80015fa:	b173      	cbz	r3, 800161a <osMessageQueueNew+0x6a>
    mem = -1;
 80015fc:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8001600:	bb63      	cbnz	r3, 800165c <osMessageQueueNew+0xac>
        hQueue = xQueueCreate (msg_count, msg_size);
 8001602:	2200      	movs	r2, #0
 8001604:	f000 fa7b 	bl	8001afe <xQueueGenericCreate>
 8001608:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800160a:	b305      	cbz	r5, 800164e <osMessageQueueNew+0x9e>
      if (attr != NULL) {
 800160c:	b104      	cbz	r4, 8001610 <osMessageQueueNew+0x60>
        name = attr->name;
 800160e:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8001610:	4621      	mov	r1, r4
 8001612:	4628      	mov	r0, r5
 8001614:	f000 fdd0 	bl	80021b8 <vQueueAddToRegistry>
 8001618:	e019      	b.n	800164e <osMessageQueueNew+0x9e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800161a:	68e3      	ldr	r3, [r4, #12]
 800161c:	b98b      	cbnz	r3, 8001642 <osMessageQueueNew+0x92>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800161e:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001620:	b113      	cbz	r3, 8001628 <osMessageQueueNew+0x78>
    mem = -1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
 8001626:	e7eb      	b.n	8001600 <osMessageQueueNew+0x50>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001628:	6963      	ldr	r3, [r4, #20]
 800162a:	b16b      	cbz	r3, 8001648 <osMessageQueueNew+0x98>
    mem = -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
 8001630:	e7e6      	b.n	8001600 <osMessageQueueNew+0x50>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001632:	2500      	movs	r5, #0
 8001634:	9500      	str	r5, [sp, #0]
 8001636:	f000 fa05 	bl	8001a44 <xQueueGenericCreateStatic>
 800163a:	4605      	mov	r5, r0
 800163c:	e7e5      	b.n	800160a <osMessageQueueNew+0x5a>
      mem = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	e7de      	b.n	8001600 <osMessageQueueNew+0x50>
    mem = -1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295
 8001646:	e7db      	b.n	8001600 <osMessageQueueNew+0x50>
          mem = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	e7d9      	b.n	8001600 <osMessageQueueNew+0x50>
  hQueue = NULL;
 800164c:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800164e:	4628      	mov	r0, r5
 8001650:	b002      	add	sp, #8
 8001652:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8001654:	2500      	movs	r5, #0
 8001656:	e7fa      	b.n	800164e <osMessageQueueNew+0x9e>
 8001658:	2500      	movs	r5, #0
 800165a:	e7f8      	b.n	800164e <osMessageQueueNew+0x9e>
 800165c:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 800165e:	e7f6      	b.n	800164e <osMessageQueueNew+0x9e>
 8001660:	200005f0 	.word	0x200005f0

08001664 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001664:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001666:	4b05      	ldr	r3, [pc, #20]	; (800167c <vApplicationGetIdleTaskMemory+0x18>)
 8001668:	1d1c      	adds	r4, r3, #4
 800166a:	6004      	str	r4, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800166c:	3360      	adds	r3, #96	; 0x60
 800166e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	200005f0 	.word	0x200005f0

08001680 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001680:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <vApplicationGetTimerTaskMemory+0x1c>)
 8001684:	f503 7418 	add.w	r4, r3, #608	; 0x260
 8001688:	6004      	str	r4, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800168a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800168e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001690:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001694:	6013      	str	r3, [r2, #0]
}
 8001696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	200005f0 	.word	0x200005f0

080016a0 <xEventGroupCreateStatic>:
	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80016a0:	b190      	cbz	r0, 80016c8 <xEventGroupCreateStatic+0x28>
	{
 80016a2:	b510      	push	{r4, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	4604      	mov	r4, r0
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80016a8:	2320      	movs	r3, #32
 80016aa:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80016ac:	9b01      	ldr	r3, [sp, #4]
 80016ae:	2b20      	cmp	r3, #32
 80016b0:	d015      	beq.n	80016de <xEventGroupCreateStatic+0x3e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80016b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016b6:	b672      	cpsid	i
 80016b8:	f383 8811 	msr	BASEPRI, r3
 80016bc:	f3bf 8f6f 	isb	sy
 80016c0:	f3bf 8f4f 	dsb	sy
 80016c4:	b662      	cpsie	i
 80016c6:	e7fe      	b.n	80016c6 <xEventGroupCreateStatic+0x26>
 80016c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016cc:	b672      	cpsid	i
 80016ce:	f383 8811 	msr	BASEPRI, r3
 80016d2:	f3bf 8f6f 	isb	sy
 80016d6:	f3bf 8f4f 	dsb	sy
 80016da:	b662      	cpsie	i
		configASSERT( pxEventGroupBuffer );
 80016dc:	e7fe      	b.n	80016dc <xEventGroupCreateStatic+0x3c>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80016e4:	f000 f86c 	bl	80017c0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80016e8:	2301      	movs	r3, #1
 80016ea:	7723      	strb	r3, [r4, #28]
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
	}
 80016ec:	4620      	mov	r0, r4
 80016ee:	b002      	add	sp, #8
 80016f0:	bd10      	pop	{r4, pc}

080016f2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80016f2:	b538      	push	{r3, r4, r5, lr}
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80016f4:	2020      	movs	r0, #32
 80016f6:	f002 f957 	bl	80039a8 <pvPortMalloc>

		if( pxEventBits != NULL )
 80016fa:	4604      	mov	r4, r0
 80016fc:	b128      	cbz	r0, 800170a <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 80016fe:	2500      	movs	r5, #0
 8001700:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8001704:	f000 f85c 	bl	80017c0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8001708:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
	}
 800170a:	4620      	mov	r0, r4
 800170c:	bd38      	pop	{r3, r4, r5, pc}

0800170e <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800170e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
EventGroup_t *pxEventBits = xEventGroup;
BaseType_t xMatchFound = pdFALSE;

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8001710:	b178      	cbz	r0, 8001732 <xEventGroupSetBits+0x24>
 8001712:	460d      	mov	r5, r1
 8001714:	4604      	mov	r4, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8001716:	f011 477f 	ands.w	r7, r1, #4278190080	; 0xff000000
 800171a:	d015      	beq.n	8001748 <xEventGroupSetBits+0x3a>
 800171c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001720:	b672      	cpsid	i
 8001722:	f383 8811 	msr	BASEPRI, r3
 8001726:	f3bf 8f6f 	isb	sy
 800172a:	f3bf 8f4f 	dsb	sy
 800172e:	b662      	cpsie	i
 8001730:	e7fe      	b.n	8001730 <xEventGroupSetBits+0x22>
 8001732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001736:	b672      	cpsid	i
 8001738:	f383 8811 	msr	BASEPRI, r3
 800173c:	f3bf 8f6f 	isb	sy
 8001740:	f3bf 8f4f 	dsb	sy
 8001744:	b662      	cpsie	i
	configASSERT( xEventGroup );
 8001746:	e7fe      	b.n	8001746 <xEventGroupSetBits+0x38>

	pxList = &( pxEventBits->xTasksWaitingForBits );
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001748:	f100 060c 	add.w	r6, r0, #12
	vTaskSuspendAll();
 800174c:	f000 ffaa 	bl	80026a4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8001750:	6920      	ldr	r0, [r4, #16]

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8001752:	6823      	ldr	r3, [r4, #0]
 8001754:	432b      	orrs	r3, r5
 8001756:	6023      	str	r3, [r4, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8001758:	e00a      	b.n	8001770 <xEventGroupSetBits+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800175a:	6821      	ldr	r1, [r4, #0]
 800175c:	ea32 0101 	bics.w	r1, r2, r1
 8001760:	d105      	bne.n	800176e <xEventGroupSetBits+0x60>
 8001762:	e011      	b.n	8001788 <xEventGroupSetBits+0x7a>
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8001764:	6821      	ldr	r1, [r4, #0]
 8001766:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800176a:	f001 f9a5 	bl	8002ab8 <vTaskRemoveFromUnorderedEventList>
{
 800176e:	4628      	mov	r0, r5
		while( pxListItem != pxListEnd )
 8001770:	42b0      	cmp	r0, r6
 8001772:	d00e      	beq.n	8001792 <xEventGroupSetBits+0x84>
			pxNext = listGET_NEXT( pxListItem );
 8001774:	6845      	ldr	r5, [r0, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8001776:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8001778:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800177c:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8001780:	d1eb      	bne.n	800175a <xEventGroupSetBits+0x4c>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8001782:	6821      	ldr	r1, [r4, #0]
 8001784:	4211      	tst	r1, r2
 8001786:	d0f2      	beq.n	800176e <xEventGroupSetBits+0x60>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8001788:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800178c:	d0ea      	beq.n	8001764 <xEventGroupSetBits+0x56>
					uxBitsToClear |= uxBitsWaitedFor;
 800178e:	4317      	orrs	r7, r2
 8001790:	e7e8      	b.n	8001764 <xEventGroupSetBits+0x56>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	ea23 0307 	bic.w	r3, r3, r7
 8001798:	6023      	str	r3, [r4, #0]
	}
	( void ) xTaskResumeAll();
 800179a:	f001 f821 	bl	80027e0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
}
 800179e:	6820      	ldr	r0, [r4, #0]
 80017a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080017a2 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80017a2:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80017a4:	f7ff ffb3 	bl	800170e <xEventGroupSetBits>
}
 80017a8:	bd08      	pop	{r3, pc}
	...

080017ac <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80017ac:	b508      	push	{r3, lr}
 80017ae:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80017b0:	460a      	mov	r2, r1
 80017b2:	4601      	mov	r1, r0
 80017b4:	4801      	ldr	r0, [pc, #4]	; (80017bc <xEventGroupSetBitsFromISR+0x10>)
 80017b6:	f001 feed 	bl	8003594 <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 80017ba:	bd08      	pop	{r3, pc}
 80017bc:	080017a3 	.word	0x080017a3

080017c0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80017c0:	f100 0308 	add.w	r3, r0, #8
 80017c4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80017c6:	f04f 32ff 	mov.w	r2, #4294967295
 80017ca:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80017cc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80017ce:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80017d4:	4770      	bx	lr

080017d6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80017da:	4770      	bx	lr

080017dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80017dc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80017de:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80017e4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80017e6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80017e8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80017ea:	6803      	ldr	r3, [r0, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	6003      	str	r3, [r0, #0]
}
 80017f0:	4770      	bx	lr

080017f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80017f2:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80017f4:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80017f6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80017fa:	d011      	beq.n	8001820 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80017fc:	f100 0308 	add.w	r3, r0, #8
 8001800:	461c      	mov	r4, r3
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	42aa      	cmp	r2, r5
 8001808:	d9fa      	bls.n	8001800 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800180a:	6863      	ldr	r3, [r4, #4]
 800180c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800180e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001810:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001812:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001814:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001816:	6803      	ldr	r3, [r0, #0]
 8001818:	3301      	adds	r3, #1
 800181a:	6003      	str	r3, [r0, #0]
}
 800181c:	bc30      	pop	{r4, r5}
 800181e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8001820:	6904      	ldr	r4, [r0, #16]
 8001822:	e7f2      	b.n	800180a <vListInsert+0x18>

08001824 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001824:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001826:	6841      	ldr	r1, [r0, #4]
 8001828:	6882      	ldr	r2, [r0, #8]
 800182a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800182c:	6841      	ldr	r1, [r0, #4]
 800182e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001830:	685a      	ldr	r2, [r3, #4]
 8001832:	4282      	cmp	r2, r0
 8001834:	d006      	beq.n	8001844 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001836:	2200      	movs	r2, #0
 8001838:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	3a01      	subs	r2, #1
 800183e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001840:	6818      	ldr	r0, [r3, #0]
}
 8001842:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001844:	6882      	ldr	r2, [r0, #8]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	e7f5      	b.n	8001836 <uxListRemove+0x12>

0800184a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800184a:	4603      	mov	r3, r0
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800184c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800184e:	b118      	cbz	r0, 8001858 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	6818      	ldr	r0, [r3, #0]
 8001854:	f1c0 0038 	rsb	r0, r0, #56	; 0x38
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 8001858:	4770      	bx	lr

0800185a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800185a:	b510      	push	{r4, lr}
 800185c:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800185e:	f001 ff19 	bl	8003694 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001862:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001864:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001866:	429a      	cmp	r2, r3
 8001868:	d004      	beq.n	8001874 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800186a:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800186c:	f001 ff38 	bl	80036e0 <vPortExitCritical>

	return xReturn;
}
 8001870:	4620      	mov	r0, r4
 8001872:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8001874:	2401      	movs	r4, #1
 8001876:	e7f9      	b.n	800186c <prvIsQueueFull+0x12>

08001878 <prvIsQueueEmpty>:
{
 8001878:	b510      	push	{r4, lr}
 800187a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800187c:	f001 ff0a 	bl	8003694 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001880:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001882:	b923      	cbnz	r3, 800188e <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8001884:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8001886:	f001 ff2b 	bl	80036e0 <vPortExitCritical>
}
 800188a:	4620      	mov	r0, r4
 800188c:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 800188e:	2400      	movs	r4, #0
 8001890:	e7f9      	b.n	8001886 <prvIsQueueEmpty+0xe>

08001892 <prvCopyDataToQueue>:
{
 8001892:	b570      	push	{r4, r5, r6, lr}
 8001894:	4604      	mov	r4, r0
 8001896:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001898:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800189a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800189c:	b95a      	cbnz	r2, 80018b6 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800189e:	6803      	ldr	r3, [r0, #0]
 80018a0:	b11b      	cbz	r3, 80018aa <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80018a2:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80018a4:	3601      	adds	r6, #1
 80018a6:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80018a8:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80018aa:	6880      	ldr	r0, [r0, #8]
 80018ac:	f001 fa08 	bl	8002cc0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60a3      	str	r3, [r4, #8]
 80018b4:	e7f6      	b.n	80018a4 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80018b6:	b96d      	cbnz	r5, 80018d4 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80018b8:	6840      	ldr	r0, [r0, #4]
 80018ba:	f008 fb1e 	bl	8009efa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80018be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018c0:	6863      	ldr	r3, [r4, #4]
 80018c2:	4413      	add	r3, r2
 80018c4:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018c6:	68a2      	ldr	r2, [r4, #8]
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d319      	bcc.n	8001900 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80018cc:	6823      	ldr	r3, [r4, #0]
 80018ce:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80018d0:	4628      	mov	r0, r5
 80018d2:	e7e7      	b.n	80018a4 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80018d4:	68c0      	ldr	r0, [r0, #12]
 80018d6:	f008 fb10 	bl	8009efa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80018da:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018dc:	4251      	negs	r1, r2
 80018de:	68e3      	ldr	r3, [r4, #12]
 80018e0:	1a9b      	subs	r3, r3, r2
 80018e2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018e4:	6822      	ldr	r2, [r4, #0]
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d202      	bcs.n	80018f0 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80018ea:	68a3      	ldr	r3, [r4, #8]
 80018ec:	440b      	add	r3, r1
 80018ee:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80018f0:	2d02      	cmp	r5, #2
 80018f2:	d001      	beq.n	80018f8 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80018f4:	2000      	movs	r0, #0
 80018f6:	e7d5      	b.n	80018a4 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80018f8:	b126      	cbz	r6, 8001904 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80018fa:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80018fc:	2000      	movs	r0, #0
 80018fe:	e7d1      	b.n	80018a4 <prvCopyDataToQueue+0x12>
 8001900:	4628      	mov	r0, r5
 8001902:	e7cf      	b.n	80018a4 <prvCopyDataToQueue+0x12>
 8001904:	2000      	movs	r0, #0
 8001906:	e7cd      	b.n	80018a4 <prvCopyDataToQueue+0x12>

08001908 <prvCopyDataFromQueue>:
{
 8001908:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800190a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800190c:	b16a      	cbz	r2, 800192a <prvCopyDataFromQueue+0x22>
{
 800190e:	b510      	push	{r4, lr}
 8001910:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001912:	68d9      	ldr	r1, [r3, #12]
 8001914:	4411      	add	r1, r2
 8001916:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001918:	689c      	ldr	r4, [r3, #8]
 800191a:	42a1      	cmp	r1, r4
 800191c:	d301      	bcc.n	8001922 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800191e:	6819      	ldr	r1, [r3, #0]
 8001920:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001922:	68d9      	ldr	r1, [r3, #12]
 8001924:	f008 fae9 	bl	8009efa <memcpy>
}
 8001928:	bd10      	pop	{r4, pc}
 800192a:	4770      	bx	lr

0800192c <prvUnlockQueue>:
{
 800192c:	b538      	push	{r3, r4, r5, lr}
 800192e:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8001930:	f001 feb0 	bl	8003694 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001934:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8001938:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800193a:	e001      	b.n	8001940 <prvUnlockQueue+0x14>
			--cTxLock;
 800193c:	3c01      	subs	r4, #1
 800193e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001940:	2c00      	cmp	r4, #0
 8001942:	dd0a      	ble.n	800195a <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001944:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001946:	b143      	cbz	r3, 800195a <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001948:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800194c:	f001 f86e 	bl	8002a2c <xTaskRemoveFromEventList>
 8001950:	2800      	cmp	r0, #0
 8001952:	d0f3      	beq.n	800193c <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8001954:	f001 f946 	bl	8002be4 <vTaskMissedYield>
 8001958:	e7f0      	b.n	800193c <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800195a:	23ff      	movs	r3, #255	; 0xff
 800195c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8001960:	f001 febe 	bl	80036e0 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001964:	f001 fe96 	bl	8003694 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001968:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 800196c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800196e:	e001      	b.n	8001974 <prvUnlockQueue+0x48>
				--cRxLock;
 8001970:	3c01      	subs	r4, #1
 8001972:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001974:	2c00      	cmp	r4, #0
 8001976:	dd0a      	ble.n	800198e <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001978:	692b      	ldr	r3, [r5, #16]
 800197a:	b143      	cbz	r3, 800198e <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800197c:	f105 0010 	add.w	r0, r5, #16
 8001980:	f001 f854 	bl	8002a2c <xTaskRemoveFromEventList>
 8001984:	2800      	cmp	r0, #0
 8001986:	d0f3      	beq.n	8001970 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8001988:	f001 f92c 	bl	8002be4 <vTaskMissedYield>
 800198c:	e7f0      	b.n	8001970 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 800198e:	23ff      	movs	r3, #255	; 0xff
 8001990:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8001994:	f001 fea4 	bl	80036e0 <vPortExitCritical>
}
 8001998:	bd38      	pop	{r3, r4, r5, pc}

0800199a <xQueueGenericReset>:
{
 800199a:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800199c:	b1e0      	cbz	r0, 80019d8 <xQueueGenericReset+0x3e>
 800199e:	460d      	mov	r5, r1
 80019a0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80019a2:	f001 fe77 	bl	8003694 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80019a6:	6823      	ldr	r3, [r4, #0]
 80019a8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019aa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80019ac:	fb01 3002 	mla	r0, r1, r2, r3
 80019b0:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80019b2:	2000      	movs	r0, #0
 80019b4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80019b6:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80019b8:	3a01      	subs	r2, #1
 80019ba:	fb02 3301 	mla	r3, r2, r1, r3
 80019be:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80019c0:	23ff      	movs	r3, #255	; 0xff
 80019c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80019c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80019ca:	bb0d      	cbnz	r5, 8001a10 <xQueueGenericReset+0x76>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80019cc:	6923      	ldr	r3, [r4, #16]
 80019ce:	b973      	cbnz	r3, 80019ee <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 80019d0:	f001 fe86 	bl	80036e0 <vPortExitCritical>
}
 80019d4:	2001      	movs	r0, #1
 80019d6:	bd38      	pop	{r3, r4, r5, pc}
 80019d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019dc:	b672      	cpsid	i
 80019de:	f383 8811 	msr	BASEPRI, r3
 80019e2:	f3bf 8f6f 	isb	sy
 80019e6:	f3bf 8f4f 	dsb	sy
 80019ea:	b662      	cpsie	i
	configASSERT( pxQueue );
 80019ec:	e7fe      	b.n	80019ec <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80019ee:	f104 0010 	add.w	r0, r4, #16
 80019f2:	f001 f81b 	bl	8002a2c <xTaskRemoveFromEventList>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d0ea      	beq.n	80019d0 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80019fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80019fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a02:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001a06:	f3bf 8f4f 	dsb	sy
 8001a0a:	f3bf 8f6f 	isb	sy
 8001a0e:	e7df      	b.n	80019d0 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001a10:	f104 0010 	add.w	r0, r4, #16
 8001a14:	f7ff fed4 	bl	80017c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001a18:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001a1c:	f7ff fed0 	bl	80017c0 <vListInitialise>
 8001a20:	e7d6      	b.n	80019d0 <xQueueGenericReset+0x36>

08001a22 <prvInitialiseNewQueue>:
{
 8001a22:	b538      	push	{r3, r4, r5, lr}
 8001a24:	461d      	mov	r5, r3
 8001a26:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001a28:	460b      	mov	r3, r1
 8001a2a:	b949      	cbnz	r1, 8001a40 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001a2c:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8001a2e:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001a30:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001a32:	2101      	movs	r1, #1
 8001a34:	4620      	mov	r0, r4
 8001a36:	f7ff ffb0 	bl	800199a <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8001a3a:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8001a3e:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001a40:	6022      	str	r2, [r4, #0]
 8001a42:	e7f4      	b.n	8001a2e <prvInitialiseNewQueue+0xc>

08001a44 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001a44:	b950      	cbnz	r0, 8001a5c <xQueueGenericCreateStatic+0x18>
 8001a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a4a:	b672      	cpsid	i
 8001a4c:	f383 8811 	msr	BASEPRI, r3
 8001a50:	f3bf 8f6f 	isb	sy
 8001a54:	f3bf 8f4f 	dsb	sy
 8001a58:	b662      	cpsie	i
 8001a5a:	e7fe      	b.n	8001a5a <xQueueGenericCreateStatic+0x16>
	{
 8001a5c:	b510      	push	{r4, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	461c      	mov	r4, r3
		configASSERT( pxStaticQueue != NULL );
 8001a62:	b193      	cbz	r3, 8001a8a <xQueueGenericCreateStatic+0x46>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001a64:	1e0b      	subs	r3, r1, #0
 8001a66:	bf18      	it	ne
 8001a68:	2301      	movne	r3, #1
 8001a6a:	2a00      	cmp	r2, #0
 8001a6c:	bf08      	it	eq
 8001a6e:	f043 0301 	orreq.w	r3, r3, #1
 8001a72:	b9ab      	cbnz	r3, 8001aa0 <xQueueGenericCreateStatic+0x5c>
 8001a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a78:	b672      	cpsid	i
 8001a7a:	f383 8811 	msr	BASEPRI, r3
 8001a7e:	f3bf 8f6f 	isb	sy
 8001a82:	f3bf 8f4f 	dsb	sy
 8001a86:	b662      	cpsie	i
 8001a88:	e7fe      	b.n	8001a88 <xQueueGenericCreateStatic+0x44>
 8001a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a8e:	b672      	cpsid	i
 8001a90:	f383 8811 	msr	BASEPRI, r3
 8001a94:	f3bf 8f6f 	isb	sy
 8001a98:	f3bf 8f4f 	dsb	sy
 8001a9c:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 8001a9e:	e7fe      	b.n	8001a9e <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001aa0:	fab1 f381 	clz	r3, r1
 8001aa4:	095b      	lsrs	r3, r3, #5
 8001aa6:	2a00      	cmp	r2, #0
 8001aa8:	bf18      	it	ne
 8001aaa:	f043 0301 	orrne.w	r3, r3, #1
 8001aae:	b953      	cbnz	r3, 8001ac6 <xQueueGenericCreateStatic+0x82>
 8001ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab4:	b672      	cpsid	i
 8001ab6:	f383 8811 	msr	BASEPRI, r3
 8001aba:	f3bf 8f6f 	isb	sy
 8001abe:	f3bf 8f4f 	dsb	sy
 8001ac2:	b662      	cpsie	i
 8001ac4:	e7fe      	b.n	8001ac4 <xQueueGenericCreateStatic+0x80>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001ac6:	2350      	movs	r3, #80	; 0x50
 8001ac8:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001aca:	9b03      	ldr	r3, [sp, #12]
 8001acc:	2b50      	cmp	r3, #80	; 0x50
 8001ace:	d00a      	beq.n	8001ae6 <xQueueGenericCreateStatic+0xa2>
 8001ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ad4:	b672      	cpsid	i
 8001ad6:	f383 8811 	msr	BASEPRI, r3
 8001ada:	f3bf 8f6f 	isb	sy
 8001ade:	f3bf 8f4f 	dsb	sy
 8001ae2:	b662      	cpsie	i
 8001ae4:	e7fe      	b.n	8001ae4 <xQueueGenericCreateStatic+0xa0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001ae6:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001aee:	9400      	str	r4, [sp, #0]
 8001af0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001af4:	f7ff ff95 	bl	8001a22 <prvInitialiseNewQueue>
	}
 8001af8:	4620      	mov	r0, r4
 8001afa:	b004      	add	sp, #16
 8001afc:	bd10      	pop	{r4, pc}

08001afe <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001afe:	b950      	cbnz	r0, 8001b16 <xQueueGenericCreate+0x18>
 8001b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b04:	b672      	cpsid	i
 8001b06:	f383 8811 	msr	BASEPRI, r3
 8001b0a:	f3bf 8f6f 	isb	sy
 8001b0e:	f3bf 8f4f 	dsb	sy
 8001b12:	b662      	cpsie	i
 8001b14:	e7fe      	b.n	8001b14 <xQueueGenericCreate+0x16>
	{
 8001b16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	4615      	mov	r5, r2
 8001b1e:	4607      	mov	r7, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8001b20:	b1a1      	cbz	r1, 8001b4c <xQueueGenericCreate+0x4e>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b22:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001b26:	3050      	adds	r0, #80	; 0x50
 8001b28:	f001 ff3e 	bl	80039a8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8001b2c:	4606      	mov	r6, r0
 8001b2e:	b150      	cbz	r0, 8001b46 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001b36:	9000      	str	r0, [sp, #0]
 8001b38:	462b      	mov	r3, r5
 8001b3a:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8001b3e:	4621      	mov	r1, r4
 8001b40:	4638      	mov	r0, r7
 8001b42:	f7ff ff6e 	bl	8001a22 <prvInitialiseNewQueue>
	}
 8001b46:	4630      	mov	r0, r6
 8001b48:	b003      	add	sp, #12
 8001b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
 8001b4c:	4608      	mov	r0, r1
 8001b4e:	e7ea      	b.n	8001b26 <xQueueGenericCreate+0x28>

08001b50 <xQueueGenericSend>:
{
 8001b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b52:	b085      	sub	sp, #20
 8001b54:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8001b56:	b198      	cbz	r0, 8001b80 <xQueueGenericSend+0x30>
 8001b58:	460f      	mov	r7, r1
 8001b5a:	461d      	mov	r5, r3
 8001b5c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b5e:	b1d1      	cbz	r1, 8001b96 <xQueueGenericSend+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b60:	2d02      	cmp	r5, #2
 8001b62:	d126      	bne.n	8001bb2 <xQueueGenericSend+0x62>
 8001b64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d023      	beq.n	8001bb2 <xQueueGenericSend+0x62>
 8001b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b6e:	b672      	cpsid	i
 8001b70:	f383 8811 	msr	BASEPRI, r3
 8001b74:	f3bf 8f6f 	isb	sy
 8001b78:	f3bf 8f4f 	dsb	sy
 8001b7c:	b662      	cpsie	i
 8001b7e:	e7fe      	b.n	8001b7e <xQueueGenericSend+0x2e>
 8001b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b84:	b672      	cpsid	i
 8001b86:	f383 8811 	msr	BASEPRI, r3
 8001b8a:	f3bf 8f6f 	isb	sy
 8001b8e:	f3bf 8f4f 	dsb	sy
 8001b92:	b662      	cpsie	i
	configASSERT( pxQueue );
 8001b94:	e7fe      	b.n	8001b94 <xQueueGenericSend+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b96:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0e1      	beq.n	8001b60 <xQueueGenericSend+0x10>
 8001b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba0:	b672      	cpsid	i
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	b662      	cpsie	i
 8001bb0:	e7fe      	b.n	8001bb0 <xQueueGenericSend+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001bb2:	f001 f825 	bl	8002c00 <xTaskGetSchedulerState>
 8001bb6:	4606      	mov	r6, r0
 8001bb8:	b968      	cbnz	r0, 8001bd6 <xQueueGenericSend+0x86>
 8001bba:	9b01      	ldr	r3, [sp, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d04a      	beq.n	8001c56 <xQueueGenericSend+0x106>
 8001bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bc4:	b672      	cpsid	i
 8001bc6:	f383 8811 	msr	BASEPRI, r3
 8001bca:	f3bf 8f6f 	isb	sy
 8001bce:	f3bf 8f4f 	dsb	sy
 8001bd2:	b662      	cpsie	i
 8001bd4:	e7fe      	b.n	8001bd4 <xQueueGenericSend+0x84>
 8001bd6:	2600      	movs	r6, #0
 8001bd8:	e03d      	b.n	8001c56 <xQueueGenericSend+0x106>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001bda:	462a      	mov	r2, r5
 8001bdc:	4639      	mov	r1, r7
 8001bde:	4620      	mov	r0, r4
 8001be0:	f7ff fe57 	bl	8001892 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001be4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001be6:	b97b      	cbnz	r3, 8001c08 <xQueueGenericSend+0xb8>
					else if( xYieldRequired != pdFALSE )
 8001be8:	b148      	cbz	r0, 8001bfe <xQueueGenericSend+0xae>
						queueYIELD_IF_USING_PREEMPTION();
 8001bea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bf2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001bf6:	f3bf 8f4f 	dsb	sy
 8001bfa:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001bfe:	f001 fd6f 	bl	80036e0 <vPortExitCritical>
				return pdPASS;
 8001c02:	2001      	movs	r0, #1
}
 8001c04:	b005      	add	sp, #20
 8001c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c08:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001c0c:	f000 ff0e 	bl	8002a2c <xTaskRemoveFromEventList>
 8001c10:	2800      	cmp	r0, #0
 8001c12:	d0f4      	beq.n	8001bfe <xQueueGenericSend+0xae>
							queueYIELD_IF_USING_PREEMPTION();
 8001c14:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001c18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c1c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001c20:	f3bf 8f4f 	dsb	sy
 8001c24:	f3bf 8f6f 	isb	sy
 8001c28:	e7e9      	b.n	8001bfe <xQueueGenericSend+0xae>
					taskEXIT_CRITICAL();
 8001c2a:	f001 fd59 	bl	80036e0 <vPortExitCritical>
					return errQUEUE_FULL;
 8001c2e:	2000      	movs	r0, #0
 8001c30:	e7e8      	b.n	8001c04 <xQueueGenericSend+0xb4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001c32:	a802      	add	r0, sp, #8
 8001c34:	f000 ff86 	bl	8002b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001c38:	2601      	movs	r6, #1
 8001c3a:	e019      	b.n	8001c70 <xQueueGenericSend+0x120>
		prvLockQueue( pxQueue );
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001c42:	e021      	b.n	8001c88 <xQueueGenericSend+0x138>
 8001c44:	2300      	movs	r3, #0
 8001c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c4a:	e023      	b.n	8001c94 <xQueueGenericSend+0x144>
				prvUnlockQueue( pxQueue );
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f7ff fe6d 	bl	800192c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001c52:	f000 fdc5 	bl	80027e0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8001c56:	f001 fd1d 	bl	8003694 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c5a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001c5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d3bb      	bcc.n	8001bda <xQueueGenericSend+0x8a>
 8001c62:	2d02      	cmp	r5, #2
 8001c64:	d0b9      	beq.n	8001bda <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001c66:	9b01      	ldr	r3, [sp, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d0de      	beq.n	8001c2a <xQueueGenericSend+0xda>
				else if( xEntryTimeSet == pdFALSE )
 8001c6c:	2e00      	cmp	r6, #0
 8001c6e:	d0e0      	beq.n	8001c32 <xQueueGenericSend+0xe2>
		taskEXIT_CRITICAL();
 8001c70:	f001 fd36 	bl	80036e0 <vPortExitCritical>
		vTaskSuspendAll();
 8001c74:	f000 fd16 	bl	80026a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001c78:	f001 fd0c 	bl	8003694 <vPortEnterCritical>
 8001c7c:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8001c80:	b252      	sxtb	r2, r2
 8001c82:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001c86:	d0d9      	beq.n	8001c3c <xQueueGenericSend+0xec>
 8001c88:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8001c8c:	b252      	sxtb	r2, r2
 8001c8e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001c92:	d0d7      	beq.n	8001c44 <xQueueGenericSend+0xf4>
 8001c94:	f001 fd24 	bl	80036e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001c98:	a901      	add	r1, sp, #4
 8001c9a:	a802      	add	r0, sp, #8
 8001c9c:	f000 ff5c 	bl	8002b58 <xTaskCheckForTimeOut>
 8001ca0:	b9d8      	cbnz	r0, 8001cda <xQueueGenericSend+0x18a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	f7ff fdd9 	bl	800185a <prvIsQueueFull>
 8001ca8:	2800      	cmp	r0, #0
 8001caa:	d0cf      	beq.n	8001c4c <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001cac:	9901      	ldr	r1, [sp, #4]
 8001cae:	f104 0010 	add.w	r0, r4, #16
 8001cb2:	f000 fe7f 	bl	80029b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	f7ff fe38 	bl	800192c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001cbc:	f000 fd90 	bl	80027e0 <xTaskResumeAll>
 8001cc0:	2800      	cmp	r0, #0
 8001cc2:	d1c8      	bne.n	8001c56 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
 8001cc4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ccc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001cd0:	f3bf 8f4f 	dsb	sy
 8001cd4:	f3bf 8f6f 	isb	sy
 8001cd8:	e7bd      	b.n	8001c56 <xQueueGenericSend+0x106>
			prvUnlockQueue( pxQueue );
 8001cda:	4620      	mov	r0, r4
 8001cdc:	f7ff fe26 	bl	800192c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ce0:	f000 fd7e 	bl	80027e0 <xTaskResumeAll>
			return errQUEUE_FULL;
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	e78d      	b.n	8001c04 <xQueueGenericSend+0xb4>

08001ce8 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8001ce8:	b148      	cbz	r0, 8001cfe <prvInitialiseMutex+0x16>
	{
 8001cea:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8001cec:	2100      	movs	r1, #0
 8001cee:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001cf0:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8001cf2:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	460a      	mov	r2, r1
 8001cf8:	f7ff ff2a 	bl	8001b50 <xQueueGenericSend>
	}
 8001cfc:	bd08      	pop	{r3, pc}
 8001cfe:	4770      	bx	lr

08001d00 <xQueueCreateMutex>:
	{
 8001d00:	b510      	push	{r4, lr}
 8001d02:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001d04:	2100      	movs	r1, #0
 8001d06:	2001      	movs	r0, #1
 8001d08:	f7ff fef9 	bl	8001afe <xQueueGenericCreate>
 8001d0c:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8001d0e:	f7ff ffeb 	bl	8001ce8 <prvInitialiseMutex>
	}
 8001d12:	4620      	mov	r0, r4
 8001d14:	bd10      	pop	{r4, pc}

08001d16 <xQueueCreateMutexStatic>:
	{
 8001d16:	b510      	push	{r4, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8001d1c:	9000      	str	r0, [sp, #0]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	4611      	mov	r1, r2
 8001d22:	2001      	movs	r0, #1
 8001d24:	f7ff fe8e 	bl	8001a44 <xQueueGenericCreateStatic>
 8001d28:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8001d2a:	f7ff ffdd 	bl	8001ce8 <prvInitialiseMutex>
	}
 8001d2e:	4620      	mov	r0, r4
 8001d30:	b002      	add	sp, #8
 8001d32:	bd10      	pop	{r4, pc}

08001d34 <xQueueGiveMutexRecursive>:
	{
 8001d34:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8001d36:	b138      	cbz	r0, 8001d48 <xQueueGiveMutexRecursive+0x14>
 8001d38:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8001d3a:	6885      	ldr	r5, [r0, #8]
 8001d3c:	f000 ff5a 	bl	8002bf4 <xTaskGetCurrentTaskHandle>
 8001d40:	4285      	cmp	r5, r0
 8001d42:	d00c      	beq.n	8001d5e <xQueueGiveMutexRecursive+0x2a>
			xReturn = pdFAIL;
 8001d44:	2000      	movs	r0, #0
	}
 8001d46:	bd38      	pop	{r3, r4, r5, pc}
 8001d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d4c:	b672      	cpsid	i
 8001d4e:	f383 8811 	msr	BASEPRI, r3
 8001d52:	f3bf 8f6f 	isb	sy
 8001d56:	f3bf 8f4f 	dsb	sy
 8001d5a:	b662      	cpsie	i
		configASSERT( pxMutex );
 8001d5c:	e7fe      	b.n	8001d5c <xQueueGiveMutexRecursive+0x28>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8001d5e:	68e3      	ldr	r3, [r4, #12]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8001d64:	b10b      	cbz	r3, 8001d6a <xQueueGiveMutexRecursive+0x36>
			xReturn = pdPASS;
 8001d66:	2001      	movs	r0, #1
		return xReturn;
 8001d68:	e7ed      	b.n	8001d46 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4620      	mov	r0, r4
 8001d70:	f7ff feee 	bl	8001b50 <xQueueGenericSend>
			xReturn = pdPASS;
 8001d74:	2001      	movs	r0, #1
 8001d76:	e7e6      	b.n	8001d46 <xQueueGiveMutexRecursive+0x12>

08001d78 <xQueueGenericSendFromISR>:
{
 8001d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8001d7c:	b1a0      	cbz	r0, 8001da8 <xQueueGenericSendFromISR+0x30>
 8001d7e:	460f      	mov	r7, r1
 8001d80:	4616      	mov	r6, r2
 8001d82:	461c      	mov	r4, r3
 8001d84:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d86:	b1d1      	cbz	r1, 8001dbe <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d88:	2c02      	cmp	r4, #2
 8001d8a:	d126      	bne.n	8001dda <xQueueGenericSendFromISR+0x62>
 8001d8c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d023      	beq.n	8001dda <xQueueGenericSendFromISR+0x62>
 8001d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d96:	b672      	cpsid	i
 8001d98:	f383 8811 	msr	BASEPRI, r3
 8001d9c:	f3bf 8f6f 	isb	sy
 8001da0:	f3bf 8f4f 	dsb	sy
 8001da4:	b662      	cpsie	i
 8001da6:	e7fe      	b.n	8001da6 <xQueueGenericSendFromISR+0x2e>
 8001da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dac:	b672      	cpsid	i
 8001dae:	f383 8811 	msr	BASEPRI, r3
 8001db2:	f3bf 8f6f 	isb	sy
 8001db6:	f3bf 8f4f 	dsb	sy
 8001dba:	b662      	cpsie	i
	configASSERT( pxQueue );
 8001dbc:	e7fe      	b.n	8001dbc <xQueueGenericSendFromISR+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001dbe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0e1      	beq.n	8001d88 <xQueueGenericSendFromISR+0x10>
 8001dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc8:	b672      	cpsid	i
 8001dca:	f383 8811 	msr	BASEPRI, r3
 8001dce:	f3bf 8f6f 	isb	sy
 8001dd2:	f3bf 8f4f 	dsb	sy
 8001dd6:	b662      	cpsie	i
 8001dd8:	e7fe      	b.n	8001dd8 <xQueueGenericSendFromISR+0x60>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001dda:	f001 fd5f 	bl	800389c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001dde:	f3ef 8811 	mrs	r8, BASEPRI
 8001de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de6:	b672      	cpsid	i
 8001de8:	f383 8811 	msr	BASEPRI, r3
 8001dec:	f3bf 8f6f 	isb	sy
 8001df0:	f3bf 8f4f 	dsb	sy
 8001df4:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001df6:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001df8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d306      	bcc.n	8001e0c <xQueueGenericSendFromISR+0x94>
 8001dfe:	2c02      	cmp	r4, #2
 8001e00:	d004      	beq.n	8001e0c <xQueueGenericSendFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8001e02:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001e04:	f388 8811 	msr	BASEPRI, r8
}
 8001e08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e0c:	f895 9045 	ldrb.w	r9, [r5, #69]	; 0x45
 8001e10:	fa4f f989 	sxtb.w	r9, r9
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e14:	4622      	mov	r2, r4
 8001e16:	4639      	mov	r1, r7
 8001e18:	4628      	mov	r0, r5
 8001e1a:	f7ff fd3a 	bl	8001892 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8001e1e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001e22:	d006      	beq.n	8001e32 <xQueueGenericSendFromISR+0xba>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001e24:	f109 0301 	add.w	r3, r9, #1
 8001e28:	b25b      	sxtb	r3, r3
 8001e2a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8001e2e:	2001      	movs	r0, #1
 8001e30:	e7e8      	b.n	8001e04 <xQueueGenericSendFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001e34:	b90b      	cbnz	r3, 8001e3a <xQueueGenericSendFromISR+0xc2>
			xReturn = pdPASS;
 8001e36:	2001      	movs	r0, #1
 8001e38:	e7e4      	b.n	8001e04 <xQueueGenericSendFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e3a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001e3e:	f000 fdf5 	bl	8002a2c <xTaskRemoveFromEventList>
 8001e42:	b118      	cbz	r0, 8001e4c <xQueueGenericSendFromISR+0xd4>
							if( pxHigherPriorityTaskWoken != NULL )
 8001e44:	b126      	cbz	r6, 8001e50 <xQueueGenericSendFromISR+0xd8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001e46:	2001      	movs	r0, #1
 8001e48:	6030      	str	r0, [r6, #0]
 8001e4a:	e7db      	b.n	8001e04 <xQueueGenericSendFromISR+0x8c>
			xReturn = pdPASS;
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	e7d9      	b.n	8001e04 <xQueueGenericSendFromISR+0x8c>
 8001e50:	2001      	movs	r0, #1
 8001e52:	e7d7      	b.n	8001e04 <xQueueGenericSendFromISR+0x8c>

08001e54 <xQueueReceive>:
{
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e56:	b085      	sub	sp, #20
 8001e58:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8001e5a:	b1a0      	cbz	r0, 8001e86 <xQueueReceive+0x32>
 8001e5c:	460f      	mov	r7, r1
 8001e5e:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e60:	b1e1      	cbz	r1, 8001e9c <xQueueReceive+0x48>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e62:	f000 fecd 	bl	8002c00 <xTaskGetSchedulerState>
 8001e66:	4606      	mov	r6, r0
 8001e68:	bb30      	cbnz	r0, 8001eb8 <xQueueReceive+0x64>
 8001e6a:	9b01      	ldr	r3, [sp, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d064      	beq.n	8001f3a <xQueueReceive+0xe6>
	__asm volatile
 8001e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e74:	b672      	cpsid	i
 8001e76:	f383 8811 	msr	BASEPRI, r3
 8001e7a:	f3bf 8f6f 	isb	sy
 8001e7e:	f3bf 8f4f 	dsb	sy
 8001e82:	b662      	cpsie	i
 8001e84:	e7fe      	b.n	8001e84 <xQueueReceive+0x30>
 8001e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e8a:	b672      	cpsid	i
 8001e8c:	f383 8811 	msr	BASEPRI, r3
 8001e90:	f3bf 8f6f 	isb	sy
 8001e94:	f3bf 8f4f 	dsb	sy
 8001e98:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8001e9a:	e7fe      	b.n	8001e9a <xQueueReceive+0x46>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e9c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0df      	beq.n	8001e62 <xQueueReceive+0xe>
 8001ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ea6:	b672      	cpsid	i
 8001ea8:	f383 8811 	msr	BASEPRI, r3
 8001eac:	f3bf 8f6f 	isb	sy
 8001eb0:	f3bf 8f4f 	dsb	sy
 8001eb4:	b662      	cpsie	i
 8001eb6:	e7fe      	b.n	8001eb6 <xQueueReceive+0x62>
 8001eb8:	2600      	movs	r6, #0
 8001eba:	e03e      	b.n	8001f3a <xQueueReceive+0xe6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001ebc:	4639      	mov	r1, r7
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	f7ff fd22 	bl	8001908 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001ec4:	3d01      	subs	r5, #1
 8001ec6:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ec8:	6923      	ldr	r3, [r4, #16]
 8001eca:	b923      	cbnz	r3, 8001ed6 <xQueueReceive+0x82>
				taskEXIT_CRITICAL();
 8001ecc:	f001 fc08 	bl	80036e0 <vPortExitCritical>
				return pdPASS;
 8001ed0:	2001      	movs	r0, #1
}
 8001ed2:	b005      	add	sp, #20
 8001ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ed6:	f104 0010 	add.w	r0, r4, #16
 8001eda:	f000 fda7 	bl	8002a2c <xTaskRemoveFromEventList>
 8001ede:	2800      	cmp	r0, #0
 8001ee0:	d0f4      	beq.n	8001ecc <xQueueReceive+0x78>
						queueYIELD_IF_USING_PREEMPTION();
 8001ee2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001ee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eea:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001eee:	f3bf 8f4f 	dsb	sy
 8001ef2:	f3bf 8f6f 	isb	sy
 8001ef6:	e7e9      	b.n	8001ecc <xQueueReceive+0x78>
					taskEXIT_CRITICAL();
 8001ef8:	f001 fbf2 	bl	80036e0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001efc:	2000      	movs	r0, #0
 8001efe:	e7e8      	b.n	8001ed2 <xQueueReceive+0x7e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001f00:	a802      	add	r0, sp, #8
 8001f02:	f000 fe1f 	bl	8002b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001f06:	2601      	movs	r6, #1
 8001f08:	e021      	b.n	8001f4e <xQueueReceive+0xfa>
		prvLockQueue( pxQueue );
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001f10:	e029      	b.n	8001f66 <xQueueReceive+0x112>
 8001f12:	2300      	movs	r3, #0
 8001f14:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001f18:	e02b      	b.n	8001f72 <xQueueReceive+0x11e>
				prvUnlockQueue( pxQueue );
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	f7ff fd06 	bl	800192c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f20:	f000 fc5e 	bl	80027e0 <xTaskResumeAll>
 8001f24:	e009      	b.n	8001f3a <xQueueReceive+0xe6>
			prvUnlockQueue( pxQueue );
 8001f26:	4620      	mov	r0, r4
 8001f28:	f7ff fd00 	bl	800192c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f2c:	f000 fc58 	bl	80027e0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f30:	4620      	mov	r0, r4
 8001f32:	f7ff fca1 	bl	8001878 <prvIsQueueEmpty>
 8001f36:	2800      	cmp	r0, #0
 8001f38:	d13f      	bne.n	8001fba <xQueueReceive+0x166>
		taskENTER_CRITICAL();
 8001f3a:	f001 fbab 	bl	8003694 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f3e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f40:	2d00      	cmp	r5, #0
 8001f42:	d1bb      	bne.n	8001ebc <xQueueReceive+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001f44:	9b01      	ldr	r3, [sp, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d0d6      	beq.n	8001ef8 <xQueueReceive+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 8001f4a:	2e00      	cmp	r6, #0
 8001f4c:	d0d8      	beq.n	8001f00 <xQueueReceive+0xac>
		taskEXIT_CRITICAL();
 8001f4e:	f001 fbc7 	bl	80036e0 <vPortExitCritical>
		vTaskSuspendAll();
 8001f52:	f000 fba7 	bl	80026a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001f56:	f001 fb9d 	bl	8003694 <vPortEnterCritical>
 8001f5a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001f5e:	b25b      	sxtb	r3, r3
 8001f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f64:	d0d1      	beq.n	8001f0a <xQueueReceive+0xb6>
 8001f66:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f70:	d0cf      	beq.n	8001f12 <xQueueReceive+0xbe>
 8001f72:	f001 fbb5 	bl	80036e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f76:	a901      	add	r1, sp, #4
 8001f78:	a802      	add	r0, sp, #8
 8001f7a:	f000 fded 	bl	8002b58 <xTaskCheckForTimeOut>
 8001f7e:	2800      	cmp	r0, #0
 8001f80:	d1d1      	bne.n	8001f26 <xQueueReceive+0xd2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff fc78 	bl	8001878 <prvIsQueueEmpty>
 8001f88:	2800      	cmp	r0, #0
 8001f8a:	d0c6      	beq.n	8001f1a <xQueueReceive+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001f8c:	9901      	ldr	r1, [sp, #4]
 8001f8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001f92:	f000 fd0f 	bl	80029b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001f96:	4620      	mov	r0, r4
 8001f98:	f7ff fcc8 	bl	800192c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001f9c:	f000 fc20 	bl	80027e0 <xTaskResumeAll>
 8001fa0:	2800      	cmp	r0, #0
 8001fa2:	d1ca      	bne.n	8001f3a <xQueueReceive+0xe6>
					portYIELD_WITHIN_API();
 8001fa4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001fa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fac:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001fb0:	f3bf 8f4f 	dsb	sy
 8001fb4:	f3bf 8f6f 	isb	sy
 8001fb8:	e7bf      	b.n	8001f3a <xQueueReceive+0xe6>
				return errQUEUE_EMPTY;
 8001fba:	2000      	movs	r0, #0
 8001fbc:	e789      	b.n	8001ed2 <xQueueReceive+0x7e>

08001fbe <xQueueSemaphoreTake>:
{
 8001fbe:	b570      	push	{r4, r5, r6, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8001fc4:	b168      	cbz	r0, 8001fe2 <xQueueSemaphoreTake+0x24>
 8001fc6:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8001fc8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001fca:	b1ab      	cbz	r3, 8001ff8 <xQueueSemaphoreTake+0x3a>
 8001fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd0:	b672      	cpsid	i
 8001fd2:	f383 8811 	msr	BASEPRI, r3
 8001fd6:	f3bf 8f6f 	isb	sy
 8001fda:	f3bf 8f4f 	dsb	sy
 8001fde:	b662      	cpsie	i
 8001fe0:	e7fe      	b.n	8001fe0 <xQueueSemaphoreTake+0x22>
 8001fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe6:	b672      	cpsid	i
 8001fe8:	f383 8811 	msr	BASEPRI, r3
 8001fec:	f3bf 8f6f 	isb	sy
 8001ff0:	f3bf 8f4f 	dsb	sy
 8001ff4:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8001ff6:	e7fe      	b.n	8001ff6 <xQueueSemaphoreTake+0x38>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ff8:	f000 fe02 	bl	8002c00 <xTaskGetSchedulerState>
 8001ffc:	4605      	mov	r5, r0
 8001ffe:	b960      	cbnz	r0, 800201a <xQueueSemaphoreTake+0x5c>
 8002000:	9b01      	ldr	r3, [sp, #4]
 8002002:	b16b      	cbz	r3, 8002020 <xQueueSemaphoreTake+0x62>
 8002004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002008:	b672      	cpsid	i
 800200a:	f383 8811 	msr	BASEPRI, r3
 800200e:	f3bf 8f6f 	isb	sy
 8002012:	f3bf 8f4f 	dsb	sy
 8002016:	b662      	cpsie	i
 8002018:	e7fe      	b.n	8002018 <xQueueSemaphoreTake+0x5a>
 800201a:	2600      	movs	r6, #0
 800201c:	4635      	mov	r5, r6
 800201e:	e057      	b.n	80020d0 <xQueueSemaphoreTake+0x112>
 8002020:	4606      	mov	r6, r0
 8002022:	e055      	b.n	80020d0 <xQueueSemaphoreTake+0x112>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002024:	3b01      	subs	r3, #1
 8002026:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	b13b      	cbz	r3, 800203c <xQueueSemaphoreTake+0x7e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800202c:	6923      	ldr	r3, [r4, #16]
 800202e:	b94b      	cbnz	r3, 8002044 <xQueueSemaphoreTake+0x86>
				taskEXIT_CRITICAL();
 8002030:	f001 fb56 	bl	80036e0 <vPortExitCritical>
				return pdPASS;
 8002034:	2601      	movs	r6, #1
}
 8002036:	4630      	mov	r0, r6
 8002038:	b004      	add	sp, #16
 800203a:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800203c:	f000 fee4 	bl	8002e08 <pvTaskIncrementMutexHeldCount>
 8002040:	60a0      	str	r0, [r4, #8]
 8002042:	e7f3      	b.n	800202c <xQueueSemaphoreTake+0x6e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002044:	f104 0010 	add.w	r0, r4, #16
 8002048:	f000 fcf0 	bl	8002a2c <xTaskRemoveFromEventList>
 800204c:	2800      	cmp	r0, #0
 800204e:	d0ef      	beq.n	8002030 <xQueueSemaphoreTake+0x72>
						queueYIELD_IF_USING_PREEMPTION();
 8002050:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002058:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800205c:	f3bf 8f4f 	dsb	sy
 8002060:	f3bf 8f6f 	isb	sy
 8002064:	e7e4      	b.n	8002030 <xQueueSemaphoreTake+0x72>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002066:	b156      	cbz	r6, 800207e <xQueueSemaphoreTake+0xc0>
 8002068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800206c:	b672      	cpsid	i
 800206e:	f383 8811 	msr	BASEPRI, r3
 8002072:	f3bf 8f6f 	isb	sy
 8002076:	f3bf 8f4f 	dsb	sy
 800207a:	b662      	cpsie	i
 800207c:	e7fe      	b.n	800207c <xQueueSemaphoreTake+0xbe>
					taskEXIT_CRITICAL();
 800207e:	f001 fb2f 	bl	80036e0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8002082:	e7d8      	b.n	8002036 <xQueueSemaphoreTake+0x78>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002084:	a802      	add	r0, sp, #8
 8002086:	f000 fd5d 	bl	8002b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800208a:	2501      	movs	r5, #1
 800208c:	e02a      	b.n	80020e4 <xQueueSemaphoreTake+0x126>
		prvLockQueue( pxQueue );
 800208e:	2300      	movs	r3, #0
 8002090:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002094:	e032      	b.n	80020fc <xQueueSemaphoreTake+0x13e>
 8002096:	2300      	movs	r3, #0
 8002098:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800209c:	e034      	b.n	8002108 <xQueueSemaphoreTake+0x14a>
						taskENTER_CRITICAL();
 800209e:	f001 faf9 	bl	8003694 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80020a2:	68a0      	ldr	r0, [r4, #8]
 80020a4:	f000 fdbc 	bl	8002c20 <xTaskPriorityInherit>
 80020a8:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 80020aa:	f001 fb19 	bl	80036e0 <vPortExitCritical>
 80020ae:	e03b      	b.n	8002128 <xQueueSemaphoreTake+0x16a>
				prvUnlockQueue( pxQueue );
 80020b0:	4620      	mov	r0, r4
 80020b2:	f7ff fc3b 	bl	800192c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020b6:	f000 fb93 	bl	80027e0 <xTaskResumeAll>
 80020ba:	e009      	b.n	80020d0 <xQueueSemaphoreTake+0x112>
			prvUnlockQueue( pxQueue );
 80020bc:	4620      	mov	r0, r4
 80020be:	f7ff fc35 	bl	800192c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020c2:	f000 fb8d 	bl	80027e0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80020c6:	4620      	mov	r0, r4
 80020c8:	f7ff fbd6 	bl	8001878 <prvIsQueueEmpty>
 80020cc:	2800      	cmp	r0, #0
 80020ce:	d142      	bne.n	8002156 <xQueueSemaphoreTake+0x198>
		taskENTER_CRITICAL();
 80020d0:	f001 fae0 	bl	8003694 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80020d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1a4      	bne.n	8002024 <xQueueSemaphoreTake+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
 80020da:	9b01      	ldr	r3, [sp, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0c2      	beq.n	8002066 <xQueueSemaphoreTake+0xa8>
				else if( xEntryTimeSet == pdFALSE )
 80020e0:	2d00      	cmp	r5, #0
 80020e2:	d0cf      	beq.n	8002084 <xQueueSemaphoreTake+0xc6>
		taskEXIT_CRITICAL();
 80020e4:	f001 fafc 	bl	80036e0 <vPortExitCritical>
		vTaskSuspendAll();
 80020e8:	f000 fadc 	bl	80026a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80020ec:	f001 fad2 	bl	8003694 <vPortEnterCritical>
 80020f0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80020f4:	b25b      	sxtb	r3, r3
 80020f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fa:	d0c8      	beq.n	800208e <xQueueSemaphoreTake+0xd0>
 80020fc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002100:	b25b      	sxtb	r3, r3
 8002102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002106:	d0c6      	beq.n	8002096 <xQueueSemaphoreTake+0xd8>
 8002108:	f001 faea 	bl	80036e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800210c:	a901      	add	r1, sp, #4
 800210e:	a802      	add	r0, sp, #8
 8002110:	f000 fd22 	bl	8002b58 <xTaskCheckForTimeOut>
 8002114:	2800      	cmp	r0, #0
 8002116:	d1d1      	bne.n	80020bc <xQueueSemaphoreTake+0xfe>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002118:	4620      	mov	r0, r4
 800211a:	f7ff fbad 	bl	8001878 <prvIsQueueEmpty>
 800211e:	2800      	cmp	r0, #0
 8002120:	d0c6      	beq.n	80020b0 <xQueueSemaphoreTake+0xf2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002122:	6823      	ldr	r3, [r4, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0ba      	beq.n	800209e <xQueueSemaphoreTake+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002128:	9901      	ldr	r1, [sp, #4]
 800212a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800212e:	f000 fc41 	bl	80029b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002132:	4620      	mov	r0, r4
 8002134:	f7ff fbfa 	bl	800192c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002138:	f000 fb52 	bl	80027e0 <xTaskResumeAll>
 800213c:	2800      	cmp	r0, #0
 800213e:	d1c7      	bne.n	80020d0 <xQueueSemaphoreTake+0x112>
					portYIELD_WITHIN_API();
 8002140:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002148:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800214c:	f3bf 8f4f 	dsb	sy
 8002150:	f3bf 8f6f 	isb	sy
 8002154:	e7bc      	b.n	80020d0 <xQueueSemaphoreTake+0x112>
					if( xInheritanceOccurred != pdFALSE )
 8002156:	b90e      	cbnz	r6, 800215c <xQueueSemaphoreTake+0x19e>
				return errQUEUE_EMPTY;
 8002158:	2600      	movs	r6, #0
 800215a:	e76c      	b.n	8002036 <xQueueSemaphoreTake+0x78>
						taskENTER_CRITICAL();
 800215c:	f001 fa9a 	bl	8003694 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002160:	4620      	mov	r0, r4
 8002162:	f7ff fb72 	bl	800184a <prvGetDisinheritPriorityAfterTimeout>
 8002166:	4601      	mov	r1, r0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002168:	68a0      	ldr	r0, [r4, #8]
 800216a:	f000 fdf7 	bl	8002d5c <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800216e:	f001 fab7 	bl	80036e0 <vPortExitCritical>
 8002172:	e7f1      	b.n	8002158 <xQueueSemaphoreTake+0x19a>

08002174 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8002174:	b180      	cbz	r0, 8002198 <xQueueTakeMutexRecursive+0x24>
	{
 8002176:	b570      	push	{r4, r5, r6, lr}
 8002178:	460c      	mov	r4, r1
 800217a:	4605      	mov	r5, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800217c:	6886      	ldr	r6, [r0, #8]
 800217e:	f000 fd39 	bl	8002bf4 <xTaskGetCurrentTaskHandle>
 8002182:	4286      	cmp	r6, r0
 8002184:	d013      	beq.n	80021ae <xQueueTakeMutexRecursive+0x3a>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8002186:	4621      	mov	r1, r4
 8002188:	4628      	mov	r0, r5
 800218a:	f7ff ff18 	bl	8001fbe <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800218e:	b190      	cbz	r0, 80021b6 <xQueueTakeMutexRecursive+0x42>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8002190:	68eb      	ldr	r3, [r5, #12]
 8002192:	3301      	adds	r3, #1
 8002194:	60eb      	str	r3, [r5, #12]
		return xReturn;
 8002196:	e00e      	b.n	80021b6 <xQueueTakeMutexRecursive+0x42>
 8002198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800219c:	b672      	cpsid	i
 800219e:	f383 8811 	msr	BASEPRI, r3
 80021a2:	f3bf 8f6f 	isb	sy
 80021a6:	f3bf 8f4f 	dsb	sy
 80021aa:	b662      	cpsie	i
		configASSERT( pxMutex );
 80021ac:	e7fe      	b.n	80021ac <xQueueTakeMutexRecursive+0x38>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80021ae:	68eb      	ldr	r3, [r5, #12]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60eb      	str	r3, [r5, #12]
			xReturn = pdPASS;
 80021b4:	2001      	movs	r0, #1
	}
 80021b6:	bd70      	pop	{r4, r5, r6, pc}

080021b8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80021b8:	2300      	movs	r3, #0
 80021ba:	2b07      	cmp	r3, #7
 80021bc:	d80c      	bhi.n	80021d8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80021be:	4a07      	ldr	r2, [pc, #28]	; (80021dc <vQueueAddToRegistry+0x24>)
 80021c0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80021c4:	b10a      	cbz	r2, 80021ca <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80021c6:	3301      	adds	r3, #1
 80021c8:	e7f7      	b.n	80021ba <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80021ca:	4a04      	ldr	r2, [pc, #16]	; (80021dc <vQueueAddToRegistry+0x24>)
 80021cc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80021d0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80021d4:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80021d6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000cac 	.word	0x20000cac

080021e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80021e0:	b570      	push	{r4, r5, r6, lr}
 80021e2:	4604      	mov	r4, r0
 80021e4:	460d      	mov	r5, r1
 80021e6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80021e8:	f001 fa54 	bl	8003694 <vPortEnterCritical>
 80021ec:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80021f0:	b25b      	sxtb	r3, r3
 80021f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f6:	d00d      	beq.n	8002214 <vQueueWaitForMessageRestricted+0x34>
 80021f8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002202:	d00b      	beq.n	800221c <vQueueWaitForMessageRestricted+0x3c>
 8002204:	f001 fa6c 	bl	80036e0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002208:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800220a:	b15b      	cbz	r3, 8002224 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800220c:	4620      	mov	r0, r4
 800220e:	f7ff fb8d 	bl	800192c <prvUnlockQueue>
	}
 8002212:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8002214:	2300      	movs	r3, #0
 8002216:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800221a:	e7ed      	b.n	80021f8 <vQueueWaitForMessageRestricted+0x18>
 800221c:	2300      	movs	r3, #0
 800221e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002222:	e7ef      	b.n	8002204 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002224:	4632      	mov	r2, r6
 8002226:	4629      	mov	r1, r5
 8002228:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800222c:	f000 fbde 	bl	80029ec <vTaskPlaceOnEventListRestricted>
 8002230:	e7ec      	b.n	800220c <vQueueWaitForMessageRestricted+0x2c>
	...

08002234 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002234:	4b07      	ldr	r3, [pc, #28]	; (8002254 <prvResetNextTaskUnblockTime+0x20>)
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	b923      	cbnz	r3, 8002246 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <prvResetNextTaskUnblockTime+0x20>)
 800223e:	f04f 32ff 	mov.w	r2, #4294967295
 8002242:	62da      	str	r2, [r3, #44]	; 0x2c
 8002244:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002246:	4b03      	ldr	r3, [pc, #12]	; (8002254 <prvResetNextTaskUnblockTime+0x20>)
 8002248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800224a:	68d2      	ldr	r2, [r2, #12]
 800224c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800224e:	6852      	ldr	r2, [r2, #4]
 8002250:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 8002252:	4770      	bx	lr
 8002254:	20000cec 	.word	0x20000cec

08002258 <prvInitialiseNewTask>:
{
 8002258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800225c:	4680      	mov	r8, r0
 800225e:	460d      	mov	r5, r1
 8002260:	4617      	mov	r7, r2
 8002262:	4699      	mov	r9, r3
 8002264:	9e08      	ldr	r6, [sp, #32]
 8002266:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800226a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	21a5      	movs	r1, #165	; 0xa5
 8002270:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002272:	f007 fdc8 	bl	8009e06 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002276:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002278:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800227c:	443a      	add	r2, r7
 800227e:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002282:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8002286:	b3a5      	cbz	r5, 80022f2 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002288:	f04f 0c00 	mov.w	ip, #0
 800228c:	f1bc 0f0f 	cmp.w	ip, #15
 8002290:	d809      	bhi.n	80022a6 <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002292:	f815 300c 	ldrb.w	r3, [r5, ip]
 8002296:	eb04 020c 	add.w	r2, r4, ip
 800229a:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 800229e:	b113      	cbz	r3, 80022a6 <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022a0:	f10c 0c01 	add.w	ip, ip, #1
 80022a4:	e7f2      	b.n	800228c <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80022a6:	2300      	movs	r3, #0
 80022a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022ac:	2e37      	cmp	r6, #55	; 0x37
 80022ae:	d900      	bls.n	80022b2 <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022b0:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 80022b2:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80022b4:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80022b6:	2500      	movs	r5, #0
 80022b8:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022ba:	1d20      	adds	r0, r4, #4
 80022bc:	f7ff fa8b 	bl	80017d6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022c0:	f104 0018 	add.w	r0, r4, #24
 80022c4:	f7ff fa87 	bl	80017d6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022c8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022ca:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 80022ce:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022d0:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 80022d2:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80022d4:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022d8:	464a      	mov	r2, r9
 80022da:	4641      	mov	r1, r8
 80022dc:	4638      	mov	r0, r7
 80022de:	f001 f9af 	bl	8003640 <pxPortInitialiseStack>
 80022e2:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80022e4:	f1ba 0f00 	cmp.w	sl, #0
 80022e8:	d001      	beq.n	80022ee <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022ea:	f8ca 4000 	str.w	r4, [sl]
}
 80022ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80022f8:	e7d8      	b.n	80022ac <prvInitialiseNewTask+0x54>
	...

080022fc <prvInitialiseTaskLists>:
{
 80022fc:	b570      	push	{r4, r5, r6, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022fe:	2400      	movs	r4, #0
 8002300:	e007      	b.n	8002312 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002302:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002306:	0093      	lsls	r3, r2, #2
 8002308:	4810      	ldr	r0, [pc, #64]	; (800234c <prvInitialiseTaskLists+0x50>)
 800230a:	4418      	add	r0, r3
 800230c:	f7ff fa58 	bl	80017c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002310:	3401      	adds	r4, #1
 8002312:	2c37      	cmp	r4, #55	; 0x37
 8002314:	d9f5      	bls.n	8002302 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8002316:	4c0e      	ldr	r4, [pc, #56]	; (8002350 <prvInitialiseTaskLists+0x54>)
 8002318:	f504 6692 	add.w	r6, r4, #1168	; 0x490
 800231c:	4630      	mov	r0, r6
 800231e:	f7ff fa4f 	bl	80017c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002322:	f204 45a4 	addw	r5, r4, #1188	; 0x4a4
 8002326:	4628      	mov	r0, r5
 8002328:	f7ff fa4a 	bl	80017c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800232c:	f104 0014 	add.w	r0, r4, #20
 8002330:	f7ff fa46 	bl	80017c0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002334:	f504 6097 	add.w	r0, r4, #1208	; 0x4b8
 8002338:	f7ff fa42 	bl	80017c0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800233c:	4620      	mov	r0, r4
 800233e:	f7ff fa3f 	bl	80017c0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002342:	62a6      	str	r6, [r4, #40]	; 0x28
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002344:	f8c4 54cc 	str.w	r5, [r4, #1228]	; 0x4cc
}
 8002348:	bd70      	pop	{r4, r5, r6, pc}
 800234a:	bf00      	nop
 800234c:	20000d1c 	.word	0x20000d1c
 8002350:	20000cec 	.word	0x20000cec

08002354 <prvAddNewTaskToReadyList>:
{
 8002354:	b538      	push	{r3, r4, r5, lr}
 8002356:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8002358:	f001 f99c 	bl	8003694 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800235c:	4b28      	ldr	r3, [pc, #160]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 800235e:	f8d3 24d0 	ldr.w	r2, [r3, #1232]	; 0x4d0
 8002362:	3201      	adds	r2, #1
 8002364:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
		if( pxCurrentTCB == NULL )
 8002368:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800236c:	b173      	cbz	r3, 800238c <prvAddNewTaskToReadyList+0x38>
			if( xSchedulerRunning == pdFALSE )
 800236e:	4b24      	ldr	r3, [pc, #144]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 8002370:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8002374:	b98b      	cbnz	r3, 800239a <prvAddNewTaskToReadyList+0x46>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002376:	4b22      	ldr	r3, [pc, #136]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 8002378:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800237c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002380:	429a      	cmp	r2, r3
 8002382:	d80a      	bhi.n	800239a <prvAddNewTaskToReadyList+0x46>
					pxCurrentTCB = pxNewTCB;
 8002384:	4b1e      	ldr	r3, [pc, #120]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 8002386:	f8c3 44d4 	str.w	r4, [r3, #1236]	; 0x4d4
 800238a:	e006      	b.n	800239a <prvAddNewTaskToReadyList+0x46>
			pxCurrentTCB = pxNewTCB;
 800238c:	4b1c      	ldr	r3, [pc, #112]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 800238e:	f8c3 44d4 	str.w	r4, [r3, #1236]	; 0x4d4
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002392:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8002396:	2b01      	cmp	r3, #1
 8002398:	d02e      	beq.n	80023f8 <prvAddNewTaskToReadyList+0xa4>
		uxTaskNumber++;
 800239a:	4a19      	ldr	r2, [pc, #100]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 800239c:	f8d2 34dc 	ldr.w	r3, [r2, #1244]	; 0x4dc
 80023a0:	3301      	adds	r3, #1
 80023a2:	f8c2 34dc 	str.w	r3, [r2, #1244]	; 0x4dc
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80023a6:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80023a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023aa:	f8d2 24e0 	ldr.w	r2, [r2, #1248]	; 0x4e0
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d902      	bls.n	80023b8 <prvAddNewTaskToReadyList+0x64>
 80023b2:	4a13      	ldr	r2, [pc, #76]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 80023b4:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
 80023b8:	4d11      	ldr	r5, [pc, #68]	; (8002400 <prvAddNewTaskToReadyList+0xac>)
 80023ba:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80023be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023c2:	1d21      	adds	r1, r4, #4
 80023c4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80023c8:	f7ff fa08 	bl	80017dc <vListInsertEnd>
	taskEXIT_CRITICAL();
 80023cc:	f001 f988 	bl	80036e0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80023d0:	f8d5 34d8 	ldr.w	r3, [r5, #1240]	; 0x4d8
 80023d4:	b17b      	cbz	r3, 80023f6 <prvAddNewTaskToReadyList+0xa2>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023d6:	f8d5 34d4 	ldr.w	r3, [r5, #1236]	; 0x4d4
 80023da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023de:	429a      	cmp	r2, r3
 80023e0:	d209      	bcs.n	80023f6 <prvAddNewTaskToReadyList+0xa2>
			taskYIELD_IF_USING_PREEMPTION();
 80023e2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80023e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	f3bf 8f6f 	isb	sy
}
 80023f6:	bd38      	pop	{r3, r4, r5, pc}
				prvInitialiseTaskLists();
 80023f8:	f7ff ff80 	bl	80022fc <prvInitialiseTaskLists>
 80023fc:	e7cd      	b.n	800239a <prvAddNewTaskToReadyList+0x46>
 80023fe:	bf00      	nop
 8002400:	20000cec 	.word	0x20000cec

08002404 <prvDeleteTCB>:
	{
 8002404:	b510      	push	{r4, lr}
 8002406:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002408:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 800240c:	b173      	cbz	r3, 800242c <prvDeleteTCB+0x28>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800240e:	2b01      	cmp	r3, #1
 8002410:	d013      	beq.n	800243a <prvDeleteTCB+0x36>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002412:	2b02      	cmp	r3, #2
 8002414:	d010      	beq.n	8002438 <prvDeleteTCB+0x34>
 8002416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800241a:	b672      	cpsid	i
 800241c:	f383 8811 	msr	BASEPRI, r3
 8002420:	f3bf 8f6f 	isb	sy
 8002424:	f3bf 8f4f 	dsb	sy
 8002428:	b662      	cpsie	i
 800242a:	e7fe      	b.n	800242a <prvDeleteTCB+0x26>
				vPortFree( pxTCB->pxStack );
 800242c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800242e:	f001 fb2d 	bl	8003a8c <vPortFree>
				vPortFree( pxTCB );
 8002432:	4620      	mov	r0, r4
 8002434:	f001 fb2a 	bl	8003a8c <vPortFree>
	}
 8002438:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800243a:	f001 fb27 	bl	8003a8c <vPortFree>
 800243e:	e7fb      	b.n	8002438 <prvDeleteTCB+0x34>

08002440 <prvCheckTasksWaitingTermination>:
{
 8002440:	b538      	push	{r3, r4, r5, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002442:	e017      	b.n	8002474 <prvCheckTasksWaitingTermination+0x34>
			taskENTER_CRITICAL();
 8002444:	f001 f926 	bl	8003694 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002448:	4c0d      	ldr	r4, [pc, #52]	; (8002480 <prvCheckTasksWaitingTermination+0x40>)
 800244a:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
 800244e:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002450:	1d28      	adds	r0, r5, #4
 8002452:	f7ff f9e7 	bl	8001824 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002456:	f8d4 34d0 	ldr.w	r3, [r4, #1232]	; 0x4d0
 800245a:	3b01      	subs	r3, #1
 800245c:	f8c4 34d0 	str.w	r3, [r4, #1232]	; 0x4d0
				--uxDeletedTasksWaitingCleanUp;
 8002460:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 8002464:	3b01      	subs	r3, #1
 8002466:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
			taskEXIT_CRITICAL();
 800246a:	f001 f939 	bl	80036e0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800246e:	4628      	mov	r0, r5
 8002470:	f7ff ffc8 	bl	8002404 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002474:	4b02      	ldr	r3, [pc, #8]	; (8002480 <prvCheckTasksWaitingTermination+0x40>)
 8002476:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1e2      	bne.n	8002444 <prvCheckTasksWaitingTermination+0x4>
}
 800247e:	bd38      	pop	{r3, r4, r5, pc}
 8002480:	20000cec 	.word	0x20000cec

08002484 <prvIdleTask>:
{
 8002484:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8002486:	f7ff ffdb 	bl	8002440 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <prvIdleTask+0x24>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	2b01      	cmp	r3, #1
 8002490:	d9f9      	bls.n	8002486 <prvIdleTask+0x2>
				taskYIELD();
 8002492:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800249a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800249e:	f3bf 8f4f 	dsb	sy
 80024a2:	f3bf 8f6f 	isb	sy
 80024a6:	e7ee      	b.n	8002486 <prvIdleTask+0x2>
 80024a8:	20000cec 	.word	0x20000cec

080024ac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80024ac:	b570      	push	{r4, r5, r6, lr}
 80024ae:	4604      	mov	r4, r0
 80024b0:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80024b2:	4b1a      	ldr	r3, [pc, #104]	; (800251c <prvAddCurrentTaskToDelayedList+0x70>)
 80024b4:	f8d3 64e8 	ldr.w	r6, [r3, #1256]	; 0x4e8
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024b8:	f8d3 04d4 	ldr.w	r0, [r3, #1236]	; 0x4d4
 80024bc:	3004      	adds	r0, #4
 80024be:	f7ff f9b1 	bl	8001824 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80024c2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80024c6:	bf14      	ite	ne
 80024c8:	2300      	movne	r3, #0
 80024ca:	2301      	moveq	r3, #1
 80024cc:	2d00      	cmp	r5, #0
 80024ce:	bf08      	it	eq
 80024d0:	2300      	moveq	r3, #0
 80024d2:	b97b      	cbnz	r3, 80024f4 <prvAddCurrentTaskToDelayedList+0x48>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80024d4:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <prvAddCurrentTaskToDelayedList+0x70>)
 80024d8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80024dc:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80024de:	42a6      	cmp	r6, r4
 80024e0:	d90f      	bls.n	8002502 <prvAddCurrentTaskToDelayedList+0x56>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <prvAddCurrentTaskToDelayedList+0x70>)
 80024e4:	f8d3 04cc 	ldr.w	r0, [r3, #1228]	; 0x4cc
 80024e8:	f8d3 14d4 	ldr.w	r1, [r3, #1236]	; 0x4d4
 80024ec:	3104      	adds	r1, #4
 80024ee:	f7ff f980 	bl	80017f2 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024f4:	4809      	ldr	r0, [pc, #36]	; (800251c <prvAddCurrentTaskToDelayedList+0x70>)
 80024f6:	f8d0 14d4 	ldr.w	r1, [r0, #1236]	; 0x4d4
 80024fa:	3104      	adds	r1, #4
 80024fc:	f7ff f96e 	bl	80017dc <vListInsertEnd>
 8002500:	e7f7      	b.n	80024f2 <prvAddCurrentTaskToDelayedList+0x46>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002502:	4d06      	ldr	r5, [pc, #24]	; (800251c <prvAddCurrentTaskToDelayedList+0x70>)
 8002504:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8002506:	f8d5 14d4 	ldr.w	r1, [r5, #1236]	; 0x4d4
 800250a:	3104      	adds	r1, #4
 800250c:	f7ff f971 	bl	80017f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002510:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002512:	42a3      	cmp	r3, r4
 8002514:	d9ed      	bls.n	80024f2 <prvAddCurrentTaskToDelayedList+0x46>
					xNextTaskUnblockTime = xTimeToWake;
 8002516:	62ec      	str	r4, [r5, #44]	; 0x2c
}
 8002518:	e7eb      	b.n	80024f2 <prvAddCurrentTaskToDelayedList+0x46>
 800251a:	bf00      	nop
 800251c:	20000cec 	.word	0x20000cec

08002520 <xTaskCreateStatic>:
	{
 8002520:	b530      	push	{r4, r5, lr}
 8002522:	b087      	sub	sp, #28
 8002524:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8002526:	b18c      	cbz	r4, 800254c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8002528:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800252a:	b1d5      	cbz	r5, 8002562 <xTaskCreateStatic+0x42>
			volatile size_t xSize = sizeof( StaticTask_t );
 800252c:	255c      	movs	r5, #92	; 0x5c
 800252e:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002530:	9d04      	ldr	r5, [sp, #16]
 8002532:	2d5c      	cmp	r5, #92	; 0x5c
 8002534:	d020      	beq.n	8002578 <xTaskCreateStatic+0x58>
 8002536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800253a:	b672      	cpsid	i
 800253c:	f383 8811 	msr	BASEPRI, r3
 8002540:	f3bf 8f6f 	isb	sy
 8002544:	f3bf 8f4f 	dsb	sy
 8002548:	b662      	cpsie	i
 800254a:	e7fe      	b.n	800254a <xTaskCreateStatic+0x2a>
 800254c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002550:	b672      	cpsid	i
 8002552:	f383 8811 	msr	BASEPRI, r3
 8002556:	f3bf 8f6f 	isb	sy
 800255a:	f3bf 8f4f 	dsb	sy
 800255e:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8002560:	e7fe      	b.n	8002560 <xTaskCreateStatic+0x40>
 8002562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002566:	b672      	cpsid	i
 8002568:	f383 8811 	msr	BASEPRI, r3
 800256c:	f3bf 8f6f 	isb	sy
 8002570:	f3bf 8f4f 	dsb	sy
 8002574:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8002576:	e7fe      	b.n	8002576 <xTaskCreateStatic+0x56>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002578:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800257a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800257c:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800257e:	2402      	movs	r4, #2
 8002580:	f885 4059 	strb.w	r4, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002584:	2400      	movs	r4, #0
 8002586:	9403      	str	r4, [sp, #12]
 8002588:	9502      	str	r5, [sp, #8]
 800258a:	ac05      	add	r4, sp, #20
 800258c:	9401      	str	r4, [sp, #4]
 800258e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002590:	9400      	str	r4, [sp, #0]
 8002592:	f7ff fe61 	bl	8002258 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002596:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002598:	f7ff fedc 	bl	8002354 <prvAddNewTaskToReadyList>
	}
 800259c:	9805      	ldr	r0, [sp, #20]
 800259e:	b007      	add	sp, #28
 80025a0:	bd30      	pop	{r4, r5, pc}

080025a2 <xTaskCreate>:
	{
 80025a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025a6:	b085      	sub	sp, #20
 80025a8:	4607      	mov	r7, r0
 80025aa:	4688      	mov	r8, r1
 80025ac:	4614      	mov	r4, r2
 80025ae:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80025b0:	0090      	lsls	r0, r2, #2
 80025b2:	f001 f9f9 	bl	80039a8 <pvPortMalloc>
			if( pxStack != NULL )
 80025b6:	b300      	cbz	r0, 80025fa <xTaskCreate+0x58>
 80025b8:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80025ba:	205c      	movs	r0, #92	; 0x5c
 80025bc:	f001 f9f4 	bl	80039a8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80025c0:	4605      	mov	r5, r0
 80025c2:	b1b0      	cbz	r0, 80025f2 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 80025c4:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 80025c8:	b1e5      	cbz	r5, 8002604 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80025ca:	2300      	movs	r3, #0
 80025cc:	f885 3059 	strb.w	r3, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80025d0:	9303      	str	r3, [sp, #12]
 80025d2:	9502      	str	r5, [sp, #8]
 80025d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80025d6:	9301      	str	r3, [sp, #4]
 80025d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4633      	mov	r3, r6
 80025de:	4622      	mov	r2, r4
 80025e0:	4641      	mov	r1, r8
 80025e2:	4638      	mov	r0, r7
 80025e4:	f7ff fe38 	bl	8002258 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025e8:	4628      	mov	r0, r5
 80025ea:	f7ff feb3 	bl	8002354 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80025ee:	2001      	movs	r0, #1
 80025f0:	e005      	b.n	80025fe <xTaskCreate+0x5c>
					vPortFree( pxStack );
 80025f2:	4648      	mov	r0, r9
 80025f4:	f001 fa4a 	bl	8003a8c <vPortFree>
 80025f8:	e7e6      	b.n	80025c8 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80025fa:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80025fe:	b005      	add	sp, #20
 8002600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8002608:	e7f9      	b.n	80025fe <xTaskCreate+0x5c>
	...

0800260c <vTaskStartScheduler>:
{
 800260c:	b510      	push	{r4, lr}
 800260e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002610:	2400      	movs	r4, #0
 8002612:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002614:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002616:	aa07      	add	r2, sp, #28
 8002618:	a906      	add	r1, sp, #24
 800261a:	a805      	add	r0, sp, #20
 800261c:	f7ff f822 	bl	8001664 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002620:	9b05      	ldr	r3, [sp, #20]
 8002622:	9302      	str	r3, [sp, #8]
 8002624:	9b06      	ldr	r3, [sp, #24]
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	9400      	str	r4, [sp, #0]
 800262a:	4623      	mov	r3, r4
 800262c:	9a07      	ldr	r2, [sp, #28]
 800262e:	491a      	ldr	r1, [pc, #104]	; (8002698 <vTaskStartScheduler+0x8c>)
 8002630:	481a      	ldr	r0, [pc, #104]	; (800269c <vTaskStartScheduler+0x90>)
 8002632:	f7ff ff75 	bl	8002520 <xTaskCreateStatic>
 8002636:	4b1a      	ldr	r3, [pc, #104]	; (80026a0 <vTaskStartScheduler+0x94>)
 8002638:	f8c3 04f0 	str.w	r0, [r3, #1264]	; 0x4f0
		if( xIdleTaskHandle != NULL )
 800263c:	b140      	cbz	r0, 8002650 <vTaskStartScheduler+0x44>
			xReturn = xTimerCreateTimerTask();
 800263e:	f000 fdd5 	bl	80031ec <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002642:	2801      	cmp	r0, #1
 8002644:	d006      	beq.n	8002654 <vTaskStartScheduler+0x48>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002646:	f1b0 3fff 	cmp.w	r0, #4294967295
 800264a:	d01a      	beq.n	8002682 <vTaskStartScheduler+0x76>
}
 800264c:	b008      	add	sp, #32
 800264e:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8002650:	2000      	movs	r0, #0
 8002652:	e7f6      	b.n	8002642 <vTaskStartScheduler+0x36>
 8002654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002658:	b672      	cpsid	i
 800265a:	f383 8811 	msr	BASEPRI, r3
 800265e:	f3bf 8f6f 	isb	sy
 8002662:	f3bf 8f4f 	dsb	sy
 8002666:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <vTaskStartScheduler+0x94>)
 800266a:	f04f 32ff 	mov.w	r2, #4294967295
 800266e:	62da      	str	r2, [r3, #44]	; 0x2c
		xSchedulerRunning = pdTRUE;
 8002670:	2201      	movs	r2, #1
 8002672:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002676:	2200      	movs	r2, #0
 8002678:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
		if( xPortStartScheduler() != pdFALSE )
 800267c:	f001 f8a6 	bl	80037cc <xPortStartScheduler>
 8002680:	e7e4      	b.n	800264c <vTaskStartScheduler+0x40>
 8002682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002686:	b672      	cpsid	i
 8002688:	f383 8811 	msr	BASEPRI, r3
 800268c:	f3bf 8f6f 	isb	sy
 8002690:	f3bf 8f4f 	dsb	sy
 8002694:	b662      	cpsie	i
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002696:	e7fe      	b.n	8002696 <vTaskStartScheduler+0x8a>
 8002698:	0800ebec 	.word	0x0800ebec
 800269c:	08002485 	.word	0x08002485
 80026a0:	20000cec 	.word	0x20000cec

080026a4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80026a4:	4a03      	ldr	r2, [pc, #12]	; (80026b4 <vTaskSuspendAll+0x10>)
 80026a6:	f8d2 34ec 	ldr.w	r3, [r2, #1260]	; 0x4ec
 80026aa:	3301      	adds	r3, #1
 80026ac:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
}
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	20000cec 	.word	0x20000cec

080026b8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80026b8:	4b01      	ldr	r3, [pc, #4]	; (80026c0 <xTaskGetTickCount+0x8>)
 80026ba:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
}
 80026be:	4770      	bx	lr
 80026c0:	20000cec 	.word	0x20000cec

080026c4 <xTaskIncrementTick>:
{
 80026c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026c8:	4b44      	ldr	r3, [pc, #272]	; (80027dc <xTaskIncrementTick+0x118>)
 80026ca:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d172      	bne.n	80027b8 <xTaskIncrementTick+0xf4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026d2:	4b42      	ldr	r3, [pc, #264]	; (80027dc <xTaskIncrementTick+0x118>)
 80026d4:	f8d3 54e8 	ldr.w	r5, [r3, #1256]	; 0x4e8
 80026d8:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80026da:	f8c3 54e8 	str.w	r5, [r3, #1256]	; 0x4e8
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026de:	b9dd      	cbnz	r5, 8002718 <xTaskIncrementTick+0x54>
			taskSWITCH_DELAYED_LISTS();
 80026e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	b153      	cbz	r3, 80026fc <xTaskIncrementTick+0x38>
 80026e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ea:	b672      	cpsid	i
 80026ec:	f383 8811 	msr	BASEPRI, r3
 80026f0:	f3bf 8f6f 	isb	sy
 80026f4:	f3bf 8f4f 	dsb	sy
 80026f8:	b662      	cpsie	i
 80026fa:	e7fe      	b.n	80026fa <xTaskIncrementTick+0x36>
 80026fc:	4b37      	ldr	r3, [pc, #220]	; (80027dc <xTaskIncrementTick+0x118>)
 80026fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002700:	f8d3 14cc 	ldr.w	r1, [r3, #1228]	; 0x4cc
 8002704:	6299      	str	r1, [r3, #40]	; 0x28
 8002706:	f8c3 24cc 	str.w	r2, [r3, #1228]	; 0x4cc
 800270a:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 800270e:	3201      	adds	r2, #1
 8002710:	f8c3 24f4 	str.w	r2, [r3, #1268]	; 0x4f4
 8002714:	f7ff fd8e 	bl	8002234 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002718:	4b30      	ldr	r3, [pc, #192]	; (80027dc <xTaskIncrementTick+0x118>)
 800271a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271c:	42ab      	cmp	r3, r5
 800271e:	d940      	bls.n	80027a2 <xTaskIncrementTick+0xde>
BaseType_t xSwitchRequired = pdFALSE;
 8002720:	f04f 0800 	mov.w	r8, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002724:	4a2d      	ldr	r2, [pc, #180]	; (80027dc <xTaskIncrementTick+0x118>)
 8002726:	f8d2 34d4 	ldr.w	r3, [r2, #1236]	; 0x4d4
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002730:	0099      	lsls	r1, r3, #2
 8002732:	440a      	add	r2, r1
 8002734:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002736:	2b01      	cmp	r3, #1
 8002738:	d946      	bls.n	80027c8 <xTaskIncrementTick+0x104>
				xSwitchRequired = pdTRUE;
 800273a:	f04f 0801 	mov.w	r8, #1
 800273e:	e043      	b.n	80027c8 <xTaskIncrementTick+0x104>
							xSwitchRequired = pdTRUE;
 8002740:	f04f 0801 	mov.w	r8, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002744:	4b25      	ldr	r3, [pc, #148]	; (80027dc <xTaskIncrementTick+0x118>)
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b36b      	cbz	r3, 80027a8 <xTaskIncrementTick+0xe4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800274c:	4b23      	ldr	r3, [pc, #140]	; (80027dc <xTaskIncrementTick+0x118>)
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002754:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8002756:	429d      	cmp	r5, r3
 8002758:	d32b      	bcc.n	80027b2 <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800275a:	1d27      	adds	r7, r4, #4
 800275c:	4638      	mov	r0, r7
 800275e:	f7ff f861 	bl	8001824 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002762:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002764:	b11b      	cbz	r3, 800276e <xTaskIncrementTick+0xaa>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002766:	f104 0018 	add.w	r0, r4, #24
 800276a:	f7ff f85b 	bl	8001824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800276e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002770:	4a1a      	ldr	r2, [pc, #104]	; (80027dc <xTaskIncrementTick+0x118>)
 8002772:	f8d2 24e0 	ldr.w	r2, [r2, #1248]	; 0x4e0
 8002776:	4293      	cmp	r3, r2
 8002778:	d902      	bls.n	8002780 <xTaskIncrementTick+0xbc>
 800277a:	4a18      	ldr	r2, [pc, #96]	; (80027dc <xTaskIncrementTick+0x118>)
 800277c:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
 8002780:	4e16      	ldr	r6, [pc, #88]	; (80027dc <xTaskIncrementTick+0x118>)
 8002782:	f106 0030 	add.w	r0, r6, #48	; 0x30
 8002786:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800278a:	009a      	lsls	r2, r3, #2
 800278c:	4639      	mov	r1, r7
 800278e:	4410      	add	r0, r2
 8002790:	f7ff f824 	bl	80017dc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002794:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002796:	f8d6 34d4 	ldr.w	r3, [r6, #1236]	; 0x4d4
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	429a      	cmp	r2, r3
 800279e:	d2cf      	bcs.n	8002740 <xTaskIncrementTick+0x7c>
 80027a0:	e7d0      	b.n	8002744 <xTaskIncrementTick+0x80>
BaseType_t xSwitchRequired = pdFALSE;
 80027a2:	f04f 0800 	mov.w	r8, #0
 80027a6:	e7cd      	b.n	8002744 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027a8:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <xTaskIncrementTick+0x118>)
 80027aa:	f04f 32ff 	mov.w	r2, #4294967295
 80027ae:	62da      	str	r2, [r3, #44]	; 0x2c
					break;
 80027b0:	e7b8      	b.n	8002724 <xTaskIncrementTick+0x60>
						xNextTaskUnblockTime = xItemValue;
 80027b2:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <xTaskIncrementTick+0x118>)
 80027b4:	62d3      	str	r3, [r2, #44]	; 0x2c
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80027b6:	e7b5      	b.n	8002724 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 80027b8:	4a08      	ldr	r2, [pc, #32]	; (80027dc <xTaskIncrementTick+0x118>)
 80027ba:	f8d2 34f8 	ldr.w	r3, [r2, #1272]	; 0x4f8
 80027be:	3301      	adds	r3, #1
 80027c0:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
BaseType_t xSwitchRequired = pdFALSE;
 80027c4:	f04f 0800 	mov.w	r8, #0
		if( xYieldPending != pdFALSE )
 80027c8:	4b04      	ldr	r3, [pc, #16]	; (80027dc <xTaskIncrementTick+0x118>)
 80027ca:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80027ce:	b10b      	cbz	r3, 80027d4 <xTaskIncrementTick+0x110>
			xSwitchRequired = pdTRUE;
 80027d0:	f04f 0801 	mov.w	r8, #1
}
 80027d4:	4640      	mov	r0, r8
 80027d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027da:	bf00      	nop
 80027dc:	20000cec 	.word	0x20000cec

080027e0 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80027e0:	4b3b      	ldr	r3, [pc, #236]	; (80028d0 <xTaskResumeAll+0xf0>)
 80027e2:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80027e6:	b953      	cbnz	r3, 80027fe <xTaskResumeAll+0x1e>
 80027e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ec:	b672      	cpsid	i
 80027ee:	f383 8811 	msr	BASEPRI, r3
 80027f2:	f3bf 8f6f 	isb	sy
 80027f6:	f3bf 8f4f 	dsb	sy
 80027fa:	b662      	cpsie	i
 80027fc:	e7fe      	b.n	80027fc <xTaskResumeAll+0x1c>
{
 80027fe:	b570      	push	{r4, r5, r6, lr}
	taskENTER_CRITICAL();
 8002800:	f000 ff48 	bl	8003694 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002804:	4b32      	ldr	r3, [pc, #200]	; (80028d0 <xTaskResumeAll+0xf0>)
 8002806:	f8d3 24ec 	ldr.w	r2, [r3, #1260]	; 0x4ec
 800280a:	3a01      	subs	r2, #1
 800280c:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002810:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002814:	2b00      	cmp	r3, #0
 8002816:	d156      	bne.n	80028c6 <xTaskResumeAll+0xe6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002818:	4b2d      	ldr	r3, [pc, #180]	; (80028d0 <xTaskResumeAll+0xf0>)
 800281a:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 800281e:	b90b      	cbnz	r3, 8002824 <xTaskResumeAll+0x44>
BaseType_t xAlreadyYielded = pdFALSE;
 8002820:	2400      	movs	r4, #0
 8002822:	e051      	b.n	80028c8 <xTaskResumeAll+0xe8>
TCB_t *pxTCB = NULL;
 8002824:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002826:	4b2a      	ldr	r3, [pc, #168]	; (80028d0 <xTaskResumeAll+0xf0>)
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	b32b      	cbz	r3, 8002878 <xTaskResumeAll+0x98>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800282c:	4d28      	ldr	r5, [pc, #160]	; (80028d0 <xTaskResumeAll+0xf0>)
 800282e:	6a2b      	ldr	r3, [r5, #32]
 8002830:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002832:	f104 0018 	add.w	r0, r4, #24
 8002836:	f7fe fff5 	bl	8001824 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800283a:	1d26      	adds	r6, r4, #4
 800283c:	4630      	mov	r0, r6
 800283e:	f7fe fff1 	bl	8001824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002842:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002844:	f8d5 24e0 	ldr.w	r2, [r5, #1248]	; 0x4e0
 8002848:	4293      	cmp	r3, r2
 800284a:	d901      	bls.n	8002850 <xTaskResumeAll+0x70>
 800284c:	f8c5 34e0 	str.w	r3, [r5, #1248]	; 0x4e0
 8002850:	4d1f      	ldr	r5, [pc, #124]	; (80028d0 <xTaskResumeAll+0xf0>)
 8002852:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8002856:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800285a:	4631      	mov	r1, r6
 800285c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002860:	f7fe ffbc 	bl	80017dc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002864:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002866:	f8d5 34d4 	ldr.w	r3, [r5, #1236]	; 0x4d4
 800286a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286c:	429a      	cmp	r2, r3
 800286e:	d3da      	bcc.n	8002826 <xTaskResumeAll+0x46>
						xYieldPending = pdTRUE;
 8002870:	2201      	movs	r2, #1
 8002872:	f8c5 24fc 	str.w	r2, [r5, #1276]	; 0x4fc
 8002876:	e7d6      	b.n	8002826 <xTaskResumeAll+0x46>
				if( pxTCB != NULL )
 8002878:	b10c      	cbz	r4, 800287e <xTaskResumeAll+0x9e>
					prvResetNextTaskUnblockTime();
 800287a:	f7ff fcdb 	bl	8002234 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800287e:	4b14      	ldr	r3, [pc, #80]	; (80028d0 <xTaskResumeAll+0xf0>)
 8002880:	f8d3 44f8 	ldr.w	r4, [r3, #1272]	; 0x4f8
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002884:	b98c      	cbnz	r4, 80028aa <xTaskResumeAll+0xca>
				if( xYieldPending != pdFALSE )
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <xTaskResumeAll+0xf0>)
 8002888:	f8d3 44fc 	ldr.w	r4, [r3, #1276]	; 0x4fc
 800288c:	b1e4      	cbz	r4, 80028c8 <xTaskResumeAll+0xe8>
					taskYIELD_IF_USING_PREEMPTION();
 800288e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002896:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80028a2:	2401      	movs	r4, #1
 80028a4:	e010      	b.n	80028c8 <xTaskResumeAll+0xe8>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80028a6:	3c01      	subs	r4, #1
 80028a8:	d008      	beq.n	80028bc <xTaskResumeAll+0xdc>
							if( xTaskIncrementTick() != pdFALSE )
 80028aa:	f7ff ff0b 	bl	80026c4 <xTaskIncrementTick>
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d0f9      	beq.n	80028a6 <xTaskResumeAll+0xc6>
								xYieldPending = pdTRUE;
 80028b2:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <xTaskResumeAll+0xf0>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 80028ba:	e7f4      	b.n	80028a6 <xTaskResumeAll+0xc6>
						uxPendedTicks = 0;
 80028bc:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <xTaskResumeAll+0xf0>)
 80028be:	2200      	movs	r2, #0
 80028c0:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
 80028c4:	e7df      	b.n	8002886 <xTaskResumeAll+0xa6>
BaseType_t xAlreadyYielded = pdFALSE;
 80028c6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80028c8:	f000 ff0a 	bl	80036e0 <vPortExitCritical>
}
 80028cc:	4620      	mov	r0, r4
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
 80028d0:	20000cec 	.word	0x20000cec

080028d4 <vTaskDelay>:
	{
 80028d4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80028d6:	b1c0      	cbz	r0, 800290a <vTaskDelay+0x36>
 80028d8:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <vTaskDelay+0x4c>)
 80028dc:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80028e0:	b153      	cbz	r3, 80028f8 <vTaskDelay+0x24>
 80028e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e6:	b672      	cpsid	i
 80028e8:	f383 8811 	msr	BASEPRI, r3
 80028ec:	f3bf 8f6f 	isb	sy
 80028f0:	f3bf 8f4f 	dsb	sy
 80028f4:	b662      	cpsie	i
 80028f6:	e7fe      	b.n	80028f6 <vTaskDelay+0x22>
			vTaskSuspendAll();
 80028f8:	f7ff fed4 	bl	80026a4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80028fc:	2100      	movs	r1, #0
 80028fe:	4620      	mov	r0, r4
 8002900:	f7ff fdd4 	bl	80024ac <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002904:	f7ff ff6c 	bl	80027e0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002908:	b948      	cbnz	r0, 800291e <vTaskDelay+0x4a>
			portYIELD_WITHIN_API();
 800290a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800290e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002912:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	f3bf 8f6f 	isb	sy
	}
 800291e:	bd10      	pop	{r4, pc}
 8002920:	20000cec 	.word	0x20000cec

08002924 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002924:	4b22      	ldr	r3, [pc, #136]	; (80029b0 <vTaskSwitchContext+0x8c>)
 8002926:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800292a:	b123      	cbz	r3, 8002936 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 800292c:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <vTaskSwitchContext+0x8c>)
 800292e:	2201      	movs	r2, #1
 8002930:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 8002934:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8002936:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <vTaskSwitchContext+0x8c>)
 8002938:	2200      	movs	r2, #0
 800293a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800293e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002942:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002946:	0091      	lsls	r1, r2, #2
 8002948:	4a19      	ldr	r2, [pc, #100]	; (80029b0 <vTaskSwitchContext+0x8c>)
 800294a:	440a      	add	r2, r1
 800294c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800294e:	b96a      	cbnz	r2, 800296c <vTaskSwitchContext+0x48>
 8002950:	b10b      	cbz	r3, 8002956 <vTaskSwitchContext+0x32>
 8002952:	3b01      	subs	r3, #1
 8002954:	e7f5      	b.n	8002942 <vTaskSwitchContext+0x1e>
 8002956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295a:	b672      	cpsid	i
 800295c:	f383 8811 	msr	BASEPRI, r3
 8002960:	f3bf 8f6f 	isb	sy
 8002964:	f3bf 8f4f 	dsb	sy
 8002968:	b662      	cpsie	i
 800296a:	e7fe      	b.n	800296a <vTaskSwitchContext+0x46>
 800296c:	4a10      	ldr	r2, [pc, #64]	; (80029b0 <vTaskSwitchContext+0x8c>)
 800296e:	4411      	add	r1, r2
 8002970:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8002972:	6840      	ldr	r0, [r0, #4]
 8002974:	6348      	str	r0, [r1, #52]	; 0x34
 8002976:	3230      	adds	r2, #48	; 0x30
 8002978:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800297c:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8002980:	3108      	adds	r1, #8
 8002982:	440a      	add	r2, r1
 8002984:	4290      	cmp	r0, r2
 8002986:	d00b      	beq.n	80029a0 <vTaskSwitchContext+0x7c>
 8002988:	4909      	ldr	r1, [pc, #36]	; (80029b0 <vTaskSwitchContext+0x8c>)
 800298a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800298e:	0082      	lsls	r2, r0, #2
 8002990:	440a      	add	r2, r1
 8002992:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002994:	68d2      	ldr	r2, [r2, #12]
 8002996:	f8c1 24d4 	str.w	r2, [r1, #1236]	; 0x4d4
 800299a:	f8c1 34e0 	str.w	r3, [r1, #1248]	; 0x4e0
}
 800299e:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029a0:	6840      	ldr	r0, [r0, #4]
 80029a2:	4662      	mov	r2, ip
 80029a4:	0091      	lsls	r1, r2, #2
 80029a6:	4a02      	ldr	r2, [pc, #8]	; (80029b0 <vTaskSwitchContext+0x8c>)
 80029a8:	440a      	add	r2, r1
 80029aa:	6350      	str	r0, [r2, #52]	; 0x34
 80029ac:	e7ec      	b.n	8002988 <vTaskSwitchContext+0x64>
 80029ae:	bf00      	nop
 80029b0:	20000cec 	.word	0x20000cec

080029b4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80029b4:	b160      	cbz	r0, 80029d0 <vTaskPlaceOnEventList+0x1c>
{
 80029b6:	b510      	push	{r4, lr}
 80029b8:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <vTaskPlaceOnEventList+0x34>)
 80029bc:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 80029c0:	3118      	adds	r1, #24
 80029c2:	f7fe ff16 	bl	80017f2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80029c6:	2101      	movs	r1, #1
 80029c8:	4620      	mov	r0, r4
 80029ca:	f7ff fd6f 	bl	80024ac <prvAddCurrentTaskToDelayedList>
}
 80029ce:	bd10      	pop	{r4, pc}
 80029d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d4:	b672      	cpsid	i
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	f3bf 8f4f 	dsb	sy
 80029e2:	b662      	cpsie	i
	configASSERT( pxEventList );
 80029e4:	e7fe      	b.n	80029e4 <vTaskPlaceOnEventList+0x30>
 80029e6:	bf00      	nop
 80029e8:	20000cec 	.word	0x20000cec

080029ec <vTaskPlaceOnEventListRestricted>:
	{
 80029ec:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80029ee:	b178      	cbz	r0, 8002a10 <vTaskPlaceOnEventListRestricted+0x24>
 80029f0:	460d      	mov	r5, r1
 80029f2:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029f4:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <vTaskPlaceOnEventListRestricted+0x3c>)
 80029f6:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 80029fa:	3118      	adds	r1, #24
 80029fc:	f7fe feee 	bl	80017dc <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8002a00:	b10c      	cbz	r4, 8002a06 <vTaskPlaceOnEventListRestricted+0x1a>
			xTicksToWait = portMAX_DELAY;
 8002a02:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002a06:	4621      	mov	r1, r4
 8002a08:	4628      	mov	r0, r5
 8002a0a:	f7ff fd4f 	bl	80024ac <prvAddCurrentTaskToDelayedList>
	}
 8002a0e:	bd38      	pop	{r3, r4, r5, pc}
 8002a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a14:	b672      	cpsid	i
 8002a16:	f383 8811 	msr	BASEPRI, r3
 8002a1a:	f3bf 8f6f 	isb	sy
 8002a1e:	f3bf 8f4f 	dsb	sy
 8002a22:	b662      	cpsie	i
		configASSERT( pxEventList );
 8002a24:	e7fe      	b.n	8002a24 <vTaskPlaceOnEventListRestricted+0x38>
 8002a26:	bf00      	nop
 8002a28:	20000cec 	.word	0x20000cec

08002a2c <xTaskRemoveFromEventList>:
{
 8002a2c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a2e:	68c3      	ldr	r3, [r0, #12]
 8002a30:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002a32:	b34c      	cbz	r4, 8002a88 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002a34:	f104 0518 	add.w	r5, r4, #24
 8002a38:	4628      	mov	r0, r5
 8002a3a:	f7fe fef3 	bl	8001824 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a3e:	4b1b      	ldr	r3, [pc, #108]	; (8002aac <xTaskRemoveFromEventList+0x80>)
 8002a40:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002a44:	bb5b      	cbnz	r3, 8002a9e <xTaskRemoveFromEventList+0x72>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002a46:	1d25      	adds	r5, r4, #4
 8002a48:	4628      	mov	r0, r5
 8002a4a:	f7fe feeb 	bl	8001824 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002a4e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002a50:	4b16      	ldr	r3, [pc, #88]	; (8002aac <xTaskRemoveFromEventList+0x80>)
 8002a52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002a56:	4298      	cmp	r0, r3
 8002a58:	d902      	bls.n	8002a60 <xTaskRemoveFromEventList+0x34>
 8002a5a:	4b14      	ldr	r3, [pc, #80]	; (8002aac <xTaskRemoveFromEventList+0x80>)
 8002a5c:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002a60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a64:	4629      	mov	r1, r5
 8002a66:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <xTaskRemoveFromEventList+0x84>)
 8002a68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002a6c:	f7fe feb6 	bl	80017dc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002a70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <xTaskRemoveFromEventList+0x80>)
 8002a74:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d914      	bls.n	8002aa8 <xTaskRemoveFromEventList+0x7c>
		xYieldPending = pdTRUE;
 8002a7e:	2001      	movs	r0, #1
 8002a80:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <xTaskRemoveFromEventList+0x80>)
 8002a82:	f8c3 04fc 	str.w	r0, [r3, #1276]	; 0x4fc
}
 8002a86:	bd38      	pop	{r3, r4, r5, pc}
 8002a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a8c:	b672      	cpsid	i
 8002a8e:	f383 8811 	msr	BASEPRI, r3
 8002a92:	f3bf 8f6f 	isb	sy
 8002a96:	f3bf 8f4f 	dsb	sy
 8002a9a:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8002a9c:	e7fe      	b.n	8002a9c <xTaskRemoveFromEventList+0x70>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002a9e:	4629      	mov	r1, r5
 8002aa0:	4804      	ldr	r0, [pc, #16]	; (8002ab4 <xTaskRemoveFromEventList+0x88>)
 8002aa2:	f7fe fe9b 	bl	80017dc <vListInsertEnd>
 8002aa6:	e7e3      	b.n	8002a70 <xTaskRemoveFromEventList+0x44>
		xReturn = pdFALSE;
 8002aa8:	2000      	movs	r0, #0
	return xReturn;
 8002aaa:	e7ec      	b.n	8002a86 <xTaskRemoveFromEventList+0x5a>
 8002aac:	20000cec 	.word	0x20000cec
 8002ab0:	20000d1c 	.word	0x20000d1c
 8002ab4:	20000d00 	.word	0x20000d00

08002ab8 <vTaskRemoveFromUnorderedEventList>:
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8002ab8:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <vTaskRemoveFromUnorderedEventList+0x88>)
 8002aba:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002abe:	b953      	cbnz	r3, 8002ad6 <vTaskRemoveFromUnorderedEventList+0x1e>
 8002ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac4:	b672      	cpsid	i
 8002ac6:	f383 8811 	msr	BASEPRI, r3
 8002aca:	f3bf 8f6f 	isb	sy
 8002ace:	f3bf 8f4f 	dsb	sy
 8002ad2:	b662      	cpsie	i
 8002ad4:	e7fe      	b.n	8002ad4 <vTaskRemoveFromUnorderedEventList+0x1c>
{
 8002ad6:	b570      	push	{r4, r5, r6, lr}
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8002ad8:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002adc:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ade:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 8002ae0:	b314      	cbz	r4, 8002b28 <vTaskRemoveFromUnorderedEventList+0x70>
	( void ) uxListRemove( pxEventListItem );
 8002ae2:	f7fe fe9f 	bl	8001824 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002ae6:	1d26      	adds	r6, r4, #4
 8002ae8:	4630      	mov	r0, r6
 8002aea:	f7fe fe9b 	bl	8001824 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8002aee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002af0:	4a13      	ldr	r2, [pc, #76]	; (8002b40 <vTaskRemoveFromUnorderedEventList+0x88>)
 8002af2:	f8d2 24e0 	ldr.w	r2, [r2, #1248]	; 0x4e0
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d902      	bls.n	8002b00 <vTaskRemoveFromUnorderedEventList+0x48>
 8002afa:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <vTaskRemoveFromUnorderedEventList+0x88>)
 8002afc:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
 8002b00:	4d0f      	ldr	r5, [pc, #60]	; (8002b40 <vTaskRemoveFromUnorderedEventList+0x88>)
 8002b02:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8002b06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002b0a:	4631      	mov	r1, r6
 8002b0c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002b10:	f7fe fe64 	bl	80017dc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b14:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b16:	f8d5 34d4 	ldr.w	r3, [r5, #1236]	; 0x4d4
 8002b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d902      	bls.n	8002b26 <vTaskRemoveFromUnorderedEventList+0x6e>
		xYieldPending = pdTRUE;
 8002b20:	2201      	movs	r2, #1
 8002b22:	f8c5 24fc 	str.w	r2, [r5, #1276]	; 0x4fc
}
 8002b26:	bd70      	pop	{r4, r5, r6, pc}
 8002b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b2c:	b672      	cpsid	i
 8002b2e:	f383 8811 	msr	BASEPRI, r3
 8002b32:	f3bf 8f6f 	isb	sy
 8002b36:	f3bf 8f4f 	dsb	sy
 8002b3a:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8002b3c:	e7fe      	b.n	8002b3c <vTaskRemoveFromUnorderedEventList+0x84>
 8002b3e:	bf00      	nop
 8002b40:	20000cec 	.word	0x20000cec

08002b44 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <vTaskInternalSetTimeOutState+0x10>)
 8002b46:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002b4a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002b4c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8002b50:	6043      	str	r3, [r0, #4]
}
 8002b52:	4770      	bx	lr
 8002b54:	20000cec 	.word	0x20000cec

08002b58 <xTaskCheckForTimeOut>:
{
 8002b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8002b5a:	b1d8      	cbz	r0, 8002b94 <xTaskCheckForTimeOut+0x3c>
 8002b5c:	460c      	mov	r4, r1
 8002b5e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8002b60:	b319      	cbz	r1, 8002baa <xTaskCheckForTimeOut+0x52>
	taskENTER_CRITICAL();
 8002b62:	f000 fd97 	bl	8003694 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002b66:	4b1e      	ldr	r3, [pc, #120]	; (8002be0 <xTaskCheckForTimeOut+0x88>)
 8002b68:	f8d3 14e8 	ldr.w	r1, [r3, #1256]	; 0x4e8
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002b6c:	686b      	ldr	r3, [r5, #4]
 8002b6e:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 8002b70:	6822      	ldr	r2, [r4, #0]
 8002b72:	f1b2 3fff 	cmp.w	r2, #4294967295
 8002b76:	d02b      	beq.n	8002bd0 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002b78:	4e19      	ldr	r6, [pc, #100]	; (8002be0 <xTaskCheckForTimeOut+0x88>)
 8002b7a:	f8d6 64f4 	ldr.w	r6, [r6, #1268]	; 0x4f4
 8002b7e:	682f      	ldr	r7, [r5, #0]
 8002b80:	42b7      	cmp	r7, r6
 8002b82:	d001      	beq.n	8002b88 <xTaskCheckForTimeOut+0x30>
 8002b84:	428b      	cmp	r3, r1
 8002b86:	d928      	bls.n	8002bda <xTaskCheckForTimeOut+0x82>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002b88:	4282      	cmp	r2, r0
 8002b8a:	d819      	bhi.n	8002bc0 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8002b90:	2401      	movs	r4, #1
 8002b92:	e01e      	b.n	8002bd2 <xTaskCheckForTimeOut+0x7a>
 8002b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b98:	b672      	cpsid	i
 8002b9a:	f383 8811 	msr	BASEPRI, r3
 8002b9e:	f3bf 8f6f 	isb	sy
 8002ba2:	f3bf 8f4f 	dsb	sy
 8002ba6:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8002ba8:	e7fe      	b.n	8002ba8 <xTaskCheckForTimeOut+0x50>
 8002baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bae:	b672      	cpsid	i
 8002bb0:	f383 8811 	msr	BASEPRI, r3
 8002bb4:	f3bf 8f6f 	isb	sy
 8002bb8:	f3bf 8f4f 	dsb	sy
 8002bbc:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8002bbe:	e7fe      	b.n	8002bbe <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8002bc0:	1a5b      	subs	r3, r3, r1
 8002bc2:	4413      	add	r3, r2
 8002bc4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002bc6:	4628      	mov	r0, r5
 8002bc8:	f7ff ffbc 	bl	8002b44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002bcc:	2400      	movs	r4, #0
 8002bce:	e000      	b.n	8002bd2 <xTaskCheckForTimeOut+0x7a>
				xReturn = pdFALSE;
 8002bd0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002bd2:	f000 fd85 	bl	80036e0 <vPortExitCritical>
}
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 8002bda:	2401      	movs	r4, #1
 8002bdc:	e7f9      	b.n	8002bd2 <xTaskCheckForTimeOut+0x7a>
 8002bde:	bf00      	nop
 8002be0:	20000cec 	.word	0x20000cec

08002be4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002be4:	4b02      	ldr	r3, [pc, #8]	; (8002bf0 <vTaskMissedYield+0xc>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	20000cec 	.word	0x20000cec

08002bf4 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8002bf4:	4b01      	ldr	r3, [pc, #4]	; (8002bfc <xTaskGetCurrentTaskHandle+0x8>)
 8002bf6:	f8d3 04d4 	ldr.w	r0, [r3, #1236]	; 0x4d4
	}
 8002bfa:	4770      	bx	lr
 8002bfc:	20000cec 	.word	0x20000cec

08002c00 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <xTaskGetSchedulerState+0x1c>)
 8002c02:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8002c06:	b13b      	cbz	r3, 8002c18 <xTaskGetSchedulerState+0x18>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c08:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <xTaskGetSchedulerState+0x1c>)
 8002c0a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002c0e:	b10b      	cbz	r3, 8002c14 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_SUSPENDED;
 8002c10:	2000      	movs	r0, #0
	}
 8002c12:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8002c14:	2002      	movs	r0, #2
 8002c16:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002c18:	2001      	movs	r0, #1
 8002c1a:	4770      	bx	lr
 8002c1c:	20000cec 	.word	0x20000cec

08002c20 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8002c20:	2800      	cmp	r0, #0
 8002c22:	d044      	beq.n	8002cae <xTaskPriorityInherit+0x8e>
	{
 8002c24:	b538      	push	{r3, r4, r5, lr}
 8002c26:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002c28:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c2a:	4a23      	ldr	r2, [pc, #140]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002c2c:	f8d2 24d4 	ldr.w	r2, [r2, #1236]	; 0x4d4
 8002c30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d232      	bcs.n	8002c9c <xTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002c36:	6982      	ldr	r2, [r0, #24]
 8002c38:	2a00      	cmp	r2, #0
 8002c3a:	db06      	blt.n	8002c4a <xTaskPriorityInherit+0x2a>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c3c:	4a1e      	ldr	r2, [pc, #120]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002c3e:	f8d2 24d4 	ldr.w	r2, [r2, #1236]	; 0x4d4
 8002c42:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c44:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8002c48:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002c4a:	6961      	ldr	r1, [r4, #20]
 8002c4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002c50:	4a1a      	ldr	r2, [pc, #104]	; (8002cbc <xTaskPriorityInherit+0x9c>)
 8002c52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002c56:	4299      	cmp	r1, r3
 8002c58:	d006      	beq.n	8002c68 <xTaskPriorityInherit+0x48>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002c5a:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002c5c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c62:	62e3      	str	r3, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
 8002c64:	2001      	movs	r0, #1
	}
 8002c66:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c68:	1d25      	adds	r5, r4, #4
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	f7fe fdda 	bl	8001824 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002c72:	f8d3 24d4 	ldr.w	r2, [r3, #1236]	; 0x4d4
 8002c76:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8002c78:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002c7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002c7e:	4298      	cmp	r0, r3
 8002c80:	d902      	bls.n	8002c88 <xTaskPriorityInherit+0x68>
 8002c82:	4b0d      	ldr	r3, [pc, #52]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002c84:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002c88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c8c:	4629      	mov	r1, r5
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <xTaskPriorityInherit+0x9c>)
 8002c90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002c94:	f7fe fda2 	bl	80017dc <vListInsertEnd>
				xReturn = pdTRUE;
 8002c98:	2001      	movs	r0, #1
 8002c9a:	e7e4      	b.n	8002c66 <xTaskPriorityInherit+0x46>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002c9c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002c9e:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <xTaskPriorityInherit+0x98>)
 8002ca0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d303      	bcc.n	8002cb2 <xTaskPriorityInherit+0x92>
	BaseType_t xReturn = pdFALSE;
 8002caa:	2000      	movs	r0, #0
 8002cac:	e7db      	b.n	8002c66 <xTaskPriorityInherit+0x46>
 8002cae:	2000      	movs	r0, #0
	}
 8002cb0:	4770      	bx	lr
					xReturn = pdTRUE;
 8002cb2:	2001      	movs	r0, #1
		return xReturn;
 8002cb4:	e7d7      	b.n	8002c66 <xTaskPriorityInherit+0x46>
 8002cb6:	bf00      	nop
 8002cb8:	20000cec 	.word	0x20000cec
 8002cbc:	20000d1c 	.word	0x20000d1c

08002cc0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d042      	beq.n	8002d4a <xTaskPriorityDisinherit+0x8a>
	{
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8002cc8:	4b22      	ldr	r3, [pc, #136]	; (8002d54 <xTaskPriorityDisinherit+0x94>)
 8002cca:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002cce:	4283      	cmp	r3, r0
 8002cd0:	d00a      	beq.n	8002ce8 <xTaskPriorityDisinherit+0x28>
 8002cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd6:	b672      	cpsid	i
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	b662      	cpsie	i
 8002ce6:	e7fe      	b.n	8002ce6 <xTaskPriorityDisinherit+0x26>
			configASSERT( pxTCB->uxMutexesHeld );
 8002ce8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002cea:	b953      	cbnz	r3, 8002d02 <xTaskPriorityDisinherit+0x42>
 8002cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf0:	b672      	cpsid	i
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	b662      	cpsie	i
 8002d00:	e7fe      	b.n	8002d00 <xTaskPriorityDisinherit+0x40>
			( pxTCB->uxMutexesHeld )--;
 8002d02:	3b01      	subs	r3, #1
 8002d04:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d06:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002d08:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002d0a:	4291      	cmp	r1, r2
 8002d0c:	d01f      	beq.n	8002d4e <xTaskPriorityDisinherit+0x8e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d0e:	b10b      	cbz	r3, 8002d14 <xTaskPriorityDisinherit+0x54>
	BaseType_t xReturn = pdFALSE;
 8002d10:	2000      	movs	r0, #0
	}
 8002d12:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d14:	1d05      	adds	r5, r0, #4
 8002d16:	4628      	mov	r0, r5
 8002d18:	f7fe fd84 	bl	8001824 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d1c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002d1e:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d20:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 8002d24:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002d26:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <xTaskPriorityDisinherit+0x94>)
 8002d28:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002d2c:	4298      	cmp	r0, r3
 8002d2e:	d902      	bls.n	8002d36 <xTaskPriorityDisinherit+0x76>
 8002d30:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <xTaskPriorityDisinherit+0x94>)
 8002d32:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002d36:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d3a:	4629      	mov	r1, r5
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <xTaskPriorityDisinherit+0x98>)
 8002d3e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002d42:	f7fe fd4b 	bl	80017dc <vListInsertEnd>
					xReturn = pdTRUE;
 8002d46:	2001      	movs	r0, #1
 8002d48:	e7e3      	b.n	8002d12 <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8002d4a:	2000      	movs	r0, #0
	}
 8002d4c:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8002d4e:	2000      	movs	r0, #0
 8002d50:	e7df      	b.n	8002d12 <xTaskPriorityDisinherit+0x52>
 8002d52:	bf00      	nop
 8002d54:	20000cec 	.word	0x20000cec
 8002d58:	20000d1c 	.word	0x20000d1c

08002d5c <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8002d5c:	2800      	cmp	r0, #0
 8002d5e:	d04d      	beq.n	8002dfc <vTaskPriorityDisinheritAfterTimeout+0xa0>
	{
 8002d60:	b538      	push	{r3, r4, r5, lr}
 8002d62:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8002d64:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d66:	b953      	cbnz	r3, 8002d7e <vTaskPriorityDisinheritAfterTimeout+0x22>
 8002d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6c:	b672      	cpsid	i
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	b662      	cpsie	i
 8002d7c:	e7fe      	b.n	8002d7c <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002d7e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002d80:	428a      	cmp	r2, r1
 8002d82:	d200      	bcs.n	8002d86 <vTaskPriorityDisinheritAfterTimeout+0x2a>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002d84:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 8002d86:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d88:	4291      	cmp	r1, r2
 8002d8a:	d001      	beq.n	8002d90 <vTaskPriorityDisinheritAfterTimeout+0x34>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d000      	beq.n	8002d92 <vTaskPriorityDisinheritAfterTimeout+0x36>
	}
 8002d90:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 8002d92:	4b1b      	ldr	r3, [pc, #108]	; (8002e00 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8002d94:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002d98:	42a3      	cmp	r3, r4
 8002d9a:	d024      	beq.n	8002de6 <vTaskPriorityDisinheritAfterTimeout+0x8a>
					pxTCB->uxPriority = uxPriorityToUse;
 8002d9c:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002d9e:	69a3      	ldr	r3, [r4, #24]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	db02      	blt.n	8002daa <vTaskPriorityDisinheritAfterTimeout+0x4e>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002da4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8002da8:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002daa:	6962      	ldr	r2, [r4, #20]
 8002dac:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002db0:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8002db2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d1ea      	bne.n	8002d90 <vTaskPriorityDisinheritAfterTimeout+0x34>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002dba:	1d25      	adds	r5, r4, #4
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f7fe fd31 	bl	8001824 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8002dc2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002dc4:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8002dc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002dca:	4298      	cmp	r0, r3
 8002dcc:	d902      	bls.n	8002dd4 <vTaskPriorityDisinheritAfterTimeout+0x78>
 8002dce:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8002dd0:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002dd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dd8:	4629      	mov	r1, r5
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8002ddc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002de0:	f7fe fcfc 	bl	80017dc <vListInsertEnd>
	}
 8002de4:	e7d4      	b.n	8002d90 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8002de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dea:	b672      	cpsid	i
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8002dfa:	e7fe      	b.n	8002dfa <vTaskPriorityDisinheritAfterTimeout+0x9e>
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	20000cec 	.word	0x20000cec
 8002e04:	20000d1c 	.word	0x20000d1c

08002e08 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002e08:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <pvTaskIncrementMutexHeldCount+0x1c>)
 8002e0a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002e0e:	b12b      	cbz	r3, 8002e1c <pvTaskIncrementMutexHeldCount+0x14>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002e10:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <pvTaskIncrementMutexHeldCount+0x1c>)
 8002e12:	f8d3 24d4 	ldr.w	r2, [r3, #1236]	; 0x4d4
 8002e16:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002e18:	3301      	adds	r3, #1
 8002e1a:	6513      	str	r3, [r2, #80]	; 0x50
		return pxCurrentTCB;
 8002e1c:	4b01      	ldr	r3, [pc, #4]	; (8002e24 <pvTaskIncrementMutexHeldCount+0x1c>)
 8002e1e:	f8d3 04d4 	ldr.w	r0, [r3, #1236]	; 0x4d4
	}
 8002e22:	4770      	bx	lr
 8002e24:	20000cec 	.word	0x20000cec

08002e28 <xTaskNotifyWait>:
	{
 8002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	460f      	mov	r7, r1
 8002e2e:	4614      	mov	r4, r2
 8002e30:	461d      	mov	r5, r3
		taskENTER_CRITICAL();
 8002e32:	f000 fc2f 	bl	8003694 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002e36:	4b25      	ldr	r3, [pc, #148]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002e38:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002e3c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	2a02      	cmp	r2, #2
 8002e44:	d00c      	beq.n	8002e60 <xTaskNotifyWait+0x38>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8002e46:	4a21      	ldr	r2, [pc, #132]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002e48:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 8002e4c:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8002e4e:	ea23 0306 	bic.w	r3, r3, r6
 8002e52:	654b      	str	r3, [r1, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8002e54:	f8d2 34d4 	ldr.w	r3, [r2, #1236]	; 0x4d4
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 8002e5e:	b9e5      	cbnz	r5, 8002e9a <xTaskNotifyWait+0x72>
		taskEXIT_CRITICAL();
 8002e60:	f000 fc3e 	bl	80036e0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8002e64:	f000 fc16 	bl	8003694 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8002e68:	b124      	cbz	r4, 8002e74 <xTaskNotifyWait+0x4c>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8002e6a:	4b18      	ldr	r3, [pc, #96]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002e6c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e72:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002e74:	4b15      	ldr	r3, [pc, #84]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002e76:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002e7a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d019      	beq.n	8002eb8 <xTaskNotifyWait+0x90>
				xReturn = pdFALSE;
 8002e84:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e86:	4b11      	ldr	r3, [pc, #68]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002e88:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 8002e92:	f000 fc25 	bl	80036e0 <vPortExitCritical>
	}
 8002e96:	4620      	mov	r0, r4
 8002e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002e9a:	4611      	mov	r1, r2
 8002e9c:	4628      	mov	r0, r5
 8002e9e:	f7ff fb05 	bl	80024ac <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8002ea2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eaa:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	f3bf 8f6f 	isb	sy
 8002eb6:	e7d3      	b.n	8002e60 <xTaskNotifyWait+0x38>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8002eb8:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <xTaskNotifyWait+0xa4>)
 8002eba:	f8d3 24d4 	ldr.w	r2, [r3, #1236]	; 0x4d4
 8002ebe:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ec0:	ea23 0307 	bic.w	r3, r3, r7
 8002ec4:	6553      	str	r3, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 8002ec6:	2401      	movs	r4, #1
 8002ec8:	e7dd      	b.n	8002e86 <xTaskNotifyWait+0x5e>
 8002eca:	bf00      	nop
 8002ecc:	20000cec 	.word	0x20000cec

08002ed0 <xTaskGenericNotify>:
	{
 8002ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 8002ed2:	b1a8      	cbz	r0, 8002f00 <xTaskGenericNotify+0x30>
 8002ed4:	460f      	mov	r7, r1
 8002ed6:	4614      	mov	r4, r2
 8002ed8:	461d      	mov	r5, r3
 8002eda:	4606      	mov	r6, r0
		taskENTER_CRITICAL();
 8002edc:	f000 fbda 	bl	8003694 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8002ee0:	b10d      	cbz	r5, 8002ee6 <xTaskGenericNotify+0x16>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002ee2:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8002ee4:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002ee6:	f896 3058 	ldrb.w	r3, [r6, #88]	; 0x58
 8002eea:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8002eec:	2202      	movs	r2, #2
 8002eee:	f886 2058 	strb.w	r2, [r6, #88]	; 0x58
			switch( eAction )
 8002ef2:	2c04      	cmp	r4, #4
 8002ef4:	d821      	bhi.n	8002f3a <xTaskGenericNotify+0x6a>
 8002ef6:	e8df f004 	tbb	[pc, r4]
 8002efa:	0e2f      	.short	0x0e2f
 8002efc:	1813      	.short	0x1813
 8002efe:	1b          	.byte	0x1b
 8002eff:	00          	.byte	0x00
 8002f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f04:	b672      	cpsid	i
 8002f06:	f383 8811 	msr	BASEPRI, r3
 8002f0a:	f3bf 8f6f 	isb	sy
 8002f0e:	f3bf 8f4f 	dsb	sy
 8002f12:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8002f14:	e7fe      	b.n	8002f14 <xTaskGenericNotify+0x44>
					pxTCB->ulNotifiedValue |= ulValue;
 8002f16:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002f18:	433a      	orrs	r2, r7
 8002f1a:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002f1c:	2401      	movs	r4, #1
					break;
 8002f1e:	e01c      	b.n	8002f5a <xTaskGenericNotify+0x8a>
					( pxTCB->ulNotifiedValue )++;
 8002f20:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002f22:	3201      	adds	r2, #1
 8002f24:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002f26:	2401      	movs	r4, #1
					break;
 8002f28:	e017      	b.n	8002f5a <xTaskGenericNotify+0x8a>
					pxTCB->ulNotifiedValue = ulValue;
 8002f2a:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002f2c:	2401      	movs	r4, #1
					break;
 8002f2e:	e014      	b.n	8002f5a <xTaskGenericNotify+0x8a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d018      	beq.n	8002f66 <xTaskGenericNotify+0x96>
						pxTCB->ulNotifiedValue = ulValue;
 8002f34:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002f36:	2401      	movs	r4, #1
 8002f38:	e00f      	b.n	8002f5a <xTaskGenericNotify+0x8a>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8002f3a:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002f3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8002f40:	d013      	beq.n	8002f6a <xTaskGenericNotify+0x9a>
 8002f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f46:	b672      	cpsid	i
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	b662      	cpsie	i
 8002f56:	e7fe      	b.n	8002f56 <xTaskGenericNotify+0x86>
			switch( eAction )
 8002f58:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d007      	beq.n	8002f6e <xTaskGenericNotify+0x9e>
		taskEXIT_CRITICAL();
 8002f5e:	f000 fbbf 	bl	80036e0 <vPortExitCritical>
	}
 8002f62:	4620      	mov	r0, r4
 8002f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						xReturn = pdFAIL;
 8002f66:	2400      	movs	r4, #0
 8002f68:	e7f7      	b.n	8002f5a <xTaskGenericNotify+0x8a>
	BaseType_t xReturn = pdPASS;
 8002f6a:	2401      	movs	r4, #1
 8002f6c:	e7f5      	b.n	8002f5a <xTaskGenericNotify+0x8a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f6e:	1d35      	adds	r5, r6, #4
 8002f70:	4628      	mov	r0, r5
 8002f72:	f7fe fc57 	bl	8001824 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8002f76:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002f78:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <xTaskGenericNotify+0x108>)
 8002f7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002f7e:	4298      	cmp	r0, r3
 8002f80:	d902      	bls.n	8002f88 <xTaskGenericNotify+0xb8>
 8002f82:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <xTaskGenericNotify+0x108>)
 8002f84:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002f88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	4b13      	ldr	r3, [pc, #76]	; (8002fdc <xTaskGenericNotify+0x10c>)
 8002f90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002f94:	f7fe fc22 	bl	80017dc <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002f98:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8002f9a:	b153      	cbz	r3, 8002fb2 <xTaskGenericNotify+0xe2>
 8002f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa0:	b672      	cpsid	i
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	b662      	cpsie	i
 8002fb0:	e7fe      	b.n	8002fb0 <xTaskGenericNotify+0xe0>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002fb2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8002fb4:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <xTaskGenericNotify+0x108>)
 8002fb6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d9ce      	bls.n	8002f5e <xTaskGenericNotify+0x8e>
					taskYIELD_IF_USING_PREEMPTION();
 8002fc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	f3bf 8f6f 	isb	sy
 8002fd4:	e7c3      	b.n	8002f5e <xTaskGenericNotify+0x8e>
 8002fd6:	bf00      	nop
 8002fd8:	20000cec 	.word	0x20000cec
 8002fdc:	20000d1c 	.word	0x20000d1c

08002fe0 <xTaskGenericNotifyFromISR>:
		configASSERT( xTaskToNotify );
 8002fe0:	b320      	cbz	r0, 800302c <xTaskGenericNotifyFromISR+0x4c>
	{
 8002fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fe6:	460e      	mov	r6, r1
 8002fe8:	4614      	mov	r4, r2
 8002fea:	461d      	mov	r5, r3
 8002fec:	4607      	mov	r7, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002fee:	f000 fc55 	bl	800389c <vPortValidateInterruptPriority>
	__asm volatile
 8002ff2:	f3ef 8311 	mrs	r3, BASEPRI
 8002ff6:	f04f 0250 	mov.w	r2, #80	; 0x50
 8002ffa:	b672      	cpsid	i
 8002ffc:	f382 8811 	msr	BASEPRI, r2
 8003000:	f3bf 8f6f 	isb	sy
 8003004:	f3bf 8f4f 	dsb	sy
 8003008:	b662      	cpsie	i
 800300a:	4698      	mov	r8, r3
			if( pulPreviousNotificationValue != NULL )
 800300c:	b10d      	cbz	r5, 8003012 <xTaskGenericNotifyFromISR+0x32>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800300e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003010:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8003012:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8003016:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8003018:	2202      	movs	r2, #2
 800301a:	f887 2058 	strb.w	r2, [r7, #88]	; 0x58
			switch( eAction )
 800301e:	2c04      	cmp	r4, #4
 8003020:	d821      	bhi.n	8003066 <xTaskGenericNotifyFromISR+0x86>
 8003022:	e8df f004 	tbb	[pc, r4]
 8003026:	0e2f      	.short	0x0e2f
 8003028:	1813      	.short	0x1813
 800302a:	1b          	.byte	0x1b
 800302b:	00          	.byte	0x00
	__asm volatile
 800302c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003030:	b672      	cpsid	i
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8003040:	e7fe      	b.n	8003040 <xTaskGenericNotifyFromISR+0x60>
					pxTCB->ulNotifiedValue |= ulValue;
 8003042:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003044:	4332      	orrs	r2, r6
 8003046:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8003048:	2401      	movs	r4, #1
					break;
 800304a:	e01c      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
					( pxTCB->ulNotifiedValue )++;
 800304c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800304e:	3201      	adds	r2, #1
 8003050:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8003052:	2401      	movs	r4, #1
					break;
 8003054:	e017      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
					pxTCB->ulNotifiedValue = ulValue;
 8003056:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8003058:	2401      	movs	r4, #1
					break;
 800305a:	e014      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800305c:	2b02      	cmp	r3, #2
 800305e:	d019      	beq.n	8003094 <xTaskGenericNotifyFromISR+0xb4>
						pxTCB->ulNotifiedValue = ulValue;
 8003060:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8003062:	2401      	movs	r4, #1
 8003064:	e00f      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8003066:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003068:	f1b2 3fff 	cmp.w	r2, #4294967295
 800306c:	d014      	beq.n	8003098 <xTaskGenericNotifyFromISR+0xb8>
 800306e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003072:	b672      	cpsid	i
 8003074:	f383 8811 	msr	BASEPRI, r3
 8003078:	f3bf 8f6f 	isb	sy
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	b662      	cpsie	i
 8003082:	e7fe      	b.n	8003082 <xTaskGenericNotifyFromISR+0xa2>
			switch( eAction )
 8003084:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003086:	2b01      	cmp	r3, #1
 8003088:	d008      	beq.n	800309c <xTaskGenericNotifyFromISR+0xbc>
	__asm volatile
 800308a:	f388 8811 	msr	BASEPRI, r8
	}
 800308e:	4620      	mov	r0, r4
 8003090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						xReturn = pdFAIL;
 8003094:	2400      	movs	r4, #0
 8003096:	e7f6      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
	BaseType_t xReturn = pdPASS;
 8003098:	2401      	movs	r4, #1
 800309a:	e7f4      	b.n	8003086 <xTaskGenericNotifyFromISR+0xa6>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800309c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309e:	b153      	cbz	r3, 80030b6 <xTaskGenericNotifyFromISR+0xd6>
	__asm volatile
 80030a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a4:	b672      	cpsid	i
 80030a6:	f383 8811 	msr	BASEPRI, r3
 80030aa:	f3bf 8f6f 	isb	sy
 80030ae:	f3bf 8f4f 	dsb	sy
 80030b2:	b662      	cpsie	i
 80030b4:	e7fe      	b.n	80030b4 <xTaskGenericNotifyFromISR+0xd4>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030b6:	4b18      	ldr	r3, [pc, #96]	; (8003118 <xTaskGenericNotifyFromISR+0x138>)
 80030b8:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80030bc:	bb2b      	cbnz	r3, 800310a <xTaskGenericNotifyFromISR+0x12a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030be:	1d3d      	adds	r5, r7, #4
 80030c0:	4628      	mov	r0, r5
 80030c2:	f7fe fbaf 	bl	8001824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80030c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80030c8:	4b13      	ldr	r3, [pc, #76]	; (8003118 <xTaskGenericNotifyFromISR+0x138>)
 80030ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80030ce:	4298      	cmp	r0, r3
 80030d0:	d902      	bls.n	80030d8 <xTaskGenericNotifyFromISR+0xf8>
 80030d2:	4b11      	ldr	r3, [pc, #68]	; (8003118 <xTaskGenericNotifyFromISR+0x138>)
 80030d4:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 80030d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80030dc:	4629      	mov	r1, r5
 80030de:	4b0f      	ldr	r3, [pc, #60]	; (800311c <xTaskGenericNotifyFromISR+0x13c>)
 80030e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80030e4:	f7fe fb7a 	bl	80017dc <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80030e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <xTaskGenericNotifyFromISR+0x138>)
 80030ec:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d9c9      	bls.n	800308a <xTaskGenericNotifyFromISR+0xaa>
					if( pxHigherPriorityTaskWoken != NULL )
 80030f6:	9b06      	ldr	r3, [sp, #24]
 80030f8:	b113      	cbz	r3, 8003100 <xTaskGenericNotifyFromISR+0x120>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80030fa:	2301      	movs	r3, #1
 80030fc:	9a06      	ldr	r2, [sp, #24]
 80030fe:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <xTaskGenericNotifyFromISR+0x138>)
 8003102:	2201      	movs	r2, #1
 8003104:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 8003108:	e7bf      	b.n	800308a <xTaskGenericNotifyFromISR+0xaa>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800310a:	f107 0118 	add.w	r1, r7, #24
 800310e:	4804      	ldr	r0, [pc, #16]	; (8003120 <xTaskGenericNotifyFromISR+0x140>)
 8003110:	f7fe fb64 	bl	80017dc <vListInsertEnd>
 8003114:	e7e8      	b.n	80030e8 <xTaskGenericNotifyFromISR+0x108>
 8003116:	bf00      	nop
 8003118:	20000cec 	.word	0x20000cec
 800311c:	20000d1c 	.word	0x20000d1c
 8003120:	20000d00 	.word	0x20000d00

08003124 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <prvGetNextExpireTime+0x1c>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	6813      	ldr	r3, [r2, #0]
 800312a:	b92b      	cbnz	r3, 8003138 <prvGetNextExpireTime+0x14>
 800312c:	2301      	movs	r3, #1
 800312e:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003130:	b923      	cbnz	r3, 800313c <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003132:	68d3      	ldr	r3, [r2, #12]
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003138:	2300      	movs	r3, #0
 800313a:	e7f8      	b.n	800312e <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800313c:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800313e:	4770      	bx	lr
 8003140:	200011ec 	.word	0x200011ec

08003144 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003144:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003146:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003148:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800314a:	4291      	cmp	r1, r2
 800314c:	d80c      	bhi.n	8003168 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800314e:	1ad2      	subs	r2, r2, r3
 8003150:	6983      	ldr	r3, [r0, #24]
 8003152:	429a      	cmp	r2, r3
 8003154:	d301      	bcc.n	800315a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003156:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8003158:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800315a:	1d01      	adds	r1, r0, #4
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <prvInsertTimerInActiveList+0x48>)
 800315e:	6858      	ldr	r0, [r3, #4]
 8003160:	f7fe fb47 	bl	80017f2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003164:	2000      	movs	r0, #0
 8003166:	e7f7      	b.n	8003158 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003168:	429a      	cmp	r2, r3
 800316a:	bf2c      	ite	cs
 800316c:	2200      	movcs	r2, #0
 800316e:	2201      	movcc	r2, #1
 8003170:	4299      	cmp	r1, r3
 8003172:	bf38      	it	cc
 8003174:	2200      	movcc	r2, #0
 8003176:	b10a      	cbz	r2, 800317c <prvInsertTimerInActiveList+0x38>
			xProcessTimerNow = pdTRUE;
 8003178:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800317a:	e7ed      	b.n	8003158 <prvInsertTimerInActiveList+0x14>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800317c:	1d01      	adds	r1, r0, #4
 800317e:	4b03      	ldr	r3, [pc, #12]	; (800318c <prvInsertTimerInActiveList+0x48>)
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	f7fe fb36 	bl	80017f2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003186:	2000      	movs	r0, #0
 8003188:	e7e6      	b.n	8003158 <prvInsertTimerInActiveList+0x14>
 800318a:	bf00      	nop
 800318c:	200011ec 	.word	0x200011ec

08003190 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003190:	b570      	push	{r4, r5, r6, lr}
 8003192:	b082      	sub	sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003194:	f000 fa7e 	bl	8003694 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003198:	4b12      	ldr	r3, [pc, #72]	; (80031e4 <prvCheckForValidListAndQueue+0x54>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	b11b      	cbz	r3, 80031a6 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800319e:	f000 fa9f 	bl	80036e0 <vPortExitCritical>
}
 80031a2:	b002      	add	sp, #8
 80031a4:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
 80031a6:	4c0f      	ldr	r4, [pc, #60]	; (80031e4 <prvCheckForValidListAndQueue+0x54>)
 80031a8:	f104 060c 	add.w	r6, r4, #12
 80031ac:	4630      	mov	r0, r6
 80031ae:	f7fe fb07 	bl	80017c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80031b2:	f104 0520 	add.w	r5, r4, #32
 80031b6:	4628      	mov	r0, r5
 80031b8:	f7fe fb02 	bl	80017c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80031bc:	6026      	str	r6, [r4, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80031be:	6065      	str	r5, [r4, #4]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80031c0:	2300      	movs	r3, #0
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	f104 0334 	add.w	r3, r4, #52	; 0x34
 80031c8:	f104 0284 	add.w	r2, r4, #132	; 0x84
 80031cc:	2110      	movs	r1, #16
 80031ce:	200a      	movs	r0, #10
 80031d0:	f7fe fc38 	bl	8001a44 <xQueueGenericCreateStatic>
 80031d4:	60a0      	str	r0, [r4, #8]
				if( xTimerQueue != NULL )
 80031d6:	2800      	cmp	r0, #0
 80031d8:	d0e1      	beq.n	800319e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80031da:	4903      	ldr	r1, [pc, #12]	; (80031e8 <prvCheckForValidListAndQueue+0x58>)
 80031dc:	f7fe ffec 	bl	80021b8 <vQueueAddToRegistry>
 80031e0:	e7dd      	b.n	800319e <prvCheckForValidListAndQueue+0xe>
 80031e2:	bf00      	nop
 80031e4:	200011ec 	.word	0x200011ec
 80031e8:	0800ebf4 	.word	0x0800ebf4

080031ec <xTimerCreateTimerTask>:
{
 80031ec:	b510      	push	{r4, lr}
 80031ee:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80031f0:	f7ff ffce 	bl	8003190 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80031f4:	4b14      	ldr	r3, [pc, #80]	; (8003248 <xTimerCreateTimerTask+0x5c>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	b1d3      	cbz	r3, 8003230 <xTimerCreateTimerTask+0x44>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80031fa:	2400      	movs	r4, #0
 80031fc:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80031fe:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003200:	aa07      	add	r2, sp, #28
 8003202:	a906      	add	r1, sp, #24
 8003204:	a805      	add	r0, sp, #20
 8003206:	f7fe fa3b 	bl	8001680 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800320a:	9b05      	ldr	r3, [sp, #20]
 800320c:	9302      	str	r3, [sp, #8]
 800320e:	9b06      	ldr	r3, [sp, #24]
 8003210:	9301      	str	r3, [sp, #4]
 8003212:	2302      	movs	r3, #2
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	4623      	mov	r3, r4
 8003218:	9a07      	ldr	r2, [sp, #28]
 800321a:	490c      	ldr	r1, [pc, #48]	; (800324c <xTimerCreateTimerTask+0x60>)
 800321c:	480c      	ldr	r0, [pc, #48]	; (8003250 <xTimerCreateTimerTask+0x64>)
 800321e:	f7ff f97f 	bl	8002520 <xTaskCreateStatic>
 8003222:	4b09      	ldr	r3, [pc, #36]	; (8003248 <xTimerCreateTimerTask+0x5c>)
 8003224:	f8c3 0124 	str.w	r0, [r3, #292]	; 0x124
			if( xTimerTaskHandle != NULL )
 8003228:	b110      	cbz	r0, 8003230 <xTimerCreateTimerTask+0x44>
}
 800322a:	2001      	movs	r0, #1
 800322c:	b008      	add	sp, #32
 800322e:	bd10      	pop	{r4, pc}
 8003230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003234:	b672      	cpsid	i
 8003236:	f383 8811 	msr	BASEPRI, r3
 800323a:	f3bf 8f6f 	isb	sy
 800323e:	f3bf 8f4f 	dsb	sy
 8003242:	b662      	cpsie	i
	configASSERT( xReturn );
 8003244:	e7fe      	b.n	8003244 <xTimerCreateTimerTask+0x58>
 8003246:	bf00      	nop
 8003248:	200011ec 	.word	0x200011ec
 800324c:	0800ebfc 	.word	0x0800ebfc
 8003250:	0800357d 	.word	0x0800357d

08003254 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8003254:	b1b8      	cbz	r0, 8003286 <xTimerGenericCommand+0x32>
 8003256:	469c      	mov	ip, r3
 8003258:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800325a:	4819      	ldr	r0, [pc, #100]	; (80032c0 <xTimerGenericCommand+0x6c>)
 800325c:	6880      	ldr	r0, [r0, #8]
 800325e:	b368      	cbz	r0, 80032bc <xTimerGenericCommand+0x68>
{
 8003260:	b500      	push	{lr}
 8003262:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8003264:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003266:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003268:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800326a:	2905      	cmp	r1, #5
 800326c:	dc1e      	bgt.n	80032ac <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800326e:	f7ff fcc7 	bl	8002c00 <xTaskGetSchedulerState>
 8003272:	2802      	cmp	r0, #2
 8003274:	d012      	beq.n	800329c <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003276:	2300      	movs	r3, #0
 8003278:	461a      	mov	r2, r3
 800327a:	4669      	mov	r1, sp
 800327c:	4810      	ldr	r0, [pc, #64]	; (80032c0 <xTimerGenericCommand+0x6c>)
 800327e:	6880      	ldr	r0, [r0, #8]
 8003280:	f7fe fc66 	bl	8001b50 <xQueueGenericSend>
 8003284:	e017      	b.n	80032b6 <xTimerGenericCommand+0x62>
 8003286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328a:	b672      	cpsid	i
 800328c:	f383 8811 	msr	BASEPRI, r3
 8003290:	f3bf 8f6f 	isb	sy
 8003294:	f3bf 8f4f 	dsb	sy
 8003298:	b662      	cpsie	i
	configASSERT( xTimer );
 800329a:	e7fe      	b.n	800329a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800329c:	2300      	movs	r3, #0
 800329e:	9a06      	ldr	r2, [sp, #24]
 80032a0:	4669      	mov	r1, sp
 80032a2:	4807      	ldr	r0, [pc, #28]	; (80032c0 <xTimerGenericCommand+0x6c>)
 80032a4:	6880      	ldr	r0, [r0, #8]
 80032a6:	f7fe fc53 	bl	8001b50 <xQueueGenericSend>
 80032aa:	e004      	b.n	80032b6 <xTimerGenericCommand+0x62>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80032ac:	2300      	movs	r3, #0
 80032ae:	4662      	mov	r2, ip
 80032b0:	4669      	mov	r1, sp
 80032b2:	f7fe fd61 	bl	8001d78 <xQueueGenericSendFromISR>
}
 80032b6:	b005      	add	sp, #20
 80032b8:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 80032bc:	2000      	movs	r0, #0
}
 80032be:	4770      	bx	lr
 80032c0:	200011ec 	.word	0x200011ec

080032c4 <prvSwitchTimerLists>:
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80032c4:	4b22      	ldr	r3, [pc, #136]	; (8003350 <prvSwitchTimerLists+0x8c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	2a00      	cmp	r2, #0
 80032cc:	d03b      	beq.n	8003346 <prvSwitchTimerLists+0x82>
{
 80032ce:	b570      	push	{r4, r5, r6, lr}
 80032d0:	b082      	sub	sp, #8
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032d6:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80032d8:	1d25      	adds	r5, r4, #4
 80032da:	4628      	mov	r0, r5
 80032dc:	f7fe faa2 	bl	8001824 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80032e0:	6a23      	ldr	r3, [r4, #32]
 80032e2:	4620      	mov	r0, r4
 80032e4:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80032e6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80032ea:	f013 0f04 	tst.w	r3, #4
 80032ee:	d10a      	bne.n	8003306 <prvSwitchTimerLists+0x42>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80032f0:	4b17      	ldr	r3, [pc, #92]	; (8003350 <prvSwitchTimerLists+0x8c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	2a00      	cmp	r2, #0
 80032f8:	d1eb      	bne.n	80032d2 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 80032fa:	4a15      	ldr	r2, [pc, #84]	; (8003350 <prvSwitchTimerLists+0x8c>)
 80032fc:	6851      	ldr	r1, [r2, #4]
 80032fe:	6011      	str	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003300:	6053      	str	r3, [r2, #4]
}
 8003302:	b002      	add	sp, #8
 8003304:	bd70      	pop	{r4, r5, r6, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003306:	69a3      	ldr	r3, [r4, #24]
 8003308:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800330a:	429e      	cmp	r6, r3
 800330c:	d207      	bcs.n	800331e <prvSwitchTimerLists+0x5a>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800330e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003310:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003312:	4629      	mov	r1, r5
 8003314:	4b0e      	ldr	r3, [pc, #56]	; (8003350 <prvSwitchTimerLists+0x8c>)
 8003316:	6818      	ldr	r0, [r3, #0]
 8003318:	f7fe fa6b 	bl	80017f2 <vListInsert>
 800331c:	e7e8      	b.n	80032f0 <prvSwitchTimerLists+0x2c>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800331e:	2100      	movs	r1, #0
 8003320:	9100      	str	r1, [sp, #0]
 8003322:	460b      	mov	r3, r1
 8003324:	4632      	mov	r2, r6
 8003326:	4620      	mov	r0, r4
 8003328:	f7ff ff94 	bl	8003254 <xTimerGenericCommand>
				configASSERT( xResult );
 800332c:	2800      	cmp	r0, #0
 800332e:	d1df      	bne.n	80032f0 <prvSwitchTimerLists+0x2c>
 8003330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003334:	b672      	cpsid	i
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	b662      	cpsie	i
 8003344:	e7fe      	b.n	8003344 <prvSwitchTimerLists+0x80>
	pxCurrentTimerList = pxOverflowTimerList;
 8003346:	4a02      	ldr	r2, [pc, #8]	; (8003350 <prvSwitchTimerLists+0x8c>)
 8003348:	6851      	ldr	r1, [r2, #4]
 800334a:	6011      	str	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800334c:	6053      	str	r3, [r2, #4]
 800334e:	4770      	bx	lr
 8003350:	200011ec 	.word	0x200011ec

08003354 <prvSampleTimeNow>:
{
 8003354:	b538      	push	{r3, r4, r5, lr}
 8003356:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8003358:	f7ff f9ae 	bl	80026b8 <xTaskGetTickCount>
 800335c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800335e:	4b08      	ldr	r3, [pc, #32]	; (8003380 <prvSampleTimeNow+0x2c>)
 8003360:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8003364:	4283      	cmp	r3, r0
 8003366:	d806      	bhi.n	8003376 <prvSampleTimeNow+0x22>
		*pxTimerListsWereSwitched = pdFALSE;
 8003368:	2300      	movs	r3, #0
 800336a:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800336c:	4b04      	ldr	r3, [pc, #16]	; (8003380 <prvSampleTimeNow+0x2c>)
 800336e:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
}
 8003372:	4620      	mov	r0, r4
 8003374:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8003376:	f7ff ffa5 	bl	80032c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800337a:	2301      	movs	r3, #1
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	e7f5      	b.n	800336c <prvSampleTimeNow+0x18>
 8003380:	200011ec 	.word	0x200011ec

08003384 <prvProcessExpiredTimer>:
{
 8003384:	b570      	push	{r4, r5, r6, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	4606      	mov	r6, r0
 800338a:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800338c:	4918      	ldr	r1, [pc, #96]	; (80033f0 <prvProcessExpiredTimer+0x6c>)
 800338e:	6809      	ldr	r1, [r1, #0]
 8003390:	68c9      	ldr	r1, [r1, #12]
 8003392:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003394:	1d20      	adds	r0, r4, #4
 8003396:	f7fe fa45 	bl	8001824 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800339a:	f894 c028 	ldrb.w	ip, [r4, #40]	; 0x28
 800339e:	f01c 0f04 	tst.w	ip, #4
 80033a2:	d108      	bne.n	80033b6 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80033a4:	f02c 0c01 	bic.w	ip, ip, #1
 80033a8:	f884 c028 	strb.w	ip, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033ac:	6a23      	ldr	r3, [r4, #32]
 80033ae:	4620      	mov	r0, r4
 80033b0:	4798      	blx	r3
}
 80033b2:	b002      	add	sp, #8
 80033b4:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80033b6:	69a1      	ldr	r1, [r4, #24]
 80033b8:	4633      	mov	r3, r6
 80033ba:	462a      	mov	r2, r5
 80033bc:	4431      	add	r1, r6
 80033be:	4620      	mov	r0, r4
 80033c0:	f7ff fec0 	bl	8003144 <prvInsertTimerInActiveList>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d0f1      	beq.n	80033ac <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80033c8:	2100      	movs	r1, #0
 80033ca:	9100      	str	r1, [sp, #0]
 80033cc:	460b      	mov	r3, r1
 80033ce:	4632      	mov	r2, r6
 80033d0:	4620      	mov	r0, r4
 80033d2:	f7ff ff3f 	bl	8003254 <xTimerGenericCommand>
			configASSERT( xResult );
 80033d6:	2800      	cmp	r0, #0
 80033d8:	d1e8      	bne.n	80033ac <prvProcessExpiredTimer+0x28>
 80033da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033de:	b672      	cpsid	i
 80033e0:	f383 8811 	msr	BASEPRI, r3
 80033e4:	f3bf 8f6f 	isb	sy
 80033e8:	f3bf 8f4f 	dsb	sy
 80033ec:	b662      	cpsie	i
 80033ee:	e7fe      	b.n	80033ee <prvProcessExpiredTimer+0x6a>
 80033f0:	200011ec 	.word	0x200011ec

080033f4 <prvProcessTimerOrBlockTask>:
{
 80033f4:	b570      	push	{r4, r5, r6, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	4606      	mov	r6, r0
 80033fa:	460c      	mov	r4, r1
	vTaskSuspendAll();
 80033fc:	f7ff f952 	bl	80026a4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003400:	a801      	add	r0, sp, #4
 8003402:	f7ff ffa7 	bl	8003354 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8003406:	9b01      	ldr	r3, [sp, #4]
 8003408:	bb3b      	cbnz	r3, 800345a <prvProcessTimerOrBlockTask+0x66>
 800340a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800340c:	42b0      	cmp	r0, r6
 800340e:	bf28      	it	cs
 8003410:	2c00      	cmpcs	r4, #0
 8003412:	d019      	beq.n	8003448 <prvProcessTimerOrBlockTask+0x54>
				if( xListWasEmpty != pdFALSE )
 8003414:	b124      	cbz	r4, 8003420 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003416:	4a13      	ldr	r2, [pc, #76]	; (8003464 <prvProcessTimerOrBlockTask+0x70>)
 8003418:	6852      	ldr	r2, [r2, #4]
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	b9da      	cbnz	r2, 8003456 <prvProcessTimerOrBlockTask+0x62>
 800341e:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003420:	4622      	mov	r2, r4
 8003422:	1b71      	subs	r1, r6, r5
 8003424:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <prvProcessTimerOrBlockTask+0x70>)
 8003426:	6898      	ldr	r0, [r3, #8]
 8003428:	f7fe feda 	bl	80021e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800342c:	f7ff f9d8 	bl	80027e0 <xTaskResumeAll>
 8003430:	b9a8      	cbnz	r0, 800345e <prvProcessTimerOrBlockTask+0x6a>
					portYIELD_WITHIN_API();
 8003432:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800343a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800343e:	f3bf 8f4f 	dsb	sy
 8003442:	f3bf 8f6f 	isb	sy
 8003446:	e00a      	b.n	800345e <prvProcessTimerOrBlockTask+0x6a>
				( void ) xTaskResumeAll();
 8003448:	f7ff f9ca 	bl	80027e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800344c:	4629      	mov	r1, r5
 800344e:	4630      	mov	r0, r6
 8003450:	f7ff ff98 	bl	8003384 <prvProcessExpiredTimer>
 8003454:	e003      	b.n	800345e <prvProcessTimerOrBlockTask+0x6a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003456:	461c      	mov	r4, r3
 8003458:	e7e2      	b.n	8003420 <prvProcessTimerOrBlockTask+0x2c>
			( void ) xTaskResumeAll();
 800345a:	f7ff f9c1 	bl	80027e0 <xTaskResumeAll>
}
 800345e:	b002      	add	sp, #8
 8003460:	bd70      	pop	{r4, r5, r6, pc}
 8003462:	bf00      	nop
 8003464:	200011ec 	.word	0x200011ec

08003468 <prvProcessReceivedCommands>:
{
 8003468:	b510      	push	{r4, lr}
 800346a:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800346c:	e002      	b.n	8003474 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800346e:	9b04      	ldr	r3, [sp, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	da0f      	bge.n	8003494 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003474:	2200      	movs	r2, #0
 8003476:	a904      	add	r1, sp, #16
 8003478:	4b3f      	ldr	r3, [pc, #252]	; (8003578 <prvProcessReceivedCommands+0x110>)
 800347a:	6898      	ldr	r0, [r3, #8]
 800347c:	f7fe fcea 	bl	8001e54 <xQueueReceive>
 8003480:	2800      	cmp	r0, #0
 8003482:	d077      	beq.n	8003574 <prvProcessReceivedCommands+0x10c>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003484:	9b04      	ldr	r3, [sp, #16]
 8003486:	2b00      	cmp	r3, #0
 8003488:	daf1      	bge.n	800346e <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800348a:	9907      	ldr	r1, [sp, #28]
 800348c:	9806      	ldr	r0, [sp, #24]
 800348e:	9b05      	ldr	r3, [sp, #20]
 8003490:	4798      	blx	r3
 8003492:	e7ec      	b.n	800346e <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003494:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003496:	6963      	ldr	r3, [r4, #20]
 8003498:	b113      	cbz	r3, 80034a0 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800349a:	1d20      	adds	r0, r4, #4
 800349c:	f7fe f9c2 	bl	8001824 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034a0:	a803      	add	r0, sp, #12
 80034a2:	f7ff ff57 	bl	8003354 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80034a6:	9b04      	ldr	r3, [sp, #16]
 80034a8:	2b09      	cmp	r3, #9
 80034aa:	d8e3      	bhi.n	8003474 <prvProcessReceivedCommands+0xc>
 80034ac:	e8df f003 	tbb	[pc, r3]
 80034b0:	32050505 	.word	0x32050505
 80034b4:	05055439 	.word	0x05055439
 80034b8:	3932      	.short	0x3932
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80034ba:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80034c6:	9b05      	ldr	r3, [sp, #20]
 80034c8:	69a1      	ldr	r1, [r4, #24]
 80034ca:	4602      	mov	r2, r0
 80034cc:	4419      	add	r1, r3
 80034ce:	4620      	mov	r0, r4
 80034d0:	f7ff fe38 	bl	8003144 <prvInsertTimerInActiveList>
 80034d4:	2800      	cmp	r0, #0
 80034d6:	d0cd      	beq.n	8003474 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80034d8:	6a23      	ldr	r3, [r4, #32]
 80034da:	4620      	mov	r0, r4
 80034dc:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80034de:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80034e2:	f013 0f04 	tst.w	r3, #4
 80034e6:	d0c5      	beq.n	8003474 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80034e8:	69a2      	ldr	r2, [r4, #24]
 80034ea:	2100      	movs	r1, #0
 80034ec:	9100      	str	r1, [sp, #0]
 80034ee:	460b      	mov	r3, r1
 80034f0:	9805      	ldr	r0, [sp, #20]
 80034f2:	4402      	add	r2, r0
 80034f4:	4620      	mov	r0, r4
 80034f6:	f7ff fead 	bl	8003254 <xTimerGenericCommand>
							configASSERT( xResult );
 80034fa:	2800      	cmp	r0, #0
 80034fc:	d1ba      	bne.n	8003474 <prvProcessReceivedCommands+0xc>
 80034fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003502:	b672      	cpsid	i
 8003504:	f383 8811 	msr	BASEPRI, r3
 8003508:	f3bf 8f6f 	isb	sy
 800350c:	f3bf 8f4f 	dsb	sy
 8003510:	b662      	cpsie	i
 8003512:	e7fe      	b.n	8003512 <prvProcessReceivedCommands+0xaa>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003514:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003518:	f023 0301 	bic.w	r3, r3, #1
 800351c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 8003520:	e7a8      	b.n	8003474 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003522:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800352e:	9905      	ldr	r1, [sp, #20]
 8003530:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003532:	b131      	cbz	r1, 8003542 <prvProcessReceivedCommands+0xda>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003534:	4603      	mov	r3, r0
 8003536:	4602      	mov	r2, r0
 8003538:	4401      	add	r1, r0
 800353a:	4620      	mov	r0, r4
 800353c:	f7ff fe02 	bl	8003144 <prvInsertTimerInActiveList>
					break;
 8003540:	e798      	b.n	8003474 <prvProcessReceivedCommands+0xc>
 8003542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003546:	b672      	cpsid	i
 8003548:	f383 8811 	msr	BASEPRI, r3
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003556:	e7fe      	b.n	8003556 <prvProcessReceivedCommands+0xee>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003558:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800355c:	f013 0f02 	tst.w	r3, #2
 8003560:	d004      	beq.n	800356c <prvProcessReceivedCommands+0x104>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003562:	f023 0301 	bic.w	r3, r3, #1
 8003566:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800356a:	e783      	b.n	8003474 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800356c:	4620      	mov	r0, r4
 800356e:	f000 fa8d 	bl	8003a8c <vPortFree>
 8003572:	e77f      	b.n	8003474 <prvProcessReceivedCommands+0xc>
}
 8003574:	b008      	add	sp, #32
 8003576:	bd10      	pop	{r4, pc}
 8003578:	200011ec 	.word	0x200011ec

0800357c <prvTimerTask>:
{
 800357c:	b500      	push	{lr}
 800357e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003580:	a801      	add	r0, sp, #4
 8003582:	f7ff fdcf 	bl	8003124 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003586:	9901      	ldr	r1, [sp, #4]
 8003588:	f7ff ff34 	bl	80033f4 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800358c:	f7ff ff6c 	bl	8003468 <prvProcessReceivedCommands>
	for( ;; )
 8003590:	e7f6      	b.n	8003580 <prvTimerTask+0x4>
	...

08003594 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8003594:	b510      	push	{r4, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	4614      	mov	r4, r2
 800359a:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800359c:	f06f 0301 	mvn.w	r3, #1
 80035a0:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80035a2:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80035a4:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80035a6:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80035a8:	2300      	movs	r3, #0
 80035aa:	4669      	mov	r1, sp
 80035ac:	4802      	ldr	r0, [pc, #8]	; (80035b8 <xTimerPendFunctionCallFromISR+0x24>)
 80035ae:	6880      	ldr	r0, [r0, #8]
 80035b0:	f7fe fbe2 	bl	8001d78 <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 80035b4:	b004      	add	sp, #16
 80035b6:	bd10      	pop	{r4, pc}
 80035b8:	200011ec 	.word	0x200011ec

080035bc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80035bc:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80035c2:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <prvTaskExitError+0x44>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ca:	d00a      	beq.n	80035e2 <prvTaskExitError+0x26>
 80035cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d0:	b672      	cpsid	i
 80035d2:	f383 8811 	msr	BASEPRI, r3
 80035d6:	f3bf 8f6f 	isb	sy
 80035da:	f3bf 8f4f 	dsb	sy
 80035de:	b662      	cpsie	i
 80035e0:	e7fe      	b.n	80035e0 <prvTaskExitError+0x24>
 80035e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035e6:	b672      	cpsid	i
 80035e8:	f383 8811 	msr	BASEPRI, r3
 80035ec:	f3bf 8f6f 	isb	sy
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80035f6:	9b01      	ldr	r3, [sp, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d0fc      	beq.n	80035f6 <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80035fc:	b002      	add	sp, #8
 80035fe:	4770      	bx	lr
 8003600:	20000014 	.word	0x20000014

08003604 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003604:	4808      	ldr	r0, [pc, #32]	; (8003628 <prvPortStartFirstTask+0x24>)
 8003606:	6800      	ldr	r0, [r0, #0]
 8003608:	6800      	ldr	r0, [r0, #0]
 800360a:	f380 8808 	msr	MSP, r0
 800360e:	f04f 0000 	mov.w	r0, #0
 8003612:	f380 8814 	msr	CONTROL, r0
 8003616:	b662      	cpsie	i
 8003618:	b661      	cpsie	f
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	f3bf 8f6f 	isb	sy
 8003622:	df00      	svc	0
 8003624:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003626:	0000      	.short	0x0000
 8003628:	e000ed08 	.word	0xe000ed08

0800362c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800362c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800363c <vPortEnableVFP+0x10>
 8003630:	6801      	ldr	r1, [r0, #0]
 8003632:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003636:	6001      	str	r1, [r0, #0]
 8003638:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800363a:	0000      	.short	0x0000
 800363c:	e000ed88 	.word	0xe000ed88

08003640 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003640:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003644:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003648:	f021 0101 	bic.w	r1, r1, #1
 800364c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003650:	4b05      	ldr	r3, [pc, #20]	; (8003668 <pxPortInitialiseStack+0x28>)
 8003652:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003656:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800365a:	f06f 0302 	mvn.w	r3, #2
 800365e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8003662:	3844      	subs	r0, #68	; 0x44
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	080035bd 	.word	0x080035bd
 800366c:	00000000 	.word	0x00000000

08003670 <SVC_Handler>:
	__asm volatile (
 8003670:	4b07      	ldr	r3, [pc, #28]	; (8003690 <pxCurrentTCBConst2>)
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	6808      	ldr	r0, [r1, #0]
 8003676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800367a:	f380 8809 	msr	PSP, r0
 800367e:	f3bf 8f6f 	isb	sy
 8003682:	f04f 0000 	mov.w	r0, #0
 8003686:	f380 8811 	msr	BASEPRI, r0
 800368a:	4770      	bx	lr
 800368c:	f3af 8000 	nop.w

08003690 <pxCurrentTCBConst2>:
 8003690:	200011c0 	.word	0x200011c0

08003694 <vPortEnterCritical>:
 8003694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003698:	b672      	cpsid	i
 800369a:	f383 8811 	msr	BASEPRI, r3
 800369e:	f3bf 8f6f 	isb	sy
 80036a2:	f3bf 8f4f 	dsb	sy
 80036a6:	b662      	cpsie	i
	uxCriticalNesting++;
 80036a8:	4a0c      	ldr	r2, [pc, #48]	; (80036dc <vPortEnterCritical+0x48>)
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	3301      	adds	r3, #1
 80036ae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d000      	beq.n	80036b6 <vPortEnterCritical+0x22>
}
 80036b4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80036b6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80036ba:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80036be:	f013 0fff 	tst.w	r3, #255	; 0xff
 80036c2:	d0f7      	beq.n	80036b4 <vPortEnterCritical+0x20>
 80036c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c8:	b672      	cpsid	i
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	b662      	cpsie	i
 80036d8:	e7fe      	b.n	80036d8 <vPortEnterCritical+0x44>
 80036da:	bf00      	nop
 80036dc:	20000014 	.word	0x20000014

080036e0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80036e0:	4b0a      	ldr	r3, [pc, #40]	; (800370c <vPortExitCritical+0x2c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	b953      	cbnz	r3, 80036fc <vPortExitCritical+0x1c>
 80036e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ea:	b672      	cpsid	i
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	b662      	cpsie	i
 80036fa:	e7fe      	b.n	80036fa <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80036fc:	3b01      	subs	r3, #1
 80036fe:	4a03      	ldr	r2, [pc, #12]	; (800370c <vPortExitCritical+0x2c>)
 8003700:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003702:	b90b      	cbnz	r3, 8003708 <vPortExitCritical+0x28>
	__asm volatile
 8003704:	f383 8811 	msr	BASEPRI, r3
}
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000014 	.word	0x20000014

08003710 <PendSV_Handler>:
	__asm volatile
 8003710:	f3ef 8009 	mrs	r0, PSP
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	4b15      	ldr	r3, [pc, #84]	; (8003770 <pxCurrentTCBConst>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	f01e 0f10 	tst.w	lr, #16
 8003720:	bf08      	it	eq
 8003722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800372a:	6010      	str	r0, [r2, #0]
 800372c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003730:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003734:	b672      	cpsid	i
 8003736:	f380 8811 	msr	BASEPRI, r0
 800373a:	f3bf 8f4f 	dsb	sy
 800373e:	f3bf 8f6f 	isb	sy
 8003742:	b662      	cpsie	i
 8003744:	f7ff f8ee 	bl	8002924 <vTaskSwitchContext>
 8003748:	f04f 0000 	mov.w	r0, #0
 800374c:	f380 8811 	msr	BASEPRI, r0
 8003750:	bc09      	pop	{r0, r3}
 8003752:	6819      	ldr	r1, [r3, #0]
 8003754:	6808      	ldr	r0, [r1, #0]
 8003756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800375a:	f01e 0f10 	tst.w	lr, #16
 800375e:	bf08      	it	eq
 8003760:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003764:	f380 8809 	msr	PSP, r0
 8003768:	f3bf 8f6f 	isb	sy
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop

08003770 <pxCurrentTCBConst>:
 8003770:	200011c0 	.word	0x200011c0

08003774 <SysTick_Handler>:
{
 8003774:	b508      	push	{r3, lr}
	__asm volatile
 8003776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377a:	b672      	cpsid	i
 800377c:	f383 8811 	msr	BASEPRI, r3
 8003780:	f3bf 8f6f 	isb	sy
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800378a:	f7fe ff9b 	bl	80026c4 <xTaskIncrementTick>
 800378e:	b128      	cbz	r0, 800379c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003790:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003798:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 800379c:	2300      	movs	r3, #0
 800379e:	f383 8811 	msr	BASEPRI, r3
}
 80037a2:	bd08      	pop	{r3, pc}

080037a4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037a4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80037a8:	2300      	movs	r3, #0
 80037aa:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037ac:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037ae:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <vPortSetupTimerInterrupt+0x20>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4905      	ldr	r1, [pc, #20]	; (80037c8 <vPortSetupTimerInterrupt+0x24>)
 80037b4:	fba1 1303 	umull	r1, r3, r1, r3
 80037b8:	099b      	lsrs	r3, r3, #6
 80037ba:	3b01      	subs	r3, #1
 80037bc:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037be:	2307      	movs	r3, #7
 80037c0:	6113      	str	r3, [r2, #16]
}
 80037c2:	4770      	bx	lr
 80037c4:	200000a8 	.word	0x200000a8
 80037c8:	10624dd3 	.word	0x10624dd3

080037cc <xPortStartScheduler>:
{
 80037cc:	b530      	push	{r4, r5, lr}
 80037ce:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80037d0:	4b2f      	ldr	r3, [pc, #188]	; (8003890 <xPortStartScheduler+0xc4>)
 80037d2:	781a      	ldrb	r2, [r3, #0]
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80037d8:	22ff      	movs	r2, #255	; 0xff
 80037da:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80037e4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80037e8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037ec:	4a29      	ldr	r2, [pc, #164]	; (8003894 <xPortStartScheduler+0xc8>)
 80037ee:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80037f0:	2307      	movs	r3, #7
 80037f2:	6053      	str	r3, [r2, #4]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80037f4:	e009      	b.n	800380a <xPortStartScheduler+0x3e>
			ulMaxPRIGROUPValue--;
 80037f6:	4a27      	ldr	r2, [pc, #156]	; (8003894 <xPortStartScheduler+0xc8>)
 80037f8:	6853      	ldr	r3, [r2, #4]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	6053      	str	r3, [r2, #4]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80037fe:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	b2db      	uxtb	r3, r3
 8003806:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800380a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800380e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003812:	d1f0      	bne.n	80037f6 <xPortStartScheduler+0x2a>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003814:	4b1f      	ldr	r3, [pc, #124]	; (8003894 <xPortStartScheduler+0xc8>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b03      	cmp	r3, #3
 800381a:	d00a      	beq.n	8003832 <xPortStartScheduler+0x66>
	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003820:	b672      	cpsid	i
 8003822:	f383 8811 	msr	BASEPRI, r3
 8003826:	f3bf 8f6f 	isb	sy
 800382a:	f3bf 8f4f 	dsb	sy
 800382e:	b662      	cpsie	i
 8003830:	e7fe      	b.n	8003830 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	4a17      	ldr	r2, [pc, #92]	; (8003894 <xPortStartScheduler+0xc8>)
 8003836:	6053      	str	r3, [r2, #4]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003838:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800383c:	6053      	str	r3, [r2, #4]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800383e:	9b01      	ldr	r3, [sp, #4]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	4a13      	ldr	r2, [pc, #76]	; (8003890 <xPortStartScheduler+0xc4>)
 8003844:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003846:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 800384a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800384e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003852:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003856:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800385a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800385e:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8003862:	f7ff ff9f 	bl	80037a4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003866:	2500      	movs	r5, #0
 8003868:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <xPortStartScheduler+0xcc>)
 800386a:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800386c:	f7ff fede 	bl	800362c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003870:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8003874:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003878:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 800387c:	f7ff fec2 	bl	8003604 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8003880:	f7ff f850 	bl	8002924 <vTaskSwitchContext>
	prvTaskExitError();
 8003884:	f7ff fe9a 	bl	80035bc <prvTaskExitError>
}
 8003888:	4628      	mov	r0, r5
 800388a:	b003      	add	sp, #12
 800388c:	bd30      	pop	{r4, r5, pc}
 800388e:	bf00      	nop
 8003890:	e000e400 	.word	0xe000e400
 8003894:	20001318 	.word	0x20001318
 8003898:	20000014 	.word	0x20000014

0800389c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800389c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80038a0:	2b0f      	cmp	r3, #15
 80038a2:	d911      	bls.n	80038c8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80038a4:	4a13      	ldr	r2, [pc, #76]	; (80038f4 <vPortValidateInterruptPriority+0x58>)
 80038a6:	5c9b      	ldrb	r3, [r3, r2]
 80038a8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80038aa:	4a13      	ldr	r2, [pc, #76]	; (80038f8 <vPortValidateInterruptPriority+0x5c>)
 80038ac:	7812      	ldrb	r2, [r2, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d90a      	bls.n	80038c8 <vPortValidateInterruptPriority+0x2c>
 80038b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b6:	b672      	cpsid	i
 80038b8:	f383 8811 	msr	BASEPRI, r3
 80038bc:	f3bf 8f6f 	isb	sy
 80038c0:	f3bf 8f4f 	dsb	sy
 80038c4:	b662      	cpsie	i
 80038c6:	e7fe      	b.n	80038c6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80038c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80038cc:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 80038d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038d4:	4a08      	ldr	r2, [pc, #32]	; (80038f8 <vPortValidateInterruptPriority+0x5c>)
 80038d6:	6852      	ldr	r2, [r2, #4]
 80038d8:	4293      	cmp	r3, r2
 80038da:	d90a      	bls.n	80038f2 <vPortValidateInterruptPriority+0x56>
 80038dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e0:	b672      	cpsid	i
 80038e2:	f383 8811 	msr	BASEPRI, r3
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	f3bf 8f4f 	dsb	sy
 80038ee:	b662      	cpsie	i
 80038f0:	e7fe      	b.n	80038f0 <vPortValidateInterruptPriority+0x54>
	}
 80038f2:	4770      	bx	lr
 80038f4:	e000e3f0 	.word	0xe000e3f0
 80038f8:	20001318 	.word	0x20001318

080038fc <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80038fc:	4a10      	ldr	r2, [pc, #64]	; (8003940 <prvHeapInit+0x44>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80038fe:	f012 0f07 	tst.w	r2, #7
 8003902:	d01a      	beq.n	800393a <prvHeapInit+0x3e>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003904:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003906:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800390a:	f5c1 5370 	rsb	r3, r1, #15360	; 0x3c00
 800390e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003910:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003912:	490c      	ldr	r1, [pc, #48]	; (8003944 <prvHeapInit+0x48>)
 8003914:	600a      	str	r2, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003916:	2000      	movs	r0, #0
 8003918:	6048      	str	r0, [r1, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800391a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800391c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800391e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8003922:	608b      	str	r3, [r1, #8]
	pxEnd->xBlockSize = 0;
 8003924:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003926:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003928:	1a98      	subs	r0, r3, r2
 800392a:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800392c:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800392e:	60c8      	str	r0, [r1, #12]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003930:	6108      	str	r0, [r1, #16]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003932:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003936:	614b      	str	r3, [r1, #20]
}
 8003938:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800393a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800393e:	e7e8      	b.n	8003912 <prvHeapInit+0x16>
 8003940:	20001338 	.word	0x20001338
 8003944:	20001320 	.word	0x20001320

08003948 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003948:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <prvInsertBlockIntoFreeList+0x5c>)
 800394a:	461a      	mov	r2, r3
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4283      	cmp	r3, r0
 8003950:	d3fb      	bcc.n	800394a <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003952:	6851      	ldr	r1, [r2, #4]
 8003954:	eb02 0c01 	add.w	ip, r2, r1
 8003958:	4584      	cmp	ip, r0
 800395a:	d009      	beq.n	8003970 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800395c:	6841      	ldr	r1, [r0, #4]
 800395e:	eb00 0c01 	add.w	ip, r0, r1
 8003962:	4563      	cmp	r3, ip
 8003964:	d009      	beq.n	800397a <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003966:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003968:	4290      	cmp	r0, r2
 800396a:	d019      	beq.n	80039a0 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800396c:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800396e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003970:	6840      	ldr	r0, [r0, #4]
 8003972:	4401      	add	r1, r0
 8003974:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8003976:	4610      	mov	r0, r2
 8003978:	e7f0      	b.n	800395c <prvInsertBlockIntoFreeList+0x14>
{
 800397a:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800397c:	4c09      	ldr	r4, [pc, #36]	; (80039a4 <prvInsertBlockIntoFreeList+0x5c>)
 800397e:	68a4      	ldr	r4, [r4, #8]
 8003980:	42a3      	cmp	r3, r4
 8003982:	d00b      	beq.n	800399c <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4419      	add	r1, r3
 8003988:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800398a:	6813      	ldr	r3, [r2, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8003990:	4290      	cmp	r0, r2
 8003992:	d000      	beq.n	8003996 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003994:	6010      	str	r0, [r2, #0]
	}
}
 8003996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800399a:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800399c:	6004      	str	r4, [r0, #0]
 800399e:	e7f7      	b.n	8003990 <prvInsertBlockIntoFreeList+0x48>
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	20001320 	.word	0x20001320

080039a8 <pvPortMalloc>:
{
 80039a8:	b570      	push	{r4, r5, r6, lr}
 80039aa:	4605      	mov	r5, r0
	vTaskSuspendAll();
 80039ac:	f7fe fe7a 	bl	80026a4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80039b0:	4b35      	ldr	r3, [pc, #212]	; (8003a88 <pvPortMalloc+0xe0>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	b1a3      	cbz	r3, 80039e0 <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80039b6:	4b34      	ldr	r3, [pc, #208]	; (8003a88 <pvPortMalloc+0xe0>)
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	421d      	tst	r5, r3
 80039bc:	d14b      	bne.n	8003a56 <pvPortMalloc+0xae>
			if( xWantedSize > 0 )
 80039be:	b135      	cbz	r5, 80039ce <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 80039c0:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80039c2:	f015 0f07 	tst.w	r5, #7
 80039c6:	d002      	beq.n	80039ce <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80039c8:	f025 0507 	bic.w	r5, r5, #7
 80039cc:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80039ce:	2d00      	cmp	r5, #0
 80039d0:	d043      	beq.n	8003a5a <pvPortMalloc+0xb2>
 80039d2:	4b2d      	ldr	r3, [pc, #180]	; (8003a88 <pvPortMalloc+0xe0>)
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	42ab      	cmp	r3, r5
 80039d8:	d350      	bcc.n	8003a7c <pvPortMalloc+0xd4>
				pxBlock = xStart.pxNextFreeBlock;
 80039da:	4a2b      	ldr	r2, [pc, #172]	; (8003a88 <pvPortMalloc+0xe0>)
 80039dc:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039de:	e004      	b.n	80039ea <pvPortMalloc+0x42>
			prvHeapInit();
 80039e0:	f7ff ff8c 	bl	80038fc <prvHeapInit>
 80039e4:	e7e7      	b.n	80039b6 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80039e6:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80039e8:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039ea:	6863      	ldr	r3, [r4, #4]
 80039ec:	42ab      	cmp	r3, r5
 80039ee:	d202      	bcs.n	80039f6 <pvPortMalloc+0x4e>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f7      	bne.n	80039e6 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 80039f6:	4b24      	ldr	r3, [pc, #144]	; (8003a88 <pvPortMalloc+0xe0>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	42a3      	cmp	r3, r4
 80039fc:	d040      	beq.n	8003a80 <pvPortMalloc+0xd8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80039fe:	6816      	ldr	r6, [r2, #0]
 8003a00:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003a02:	6823      	ldr	r3, [r4, #0]
 8003a04:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a06:	6863      	ldr	r3, [r4, #4]
 8003a08:	1b5b      	subs	r3, r3, r5
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d912      	bls.n	8003a34 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a0e:	1960      	adds	r0, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a10:	f010 0f07 	tst.w	r0, #7
 8003a14:	d00a      	beq.n	8003a2c <pvPortMalloc+0x84>
 8003a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a1a:	b672      	cpsid	i
 8003a1c:	f383 8811 	msr	BASEPRI, r3
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	f3bf 8f4f 	dsb	sy
 8003a28:	b662      	cpsie	i
 8003a2a:	e7fe      	b.n	8003a2a <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a2c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a2e:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a30:	f7ff ff8a 	bl	8003948 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a34:	6861      	ldr	r1, [r4, #4]
 8003a36:	4a14      	ldr	r2, [pc, #80]	; (8003a88 <pvPortMalloc+0xe0>)
 8003a38:	6913      	ldr	r3, [r2, #16]
 8003a3a:	1a5b      	subs	r3, r3, r1
 8003a3c:	6113      	str	r3, [r2, #16]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a3e:	68d2      	ldr	r2, [r2, #12]
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d201      	bcs.n	8003a48 <pvPortMalloc+0xa0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a44:	4a10      	ldr	r2, [pc, #64]	; (8003a88 <pvPortMalloc+0xe0>)
 8003a46:	60d3      	str	r3, [r2, #12]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a48:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <pvPortMalloc+0xe0>)
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	430b      	orrs	r3, r1
 8003a4e:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	6023      	str	r3, [r4, #0]
 8003a54:	e002      	b.n	8003a5c <pvPortMalloc+0xb4>
void *pvReturn = NULL;
 8003a56:	2600      	movs	r6, #0
 8003a58:	e000      	b.n	8003a5c <pvPortMalloc+0xb4>
 8003a5a:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 8003a5c:	f7fe fec0 	bl	80027e0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a60:	f016 0f07 	tst.w	r6, #7
 8003a64:	d00e      	beq.n	8003a84 <pvPortMalloc+0xdc>
 8003a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6a:	b672      	cpsid	i
 8003a6c:	f383 8811 	msr	BASEPRI, r3
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	b662      	cpsie	i
 8003a7a:	e7fe      	b.n	8003a7a <pvPortMalloc+0xd2>
void *pvReturn = NULL;
 8003a7c:	2600      	movs	r6, #0
 8003a7e:	e7ed      	b.n	8003a5c <pvPortMalloc+0xb4>
 8003a80:	2600      	movs	r6, #0
 8003a82:	e7eb      	b.n	8003a5c <pvPortMalloc+0xb4>
}
 8003a84:	4630      	mov	r0, r6
 8003a86:	bd70      	pop	{r4, r5, r6, pc}
 8003a88:	20001320 	.word	0x20001320

08003a8c <vPortFree>:
	if( pv != NULL )
 8003a8c:	2800      	cmp	r0, #0
 8003a8e:	d034      	beq.n	8003afa <vPortFree+0x6e>
{
 8003a90:	b538      	push	{r3, r4, r5, lr}
 8003a92:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8003a94:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a98:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8003a9c:	4a17      	ldr	r2, [pc, #92]	; (8003afc <vPortFree+0x70>)
 8003a9e:	6952      	ldr	r2, [r2, #20]
 8003aa0:	4213      	tst	r3, r2
 8003aa2:	d10a      	bne.n	8003aba <vPortFree+0x2e>
 8003aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa8:	b672      	cpsid	i
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	b662      	cpsie	i
 8003ab8:	e7fe      	b.n	8003ab8 <vPortFree+0x2c>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003aba:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8003abe:	b151      	cbz	r1, 8003ad6 <vPortFree+0x4a>
 8003ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac4:	b672      	cpsid	i
 8003ac6:	f383 8811 	msr	BASEPRI, r3
 8003aca:	f3bf 8f6f 	isb	sy
 8003ace:	f3bf 8f4f 	dsb	sy
 8003ad2:	b662      	cpsie	i
 8003ad4:	e7fe      	b.n	8003ad4 <vPortFree+0x48>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003ad6:	ea23 0302 	bic.w	r3, r3, r2
 8003ada:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8003ade:	f7fe fde1 	bl	80026a4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003ae2:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8003ae6:	4a05      	ldr	r2, [pc, #20]	; (8003afc <vPortFree+0x70>)
 8003ae8:	6913      	ldr	r3, [r2, #16]
 8003aea:	440b      	add	r3, r1
 8003aec:	6113      	str	r3, [r2, #16]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003aee:	4628      	mov	r0, r5
 8003af0:	f7ff ff2a 	bl	8003948 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8003af4:	f7fe fe74 	bl	80027e0 <xTaskResumeAll>
}
 8003af8:	bd38      	pop	{r3, r4, r5, pc}
 8003afa:	4770      	bx	lr
 8003afc:	20001320 	.word	0x20001320

08003b00 <PushButton_Thread>:
    while (*angle >= 360.0f) *angle -= 360.0f;
    while (*angle < 0.0f) *angle += 360.0f;
}


void PushButton_Thread(void *argument) {
 8003b00:	b500      	push	{lr}
 8003b02:	b087      	sub	sp, #28
	// PA0 button init
	GPIO_InitTypeDef GPIO_InitStruct = { .Pin = GPIO_PIN_0, .Mode =
 8003b04:	2300      	movs	r3, #0
 8003b06:	9301      	str	r3, [sp, #4]
 8003b08:	9302      	str	r3, [sp, #8]
 8003b0a:	9303      	str	r3, [sp, #12]
 8003b0c:	9304      	str	r3, [sp, #16]
 8003b0e:	9305      	str	r3, [sp, #20]
 8003b10:	2301      	movs	r3, #1
 8003b12:	9301      	str	r3, [sp, #4]
 8003b14:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003b18:	9302      	str	r3, [sp, #8]
			GPIO_MODE_IT_RISING_FALLING, .Pull = GPIO_NOPULL };
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1a:	a901      	add	r1, sp, #4
 8003b1c:	4803      	ldr	r0, [pc, #12]	; (8003b2c <PushButton_Thread+0x2c>)
 8003b1e:	f002 fb3f 	bl	80061a0 <HAL_GPIO_Init>
	while(1){
		osDelay(10000);
 8003b22:	f242 7010 	movw	r0, #10000	; 0x2710
 8003b26:	f7fd fbe7 	bl	80012f8 <osDelay>
	while(1){
 8003b2a:	e7fa      	b.n	8003b22 <PushButton_Thread+0x22>
 8003b2c:	40020000 	.word	0x40020000

08003b30 <LCDRefresh_Thread>:
void LCDRefresh_Thread(void *argument) {
 8003b30:	b510      	push	{r4, lr}
	BSP_LCD_Init();
 8003b32:	f7fd f927 	bl	8000d84 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0,LCD_FB_START_ADDRESS);
 8003b36:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f7fc ff3e 	bl	80009bc <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(0);
 8003b40:	2000      	movs	r0, #0
 8003b42:	f7fc ff7b 	bl	8000a3c <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 8003b46:	f7fc ffb3 	bl	8000ab0 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8003b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4e:	f7fc ff93 	bl	8000a78 <BSP_LCD_Clear>
	uint32_t frameBufferWidth = BSP_LCD_GetXSize();
 8003b52:	f7fc ff27 	bl	80009a4 <BSP_LCD_GetXSize>
 8003b56:	4604      	mov	r4, r0
	uint32_t frameBufferHeight = BSP_LCD_GetYSize();
 8003b58:	f7fc ff2a 	bl	80009b0 <BSP_LCD_GetYSize>
	for (uint32_t y = 0; y < frameBufferHeight; y++) {
 8003b5c:	f04f 0c00 	mov.w	ip, #0
 8003b60:	e00c      	b.n	8003b7c <LCDRefresh_Thread+0x4c>
	    	((uint32_t*)LCD_FB_START_ADDRESS)[y * frameBufferWidth + x] = color;
 8003b62:	fb04 230c 	mla	r3, r4, ip, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8003b6c:	f46f 417f 	mvn.w	r1, #65280	; 0xff00
 8003b70:	6019      	str	r1, [r3, #0]
	    for (uint32_t x = 0; x < frameBufferWidth; x++) {
 8003b72:	3201      	adds	r2, #1
 8003b74:	42a2      	cmp	r2, r4
 8003b76:	d3f4      	bcc.n	8003b62 <LCDRefresh_Thread+0x32>
	for (uint32_t y = 0; y < frameBufferHeight; y++) {
 8003b78:	f10c 0c01 	add.w	ip, ip, #1
 8003b7c:	4584      	cmp	ip, r0
 8003b7e:	d201      	bcs.n	8003b84 <LCDRefresh_Thread+0x54>
	    for (uint32_t x = 0; x < frameBufferWidth; x++) {
 8003b80:	2200      	movs	r2, #0
 8003b82:	e7f7      	b.n	8003b74 <LCDRefresh_Thread+0x44>
    	osMutexAcquire(frameBufferMutex, osWaitForever);
 8003b84:	4c06      	ldr	r4, [pc, #24]	; (8003ba0 <LCDRefresh_Thread+0x70>)
 8003b86:	f04f 31ff 	mov.w	r1, #4294967295
 8003b8a:	6820      	ldr	r0, [r4, #0]
 8003b8c:	f7fd fc9c 	bl	80014c8 <osMutexAcquire>
		osMutexRelease(frameBufferMutex);
 8003b90:	6820      	ldr	r0, [r4, #0]
 8003b92:	f7fd fcd7 	bl	8001544 <osMutexRelease>
		osDelay(1000); // 25Hz
 8003b96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b9a:	f7fd fbad 	bl	80012f8 <osDelay>
    while (1) {
 8003b9e:	e7f1      	b.n	8003b84 <LCDRefresh_Thread+0x54>
 8003ba0:	20004f38 	.word	0x20004f38

08003ba4 <main>:
int main(void) {
 8003ba4:	b500      	push	{lr}
 8003ba6:	b085      	sub	sp, #20
	Sys_Init();
 8003ba8:	f000 fff4 	bl	8004b94 <Sys_Init>
	osKernelInitialize();
 8003bac:	f7fd fa44 	bl	8001038 <osKernelInitialize>
	GyroThreadHandle = osThreadNew(Gyro_Thread, NULL, &Gyro_Thread_attributes);
 8003bb0:	4e1e      	ldr	r6, [pc, #120]	; (8003c2c <main+0x88>)
 8003bb2:	4632      	mov	r2, r6
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	481e      	ldr	r0, [pc, #120]	; (8003c30 <main+0x8c>)
 8003bb8:	f7fd fa80 	bl	80010bc <osThreadNew>
 8003bbc:	4c1d      	ldr	r4, [pc, #116]	; (8003c34 <main+0x90>)
 8003bbe:	6060      	str	r0, [r4, #4]
	UART_ThreadHandle = osThreadNew(UART_Thread, NULL, &UART_Thread_attributes);
 8003bc0:	f106 0224 	add.w	r2, r6, #36	; 0x24
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	481c      	ldr	r0, [pc, #112]	; (8003c38 <main+0x94>)
 8003bc8:	f7fd fa78 	bl	80010bc <osThreadNew>
 8003bcc:	60a0      	str	r0, [r4, #8]
	uartQueueHandle = osMessageQueueNew(1, sizeof(MPU6050_t),
 8003bce:	f106 0248 	add.w	r2, r6, #72	; 0x48
 8003bd2:	2158      	movs	r1, #88	; 0x58
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	f7fd fceb 	bl	80015b0 <osMessageQueueNew>
 8003bda:	60e0      	str	r0, [r4, #12]
	const osSemaphoreAttr_t mpuDataSemaphore_attributes = {
 8003bdc:	2500      	movs	r5, #0
 8003bde:	9500      	str	r5, [sp, #0]
 8003be0:	9501      	str	r5, [sp, #4]
 8003be2:	9502      	str	r5, [sp, #8]
 8003be4:	9503      	str	r5, [sp, #12]
 8003be6:	4b15      	ldr	r3, [pc, #84]	; (8003c3c <main+0x98>)
 8003be8:	9300      	str	r3, [sp, #0]
    frameBufferMutex = osMutexNew(&frameBufferMutex_attributes);
 8003bea:	f106 0060 	add.w	r0, r6, #96	; 0x60
 8003bee:	f7fd fc0f 	bl	8001410 <osMutexNew>
 8003bf2:	6020      	str	r0, [r4, #0]
    LCDRefresh_ThreadHandle=osThreadNew(LCDRefresh_Thread, NULL, &LCDRefresh_Thread_attributes);
 8003bf4:	f106 0270 	add.w	r2, r6, #112	; 0x70
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	4811      	ldr	r0, [pc, #68]	; (8003c40 <main+0x9c>)
 8003bfc:	f7fd fa5e 	bl	80010bc <osThreadNew>
 8003c00:	6120      	str	r0, [r4, #16]
    LCDBuffer_ThreadHandle=osThreadNew(LCDBuffer_Thread, NULL, &LCDBuffer_Thread_attributes);
 8003c02:	f106 0294 	add.w	r2, r6, #148	; 0x94
 8003c06:	4629      	mov	r1, r5
 8003c08:	480e      	ldr	r0, [pc, #56]	; (8003c44 <main+0xa0>)
 8003c0a:	f7fd fa57 	bl	80010bc <osThreadNew>
 8003c0e:	6160      	str	r0, [r4, #20]
	PushButton_ThreadHandle = osThreadNew(PushButton_Thread, NULL, &PushButton_Thread_attributes);
 8003c10:	f106 02b8 	add.w	r2, r6, #184	; 0xb8
 8003c14:	4629      	mov	r1, r5
 8003c16:	480c      	ldr	r0, [pc, #48]	; (8003c48 <main+0xa4>)
 8003c18:	f7fd fa50 	bl	80010bc <osThreadNew>
 8003c1c:	61a0      	str	r0, [r4, #24]
	pushButtonFlag = osEventFlagsNew(NULL);	osKernelStart();
 8003c1e:	4628      	mov	r0, r5
 8003c20:	f7fd fb88 	bl	8001334 <osEventFlagsNew>
 8003c24:	61e0      	str	r0, [r4, #28]
 8003c26:	f7fd fa25 	bl	8001074 <osKernelStart>
	while (1) {
 8003c2a:	e7fe      	b.n	8003c2a <main+0x86>
 8003c2c:	0800ea64 	.word	0x0800ea64
 8003c30:	08003d99 	.word	0x08003d99
 8003c34:	20004f38 	.word	0x20004f38
 8003c38:	0800405d 	.word	0x0800405d
 8003c3c:	0800ec04 	.word	0x0800ec04
 8003c40:	08003b31 	.word	0x08003b31
 8003c44:	08004369 	.word	0x08004369
 8003c48:	08003b01 	.word	0x08003b01

08003c4c <USART1_IRQHandler>:
void USART1_IRQHandler(void) {
 8003c4c:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&USB_UART);
 8003c4e:	4802      	ldr	r0, [pc, #8]	; (8003c58 <USART1_IRQHandler+0xc>)
 8003c50:	f004 fcbc 	bl	80085cc <HAL_UART_IRQHandler>
}
 8003c54:	bd08      	pop	{r3, pc}
 8003c56:	bf00      	nop
 8003c58:	200053ac 	.word	0x200053ac

08003c5c <USART6_IRQHandler>:
void USART6_IRQHandler(void) {
 8003c5c:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&DISCO_UART);
 8003c5e:	4802      	ldr	r0, [pc, #8]	; (8003c68 <USART6_IRQHandler+0xc>)
 8003c60:	f004 fcb4 	bl	80085cc <HAL_UART_IRQHandler>
}
 8003c64:	bd08      	pop	{r3, pc}
 8003c66:	bf00      	nop
 8003c68:	20004f58 	.word	0x20004f58

08003c6c <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void) {
 8003c6c:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003c6e:	4802      	ldr	r0, [pc, #8]	; (8003c78 <DMA2_Stream1_IRQHandler+0xc>)
 8003c70:	f001 fce6 	bl	8005640 <HAL_DMA_IRQHandler>
}
 8003c74:	bd08      	pop	{r3, pc}
 8003c76:	bf00      	nop
 8003c78:	20004fe0 	.word	0x20004fe0

08003c7c <DMA2_Stream5_IRQHandler>:
void DMA2_Stream5_IRQHandler(void) {
 8003c7c:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c7e:	4802      	ldr	r0, [pc, #8]	; (8003c88 <DMA2_Stream5_IRQHandler+0xc>)
 8003c80:	f001 fcde 	bl	8005640 <HAL_DMA_IRQHandler>
}
 8003c84:	bd08      	pop	{r3, pc}
 8003c86:	bf00      	nop
 8003c88:	20005040 	.word	0x20005040

08003c8c <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void) {
 8003c8c:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003c8e:	4802      	ldr	r0, [pc, #8]	; (8003c98 <DMA2_Stream6_IRQHandler+0xc>)
 8003c90:	f001 fcd6 	bl	8005640 <HAL_DMA_IRQHandler>
}
 8003c94:	bd08      	pop	{r3, pc}
 8003c96:	bf00      	nop
 8003c98:	200050a0 	.word	0x200050a0

08003c9c <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void) {
 8003c9c:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003c9e:	4802      	ldr	r0, [pc, #8]	; (8003ca8 <DMA2_Stream7_IRQHandler+0xc>)
 8003ca0:	f001 fcce 	bl	8005640 <HAL_DMA_IRQHandler>
}
 8003ca4:	bd08      	pop	{r3, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20005100 	.word	0x20005100

08003cac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003cac:	b538      	push	{r3, r4, r5, lr}
	if(huart->Instance==USART6){
 8003cae:	6802      	ldr	r2, [r0, #0]
 8003cb0:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <HAL_UART_RxCpltCallback+0x30>)
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d000      	beq.n	8003cb8 <HAL_UART_RxCpltCallback+0xc>
}
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
	    HAL_UART_AbortReceive(&DISCO_UART);// Cancel receving attemp
 8003cb8:	4c09      	ldr	r4, [pc, #36]	; (8003ce0 <HAL_UART_RxCpltCallback+0x34>)
 8003cba:	f104 0520 	add.w	r5, r4, #32
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f004 fb62 	bl	8008388 <HAL_UART_AbortReceive>
		HAL_UART_Receive_DMA(&DISCO_UART, &PeerMpu6050 , sizeof(MPU6050_t));// Get ready to receive Buffer
 8003cc4:	2258      	movs	r2, #88	; 0x58
 8003cc6:	f504 710a 	add.w	r1, r4, #552	; 0x228
 8003cca:	4628      	mov	r0, r5
 8003ccc:	f005 f9a2 	bl	8009014 <HAL_UART_Receive_DMA>
		osThreadFlagsSet(LCDBuffer_ThreadHandle, 0x00000001U);
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	6960      	ldr	r0, [r4, #20]
 8003cd4:	f7fd fa5e 	bl	8001194 <osThreadFlagsSet>
}
 8003cd8:	e7ed      	b.n	8003cb6 <HAL_UART_RxCpltCallback+0xa>
 8003cda:	bf00      	nop
 8003cdc:	40011400 	.word	0x40011400
 8003ce0:	20004f38 	.word	0x20004f38

08003ce4 <HAL_UART_TxCpltCallback>:
}
 8003ce4:	4770      	bx	lr
	...

08003ce8 <I2C_init>:
void I2C_init() {
 8003ce8:	b500      	push	{lr}
 8003cea:	b087      	sub	sp, #28
	hi2c1.Instance = I2C1;
 8003cec:	4822      	ldr	r0, [pc, #136]	; (8003d78 <I2C_init+0x90>)
 8003cee:	4b23      	ldr	r3, [pc, #140]	; (8003d7c <I2C_init+0x94>)
 8003cf0:	f8c0 3280 	str.w	r3, [r0, #640]	; 0x280
	hi2c1.Init.Timing = 0x00506682;
 8003cf4:	4b22      	ldr	r3, [pc, #136]	; (8003d80 <I2C_init+0x98>)
 8003cf6:	f8c0 3284 	str.w	r3, [r0, #644]	; 0x284
	hi2c1.Init.OwnAddress1 = 0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f8c0 3288 	str.w	r3, [r0, #648]	; 0x288
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d00:	2201      	movs	r2, #1
 8003d02:	f8c0 228c 	str.w	r2, [r0, #652]	; 0x28c
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d06:	f8c0 3290 	str.w	r3, [r0, #656]	; 0x290
	hi2c1.Init.OwnAddress2 = 0;
 8003d0a:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003d0e:	f8c0 3298 	str.w	r3, [r0, #664]	; 0x298
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d12:	f8c0 329c 	str.w	r3, [r0, #668]	; 0x29c
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d16:	f8c0 32a0 	str.w	r3, [r0, #672]	; 0x2a0
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d1a:	f500 7020 	add.w	r0, r0, #640	; 0x280
 8003d1e:	f002 fcfd 	bl	800671c <HAL_I2C_Init>
 8003d22:	b9e0      	cbnz	r0, 8003d5e <I2C_init+0x76>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d24:	2100      	movs	r1, #0
 8003d26:	4817      	ldr	r0, [pc, #92]	; (8003d84 <I2C_init+0x9c>)
 8003d28:	f002 ff04 	bl	8006b34 <HAL_I2CEx_ConfigAnalogFilter>
 8003d2c:	b9d8      	cbnz	r0, 8003d66 <I2C_init+0x7e>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d2e:	2100      	movs	r1, #0
 8003d30:	4814      	ldr	r0, [pc, #80]	; (8003d84 <I2C_init+0x9c>)
 8003d32:	f002 ff2d 	bl	8006b90 <HAL_I2CEx_ConfigDigitalFilter>
 8003d36:	b9d0      	cbnz	r0, 8003d6e <I2C_init+0x86>
	gpio_init.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8003d38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d3c:	9301      	str	r3, [sp, #4]
	gpio_init.Mode = GPIO_MODE_AF_OD;
 8003d3e:	2312      	movs	r3, #18
 8003d40:	9302      	str	r3, [sp, #8]
	gpio_init.Pull = GPIO_PULLUP;
 8003d42:	2301      	movs	r3, #1
 8003d44:	9303      	str	r3, [sp, #12]
	gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d46:	2303      	movs	r3, #3
 8003d48:	9304      	str	r3, [sp, #16]
	gpio_init.Alternate = GPIO_AF4_I2C1;
 8003d4a:	2304      	movs	r3, #4
 8003d4c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOB, &gpio_init);
 8003d4e:	eb0d 0103 	add.w	r1, sp, r3
 8003d52:	480d      	ldr	r0, [pc, #52]	; (8003d88 <I2C_init+0xa0>)
 8003d54:	f002 fa24 	bl	80061a0 <HAL_GPIO_Init>
}
 8003d58:	b007      	add	sp, #28
 8003d5a:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C init failed\n\r");
 8003d5e:	480b      	ldr	r0, [pc, #44]	; (8003d8c <I2C_init+0xa4>)
 8003d60:	f005 ff26 	bl	8009bb0 <iprintf>
 8003d64:	e7de      	b.n	8003d24 <I2C_init+0x3c>
		printf("I2C analog filter init failed\n\r");
 8003d66:	480a      	ldr	r0, [pc, #40]	; (8003d90 <I2C_init+0xa8>)
 8003d68:	f005 ff22 	bl	8009bb0 <iprintf>
 8003d6c:	e7df      	b.n	8003d2e <I2C_init+0x46>
		printf("I2C digital filter init failed\n\r");
 8003d6e:	4809      	ldr	r0, [pc, #36]	; (8003d94 <I2C_init+0xac>)
 8003d70:	f005 ff1e 	bl	8009bb0 <iprintf>
 8003d74:	e7e0      	b.n	8003d38 <I2C_init+0x50>
 8003d76:	bf00      	nop
 8003d78:	20004f38 	.word	0x20004f38
 8003d7c:	40005400 	.word	0x40005400
 8003d80:	00506682 	.word	0x00506682
 8003d84:	200051b8 	.word	0x200051b8
 8003d88:	40020400 	.word	0x40020400
 8003d8c:	0800ec18 	.word	0x0800ec18
 8003d90:	0800ec2c 	.word	0x0800ec2c
 8003d94:	0800ec4c 	.word	0x0800ec4c

08003d98 <Gyro_Thread>:
void Gyro_Thread(void *argument) {
 8003d98:	b508      	push	{r3, lr}
	I2C_init();
 8003d9a:	f7ff ffa5 	bl	8003ce8 <I2C_init>
	MPU6050_Init(&hi2c1);
 8003d9e:	4824      	ldr	r0, [pc, #144]	; (8003e30 <Gyro_Thread+0x98>)
 8003da0:	f000 ff14 	bl	8004bcc <MPU6050_Init>
	osDelay(100);
 8003da4:	2064      	movs	r0, #100	; 0x64
 8003da6:	f7fd faa7 	bl	80012f8 <osDelay>
 8003daa:	e00e      	b.n	8003dca <Gyro_Thread+0x32>
			HAL_UART_AbortTransmit(&DISCO_UART);// Cancel receving attemp
 8003dac:	4d21      	ldr	r5, [pc, #132]	; (8003e34 <Gyro_Thread+0x9c>)
 8003dae:	f105 0420 	add.w	r4, r5, #32
 8003db2:	4620      	mov	r0, r4
 8003db4:	f004 fab4 	bl	8008320 <HAL_UART_AbortTransmit>
			HAL_UART_Transmit_DMA(&DISCO_UART, &mpu6050, sizeof(MPU6050_t));
 8003db8:	2258      	movs	r2, #88	; 0x58
 8003dba:	f505 7136 	add.w	r1, r5, #728	; 0x2d8
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	f004 fa64 	bl	800828c <HAL_UART_Transmit_DMA>
		osDelay(100);
 8003dc4:	2064      	movs	r0, #100	; 0x64
 8003dc6:	f7fd fa97 	bl	80012f8 <osDelay>
		MPU6050_Read_All(&hi2c1, &mpu6050);
 8003dca:	4c1a      	ldr	r4, [pc, #104]	; (8003e34 <Gyro_Thread+0x9c>)
 8003dcc:	f504 7136 	add.w	r1, r4, #728	; 0x2d8
 8003dd0:	f504 7020 	add.w	r0, r4, #640	; 0x280
 8003dd4:	f000 ffac 	bl	8004d30 <MPU6050_Read_All>
		if((mpu6050.Gx == 0) && (mpu6050.Gy == 0) && (mpu6050.Gz == 0) && (mpu6050.Ax == 0) && (mpu6050.Ay == 0) && (mpu6050.Az == 0)) {
 8003dd8:	ed94 7bc0 	vldr	d7, [r4, #768]	; 0x300
 8003ddc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de4:	d1e2      	bne.n	8003dac <Gyro_Thread+0x14>
 8003de6:	ed94 7bc2 	vldr	d7, [r4, #776]	; 0x308
 8003dea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df2:	d1db      	bne.n	8003dac <Gyro_Thread+0x14>
 8003df4:	ed94 7bc4 	vldr	d7, [r4, #784]	; 0x310
 8003df8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e00:	d1d4      	bne.n	8003dac <Gyro_Thread+0x14>
 8003e02:	ed94 7bb8 	vldr	d7, [r4, #736]	; 0x2e0
 8003e06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e0e:	d1cd      	bne.n	8003dac <Gyro_Thread+0x14>
 8003e10:	ed94 7bba 	vldr	d7, [r4, #744]	; 0x2e8
 8003e14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e1c:	d1c6      	bne.n	8003dac <Gyro_Thread+0x14>
 8003e1e:	ed94 7bbc 	vldr	d7, [r4, #752]	; 0x2f0
 8003e22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2a:	d0cb      	beq.n	8003dc4 <Gyro_Thread+0x2c>
 8003e2c:	e7be      	b.n	8003dac <Gyro_Thread+0x14>
 8003e2e:	bf00      	nop
 8003e30:	200051b8 	.word	0x200051b8
 8003e34:	20004f38 	.word	0x20004f38

08003e38 <DMA_init>:
void DMA_init() {
 8003e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e3c:	b082      	sub	sp, #8
	__HAL_RCC_DMA2_CLK_ENABLE();
 8003e3e:	4b65      	ldr	r3, [pc, #404]	; (8003fd4 <DMA_init+0x19c>)
 8003e40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e42:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
 8003e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	9b01      	ldr	r3, [sp, #4]
	hdma_usart1_tx.Instance = DMA2_Stream7;
 8003e52:	4c61      	ldr	r4, [pc, #388]	; (8003fd8 <DMA_init+0x1a0>)
 8003e54:	4b61      	ldr	r3, [pc, #388]	; (8003fdc <DMA_init+0x1a4>)
 8003e56:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
	hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003e5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e5e:	f8c4 21cc 	str.w	r2, [r4, #460]	; 0x1cc
	hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e62:	2040      	movs	r0, #64	; 0x40
 8003e64:	f8c4 01d0 	str.w	r0, [r4, #464]	; 0x1d0
	hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e68:	2500      	movs	r5, #0
 8003e6a:	f8c4 51d4 	str.w	r5, [r4, #468]	; 0x1d4
	hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e72:	f8c4 31d8 	str.w	r3, [r4, #472]	; 0x1d8
	hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e76:	f8c4 51dc 	str.w	r5, [r4, #476]	; 0x1dc
	hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e7a:	f8c4 51e0 	str.w	r5, [r4, #480]	; 0x1e0
	hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003e7e:	f8c4 51e4 	str.w	r5, [r4, #484]	; 0x1e4
	hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e82:	f8c4 51e8 	str.w	r5, [r4, #488]	; 0x1e8
	hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e86:	f8c4 51ec 	str.w	r5, [r4, #492]	; 0x1ec
	hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003e8a:	2603      	movs	r6, #3
 8003e8c:	f8c4 61f0 	str.w	r6, [r4, #496]	; 0x1f0
	hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003e90:	f8c4 51f4 	str.w	r5, [r4, #500]	; 0x1f4
	hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003e94:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
	hdma_usart1_rx.Instance = DMA2_Stream5;
 8003e98:	4951      	ldr	r1, [pc, #324]	; (8003fe0 <DMA_init+0x1a8>)
 8003e9a:	f8c4 1108 	str.w	r1, [r4, #264]	; 0x108
	hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003e9e:	f8c4 210c 	str.w	r2, [r4, #268]	; 0x10c
	hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ea2:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
	hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ea6:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
	hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003eaa:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
	hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003eae:	f8c4 511c 	str.w	r5, [r4, #284]	; 0x11c
	hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003eb2:	f8c4 5120 	str.w	r5, [r4, #288]	; 0x120
	hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003eb6:	f8c4 5124 	str.w	r5, [r4, #292]	; 0x124
	hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003eba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ebe:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
	hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ec2:	f8c4 512c 	str.w	r5, [r4, #300]	; 0x12c
	hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003ec6:	f8c4 6130 	str.w	r6, [r4, #304]	; 0x130
	hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003eca:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
	hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003ece:	f8c4 5138 	str.w	r5, [r4, #312]	; 0x138
	hdma_usart6_tx.Instance = DMA2_Stream6;
 8003ed2:	3118      	adds	r1, #24
 8003ed4:	f8c4 1168 	str.w	r1, [r4, #360]	; 0x168
	hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003ed8:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8003edc:	f8c4 116c 	str.w	r1, [r4, #364]	; 0x16c
	hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ee0:	f8c4 0170 	str.w	r0, [r4, #368]	; 0x170
	hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ee4:	f8c4 5174 	str.w	r5, [r4, #372]	; 0x174
	hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ee8:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
	hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003eec:	f8c4 517c 	str.w	r5, [r4, #380]	; 0x17c
	hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ef0:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
	hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003ef4:	f8c4 5184 	str.w	r5, [r4, #388]	; 0x184
	hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ef8:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
	hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003efc:	f8c4 518c 	str.w	r5, [r4, #396]	; 0x18c
	hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003f00:	f8c4 6190 	str.w	r6, [r4, #400]	; 0x190
	hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003f04:	f8c4 5194 	str.w	r5, [r4, #404]	; 0x194
	hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003f08:	f8c4 5198 	str.w	r5, [r4, #408]	; 0x198
	hdma_usart6_rx.Instance = DMA2_Stream1;
 8003f0c:	4835      	ldr	r0, [pc, #212]	; (8003fe4 <DMA_init+0x1ac>)
 8003f0e:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
	hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003f12:	f8c4 10ac 	str.w	r1, [r4, #172]	; 0xac
	hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f16:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f1a:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
	hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003f1e:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
	hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f22:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
	hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f26:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
	hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8003f2a:	f8c4 50c4 	str.w	r5, [r4, #196]	; 0xc4
	hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003f2e:	f8c4 20c8 	str.w	r2, [r4, #200]	; 0xc8
	hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f32:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
	hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003f36:	f8c4 60d0 	str.w	r6, [r4, #208]	; 0xd0
	hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003f3a:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
	hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003f3e:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);    // UART RX
 8003f42:	2039      	movs	r0, #57	; 0x39
 8003f44:	f001 f9c0 	bl	80052c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8003f48:	462a      	mov	r2, r5
 8003f4a:	2106      	movs	r1, #6
 8003f4c:	2039      	movs	r0, #57	; 0x39
 8003f4e:	f001 f985 	bl	800525c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);    // USB RX
 8003f52:	2044      	movs	r0, #68	; 0x44
 8003f54:	f001 f9b8 	bl	80052c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 6, 1);
 8003f58:	2201      	movs	r2, #1
 8003f5a:	2106      	movs	r1, #6
 8003f5c:	2044      	movs	r0, #68	; 0x44
 8003f5e:	f001 f97d 	bl	800525c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);    // UART TX
 8003f62:	2045      	movs	r0, #69	; 0x45
 8003f64:	f001 f9b0 	bl	80052c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 6, 2);
 8003f68:	2202      	movs	r2, #2
 8003f6a:	2106      	movs	r1, #6
 8003f6c:	2045      	movs	r0, #69	; 0x45
 8003f6e:	f001 f975 	bl	800525c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);    // USB TX
 8003f72:	2046      	movs	r0, #70	; 0x46
 8003f74:	f001 f9a8 	bl	80052c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 6, 3);
 8003f78:	4632      	mov	r2, r6
 8003f7a:	2106      	movs	r1, #6
 8003f7c:	2046      	movs	r0, #70	; 0x46
 8003f7e:	f001 f96d 	bl	800525c <HAL_NVIC_SetPriority>
	HAL_DMA_Init(&hdma_usart1_rx);
 8003f82:	f504 7784 	add.w	r7, r4, #264	; 0x108
 8003f86:	4638      	mov	r0, r7
 8003f88:	f001 fa2a 	bl	80053e0 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart1_tx);
 8003f8c:	f504 78e4 	add.w	r8, r4, #456	; 0x1c8
 8003f90:	4640      	mov	r0, r8
 8003f92:	f001 fa25 	bl	80053e0 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart6_rx);
 8003f96:	f104 05a8 	add.w	r5, r4, #168	; 0xa8
 8003f9a:	4628      	mov	r0, r5
 8003f9c:	f001 fa20 	bl	80053e0 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart6_tx);
 8003fa0:	f504 76b4 	add.w	r6, r4, #360	; 0x168
 8003fa4:	4630      	mov	r0, r6
 8003fa6:	f001 fa1b 	bl	80053e0 <HAL_DMA_Init>
	__HAL_LINKDMA(&USB_UART, hdmatx, hdma_usart1_tx);
 8003faa:	4b0f      	ldr	r3, [pc, #60]	; (8003fe8 <DMA_init+0x1b0>)
 8003fac:	f8c3 8070 	str.w	r8, [r3, #112]	; 0x70
 8003fb0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
	__HAL_LINKDMA(&USB_UART, hdmarx, hdma_usart1_rx);
 8003fb4:	675f      	str	r7, [r3, #116]	; 0x74
 8003fb6:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	__HAL_LINKDMA(&DISCO_UART, hdmatx, hdma_usart6_tx);
 8003fba:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 8003fbe:	f104 0320 	add.w	r3, r4, #32
 8003fc2:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
	__HAL_LINKDMA(&DISCO_UART, hdmarx, hdma_usart6_rx);
 8003fc6:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
 8003fca:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
}
 8003fce:	b002      	add	sp, #8
 8003fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	20004f38 	.word	0x20004f38
 8003fdc:	400264b8 	.word	0x400264b8
 8003fe0:	40026488 	.word	0x40026488
 8003fe4:	40026428 	.word	0x40026428
 8003fe8:	200053ac 	.word	0x200053ac

08003fec <UART_init>:
void UART_init() {
 8003fec:	b538      	push	{r3, r4, r5, lr}
	USB_UART_ptr->Instance = USART1;
 8003fee:	4816      	ldr	r0, [pc, #88]	; (8004048 <UART_init+0x5c>)
 8003ff0:	4b16      	ldr	r3, [pc, #88]	; (800404c <UART_init+0x60>)
 8003ff2:	6003      	str	r3, [r0, #0]
	USB_UART_ptr->Init.BaudRate = 115200;
 8003ff4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003ff8:	6043      	str	r3, [r0, #4]
	USB_UART_ptr->Init.WordLength = UART_WORDLENGTH_8B;
 8003ffa:	2400      	movs	r4, #0
 8003ffc:	6084      	str	r4, [r0, #8]
	USB_UART_ptr->Init.StopBits = UART_STOPBITS_1;
 8003ffe:	60c4      	str	r4, [r0, #12]
	USB_UART_ptr->Init.Parity = UART_PARITY_NONE;
 8004000:	6104      	str	r4, [r0, #16]
	USB_UART_ptr->Init.Mode = UART_MODE_TX_RX;
 8004002:	250c      	movs	r5, #12
 8004004:	6145      	str	r5, [r0, #20]
	USB_UART_ptr->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004006:	6184      	str	r4, [r0, #24]
	HAL_UART_Init(&USB_UART);
 8004008:	f004 ff7e 	bl	8008f08 <HAL_UART_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800400c:	4622      	mov	r2, r4
 800400e:	2105      	movs	r1, #5
 8004010:	2025      	movs	r0, #37	; 0x25
 8004012:	f001 f923 	bl	800525c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004016:	2025      	movs	r0, #37	; 0x25
 8004018:	f001 f956 	bl	80052c8 <HAL_NVIC_EnableIRQ>
	DISCO_UART_ptr->Instance = USART6;
 800401c:	480c      	ldr	r0, [pc, #48]	; (8004050 <UART_init+0x64>)
 800401e:	4b0d      	ldr	r3, [pc, #52]	; (8004054 <UART_init+0x68>)
 8004020:	6203      	str	r3, [r0, #32]
	DISCO_UART_ptr->Init.BaudRate = 500000;
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <UART_init+0x6c>)
 8004024:	6243      	str	r3, [r0, #36]	; 0x24
	DISCO_UART_ptr->Init.WordLength = UART_WORDLENGTH_8B;
 8004026:	6284      	str	r4, [r0, #40]	; 0x28
	DISCO_UART_ptr->Init.StopBits = UART_STOPBITS_1;
 8004028:	62c4      	str	r4, [r0, #44]	; 0x2c
	DISCO_UART_ptr->Init.Parity = UART_PARITY_NONE;
 800402a:	6304      	str	r4, [r0, #48]	; 0x30
	DISCO_UART_ptr->Init.Mode = UART_MODE_TX_RX;
 800402c:	6345      	str	r5, [r0, #52]	; 0x34
	DISCO_UART_ptr->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800402e:	6384      	str	r4, [r0, #56]	; 0x38
	HAL_UART_Init(&DISCO_UART);
 8004030:	3020      	adds	r0, #32
 8004032:	f004 ff69 	bl	8008f08 <HAL_UART_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 2);
 8004036:	2202      	movs	r2, #2
 8004038:	2105      	movs	r1, #5
 800403a:	2047      	movs	r0, #71	; 0x47
 800403c:	f001 f90e 	bl	800525c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004040:	2047      	movs	r0, #71	; 0x47
 8004042:	f001 f941 	bl	80052c8 <HAL_NVIC_EnableIRQ>
}
 8004046:	bd38      	pop	{r3, r4, r5, pc}
 8004048:	200053ac 	.word	0x200053ac
 800404c:	40011000 	.word	0x40011000
 8004050:	20004f38 	.word	0x20004f38
 8004054:	40011400 	.word	0x40011400
 8004058:	0007a120 	.word	0x0007a120

0800405c <UART_Thread>:
void UART_Thread(void *argument) {
 800405c:	b508      	push	{r3, lr}
	DMA_init();
 800405e:	f7ff feeb 	bl	8003e38 <DMA_init>
	UART_init();
 8004062:	f7ff ffc3 	bl	8003fec <UART_init>
		osDelay(100);
 8004066:	2064      	movs	r0, #100	; 0x64
 8004068:	f7fd f946 	bl	80012f8 <osDelay>
	while (1) {
 800406c:	e7fb      	b.n	8004066 <UART_Thread+0xa>

0800406e <DrawCharToBuffer>:
						uint32_t textColor,  uint32_t* buffer, uint32_t bufferWidth) {
 800406e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004072:	4606      	mov	r6, r0
 8004074:	460d      	mov	r5, r1
 8004076:	4614      	mov	r4, r2
 8004078:	461a      	mov	r2, r3
 800407a:	f8bd 9020 	ldrh.w	r9, [sp, #32]
 800407e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8004082:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004084:	980b      	ldr	r0, [sp, #44]	; 0x2c
    for (uint16_t i = 0; i < charHeight; i++) {
 8004086:	2100      	movs	r1, #0
 8004088:	e024      	b.n	80040d4 <DrawCharToBuffer+0x66>
        for (uint16_t j = 0; j < charWidth; j++) {
 800408a:	f10c 0c01 	add.w	ip, ip, #1
 800408e:	fa1f fc8c 	uxth.w	ip, ip
 8004092:	4594      	cmp	ip, r2
 8004094:	d21c      	bcs.n	80040d0 <DrawCharToBuffer+0x62>
            uint16_t bit = (charBitmap[i * ((charWidth + 7) / 8) + j / 8] >> (7 - j % 8)) & 0x1;
 8004096:	468e      	mov	lr, r1
 8004098:	f102 0a07 	add.w	sl, r2, #7
 800409c:	ea4f 0aea 	mov.w	sl, sl, asr #3
 80040a0:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80040a4:	fb0a 3301 	mla	r3, sl, r1, r3
 80040a8:	5ce3      	ldrb	r3, [r4, r3]
 80040aa:	ea6f 0a0c 	mvn.w	sl, ip
 80040ae:	f00a 0a07 	and.w	sl, sl, #7
 80040b2:	fa43 f30a 	asr.w	r3, r3, sl
            if(!bit)continue;
 80040b6:	f013 0f01 	tst.w	r3, #1
 80040ba:	d0e6      	beq.n	800408a <DrawCharToBuffer+0x1c>
            uint32_t *pixel = buffer + (y + i) * bufferWidth + (x + j);
 80040bc:	44ae      	add	lr, r5
 80040be:	eb06 030c 	add.w	r3, r6, ip
 80040c2:	fb00 3e0e 	mla	lr, r0, lr, r3
            if ((x + j) < bufferWidth) {
 80040c6:	4283      	cmp	r3, r0
 80040c8:	d2df      	bcs.n	800408a <DrawCharToBuffer+0x1c>
                *pixel = color;
 80040ca:	f847 802e 	str.w	r8, [r7, lr, lsl #2]
 80040ce:	e7dc      	b.n	800408a <DrawCharToBuffer+0x1c>
    for (uint16_t i = 0; i < charHeight; i++) {
 80040d0:	3101      	adds	r1, #1
 80040d2:	b289      	uxth	r1, r1
 80040d4:	4549      	cmp	r1, r9
 80040d6:	d202      	bcs.n	80040de <DrawCharToBuffer+0x70>
        for (uint16_t j = 0; j < charWidth; j++) {
 80040d8:	f04f 0c00 	mov.w	ip, #0
 80040dc:	e7d9      	b.n	8004092 <DrawCharToBuffer+0x24>
}
 80040de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080040e2 <DrawStringToBuffer>:
void DrawStringToBuffer(char* str, uint16_t x, uint16_t y, uint32_t textColor, uint32_t* buffer, uint32_t bufferWidth) {
 80040e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e6:	b085      	sub	sp, #20
 80040e8:	4605      	mov	r5, r0
 80040ea:	460c      	mov	r4, r1
 80040ec:	4617      	mov	r7, r2
 80040ee:	469b      	mov	fp, r3
 80040f0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    sFONT *pFont = BSP_LCD_GetFont(); // Get the current font
 80040f4:	f7fc fcb4 	bl	8000a60 <BSP_LCD_GetFont>
 80040f8:	4682      	mov	sl, r0
    uint16_t charWidth = pFont->Width;
 80040fa:	8886      	ldrh	r6, [r0, #4]
    uint16_t charHeight = pFont->Height;
 80040fc:	f8b0 8006 	ldrh.w	r8, [r0, #6]
    while (*str) {
 8004100:	e01e      	b.n	8004140 <DrawStringToBuffer+0x5e>
        uint8_t *charBitmap = &pFont->table[(*str - ' ') * charHeight * ((charWidth + 7) / 8)];
 8004102:	f8da 0000 	ldr.w	r0, [sl]
 8004106:	3b20      	subs	r3, #32
 8004108:	fb08 f103 	mul.w	r1, r8, r3
 800410c:	1df2      	adds	r2, r6, #7
 800410e:	10d2      	asrs	r2, r2, #3
        DrawCharToBuffer(x, y, charBitmap, charWidth, charHeight, textColor,  buffer, bufferWidth);
 8004110:	f8cd 900c 	str.w	r9, [sp, #12]
 8004114:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004116:	9302      	str	r3, [sp, #8]
 8004118:	f8cd b004 	str.w	fp, [sp, #4]
 800411c:	f8cd 8000 	str.w	r8, [sp]
 8004120:	4633      	mov	r3, r6
 8004122:	fb02 0201 	mla	r2, r2, r1, r0
 8004126:	4639      	mov	r1, r7
 8004128:	4620      	mov	r0, r4
 800412a:	f7ff ffa0 	bl	800406e <DrawCharToBuffer>
        x += charWidth; // Move to the next character position
 800412e:	4434      	add	r4, r6
 8004130:	b2a4      	uxth	r4, r4
        if (x + charWidth > bufferWidth) {
 8004132:	19a3      	adds	r3, r4, r6
 8004134:	454b      	cmp	r3, r9
 8004136:	d902      	bls.n	800413e <DrawStringToBuffer+0x5c>
            y += charHeight;
 8004138:	4447      	add	r7, r8
 800413a:	b2bf      	uxth	r7, r7
            x = 0; // Reset x to start of next line
 800413c:	2400      	movs	r4, #0
        str++;
 800413e:	3501      	adds	r5, #1
    while (*str) {
 8004140:	782b      	ldrb	r3, [r5, #0]
 8004142:	b133      	cbz	r3, 8004152 <DrawStringToBuffer+0x70>
        if (*str < ' ' || *str > '~') {
 8004144:	f1a3 0220 	sub.w	r2, r3, #32
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	2a5e      	cmp	r2, #94	; 0x5e
 800414c:	d9d9      	bls.n	8004102 <DrawStringToBuffer+0x20>
            str++;
 800414e:	3501      	adds	r5, #1
            continue; // Skip non-printable characters
 8004150:	e7f6      	b.n	8004140 <DrawStringToBuffer+0x5e>
}
 8004152:	b005      	add	sp, #20
 8004154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004158 <DrawLineInBuffer>:
void DrawLineInBuffer(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint32_t color, uint32_t* buffer, uint32_t bufferWidth) {
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004160:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004164:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    int dx = abs(x1 - x0), sx = x0 < x1 ? 1 : -1;
 8004166:	1a15      	subs	r5, r2, r0
 8004168:	2d00      	cmp	r5, #0
 800416a:	bfb8      	it	lt
 800416c:	426d      	neglt	r5, r5
 800416e:	4282      	cmp	r2, r0
 8004170:	d90d      	bls.n	800418e <DrawLineInBuffer+0x36>
 8004172:	f04f 0801 	mov.w	r8, #1
    int dy = -abs(y1 - y0), sy = y0 < y1 ? 1 : -1;
 8004176:	1a5f      	subs	r7, r3, r1
 8004178:	2f00      	cmp	r7, #0
 800417a:	bfb8      	it	lt
 800417c:	427f      	neglt	r7, r7
 800417e:	427e      	negs	r6, r7
 8004180:	428b      	cmp	r3, r1
 8004182:	d907      	bls.n	8004194 <DrawLineInBuffer+0x3c>
 8004184:	f04f 0901 	mov.w	r9, #1
    int err = dx + dy, e2;
 8004188:	eba5 0c07 	sub.w	ip, r5, r7
 800418c:	e017      	b.n	80041be <DrawLineInBuffer+0x66>
    int dx = abs(x1 - x0), sx = x0 < x1 ? 1 : -1;
 800418e:	f04f 38ff 	mov.w	r8, #4294967295
 8004192:	e7f0      	b.n	8004176 <DrawLineInBuffer+0x1e>
    int dy = -abs(y1 - y0), sy = y0 < y1 ? 1 : -1;
 8004194:	f04f 39ff 	mov.w	r9, #4294967295
 8004198:	e7f6      	b.n	8004188 <DrawLineInBuffer+0x30>
        if (x0 == x1 && y0 == y1) break;
 800419a:	4290      	cmp	r0, r2
 800419c:	bf08      	it	eq
 800419e:	4299      	cmpeq	r1, r3
 80041a0:	d017      	beq.n	80041d2 <DrawLineInBuffer+0x7a>
        e2 = 2 * err;
 80041a2:	ea4f 0e4c 	mov.w	lr, ip, lsl #1
        if (e2 >= dy) { err += dy; x0 += sx; }
 80041a6:	ebb6 0f4c 	cmp.w	r6, ip, lsl #1
 80041aa:	dc03      	bgt.n	80041b4 <DrawLineInBuffer+0x5c>
 80041ac:	ebac 0c07 	sub.w	ip, ip, r7
 80041b0:	4440      	add	r0, r8
 80041b2:	b280      	uxth	r0, r0
        if (e2 <= dx) { err += dx; y0 += sy; }
 80041b4:	4575      	cmp	r5, lr
 80041b6:	db02      	blt.n	80041be <DrawLineInBuffer+0x66>
 80041b8:	44ac      	add	ip, r5
 80041ba:	4449      	add	r1, r9
 80041bc:	b289      	uxth	r1, r1
        if (x0 >= 0 && x0 < bufferWidth && y0 >= 0 && y0 < bufferWidth) {
 80041be:	4686      	mov	lr, r0
 80041c0:	42a0      	cmp	r0, r4
 80041c2:	d2ea      	bcs.n	800419a <DrawLineInBuffer+0x42>
 80041c4:	42a1      	cmp	r1, r4
 80041c6:	d2e8      	bcs.n	800419a <DrawLineInBuffer+0x42>
            buffer[y0 * bufferWidth + x0] = color;
 80041c8:	fb04 0e01 	mla	lr, r4, r1, r0
 80041cc:	f84b a02e 	str.w	sl, [fp, lr, lsl #2]
 80041d0:	e7e3      	b.n	800419a <DrawLineInBuffer+0x42>
}
 80041d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080041d8 <rotateVertex>:
void rotateVertex(float vertex[3], float angleX, float angleY, float angleZ) {
 80041d8:	b510      	push	{r4, lr}
 80041da:	ed2d 8b0a 	vpush	{d8-d12}
 80041de:	4604      	mov	r4, r0
    float radX = angleX * M_PI / 180.0;
 80041e0:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 80041e4:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 80042d8 <rotateVertex+0x100>
 80041e8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80041ec:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80042e0 <rotateVertex+0x108>
 80041f0:	ee87 9b06 	vdiv.f64	d9, d7, d6
 80041f4:	eeb7 9bc9 	vcvt.f32.f64	s18, d9
    float radY = angleY * M_PI / 180.0;
 80041f8:	eeb7 7ae0 	vcvt.f64.f32	d7, s1
 80041fc:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004200:	ee87 cb06 	vdiv.f64	d12, d7, d6
 8004204:	eeb7 cbcc 	vcvt.f32.f64	s24, d12
    float radZ = angleZ * M_PI / 180.0;
 8004208:	eeb7 1ac1 	vcvt.f64.f32	d1, s2
 800420c:	ee21 1b05 	vmul.f64	d1, d1, d5
 8004210:	ee81 bb06 	vdiv.f64	d11, d1, d6
 8004214:	eeb7 bbcb 	vcvt.f32.f64	s22, d11
    float sinX = sin(radX), cosX = cos(radX);
 8004218:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 800421c:	eeb0 0b49 	vmov.f64	d0, d9
 8004220:	f007 ffd6 	bl	800c1d0 <sin>
 8004224:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8004228:	eeb0 0b49 	vmov.f64	d0, d9
 800422c:	f007 ff78 	bl	800c120 <cos>
 8004230:	eef7 9bc0 	vcvt.f32.f64	s19, d0
    float sinY = sin(radY), cosY = cos(radY);
 8004234:	eeb7 cacc 	vcvt.f64.f32	d12, s24
 8004238:	eeb0 0b4c 	vmov.f64	d0, d12
 800423c:	f007 ffc8 	bl	800c1d0 <sin>
 8004240:	eeb7 abc0 	vcvt.f32.f64	s20, d0
 8004244:	eeb0 0b4c 	vmov.f64	d0, d12
 8004248:	f007 ff6a 	bl	800c120 <cos>
 800424c:	eeb7 9bc0 	vcvt.f32.f64	s18, d0
    float sinZ = sin(radZ), cosZ = cos(radZ);
 8004250:	eeb7 bacb 	vcvt.f64.f32	d11, s22
 8004254:	eeb0 0b4b 	vmov.f64	d0, d11
 8004258:	f007 ffba 	bl	800c1d0 <sin>
 800425c:	eef7 8bc0 	vcvt.f32.f64	s17, d0
 8004260:	eeb0 0b4b 	vmov.f64	d0, d11
 8004264:	f007 ff5c 	bl	800c120 <cos>
 8004268:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
    float x = vertex[0], y = vertex[1], z = vertex[2];
 800426c:	edd4 7a00 	vldr	s15, [r4]
 8004270:	ed94 6a01 	vldr	s12, [r4, #4]
 8004274:	edd4 6a02 	vldr	s13, [r4, #8]
    float newY = y * cosX - z * sinX;
 8004278:	ee29 7a86 	vmul.f32	s14, s19, s12
 800427c:	ee68 5a26 	vmul.f32	s11, s16, s13
 8004280:	ee37 7a65 	vsub.f32	s14, s14, s11
    float newZ = y * sinX + z * cosX;
 8004284:	ee28 8a06 	vmul.f32	s16, s16, s12
 8004288:	ee69 9aa6 	vmul.f32	s19, s19, s13
 800428c:	ee38 8a29 	vadd.f32	s16, s16, s19
    float newX = x * cosY + newZ * sinY;
 8004290:	ee69 6a27 	vmul.f32	s13, s18, s15
 8004294:	ee2a 6a08 	vmul.f32	s12, s20, s16
 8004298:	ee76 6a86 	vadd.f32	s13, s13, s12
    newZ = -x * sinY + newZ * cosY;
 800429c:	ee67 7aca 	vnmul.f32	s15, s15, s20
 80042a0:	ee29 9a08 	vmul.f32	s18, s18, s16
 80042a4:	ee77 7a89 	vadd.f32	s15, s15, s18
    x = newX * cosZ - newY * sinZ;
 80042a8:	ee20 6a26 	vmul.f32	s12, s0, s13
 80042ac:	ee68 5a87 	vmul.f32	s11, s17, s14
 80042b0:	ee36 6a65 	vsub.f32	s12, s12, s11
    y = newX * sinZ + newY * cosZ;
 80042b4:	ee68 8aa6 	vmul.f32	s17, s17, s13
 80042b8:	ee20 0a07 	vmul.f32	s0, s0, s14
 80042bc:	ee78 8a80 	vadd.f32	s17, s17, s0
    vertex[0] = x;
 80042c0:	ed84 6a00 	vstr	s12, [r4]
    vertex[1] = y;
 80042c4:	edc4 8a01 	vstr	s17, [r4, #4]
    vertex[2] = newZ;
 80042c8:	edc4 7a02 	vstr	s15, [r4, #8]
}
 80042cc:	ecbd 8b0a 	vpop	{d8-d12}
 80042d0:	bd10      	pop	{r4, pc}
 80042d2:	bf00      	nop
 80042d4:	f3af 8000 	nop.w
 80042d8:	54442d18 	.word	0x54442d18
 80042dc:	400921fb 	.word	0x400921fb
 80042e0:	00000000 	.word	0x00000000
 80042e4:	40668000 	.word	0x40668000

080042e8 <rotate>:
void rotate(float matrix[4][3], float angleX, float angleY, float angleZ) {
 80042e8:	b538      	push	{r3, r4, r5, lr}
 80042ea:	ed2d 8b04 	vpush	{d8-d9}
 80042ee:	4605      	mov	r5, r0
 80042f0:	eeb0 9a40 	vmov.f32	s18, s0
 80042f4:	eef0 8a60 	vmov.f32	s17, s1
 80042f8:	eeb0 8a41 	vmov.f32	s16, s2
    for (int i = 0; i < 4; i++) {
 80042fc:	2400      	movs	r4, #0
 80042fe:	e00c      	b.n	800431a <rotate+0x32>
        rotateVertex(matrix[i], angleX, angleY, angleZ);
 8004300:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8004304:	eeb0 1a48 	vmov.f32	s2, s16
 8004308:	eef0 0a68 	vmov.f32	s1, s17
 800430c:	eeb0 0a49 	vmov.f32	s0, s18
 8004310:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8004314:	f7ff ff60 	bl	80041d8 <rotateVertex>
    for (int i = 0; i < 4; i++) {
 8004318:	3401      	adds	r4, #1
 800431a:	2c03      	cmp	r4, #3
 800431c:	ddf0      	ble.n	8004300 <rotate+0x18>
}
 800431e:	ecbd 8b04 	vpop	{d8-d9}
 8004322:	bd38      	pop	{r3, r4, r5, pc}

08004324 <normalizeAngle>:
    while (*angle >= 360.0f) *angle -= 360.0f;
 8004324:	e005      	b.n	8004332 <normalizeAngle+0xe>
 8004326:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004364 <normalizeAngle+0x40>
 800432a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800432e:	edc0 7a00 	vstr	s15, [r0]
 8004332:	edd0 7a00 	vldr	s15, [r0]
 8004336:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8004364 <normalizeAngle+0x40>
 800433a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800433e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004342:	daf0      	bge.n	8004326 <normalizeAngle+0x2>
 8004344:	e005      	b.n	8004352 <normalizeAngle+0x2e>
    while (*angle < 0.0f) *angle += 360.0f;
 8004346:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8004364 <normalizeAngle+0x40>
 800434a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800434e:	edc0 7a00 	vstr	s15, [r0]
 8004352:	edd0 7a00 	vldr	s15, [r0]
 8004356:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800435a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800435e:	d4f2      	bmi.n	8004346 <normalizeAngle+0x22>
}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	43b40000 	.word	0x43b40000

08004368 <LCDBuffer_Thread>:
void LCDBuffer_Thread(void *argument){
 8004368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436c:	ed2d 8b02 	vpush	{d8}
 8004370:	b09e      	sub	sp, #120	; 0x78
	osDelay(1000);
 8004372:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004376:	f7fc ffbf 	bl	80012f8 <osDelay>
    uint32_t frameBufferWidth = BSP_LCD_GetXSize();
 800437a:	f7fc fb13 	bl	80009a4 <BSP_LCD_GetXSize>
    uint32_t frameBufferHeight = BSP_LCD_GetYSize();
 800437e:	f7fc fb17 	bl	80009b0 <BSP_LCD_GetYSize>
	HAL_UART_Receive_DMA(&DISCO_UART, &PeerMpu6050 , sizeof(MPU6050_t));// Get ready to receive Buffer
 8004382:	485b      	ldr	r0, [pc, #364]	; (80044f0 <LCDBuffer_Thread+0x188>)
 8004384:	2258      	movs	r2, #88	; 0x58
 8004386:	f500 710a 	add.w	r1, r0, #552	; 0x228
 800438a:	3020      	adds	r0, #32
 800438c:	f004 fe42 	bl	8009014 <HAL_UART_Receive_DMA>
 8004390:	e191      	b.n	80046b6 <LCDBuffer_Thread+0x34e>
			int next = (i + 1) % 4;
 8004392:	1c4d      	adds	r5, r1, #1
 8004394:	426a      	negs	r2, r5
 8004396:	f005 0303 	and.w	r3, r5, #3
 800439a:	f002 0203 	and.w	r2, r2, #3
 800439e:	bf58      	it	pl
 80043a0:	4253      	negpl	r3, r2
			DrawLineInBuffer((uint16_t)transformedVertices[i][0], (uint16_t)transformedVertices[i][1],
 80043a2:	4a53      	ldr	r2, [pc, #332]	; (80044f0 <LCDBuffer_Thread+0x188>)
 80043a4:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80043a8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80043ac:	edd0 7af9 	vldr	s15, [r0, #996]	; 0x3e4
 80043b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043b4:	ee17 0a90 	vmov	r0, s15
 80043b8:	b284      	uxth	r4, r0
 80043ba:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80043be:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80043c2:	edd1 7afa 	vldr	s15, [r1, #1000]	; 0x3e8
 80043c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ca:	ee17 1a90 	vmov	r1, s15
 80043ce:	b28e      	uxth	r6, r1
							 (uint16_t)transformedVertices[next][0], (uint16_t)transformedVertices[next][1],
 80043d0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80043d4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80043d8:	edd1 7af9 	vldr	s15, [r1, #996]	; 0x3e4
 80043dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043e0:	ee17 1a90 	vmov	r1, s15
 80043e4:	b28f      	uxth	r7, r1
 80043e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80043ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80043ee:	edd2 7afa 	vldr	s15, [r2, #1000]	; 0x3e8
 80043f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043f6:	ee17 3a90 	vmov	r3, s15
 80043fa:	fa1f f883 	uxth.w	r8, r3
			DrawLineInBuffer((uint16_t)transformedVertices[i][0], (uint16_t)transformedVertices[i][1],
 80043fe:	f7fc fad1 	bl	80009a4 <BSP_LCD_GetXSize>
 8004402:	9002      	str	r0, [sp, #8]
 8004404:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8004408:	9301      	str	r3, [sp, #4]
 800440a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	4643      	mov	r3, r8
 8004412:	463a      	mov	r2, r7
 8004414:	4631      	mov	r1, r6
 8004416:	4620      	mov	r0, r4
 8004418:	f7ff fe9e 	bl	8004158 <DrawLineInBuffer>
		for (int i = 0; i < 4; i++) {
 800441c:	4629      	mov	r1, r5
 800441e:	2903      	cmp	r1, #3
 8004420:	ddb7      	ble.n	8004392 <LCDBuffer_Thread+0x2a>
        memcpy(transformedVertices, initialVertices, sizeof(initialVertices));
 8004422:	4e33      	ldr	r6, [pc, #204]	; (80044f0 <LCDBuffer_Thread+0x188>)
 8004424:	f506 7479 	add.w	r4, r6, #996	; 0x3e4
 8004428:	4d32      	ldr	r5, [pc, #200]	; (80044f4 <LCDBuffer_Thread+0x18c>)
 800442a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800442c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800442e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004432:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004436:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        accumulatedAngleX += (float)PeerMpu6050.Gx * deltaT;
 800443a:	ed96 7b94 	vldr	d7, [r6, #592]	; 0x250
 800443e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8004442:	f206 4414 	addw	r4, r6, #1044	; 0x414
 8004446:	edd4 7a00 	vldr	s15, [r4]
 800444a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800444e:	edc4 7a00 	vstr	s15, [r4]
        normalizeAngle(&accumulatedAngleX);
 8004452:	4620      	mov	r0, r4
 8004454:	f7ff ff66 	bl	8004324 <normalizeAngle>
        accumulatedAngleY += (float)PeerMpu6050.Gy * deltaT;
 8004458:	ed96 7b96 	vldr	d7, [r6, #600]	; 0x258
 800445c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8004460:	f506 6083 	add.w	r0, r6, #1048	; 0x418
 8004464:	edd0 7a00 	vldr	s15, [r0]
 8004468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800446c:	edc0 7a00 	vstr	s15, [r0]
        normalizeAngle(&accumulatedAngleY);
 8004470:	f7ff ff58 	bl	8004324 <normalizeAngle>
        accumulatedAngleZ += (float)PeerMpu6050.Gz * deltaT;
 8004474:	ed96 7b98 	vldr	d7, [r6, #608]	; 0x260
 8004478:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800447c:	f206 401c 	addw	r0, r6, #1052	; 0x41c
 8004480:	edd0 7a00 	vldr	s15, [r0]
 8004484:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004488:	edc0 7a00 	vstr	s15, [r0]
        normalizeAngle(&accumulatedAngleZ);
 800448c:	f7ff ff4a 	bl	8004324 <normalizeAngle>
        rotate(transformedVertices, accumulatedAngleX, 0, 0);
 8004490:	ed94 0a00 	vldr	s0, [r4]
 8004494:	2200      	movs	r2, #0
 8004496:	4611      	mov	r1, r2
 8004498:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800449c:	f506 7079 	add.w	r0, r6, #996	; 0x3e4
 80044a0:	f7ff ff22 	bl	80042e8 <rotate>
        uint32_t centerX = BSP_LCD_GetXSize() / 2;
 80044a4:	f7fc fa7e 	bl	80009a4 <BSP_LCD_GetXSize>
 80044a8:	0843      	lsrs	r3, r0, #1
 80044aa:	ee08 3a90 	vmov	s17, r3
        uint32_t centerY = BSP_LCD_GetYSize() / 2;
 80044ae:	f7fc fa7f 	bl	80009b0 <BSP_LCD_GetYSize>
 80044b2:	0843      	lsrs	r3, r0, #1
 80044b4:	ee08 3a10 	vmov	s16, r3
        for (int i = 0; i < 4; i++) {
 80044b8:	2200      	movs	r2, #0
 80044ba:	e015      	b.n	80044e8 <LCDBuffer_Thread+0x180>
            transformedVertices[i][0] += centerX;
 80044bc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <LCDBuffer_Thread+0x188>)
 80044c2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80044c6:	eeb8 7a68 	vcvt.f32.u32	s14, s17
 80044ca:	edd3 7af9 	vldr	s15, [r3, #996]	; 0x3e4
 80044ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044d2:	edc3 7af9 	vstr	s15, [r3, #996]	; 0x3e4
            transformedVertices[i][1] += centerY;
 80044d6:	eeb8 7a48 	vcvt.f32.u32	s14, s16
 80044da:	edd3 7afa 	vldr	s15, [r3, #1000]	; 0x3e8
 80044de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044e2:	edc3 7afa 	vstr	s15, [r3, #1000]	; 0x3e8
        for (int i = 0; i < 4; i++) {
 80044e6:	3201      	adds	r2, #1
 80044e8:	2a03      	cmp	r2, #3
 80044ea:	dde7      	ble.n	80044bc <LCDBuffer_Thread+0x154>
		for (int i = 0; i < 4; i++) {
 80044ec:	2300      	movs	r3, #0
 80044ee:	e049      	b.n	8004584 <LCDBuffer_Thread+0x21c>
 80044f0:	20004f38 	.word	0x20004f38
 80044f4:	0800eb7c 	.word	0x0800eb7c
			int next = (i + 1) % 4;
 80044f8:	1c5d      	adds	r5, r3, #1
 80044fa:	4269      	negs	r1, r5
 80044fc:	f005 0203 	and.w	r2, r5, #3
 8004500:	f001 0103 	and.w	r1, r1, #3
 8004504:	bf58      	it	pl
 8004506:	424a      	negpl	r2, r1
			DrawLineInBuffer((uint16_t)transformedVertices[i][0], (uint16_t)transformedVertices[i][1],
 8004508:	49b9      	ldr	r1, [pc, #740]	; (80047f0 <LCDBuffer_Thread+0x488>)
 800450a:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800450e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8004512:	edd0 7af9 	vldr	s15, [r0, #996]	; 0x3e4
 8004516:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800451a:	ee17 0a90 	vmov	r0, s15
 800451e:	b284      	uxth	r4, r0
 8004520:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004524:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8004528:	edd3 7afa 	vldr	s15, [r3, #1000]	; 0x3e8
 800452c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004530:	ee17 3a90 	vmov	r3, s15
 8004534:	b29e      	uxth	r6, r3
							 (uint16_t)transformedVertices[next][0], (uint16_t)transformedVertices[next][1],
 8004536:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800453a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800453e:	edd3 7af9 	vldr	s15, [r3, #996]	; 0x3e4
 8004542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004546:	ee17 3a90 	vmov	r3, s15
 800454a:	b29f      	uxth	r7, r3
 800454c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004550:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004554:	edd1 7afa 	vldr	s15, [r1, #1000]	; 0x3e8
 8004558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800455c:	ee17 3a90 	vmov	r3, s15
 8004560:	fa1f f883 	uxth.w	r8, r3
			DrawLineInBuffer((uint16_t)transformedVertices[i][0], (uint16_t)transformedVertices[i][1],
 8004564:	f7fc fa1e 	bl	80009a4 <BSP_LCD_GetXSize>
 8004568:	9002      	str	r0, [sp, #8]
 800456a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800456e:	9301      	str	r3, [sp, #4]
 8004570:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	4643      	mov	r3, r8
 8004578:	463a      	mov	r2, r7
 800457a:	4631      	mov	r1, r6
 800457c:	4620      	mov	r0, r4
 800457e:	f7ff fdeb 	bl	8004158 <DrawLineInBuffer>
		for (int i = 0; i < 4; i++) {
 8004582:	462b      	mov	r3, r5
 8004584:	2b03      	cmp	r3, #3
 8004586:	ddb7      	ble.n	80044f8 <LCDBuffer_Thread+0x190>
        		transformedVertices[0][0] - centerX, transformedVertices[0][1] - centerY,
 8004588:	4c99      	ldr	r4, [pc, #612]	; (80047f0 <LCDBuffer_Thread+0x488>)
 800458a:	edd4 0af9 	vldr	s1, [r4, #996]	; 0x3e4
 800458e:	eef8 8a68 	vcvt.f32.u32	s17, s17
 8004592:	ee70 0ae8 	vsub.f32	s1, s1, s17
 8004596:	ed94 7afa 	vldr	s14, [r4, #1000]	; 0x3e8
 800459a:	eeb8 8a48 	vcvt.f32.u32	s16, s16
 800459e:	ee37 7a48 	vsub.f32	s14, s14, s16
				transformedVertices[1][0] - centerX, transformedVertices[1][1] - centerY,
 80045a2:	ed94 6afc 	vldr	s12, [r4, #1008]	; 0x3f0
 80045a6:	ee36 6a68 	vsub.f32	s12, s12, s17
 80045aa:	ed94 5afd 	vldr	s10, [r4, #1012]	; 0x3f4
 80045ae:	ee35 5a48 	vsub.f32	s10, s10, s16
				transformedVertices[2][0] - centerX, transformedVertices[2][1] - centerY,
 80045b2:	ed94 4aff 	vldr	s8, [r4, #1020]	; 0x3fc
 80045b6:	ee34 4a68 	vsub.f32	s8, s8, s17
 80045ba:	f504 6380 	add.w	r3, r4, #1024	; 0x400
 80045be:	ed93 3a00 	vldr	s6, [r3]
 80045c2:	ee33 3a48 	vsub.f32	s6, s6, s16
				transformedVertices[3][0] - centerX, transformedVertices[3][1] - centerY);
 80045c6:	f504 6381 	add.w	r3, r4, #1032	; 0x408
 80045ca:	ed93 2a00 	vldr	s4, [r3]
 80045ce:	ee32 2a68 	vsub.f32	s4, s4, s17
 80045d2:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 80045d6:	ed93 1a00 	vldr	s2, [r3]
 80045da:	ee31 1a48 	vsub.f32	s2, s2, s16
        sprintf(points, "(%4.0f, %4.0f)(%4.0f, %4.0f)(%4.0f, %4.0f)(%4.0f, %4.0f)",
 80045de:	f504 755b 	add.w	r5, r4, #876	; 0x36c
 80045e2:	eeb7 1ac1 	vcvt.f64.f32	d1, s2
 80045e6:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 80045ea:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 80045ee:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 80045f2:	eeb7 3ac3 	vcvt.f64.f32	d3, s6
 80045f6:	ed8d 3b08 	vstr	d3, [sp, #32]
 80045fa:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 80045fe:	ed8d 4b06 	vstr	d4, [sp, #24]
 8004602:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8004606:	ed8d 5b04 	vstr	d5, [sp, #16]
 800460a:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800460e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004612:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004616:	ed8d 7b00 	vstr	d7, [sp]
 800461a:	eeb7 7ae0 	vcvt.f64.f32	d7, s1
 800461e:	ec53 2b17 	vmov	r2, r3, d7
 8004622:	4974      	ldr	r1, [pc, #464]	; (80047f4 <LCDBuffer_Thread+0x48c>)
 8004624:	4628      	mov	r0, r5
 8004626:	f005 fb8b 	bl	8009d40 <siprintf>
        DrawStringToBuffer(points, 0, 24 * 5, 0xFFFFFF00, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 800462a:	f7fc f9bb 	bl	80009a4 <BSP_LCD_GetXSize>
 800462e:	9001      	str	r0, [sp, #4]
 8004630:	f04f 4640 	mov.w	r6, #3221225472	; 0xc0000000
 8004634:	9600      	str	r6, [sp, #0]
 8004636:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 800463a:	2278      	movs	r2, #120	; 0x78
 800463c:	2100      	movs	r1, #0
 800463e:	4628      	mov	r0, r5
 8004640:	f7ff fd4f 	bl	80040e2 <DrawStringToBuffer>
        sprintf(accumulated, "Accum X: %.2f Y: %.2f Z: %.2f cosx: %.2f", accumulatedAngleX, accumulatedAngleY, accumulatedAngleZ, cos(accumulatedAngleX*M_PI/180));
 8004644:	f204 4314 	addw	r3, r4, #1044	; 0x414
 8004648:	ed93 8a00 	vldr	s16, [r3]
 800464c:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8004650:	ed9f 7b63 	vldr	d7, [pc, #396]	; 80047e0 <LCDBuffer_Thread+0x478>
 8004654:	ee28 7b07 	vmul.f64	d7, d8, d7
 8004658:	ed9f 0b63 	vldr	d0, [pc, #396]	; 80047e8 <LCDBuffer_Thread+0x480>
 800465c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8004660:	f007 fd5e 	bl	800c120 <cos>
 8004664:	f504 756a 	add.w	r5, r4, #936	; 0x3a8
 8004668:	ed8d 0b04 	vstr	d0, [sp, #16]
 800466c:	f204 431c 	addw	r3, r4, #1052	; 0x41c
 8004670:	ed93 7a00 	vldr	s14, [r3]
 8004674:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004678:	ed8d 7b02 	vstr	d7, [sp, #8]
 800467c:	f504 6383 	add.w	r3, r4, #1048	; 0x418
 8004680:	ed93 7a00 	vldr	s14, [r3]
 8004684:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004688:	ed8d 7b00 	vstr	d7, [sp]
 800468c:	ec53 2b18 	vmov	r2, r3, d8
 8004690:	4959      	ldr	r1, [pc, #356]	; (80047f8 <LCDBuffer_Thread+0x490>)
 8004692:	4628      	mov	r0, r5
 8004694:	f005 fb54 	bl	8009d40 <siprintf>
        DrawStringToBuffer(accumulated, 0, 24*15, 0xFFFFFF00, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 8004698:	f7fc f984 	bl	80009a4 <BSP_LCD_GetXSize>
 800469c:	9001      	str	r0, [sp, #4]
 800469e:	9600      	str	r6, [sp, #0]
 80046a0:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 80046a4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80046a8:	2100      	movs	r1, #0
 80046aa:	4628      	mov	r0, r5
 80046ac:	f7ff fd19 	bl	80040e2 <DrawStringToBuffer>
        osMutexRelease(frameBufferMutex);
 80046b0:	6820      	ldr	r0, [r4, #0]
 80046b2:	f7fc ff47 	bl	8001544 <osMutexRelease>
      osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever); // Wait for new MPU6050 data
 80046b6:	f04f 32ff 	mov.w	r2, #4294967295
 80046ba:	2100      	movs	r1, #0
 80046bc:	2001      	movs	r0, #1
 80046be:	f7fc fdb5 	bl	800122c <osThreadFlagsWait>
      osMutexAcquire(frameBufferMutex, osWaitForever);
 80046c2:	4e4b      	ldr	r6, [pc, #300]	; (80047f0 <LCDBuffer_Thread+0x488>)
 80046c4:	f04f 31ff 	mov.w	r1, #4294967295
 80046c8:	6830      	ldr	r0, [r6, #0]
 80046ca:	f7fc fefd 	bl	80014c8 <osMutexAcquire>
    	char text[60] = "  G X |  G Y |  G Z |  A X |  A Y |  A Z";
 80046ce:	ac0f      	add	r4, sp, #60	; 0x3c
 80046d0:	4d4a      	ldr	r5, [pc, #296]	; (80047fc <LCDBuffer_Thread+0x494>)
 80046d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80046de:	c403      	stmia	r4!, {r0, r1}
 80046e0:	7022      	strb	r2, [r4, #0]
 80046e2:	2400      	movs	r4, #0
 80046e4:	f8cd 4065 	str.w	r4, [sp, #101]	; 0x65
 80046e8:	f8cd 4069 	str.w	r4, [sp, #105]	; 0x69
 80046ec:	f8cd 406d 	str.w	r4, [sp, #109]	; 0x6d
 80046f0:	f8cd 4071 	str.w	r4, [sp, #113]	; 0x71
 80046f4:	941d      	str	r4, [sp, #116]	; 0x74
    	DrawStringToBuffer(text, 0, 0, 0xFFFFFF00, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 80046f6:	f7fc f955 	bl	80009a4 <BSP_LCD_GetXSize>
 80046fa:	9001      	str	r0, [sp, #4]
 80046fc:	f04f 4540 	mov.w	r5, #3221225472	; 0xc0000000
 8004700:	9500      	str	r5, [sp, #0]
 8004702:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8004706:	4622      	mov	r2, r4
 8004708:	4621      	mov	r1, r4
 800470a:	a80f      	add	r0, sp, #60	; 0x3c
 800470c:	f7ff fce9 	bl	80040e2 <DrawStringToBuffer>
        DrawStringToBuffer(mpu_data, 0, 24, 0xFFFF00FF, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 8004710:	f7fc f948 	bl	80009a4 <BSP_LCD_GetXSize>
 8004714:	f506 774c 	add.w	r7, r6, #816	; 0x330
 8004718:	9001      	str	r0, [sp, #4]
 800471a:	9500      	str	r5, [sp, #0]
 800471c:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
 8004720:	2218      	movs	r2, #24
 8004722:	4621      	mov	r1, r4
 8004724:	4638      	mov	r0, r7
 8004726:	f7ff fcdc 	bl	80040e2 <DrawStringToBuffer>
                (float)PeerMpu6050.Gx, (float)PeerMpu6050.Gy, (float)PeerMpu6050.Gz,
 800472a:	ed96 7b94 	vldr	d7, [r6, #592]	; 0x250
 800472e:	eef7 2bc7 	vcvt.f32.f64	s5, d7
 8004732:	ed96 7b96 	vldr	d7, [r6, #600]	; 0x258
 8004736:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800473a:	ed96 6b98 	vldr	d6, [r6, #608]	; 0x260
 800473e:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
                (float)PeerMpu6050.Ax, (float)PeerMpu6050.Ay, (float)PeerMpu6050.Az);
 8004742:	ed96 5b8c 	vldr	d5, [r6, #560]	; 0x230
 8004746:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
 800474a:	ed96 4b8e 	vldr	d4, [r6, #568]	; 0x238
 800474e:	eeb7 4bc4 	vcvt.f32.f64	s8, d4
 8004752:	ed96 3b90 	vldr	d3, [r6, #576]	; 0x240
 8004756:	eeb7 3bc3 	vcvt.f32.f64	s6, d3
        sprintf(mpu_data, "%6.2f %6.2f %6.2f %6.2f %6.2f %6.2f",
 800475a:	eeb7 3ac3 	vcvt.f64.f32	d3, s6
 800475e:	ed8d 3b08 	vstr	d3, [sp, #32]
 8004762:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 8004766:	ed8d 4b06 	vstr	d4, [sp, #24]
 800476a:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 800476e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8004772:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8004776:	ed8d 6b02 	vstr	d6, [sp, #8]
 800477a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800477e:	ed8d 7b00 	vstr	d7, [sp]
 8004782:	eeb7 7ae2 	vcvt.f64.f32	d7, s5
 8004786:	ec53 2b17 	vmov	r2, r3, d7
 800478a:	491d      	ldr	r1, [pc, #116]	; (8004800 <LCDBuffer_Thread+0x498>)
 800478c:	4638      	mov	r0, r7
 800478e:	f005 fad7 	bl	8009d40 <siprintf>
        DrawStringToBuffer(mpu_data, 0, 24, 0xFFFFFF00, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 8004792:	f7fc f907 	bl	80009a4 <BSP_LCD_GetXSize>
 8004796:	9001      	str	r0, [sp, #4]
 8004798:	9500      	str	r5, [sp, #0]
 800479a:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 800479e:	2218      	movs	r2, #24
 80047a0:	4621      	mov	r1, r4
 80047a2:	4638      	mov	r0, r7
 80047a4:	f7ff fc9d 	bl	80040e2 <DrawStringToBuffer>
        DrawStringToBuffer(points, 0, 24 * 5, 0xFFFF00FF, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 80047a8:	f7fc f8fc 	bl	80009a4 <BSP_LCD_GetXSize>
 80047ac:	9001      	str	r0, [sp, #4]
 80047ae:	9500      	str	r5, [sp, #0]
 80047b0:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
 80047b4:	2278      	movs	r2, #120	; 0x78
 80047b6:	4621      	mov	r1, r4
 80047b8:	f506 705b 	add.w	r0, r6, #876	; 0x36c
 80047bc:	f7ff fc91 	bl	80040e2 <DrawStringToBuffer>
        DrawStringToBuffer(accumulated, 0, 24 * 15, 0xFFFF00FF, (uint8_t*)LCD_FB_START_ADDRESS, BSP_LCD_GetXSize());
 80047c0:	f7fc f8f0 	bl	80009a4 <BSP_LCD_GetXSize>
 80047c4:	9001      	str	r0, [sp, #4]
 80047c6:	9500      	str	r5, [sp, #0]
 80047c8:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
 80047cc:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80047d0:	4621      	mov	r1, r4
 80047d2:	f506 706a 	add.w	r0, r6, #936	; 0x3a8
 80047d6:	f7ff fc84 	bl	80040e2 <DrawStringToBuffer>
		for (int i = 0; i < 4; i++) {
 80047da:	4621      	mov	r1, r4
 80047dc:	e61f      	b.n	800441e <LCDBuffer_Thread+0xb6>
 80047de:	bf00      	nop
 80047e0:	54442d18 	.word	0x54442d18
 80047e4:	400921fb 	.word	0x400921fb
 80047e8:	00000000 	.word	0x00000000
 80047ec:	40668000 	.word	0x40668000
 80047f0:	20004f38 	.word	0x20004f38
 80047f4:	0800ec94 	.word	0x0800ec94
 80047f8:	0800ecd0 	.word	0x0800ecd0
 80047fc:	0800eb40 	.word	0x0800eb40
 8004800:	0800ec70 	.word	0x0800ec70

08004804 <EXTI0_IRQHandler>:
	}
}

void EXTI0_IRQHandler(void) {
 8004804:	b510      	push	{r4, lr}
	// When External interrupt 0 happened
	// Set flag here [EVENT]
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);  // Clear the interrupt flag
 8004806:	2101      	movs	r1, #1
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <EXTI0_IRQHandler+0x28>)
 800480a:	6159      	str	r1, [r3, #20]
	osEventFlagsSet(pushButtonFlag, 0x00000001U);
 800480c:	4c08      	ldr	r4, [pc, #32]	; (8004830 <EXTI0_IRQHandler+0x2c>)
 800480e:	69e0      	ldr	r0, [r4, #28]
 8004810:	f7fc fdc0 	bl	8001394 <osEventFlagsSet>
	accumulatedAngleX = 0;
 8004814:	f204 4214 	addw	r2, r4, #1044	; 0x414
 8004818:	2300      	movs	r3, #0
 800481a:	6013      	str	r3, [r2, #0]
	accumulatedAngleY = 0;
 800481c:	f504 6283 	add.w	r2, r4, #1048	; 0x418
 8004820:	6013      	str	r3, [r2, #0]
	accumulatedAngleZ = 0;
 8004822:	f204 441c 	addw	r4, r4, #1052	; 0x41c
 8004826:	6023      	str	r3, [r4, #0]
}
 8004828:	bd10      	pop	{r4, pc}
 800482a:	bf00      	nop
 800482c:	40013c00 	.word	0x40013c00
 8004830:	20004f38 	.word	0x20004f38

08004834 <HAL_Delay>:

void HAL_Delay( uint32_t ulDelayMs )
{
 8004834:	b508      	push	{r3, lr}
    vTaskDelay(ulDelayMs);
 8004836:	f7fe f84d 	bl	80028d4 <vTaskDelay>
}
 800483a:	bd08      	pop	{r3, pc}

0800483c <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 800483c:	b500      	push	{lr}
 800483e:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004840:	2301      	movs	r3, #1
 8004842:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004844:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004848:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800484a:	2302      	movs	r3, #2
 800484c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800484e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004852:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 8004854:	2219      	movs	r2, #25
 8004856:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 8004858:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800485c:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800485e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8004860:	2309      	movs	r3, #9
 8004862:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 8004864:	2307      	movs	r3, #7
 8004866:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8004868:	4668      	mov	r0, sp
 800486a:	f002 fbb1 	bl	8006fd0 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 800486e:	b100      	cbz	r0, 8004872 <SystemClock_Config+0x36>
    while(1) { ; }
 8004870:	e7fe      	b.n	8004870 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 8004872:	f002 fb6f 	bl	8006f54 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 8004876:	b100      	cbz	r0, 800487a <SystemClock_Config+0x3e>
    while(1) { ; }
 8004878:	e7fe      	b.n	8004878 <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800487a:	230f      	movs	r3, #15
 800487c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800487e:	2302      	movs	r3, #2
 8004880:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004882:	2300      	movs	r3, #0
 8004884:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004886:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800488a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800488c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004890:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8004892:	2107      	movs	r1, #7
 8004894:	a80d      	add	r0, sp, #52	; 0x34
 8004896:	f002 fe11 	bl	80074bc <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 800489a:	b100      	cbz	r0, 800489e <SystemClock_Config+0x62>
    while(1) { ; }
 800489c:	e7fe      	b.n	800489c <SystemClock_Config+0x60>
  }
}
 800489e:	b013      	add	sp, #76	; 0x4c
 80048a0:	f85d fb04 	ldr.w	pc, [sp], #4

080048a4 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 80048a4:	b410      	push	{r4}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80048a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80048aa:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80048ae:	4b1c      	ldr	r3, [pc, #112]	; (8004920 <CPU_CACHE_Enable+0x7c>)
 80048b0:	2100      	movs	r1, #0
 80048b2:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80048b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80048ba:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80048be:	695a      	ldr	r2, [r3, #20]
 80048c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80048c4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80048c6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80048ca:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80048ce:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80048d2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80048d6:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80048da:	f3c4 304e 	ubfx	r0, r4, #13, #15
 80048de:	e000      	b.n	80048e2 <CPU_CACHE_Enable+0x3e>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 80048e0:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80048e2:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80048e6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80048ea:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 80048ee:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 80048f2:	490b      	ldr	r1, [pc, #44]	; (8004920 <CPU_CACHE_Enable+0x7c>)
 80048f4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 80048f8:	4613      	mov	r3, r2
 80048fa:	3a01      	subs	r2, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1f2      	bne.n	80048e6 <CPU_CACHE_Enable+0x42>
    } while(sets-- != 0U);
 8004900:	1e43      	subs	r3, r0, #1
 8004902:	2800      	cmp	r0, #0
 8004904:	d1ec      	bne.n	80048e0 <CPU_CACHE_Enable+0x3c>
 8004906:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800490a:	694b      	ldr	r3, [r1, #20]
 800490c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004910:	614b      	str	r3, [r1, #20]
 8004912:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004916:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 800491a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800491e:	4770      	bx	lr
 8004920:	e000ed00 	.word	0xe000ed00

08004924 <Clock_Inits>:
	initUart(&USB_UART, 115200, USART1);
	setbuf(stdout, NULL);
}

// Initializes clocks for various peripherals. Some might need to be added!
void Clock_Inits(void) {
 8004924:	b0a2      	sub	sp, #136	; 0x88
	// Clock all GPIO ports and Timers.
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004926:	4b9a      	ldr	r3, [pc, #616]	; (8004b90 <Clock_Inits+0x26c>)
 8004928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	631a      	str	r2, [r3, #48]	; 0x30
 8004930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004932:	f002 0201 	and.w	r2, r2, #1
 8004936:	9200      	str	r2, [sp, #0]
 8004938:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800493a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800493c:	f042 0202 	orr.w	r2, r2, #2
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
 8004942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004944:	f002 0202 	and.w	r2, r2, #2
 8004948:	9201      	str	r2, [sp, #4]
 800494a:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800494c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494e:	f042 0204 	orr.w	r2, r2, #4
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
 8004954:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004956:	f002 0204 	and.w	r2, r2, #4
 800495a:	9202      	str	r2, [sp, #8]
 800495c:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800495e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004960:	f042 0208 	orr.w	r2, r2, #8
 8004964:	631a      	str	r2, [r3, #48]	; 0x30
 8004966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004968:	f002 0208 	and.w	r2, r2, #8
 800496c:	9203      	str	r2, [sp, #12]
 800496e:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004972:	f042 0210 	orr.w	r2, r2, #16
 8004976:	631a      	str	r2, [r3, #48]	; 0x30
 8004978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800497a:	f002 0210 	and.w	r2, r2, #16
 800497e:	9204      	str	r2, [sp, #16]
 8004980:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004982:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004984:	f042 0220 	orr.w	r2, r2, #32
 8004988:	631a      	str	r2, [r3, #48]	; 0x30
 800498a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800498c:	f002 0220 	and.w	r2, r2, #32
 8004990:	9205      	str	r2, [sp, #20]
 8004992:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800499a:	631a      	str	r2, [r3, #48]	; 0x30
 800499c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800499e:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80049a2:	9206      	str	r2, [sp, #24]
 80049a4:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80049a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80049ac:	631a      	str	r2, [r3, #48]	; 0x30
 80049ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80049b4:	9207      	str	r2, [sp, #28]
 80049b6:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 80049b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049be:	631a      	str	r2, [r3, #48]	; 0x30
 80049c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049c2:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80049c6:	9208      	str	r2, [sp, #32]
 80049c8:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 80049ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
 80049d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049d4:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80049d8:	9209      	str	r2, [sp, #36]	; 0x24
 80049da:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_GPIOK_CLK_ENABLE();
 80049dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049e2:	631a      	str	r2, [r3, #48]	; 0x30
 80049e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049e6:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80049ea:	920a      	str	r2, [sp, #40]	; 0x28
 80049ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049f4:	645a      	str	r2, [r3, #68]	; 0x44
 80049f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80049fc:	920b      	str	r2, [sp, #44]	; 0x2c
 80049fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	__HAL_RCC_TIM1_CLK_ENABLE();
 8004a00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	645a      	str	r2, [r3, #68]	; 0x44
 8004a08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a0a:	f002 0201 	and.w	r2, r2, #1
 8004a0e:	920c      	str	r2, [sp, #48]	; 0x30
 8004a10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	__HAL_RCC_TIM2_CLK_ENABLE();
 8004a12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	641a      	str	r2, [r3, #64]	; 0x40
 8004a1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a1c:	f002 0201 	and.w	r2, r2, #1
 8004a20:	920d      	str	r2, [sp, #52]	; 0x34
 8004a22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	__HAL_RCC_TIM3_CLK_ENABLE();
 8004a24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a26:	f042 0202 	orr.w	r2, r2, #2
 8004a2a:	641a      	str	r2, [r3, #64]	; 0x40
 8004a2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a2e:	f002 0202 	and.w	r2, r2, #2
 8004a32:	920e      	str	r2, [sp, #56]	; 0x38
 8004a34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	__HAL_RCC_TIM4_CLK_ENABLE();
 8004a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a38:	f042 0204 	orr.w	r2, r2, #4
 8004a3c:	641a      	str	r2, [r3, #64]	; 0x40
 8004a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a40:	f002 0204 	and.w	r2, r2, #4
 8004a44:	920f      	str	r2, [sp, #60]	; 0x3c
 8004a46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
	__HAL_RCC_TIM5_CLK_ENABLE();
 8004a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a4a:	f042 0208 	orr.w	r2, r2, #8
 8004a4e:	641a      	str	r2, [r3, #64]	; 0x40
 8004a50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a52:	f002 0208 	and.w	r2, r2, #8
 8004a56:	9210      	str	r2, [sp, #64]	; 0x40
 8004a58:	9a10      	ldr	r2, [sp, #64]	; 0x40
	__HAL_RCC_TIM6_CLK_ENABLE();
 8004a5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a5c:	f042 0210 	orr.w	r2, r2, #16
 8004a60:	641a      	str	r2, [r3, #64]	; 0x40
 8004a62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a64:	f002 0210 	and.w	r2, r2, #16
 8004a68:	9211      	str	r2, [sp, #68]	; 0x44
 8004a6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
	__HAL_RCC_TIM7_CLK_ENABLE();
 8004a6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a6e:	f042 0220 	orr.w	r2, r2, #32
 8004a72:	641a      	str	r2, [r3, #64]	; 0x40
 8004a74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a76:	f002 0220 	and.w	r2, r2, #32
 8004a7a:	9212      	str	r2, [sp, #72]	; 0x48
 8004a7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
	__HAL_RCC_TIM8_CLK_ENABLE();
 8004a7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a80:	f042 0202 	orr.w	r2, r2, #2
 8004a84:	645a      	str	r2, [r3, #68]	; 0x44
 8004a86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a88:	f002 0202 	and.w	r2, r2, #2
 8004a8c:	9213      	str	r2, [sp, #76]	; 0x4c
 8004a8e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
	__HAL_RCC_TIM9_CLK_ENABLE();
 8004a90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a92:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004a96:	645a      	str	r2, [r3, #68]	; 0x44
 8004a98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a9a:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8004a9e:	9214      	str	r2, [sp, #80]	; 0x50
 8004aa0:	9a14      	ldr	r2, [sp, #80]	; 0x50
	__HAL_RCC_TIM10_CLK_ENABLE();
 8004aa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004aa4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004aa8:	645a      	str	r2, [r3, #68]	; 0x44
 8004aaa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004aac:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004ab0:	9215      	str	r2, [sp, #84]	; 0x54
 8004ab2:	9a15      	ldr	r2, [sp, #84]	; 0x54
	__HAL_RCC_TIM11_CLK_ENABLE();
 8004ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ab6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004aba:	645a      	str	r2, [r3, #68]	; 0x44
 8004abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004abe:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004ac2:	9216      	str	r2, [sp, #88]	; 0x58
 8004ac4:	9a16      	ldr	r2, [sp, #88]	; 0x58
	__HAL_RCC_TIM12_CLK_ENABLE();
 8004ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ac8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004acc:	641a      	str	r2, [r3, #64]	; 0x40
 8004ace:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad0:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004ad4:	9217      	str	r2, [sp, #92]	; 0x5c
 8004ad6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
	__HAL_RCC_TIM13_CLK_ENABLE();
 8004ad8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ada:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ade:	641a      	str	r2, [r3, #64]	; 0x40
 8004ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ae2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004ae6:	9218      	str	r2, [sp, #96]	; 0x60
 8004ae8:	9a18      	ldr	r2, [sp, #96]	; 0x60
	__HAL_RCC_TIM14_CLK_ENABLE();
 8004aea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004aec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004af0:	641a      	str	r2, [r3, #64]	; 0x40
 8004af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004af4:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004af8:	9219      	str	r2, [sp, #100]	; 0x64
 8004afa:	9a19      	ldr	r2, [sp, #100]	; 0x64

	// Enable SPI2 clock
	__HAL_RCC_SPI2_CLK_ENABLE();
 8004afc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004afe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b02:	641a      	str	r2, [r3, #64]	; 0x40
 8004b04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b06:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004b0a:	921a      	str	r2, [sp, #104]	; 0x68
 8004b0c:	9a1a      	ldr	r2, [sp, #104]	; 0x68

	// ADC and DAC
	__HAL_RCC_DAC_CLK_ENABLE();
 8004b0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b10:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004b14:	641a      	str	r2, [r3, #64]	; 0x40
 8004b16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b18:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8004b1c:	921b      	str	r2, [sp, #108]	; 0x6c
 8004b1e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
	__HAL_RCC_ADC1_CLK_ENABLE();
 8004b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b26:	645a      	str	r2, [r3, #68]	; 0x44
 8004b28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b2a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004b2e:	921c      	str	r2, [sp, #112]	; 0x70
 8004b30:	9a1c      	ldr	r2, [sp, #112]	; 0x70
	__HAL_RCC_ADC2_CLK_ENABLE();
 8004b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b38:	645a      	str	r2, [r3, #68]	; 0x44
 8004b3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b3c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004b40:	921d      	str	r2, [sp, #116]	; 0x74
 8004b42:	9a1d      	ldr	r2, [sp, #116]	; 0x74
	__HAL_RCC_ADC3_CLK_ENABLE();
 8004b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b4a:	645a      	str	r2, [r3, #68]	; 0x44
 8004b4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b4e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004b52:	921e      	str	r2, [sp, #120]	; 0x78
 8004b54:	9a1e      	ldr	r2, [sp, #120]	; 0x78

	// DMA Clocks
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b58:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004b5c:	631a      	str	r2, [r3, #48]	; 0x30
 8004b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b60:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004b64:	921f      	str	r2, [sp, #124]	; 0x7c
 8004b66:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
	__HAL_RCC_DMA2_CLK_ENABLE();
 8004b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b6a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30
 8004b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b72:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8004b76:	9220      	str	r2, [sp, #128]	; 0x80
 8004b78:	9a20      	ldr	r2, [sp, #128]	; 0x80

	// I2C Clock
	__HAL_RCC_I2C1_CLK_ENABLE();
 8004b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b7c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004b80:	641a      	str	r2, [r3, #64]	; 0x40
 8004b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b88:	9321      	str	r3, [sp, #132]	; 0x84
 8004b8a:	9b21      	ldr	r3, [sp, #132]	; 0x84

}
 8004b8c:	b022      	add	sp, #136	; 0x88
 8004b8e:	4770      	bx	lr
 8004b90:	40023800 	.word	0x40023800

08004b94 <Sys_Init>:
void Sys_Init(void) {
 8004b94:	b508      	push	{r3, lr}
	CPU_CACHE_Enable();		// Enable CPU Caching
 8004b96:	f7ff fe85 	bl	80048a4 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8004b9a:	f000 fb31 	bl	8005200 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 8004b9e:	f7ff fe4d 	bl	800483c <SystemClock_Config>
	Clock_Inits();
 8004ba2:	f7ff febf 	bl	8004924 <Clock_Inits>
	initUart(&USB_UART, 115200, USART1);
 8004ba6:	4a06      	ldr	r2, [pc, #24]	; (8004bc0 <Sys_Init+0x2c>)
 8004ba8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8004bac:	4805      	ldr	r0, [pc, #20]	; (8004bc4 <Sys_Init+0x30>)
 8004bae:	f000 fac5 	bl	800513c <initUart>
	setbuf(stdout, NULL);
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <Sys_Init+0x34>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	6898      	ldr	r0, [r3, #8]
 8004bba:	f005 f80b 	bl	8009bd4 <setbuf>
}
 8004bbe:	bd08      	pop	{r3, pc}
 8004bc0:	40011000 	.word	0x40011000
 8004bc4:	200053ac 	.word	0x200053ac
 8004bc8:	2000010c 	.word	0x2000010c

08004bcc <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8004bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd0:	b086      	sub	sp, #24
 8004bd2:	4605      	mov	r5, r0
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8004bd4:	2364      	movs	r3, #100	; 0x64
 8004bd6:	9302      	str	r3, [sp, #8]
 8004bd8:	2301      	movs	r3, #1
 8004bda:	9301      	str	r3, [sp, #4]
 8004bdc:	f10d 0217 	add.w	r2, sp, #23
 8004be0:	9200      	str	r2, [sp, #0]
 8004be2:	2275      	movs	r2, #117	; 0x75
 8004be4:	21d0      	movs	r1, #208	; 0xd0
 8004be6:	f001 fecd 	bl	8006984 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8004bea:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8004bee:	2b68      	cmp	r3, #104	; 0x68
 8004bf0:	d003      	beq.n	8004bfa <MPU6050_Init+0x2e>
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
        return 0;
    }
    return 1;
 8004bf2:	2001      	movs	r0, #1
}
 8004bf4:	b006      	add	sp, #24
 8004bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        Data = 0;
 8004bfa:	2400      	movs	r4, #0
 8004bfc:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8004c00:	f04f 0864 	mov.w	r8, #100	; 0x64
 8004c04:	f8cd 8008 	str.w	r8, [sp, #8]
 8004c08:	2601      	movs	r6, #1
 8004c0a:	9601      	str	r6, [sp, #4]
 8004c0c:	f10d 0716 	add.w	r7, sp, #22
 8004c10:	9700      	str	r7, [sp, #0]
 8004c12:	4633      	mov	r3, r6
 8004c14:	226b      	movs	r2, #107	; 0x6b
 8004c16:	21d0      	movs	r1, #208	; 0xd0
 8004c18:	4628      	mov	r0, r5
 8004c1a:	f001 fddd 	bl	80067d8 <HAL_I2C_Mem_Write>
        Data = 0x07;
 8004c1e:	2307      	movs	r3, #7
 8004c20:	f88d 3016 	strb.w	r3, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8004c24:	f8cd 8008 	str.w	r8, [sp, #8]
 8004c28:	9601      	str	r6, [sp, #4]
 8004c2a:	9700      	str	r7, [sp, #0]
 8004c2c:	4633      	mov	r3, r6
 8004c2e:	2219      	movs	r2, #25
 8004c30:	21d0      	movs	r1, #208	; 0xd0
 8004c32:	4628      	mov	r0, r5
 8004c34:	f001 fdd0 	bl	80067d8 <HAL_I2C_Mem_Write>
        Data = 0x00;
 8004c38:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8004c3c:	f8cd 8008 	str.w	r8, [sp, #8]
 8004c40:	9601      	str	r6, [sp, #4]
 8004c42:	9700      	str	r7, [sp, #0]
 8004c44:	4633      	mov	r3, r6
 8004c46:	221c      	movs	r2, #28
 8004c48:	21d0      	movs	r1, #208	; 0xd0
 8004c4a:	4628      	mov	r0, r5
 8004c4c:	f001 fdc4 	bl	80067d8 <HAL_I2C_Mem_Write>
        Data = 0x00;
 8004c50:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8004c54:	f8cd 8008 	str.w	r8, [sp, #8]
 8004c58:	9601      	str	r6, [sp, #4]
 8004c5a:	9700      	str	r7, [sp, #0]
 8004c5c:	4633      	mov	r3, r6
 8004c5e:	221b      	movs	r2, #27
 8004c60:	21d0      	movs	r1, #208	; 0xd0
 8004c62:	4628      	mov	r0, r5
 8004c64:	f001 fdb8 	bl	80067d8 <HAL_I2C_Mem_Write>
        return 0;
 8004c68:	4620      	mov	r0, r4
 8004c6a:	e7c3      	b.n	8004bf4 <MPU6050_Init+0x28>

08004c6c <Kalman_getAngle>:
        DataStruct->Gx = -DataStruct->Gx;
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
}

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8004c6c:	ed2d 8b04 	vpush	{d8-d9}
 8004c70:	b084      	sub	sp, #16
    double rate = newRate - Kalman->bias;
 8004c72:	ed90 8b08 	vldr	d8, [r0, #32]
 8004c76:	ee31 1b48 	vsub.f64	d1, d1, d8
    Kalman->angle += dt * rate;
 8004c7a:	ed90 6b06 	vldr	d6, [r0, #24]
 8004c7e:	ee01 6b02 	vmla.f64	d6, d1, d2
 8004c82:	ed80 6b06 	vstr	d6, [r0, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8004c86:	ed90 4b10 	vldr	d4, [r0, #64]	; 0x40
 8004c8a:	ee24 7b02 	vmul.f64	d7, d4, d2
 8004c8e:	ed90 3b0c 	vldr	d3, [r0, #48]	; 0x30
 8004c92:	ee37 9b43 	vsub.f64	d9, d7, d3
 8004c96:	ed90 1b0e 	vldr	d1, [r0, #56]	; 0x38
 8004c9a:	ee39 9b41 	vsub.f64	d9, d9, d1
 8004c9e:	ed90 5b00 	vldr	d5, [r0]
 8004ca2:	ee39 9b05 	vadd.f64	d9, d9, d5
 8004ca6:	ed90 5b0a 	vldr	d5, [r0, #40]	; 0x28
 8004caa:	ee09 5b02 	vmla.f64	d5, d9, d2
 8004cae:	ed80 5b0a 	vstr	d5, [r0, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8004cb2:	ee33 3b47 	vsub.f64	d3, d3, d7
 8004cb6:	ed80 3b0c 	vstr	d3, [r0, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8004cba:	ee31 7b47 	vsub.f64	d7, d1, d7
 8004cbe:	ed80 7b0e 	vstr	d7, [r0, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8004cc2:	ed90 1b02 	vldr	d1, [r0, #8]
 8004cc6:	ee01 4b02 	vmla.f64	d4, d1, d2
 8004cca:	ed80 4b10 	vstr	d4, [r0, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8004cce:	ed90 2b04 	vldr	d2, [r0, #16]
 8004cd2:	ee35 2b02 	vadd.f64	d2, d5, d2
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8004cd6:	ee85 9b02 	vdiv.f64	d9, d5, d2
 8004cda:	ed8d 9b00 	vstr	d9, [sp]
    K[1] = Kalman->P[1][0] / S;
 8004cde:	ee87 1b02 	vdiv.f64	d1, d7, d2
 8004ce2:	ed8d 1b02 	vstr	d1, [sp, #8]

    double y = newAngle - Kalman->angle;
 8004ce6:	ee30 2b46 	vsub.f64	d2, d0, d6
    Kalman->angle += K[0] * y;
 8004cea:	ee09 6b02 	vmla.f64	d6, d9, d2
 8004cee:	eeb0 0b46 	vmov.f64	d0, d6
 8004cf2:	ed80 6b06 	vstr	d6, [r0, #24]
    Kalman->bias += K[1] * y;
 8004cf6:	ee01 8b02 	vmla.f64	d8, d1, d2
 8004cfa:	ed80 8b08 	vstr	d8, [r0, #32]

    double P00_temp = Kalman->P[0][0];
    double P01_temp = Kalman->P[0][1];

    Kalman->P[0][0] -= K[0] * P00_temp;
 8004cfe:	eeb0 6b45 	vmov.f64	d6, d5
 8004d02:	ee05 6b49 	vmls.f64	d6, d5, d9
 8004d06:	ed80 6b0a 	vstr	d6, [r0, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8004d0a:	eeb0 6b43 	vmov.f64	d6, d3
 8004d0e:	ee03 6b49 	vmls.f64	d6, d3, d9
 8004d12:	ed80 6b0c 	vstr	d6, [r0, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8004d16:	ee05 7b41 	vmls.f64	d7, d5, d1
 8004d1a:	ed80 7b0e 	vstr	d7, [r0, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8004d1e:	ee03 4b41 	vmls.f64	d4, d3, d1
 8004d22:	ed80 4b10 	vstr	d4, [r0, #64]	; 0x40

    return Kalman->angle;
};
 8004d26:	b004      	add	sp, #16
 8004d28:	ecbd 8b04 	vpop	{d8-d9}
 8004d2c:	4770      	bx	lr
	...

08004d30 <MPU6050_Read_All>:
{
 8004d30:	b570      	push	{r4, r5, r6, lr}
 8004d32:	ed2d 8b04 	vpush	{d8-d9}
 8004d36:	b088      	sub	sp, #32
 8004d38:	460c      	mov	r4, r1
    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8004d3a:	2364      	movs	r3, #100	; 0x64
 8004d3c:	9302      	str	r3, [sp, #8]
 8004d3e:	230e      	movs	r3, #14
 8004d40:	9301      	str	r3, [sp, #4]
 8004d42:	ab04      	add	r3, sp, #16
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	2301      	movs	r3, #1
 8004d48:	223b      	movs	r2, #59	; 0x3b
 8004d4a:	21d0      	movs	r1, #208	; 0xd0
 8004d4c:	f001 fe1a 	bl	8006984 <HAL_I2C_Mem_Read>
    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8004d50:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8004d54:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8004d58:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8004d5c:	b212      	sxth	r2, r2
 8004d5e:	8022      	strh	r2, [r4, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8004d60:	f89d 1012 	ldrb.w	r1, [sp, #18]
 8004d64:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8004d68:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004d6c:	b21b      	sxth	r3, r3
 8004d6e:	8063      	strh	r3, [r4, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8004d70:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8004d74:	f89d 5015 	ldrb.w	r5, [sp, #21]
 8004d78:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8004d7c:	b22d      	sxth	r5, r5
 8004d7e:	80a5      	strh	r5, [r4, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8004d80:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8004d84:	0209      	lsls	r1, r1, #8
 8004d86:	b209      	sxth	r1, r1
 8004d88:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004d8c:	4301      	orrs	r1, r0
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8004d8e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8004d92:	f89d e019 	ldrb.w	lr, [sp, #25]
 8004d96:	ea4e 2e00 	orr.w	lr, lr, r0, lsl #8
 8004d9a:	fa0f fe8e 	sxth.w	lr, lr
 8004d9e:	f8a4 e020 	strh.w	lr, [r4, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8004da2:	f89d 001a 	ldrb.w	r0, [sp, #26]
 8004da6:	f89d c01b 	ldrb.w	ip, [sp, #27]
 8004daa:	ea4c 2c00 	orr.w	ip, ip, r0, lsl #8
 8004dae:	fa0f fc8c 	sxth.w	ip, ip
 8004db2:	f8a4 c022 	strh.w	ip, [r4, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8004db6:	f89d 601c 	ldrb.w	r6, [sp, #28]
 8004dba:	f89d 001d 	ldrb.w	r0, [sp, #29]
 8004dbe:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8004dc2:	b200      	sxth	r0, r0
 8004dc4:	84a0      	strh	r0, [r4, #36]	; 0x24
    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8004dc6:	ee07 2a90 	vmov	s15, r2
 8004dca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004dce:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8004f78 <MPU6050_Read_All+0x248>
 8004dd2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004dd6:	ed84 7b02 	vstr	d7, [r4, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8004dda:	ee07 3a90 	vmov	s15, r3
 8004dde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004de2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004de6:	ed84 7b04 	vstr	d7, [r4, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8004dea:	ee07 5a90 	vmov	s15, r5
 8004dee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004df2:	ed9f 5b63 	vldr	d5, [pc, #396]	; 8004f80 <MPU6050_Read_All+0x250>
 8004df6:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004dfa:	ed84 6b06 	vstr	d6, [r4, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8004dfe:	ee07 1a90 	vmov	s15, r1
 8004e02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e06:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8004fb8 <MPU6050_Read_All+0x288>
 8004e0a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004e0e:	eddf 7a6b 	vldr	s15, [pc, #428]	; 8004fbc <MPU6050_Read_All+0x28c>
 8004e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e16:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8004e1a:	ee07 ea90 	vmov	s15, lr
 8004e1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004e22:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8004f88 <MPU6050_Read_All+0x258>
 8004e26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004e2a:	ed84 5b0a 	vstr	d5, [r4, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8004e2e:	ee07 ca90 	vmov	s15, ip
 8004e32:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004e36:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004e3a:	ed84 5b0c 	vstr	d5, [r4, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8004e3e:	ee07 0a90 	vmov	s15, r0
 8004e42:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004e46:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004e4a:	ed84 5b0e 	vstr	d5, [r4, #56]	; 0x38
    double dt = (double)(xTaskGetTickCount() - timer) / 1000;
 8004e4e:	f7fd fc33 	bl	80026b8 <xTaskGetTickCount>
 8004e52:	4d5b      	ldr	r5, [pc, #364]	; (8004fc0 <MPU6050_Read_All+0x290>)
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	1ac0      	subs	r0, r0, r3
 8004e58:	ee07 0a90 	vmov	s15, r0
 8004e5c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004e60:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8004f90 <MPU6050_Read_All+0x260>
 8004e64:	ee87 8b06 	vdiv.f64	d8, d7, d6
    timer = xTaskGetTickCount();
 8004e68:	f7fd fc26 	bl	80026b8 <xTaskGetTickCount>
 8004e6c:	6028      	str	r0, [r5, #0]
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8004e6e:	f9b4 5000 	ldrsh.w	r5, [r4]
 8004e72:	f9b4 6004 	ldrsh.w	r6, [r4, #4]
 8004e76:	fb06 f306 	mul.w	r3, r6, r6
 8004e7a:	fb05 3305 	mla	r3, r5, r5, r3
 8004e7e:	ee00 3a10 	vmov	s0, r3
    double roll_sqrt = sqrt(
 8004e82:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8004e86:	f007 f82f 	bl	800bee8 <sqrt>
    if (roll_sqrt != 0.0)
 8004e8a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8004e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e92:	d061      	beq.n	8004f58 <MPU6050_Read_All+0x228>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8004e94:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8004e98:	ee07 3a10 	vmov	s14, r3
 8004e9c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004ea0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8004ea4:	f007 f840 	bl	800bf28 <atan>
 8004ea8:	ed9f 9b3b 	vldr	d9, [pc, #236]	; 8004f98 <MPU6050_Read_All+0x268>
 8004eac:	ee20 9b09 	vmul.f64	d9, d0, d9
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8004eb0:	426b      	negs	r3, r5
 8004eb2:	ee00 3a10 	vmov	s0, r3
 8004eb6:	ee07 6a90 	vmov	s15, r6
 8004eba:	eeb8 1be7 	vcvt.f64.s32	d1, s15
 8004ebe:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8004ec2:	f007 f80f 	bl	800bee4 <atan2>
 8004ec6:	ed9f 7b34 	vldr	d7, [pc, #208]	; 8004f98 <MPU6050_Read_All+0x268>
 8004eca:	ee20 0b07 	vmul.f64	d0, d0, d7
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8004ece:	ed9f 7b34 	vldr	d7, [pc, #208]	; 8004fa0 <MPU6050_Read_All+0x270>
 8004ed2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8004ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eda:	d508      	bpl.n	8004eee <MPU6050_Read_All+0x1be>
 8004edc:	ed94 6b14 	vldr	d6, [r4, #80]	; 0x50
 8004ee0:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8004fa8 <MPU6050_Read_All+0x278>
 8004ee4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eec:	dc0f      	bgt.n	8004f0e <MPU6050_Read_All+0x1de>
 8004eee:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004fa8 <MPU6050_Read_All+0x278>
 8004ef2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8004ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efa:	dd30      	ble.n	8004f5e <MPU6050_Read_All+0x22e>
 8004efc:	ed94 6b14 	vldr	d6, [r4, #80]	; 0x50
 8004f00:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8004fa0 <MPU6050_Read_All+0x270>
 8004f04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0c:	d527      	bpl.n	8004f5e <MPU6050_Read_All+0x22e>
        KalmanY.angle = pitch;
 8004f0e:	4b2d      	ldr	r3, [pc, #180]	; (8004fc4 <MPU6050_Read_All+0x294>)
 8004f10:	ed83 0b06 	vstr	d0, [r3, #24]
        DataStruct->KalmanAngleY = pitch;
 8004f14:	ed84 0b14 	vstr	d0, [r4, #80]	; 0x50
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8004f18:	ed94 7b14 	vldr	d7, [r4, #80]	; 0x50
 8004f1c:	eeb0 7bc7 	vabs.f64	d7, d7
 8004f20:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8004fa8 <MPU6050_Read_All+0x278>
 8004f24:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2c:	dd05      	ble.n	8004f3a <MPU6050_Read_All+0x20a>
        DataStruct->Gx = -DataStruct->Gx;
 8004f2e:	ed94 7b0a 	vldr	d7, [r4, #40]	; 0x28
 8004f32:	eeb1 7b47 	vneg.f64	d7, d7
 8004f36:	ed84 7b0a 	vstr	d7, [r4, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8004f3a:	eeb0 2b48 	vmov.f64	d2, d8
 8004f3e:	ed94 1b0a 	vldr	d1, [r4, #40]	; 0x28
 8004f42:	eeb0 0b49 	vmov.f64	d0, d9
 8004f46:	4820      	ldr	r0, [pc, #128]	; (8004fc8 <MPU6050_Read_All+0x298>)
 8004f48:	f7ff fe90 	bl	8004c6c <Kalman_getAngle>
 8004f4c:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
}
 8004f50:	b008      	add	sp, #32
 8004f52:	ecbd 8b04 	vpop	{d8-d9}
 8004f56:	bd70      	pop	{r4, r5, r6, pc}
        roll = 0.0;
 8004f58:	ed9f 9b15 	vldr	d9, [pc, #84]	; 8004fb0 <MPU6050_Read_All+0x280>
 8004f5c:	e7a8      	b.n	8004eb0 <MPU6050_Read_All+0x180>
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8004f5e:	eeb0 2b48 	vmov.f64	d2, d8
 8004f62:	ed94 1b0c 	vldr	d1, [r4, #48]	; 0x30
 8004f66:	4817      	ldr	r0, [pc, #92]	; (8004fc4 <MPU6050_Read_All+0x294>)
 8004f68:	f7ff fe80 	bl	8004c6c <Kalman_getAngle>
 8004f6c:	ed84 0b14 	vstr	d0, [r4, #80]	; 0x50
 8004f70:	e7d2      	b.n	8004f18 <MPU6050_Read_All+0x1e8>
 8004f72:	bf00      	nop
 8004f74:	f3af 8000 	nop.w
 8004f78:	00000000 	.word	0x00000000
 8004f7c:	3f100000 	.word	0x3f100000
 8004f80:	00000000 	.word	0x00000000
 8004f84:	40cc2900 	.word	0x40cc2900
 8004f88:	00000000 	.word	0x00000000
 8004f8c:	40606000 	.word	0x40606000
 8004f90:	00000000 	.word	0x00000000
 8004f94:	408f4000 	.word	0x408f4000
 8004f98:	1a63c1f8 	.word	0x1a63c1f8
 8004f9c:	404ca5dc 	.word	0x404ca5dc
 8004fa0:	00000000 	.word	0x00000000
 8004fa4:	c0568000 	.word	0xc0568000
 8004fa8:	00000000 	.word	0x00000000
 8004fac:	40568000 	.word	0x40568000
	...
 8004fb8:	43aa0000 	.word	0x43aa0000
 8004fbc:	42121eb8 	.word	0x42121eb8
 8004fc0:	2000535c 	.word	0x2000535c
 8004fc4:	20000018 	.word	0x20000018
 8004fc8:	20000060 	.word	0x20000060

08004fcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fcc:	b500      	push	{lr}
 8004fce:	b089      	sub	sp, #36	; 0x24
 8004fd0:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2037      	movs	r0, #55	; 0x37
 8004fd6:	f000 f941 	bl	800525c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004fda:	2037      	movs	r0, #55	; 0x37
 8004fdc:	f000 f974 	bl	80052c8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8004fe0:	4b15      	ldr	r3, [pc, #84]	; (8005038 <HAL_InitTick+0x6c>)
 8004fe2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fe4:	f042 0220 	orr.w	r2, r2, #32
 8004fe8:	641a      	str	r2, [r3, #64]	; 0x40
 8004fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fec:	f003 0320 	and.w	r3, r3, #32
 8004ff0:	9301      	str	r3, [sp, #4]
 8004ff2:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004ff4:	a902      	add	r1, sp, #8
 8004ff6:	a803      	add	r0, sp, #12
 8004ff8:	f002 fb3c 	bl	8007674 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004ffc:	f002 fb1a 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
 8005000:	0043      	lsls	r3, r0, #1

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005002:	4a0e      	ldr	r2, [pc, #56]	; (800503c <HAL_InitTick+0x70>)
 8005004:	fba2 2303 	umull	r2, r3, r2, r3
 8005008:	0c9b      	lsrs	r3, r3, #18
 800500a:	3b01      	subs	r3, #1

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800500c:	480c      	ldr	r0, [pc, #48]	; (8005040 <HAL_InitTick+0x74>)
 800500e:	4a0d      	ldr	r2, [pc, #52]	; (8005044 <HAL_InitTick+0x78>)
 8005010:	6002      	str	r2, [r0, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8005012:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005016:	60c2      	str	r2, [r0, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8005018:	6043      	str	r3, [r0, #4]
  htim7.Init.ClockDivision = 0;
 800501a:	2300      	movs	r3, #0
 800501c:	6103      	str	r3, [r0, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800501e:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8005020:	f003 f844 	bl	80080ac <HAL_TIM_Base_Init>
 8005024:	b118      	cbz	r0, 800502e <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
  }

  /* Return function status */
  return HAL_ERROR;
 8005026:	2001      	movs	r0, #1
}
 8005028:	b009      	add	sp, #36	; 0x24
 800502a:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim7);
 800502e:	4804      	ldr	r0, [pc, #16]	; (8005040 <HAL_InitTick+0x74>)
 8005030:	f002 fe9a 	bl	8007d68 <HAL_TIM_Base_Start_IT>
 8005034:	e7f8      	b.n	8005028 <HAL_InitTick+0x5c>
 8005036:	bf00      	nop
 8005038:	40023800 	.word	0x40023800
 800503c:	431bde83 	.word	0x431bde83
 8005040:	20005360 	.word	0x20005360
 8005044:	40001400 	.word	0x40001400

08005048 <TIM7_IRQHandler>:
  /* Enable TIM7 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
}

void TIM7_IRQHandler(void)
{
 8005048:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&htim7);
 800504a:	4802      	ldr	r0, [pc, #8]	; (8005054 <TIM7_IRQHandler+0xc>)
 800504c:	f002 fed9 	bl	8007e02 <HAL_TIM_IRQHandler>
}
 8005050:	bd08      	pop	{r3, pc}
 8005052:	bf00      	nop
 8005054:	20005360 	.word	0x20005360

08005058 <HAL_UART_MspInit>:

UART_HandleTypeDef USB_UART;
// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8005058:	b530      	push	{r4, r5, lr}
 800505a:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 800505c:	6803      	ldr	r3, [r0, #0]
 800505e:	4a32      	ldr	r2, [pc, #200]	; (8005128 <HAL_UART_MspInit+0xd0>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d004      	beq.n	800506e <HAL_UART_MspInit+0x16>
		
		// Enable Interrupt Mode
		HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
		HAL_NVIC_EnableIRQ(USART1_IRQn);

	} else if (huart->Instance == USART6) {
 8005064:	4a31      	ldr	r2, [pc, #196]	; (800512c <HAL_UART_MspInit+0xd4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d034      	beq.n	80050d4 <HAL_UART_MspInit+0x7c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 800506a:	b00b      	add	sp, #44	; 0x2c
 800506c:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 800506e:	4c30      	ldr	r4, [pc, #192]	; (8005130 <HAL_UART_MspInit+0xd8>)
 8005070:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005072:	f043 0301 	orr.w	r3, r3, #1
 8005076:	6323      	str	r3, [r4, #48]	; 0x30
 8005078:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 8005082:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005086:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8005088:	2302      	movs	r3, #2
 800508a:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800508c:	2301      	movs	r3, #1
 800508e:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8005090:	2303      	movs	r3, #3
 8005092:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005094:	2307      	movs	r3, #7
 8005096:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8005098:	4d26      	ldr	r5, [pc, #152]	; (8005134 <HAL_UART_MspInit+0xdc>)
 800509a:	a905      	add	r1, sp, #20
 800509c:	4628      	mov	r0, r5
 800509e:	f001 f87f 	bl	80061a0 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80050a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050a6:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 80050a8:	a905      	add	r1, sp, #20
 80050aa:	4628      	mov	r0, r5
 80050ac:	f001 f878 	bl	80061a0 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 80050b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050b2:	f043 0310 	orr.w	r3, r3, #16
 80050b6:	6463      	str	r3, [r4, #68]	; 0x44
 80050b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050ba:	f003 0310 	and.w	r3, r3, #16
 80050be:	9302      	str	r3, [sp, #8]
 80050c0:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 80050c2:	2200      	movs	r2, #0
 80050c4:	210a      	movs	r1, #10
 80050c6:	2025      	movs	r0, #37	; 0x25
 80050c8:	f000 f8c8 	bl	800525c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80050cc:	2025      	movs	r0, #37	; 0x25
 80050ce:	f000 f8fb 	bl	80052c8 <HAL_NVIC_EnableIRQ>
 80050d2:	e7ca      	b.n	800506a <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 80050d4:	4c16      	ldr	r4, [pc, #88]	; (8005130 <HAL_UART_MspInit+0xd8>)
 80050d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80050d8:	f043 0304 	orr.w	r3, r3, #4
 80050dc:	6323      	str	r3, [r4, #48]	; 0x30
 80050de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80050e0:	f003 0304 	and.w	r3, r3, #4
 80050e4:	9303      	str	r3, [sp, #12]
 80050e6:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 80050e8:	2340      	movs	r3, #64	; 0x40
 80050ea:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80050ec:	2302      	movs	r3, #2
 80050ee:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80050f0:	2301      	movs	r3, #1
 80050f2:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80050f4:	2303      	movs	r3, #3
 80050f6:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80050f8:	2308      	movs	r3, #8
 80050fa:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 80050fc:	4d0e      	ldr	r5, [pc, #56]	; (8005138 <HAL_UART_MspInit+0xe0>)
 80050fe:	a905      	add	r1, sp, #20
 8005100:	4628      	mov	r0, r5
 8005102:	f001 f84d 	bl	80061a0 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005106:	2380      	movs	r3, #128	; 0x80
 8005108:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 800510a:	a905      	add	r1, sp, #20
 800510c:	4628      	mov	r0, r5
 800510e:	f001 f847 	bl	80061a0 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 8005112:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005114:	f043 0320 	orr.w	r3, r3, #32
 8005118:	6463      	str	r3, [r4, #68]	; 0x44
 800511a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800511c:	f003 0320 	and.w	r3, r3, #32
 8005120:	9304      	str	r3, [sp, #16]
 8005122:	9b04      	ldr	r3, [sp, #16]
}
 8005124:	e7a1      	b.n	800506a <HAL_UART_MspInit+0x12>
 8005126:	bf00      	nop
 8005128:	40011000 	.word	0x40011000
 800512c:	40011400 	.word	0x40011400
 8005130:	40023800 	.word	0x40023800
 8005134:	40020000 	.word	0x40020000
 8005138:	40020800 	.word	0x40020800

0800513c <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 800513c:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 800513e:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 8005140:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 8005142:	2200      	movs	r2, #0
 8005144:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 8005146:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 8005148:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 800514a:	210c      	movs	r1, #12
 800514c:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800514e:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 8005150:	f003 feda 	bl	8008f08 <HAL_UART_Init>
}
 8005154:	bd08      	pop	{r3, pc}
	...

08005158 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 8005158:	b510      	push	{r4, lr}
 800515a:	4614      	mov	r4, r2
	// HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
	HAL_UART_Transmit_IT(&USB_UART, (uint8_t*) ptr, len);
 800515c:	b292      	uxth	r2, r2
 800515e:	4802      	ldr	r0, [pc, #8]	; (8005168 <_write+0x10>)
 8005160:	f003 f862 	bl	8008228 <HAL_UART_Transmit_IT>
	return len;
}
 8005164:	4620      	mov	r0, r4
 8005166:	bd10      	pop	{r4, pc}
 8005168:	200053ac 	.word	0x200053ac

0800516c <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 800516c:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 800516e:	2200      	movs	r2, #0
 8005170:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8005172:	f04f 33ff 	mov.w	r3, #4294967295
 8005176:	2201      	movs	r2, #1
 8005178:	4802      	ldr	r0, [pc, #8]	; (8005184 <_read+0x18>)
 800517a:	f003 fe04 	bl	8008d86 <HAL_UART_Receive>
	return len;
}
 800517e:	2001      	movs	r0, #1
 8005180:	bd08      	pop	{r3, pc}
 8005182:	bf00      	nop
 8005184:	200053ac 	.word	0x200053ac

08005188 <_lseek>:
	}
  return i; // The way this is set up, it will always report the wrong size
}

// These functions need to be defined for compiler version gcc-arm version 11.3__attribute__((weak)) void _close(void){}
__attribute__((weak)) void _lseek(void){}
 8005188:	4770      	bx	lr

0800518a <_fstat>:
__attribute__((weak)) void _fstat(void){}
 800518a:	4770      	bx	lr

0800518c <_getpid>:
__attribute__((weak)) void _getpid(void){}
 800518c:	4770      	bx	lr

0800518e <_kill>:
__attribute__((weak)) void _ispid(void){}
__attribute__((weak)) void _kill(void){}
 800518e:	4770      	bx	lr

08005190 <_isatty>:
__attribute__((weak)) void _isatty(void){}
 8005190:	4770      	bx	lr
	...

08005194 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005194:	480d      	ldr	r0, [pc, #52]	; (80051cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005196:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 8005198:	480d      	ldr	r0, [pc, #52]	; (80051d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800519a:	490e      	ldr	r1, [pc, #56]	; (80051d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800519c:	4a0e      	ldr	r2, [pc, #56]	; (80051d8 <LoopForever+0xe>)
  movs r3, #0
 800519e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051a0:	e002      	b.n	80051a8 <LoopCopyDataInit>

080051a2 <CopyDataInit>:

CopyDataInit:


  ldr r4, [r2, r3]
 80051a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051a6:	3304      	adds	r3, #4

080051a8 <LoopCopyDataInit>:

LoopCopyDataInit:


  adds r4, r0, r3
 80051a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051aa:	428c      	cmp	r4, r1



  bcc CopyDataInit
 80051ac:	d3f9      	bcc.n	80051a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051ae:	4a0b      	ldr	r2, [pc, #44]	; (80051dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80051b0:	4c0b      	ldr	r4, [pc, #44]	; (80051e0 <LoopForever+0x16>)
  movs r3, #0
 80051b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051b4:	e001      	b.n	80051ba <LoopFillZerobss>

080051b6 <FillZerobss>:

FillZerobss:

  str  r3, [r2]
 80051b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051b8:	3204      	adds	r2, #4

080051ba <LoopFillZerobss>:

LoopFillZerobss:

  cmp r2, r4
 80051ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051bc:	d3fb      	bcc.n	80051b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80051be:	f000 f813 	bl	80051e8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80051c2:	f004 fe73 	bl	8009eac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80051c6:	f7fe fced 	bl	8003ba4 <main>

080051ca <LoopForever>:

LoopForever:
    b LoopForever
 80051ca:	e7fe      	b.n	80051ca <LoopForever>
  ldr   r0, =_estack
 80051cc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80051d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051d4:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 80051d8:	0800f320 	.word	0x0800f320
  ldr r2, =_sbss
 80051dc:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80051e0:	20005588 	.word	0x20005588

080051e4 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80051e4:	e7fe      	b.n	80051e4 <ADC_IRQHandler>
	...

080051e8 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 80051e8:	4a03      	ldr	r2, [pc, #12]	; (80051f8 <SystemInit+0x10>)
 80051ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80051ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051f6:	4770      	bx	lr
 80051f8:	e000ed00 	.word	0xe000ed00

080051fc <HAL_MspInit>:
 */
__weak void HAL_MspInit(void) {
	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_MspInit could be implemented in the user file
	 */
}
 80051fc:	4770      	bx	lr
	...

08005200 <HAL_Init>:
HAL_StatusTypeDef HAL_Init(void) {
 8005200:	b508      	push	{r3, lr}
  __HAL_FLASH_ART_ENABLE();
 8005202:	4b09      	ldr	r3, [pc, #36]	; (8005228 <HAL_Init+0x28>)
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800520a:	601a      	str	r2, [r3, #0]
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005212:	601a      	str	r2, [r3, #0]
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005214:	2003      	movs	r0, #3
 8005216:	f000 f80f 	bl	8005238 <HAL_NVIC_SetPriorityGrouping>
	HAL_InitTick(TICK_INT_PRIORITY);
 800521a:	200f      	movs	r0, #15
 800521c:	f7ff fed6 	bl	8004fcc <HAL_InitTick>
	HAL_MspInit();
 8005220:	f7ff ffec 	bl	80051fc <HAL_MspInit>
}
 8005224:	2000      	movs	r0, #0
 8005226:	bd08      	pop	{r3, pc}
 8005228:	40023c00 	.word	0x40023c00

0800522c <HAL_GetTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
	return uwTick;
 800522c:	4b01      	ldr	r3, [pc, #4]	; (8005234 <HAL_GetTick+0x8>)
 800522e:	6818      	ldr	r0, [r3, #0]
}
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20005434 	.word	0x20005434

08005238 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005238:	4906      	ldr	r1, [pc, #24]	; (8005254 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800523a:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800523c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005240:	041b      	lsls	r3, r3, #16
 8005242:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005244:	0200      	lsls	r0, r0, #8
 8005246:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800524a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800524c:	4a02      	ldr	r2, [pc, #8]	; (8005258 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800524e:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8005250:	60ca      	str	r2, [r1, #12]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005252:	4770      	bx	lr
 8005254:	e000ed00 	.word	0xe000ed00
 8005258:	05fa0000 	.word	0x05fa0000

0800525c <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 800525c:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800525e:	4b17      	ldr	r3, [pc, #92]	; (80052bc <HAL_NVIC_SetPriority+0x60>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005266:	f1c3 0c07 	rsb	ip, r3, #7
 800526a:	f1bc 0f04 	cmp.w	ip, #4
 800526e:	bf28      	it	cs
 8005270:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005274:	f103 0e04 	add.w	lr, r3, #4
 8005278:	f1be 0f06 	cmp.w	lr, #6
 800527c:	d914      	bls.n	80052a8 <HAL_NVIC_SetPriority+0x4c>
 800527e:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005280:	f04f 3eff 	mov.w	lr, #4294967295
 8005284:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005288:	ea21 010c 	bic.w	r1, r1, ip
 800528c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800528e:	fa0e fe03 	lsl.w	lr, lr, r3
 8005292:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005296:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8005298:	2800      	cmp	r0, #0
 800529a:	db07      	blt.n	80052ac <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800529c:	0112      	lsls	r2, r2, #4
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <HAL_NVIC_SetPriority+0x64>)
 80052a2:	541a      	strb	r2, [r3, r0]

	prioritygroup = NVIC_GetPriorityGrouping();

	NVIC_SetPriority(IRQn,
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80052a4:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052a8:	2300      	movs	r3, #0
 80052aa:	e7e9      	b.n	8005280 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052ac:	f000 000f 	and.w	r0, r0, #15
 80052b0:	0112      	lsls	r2, r2, #4
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	4b03      	ldr	r3, [pc, #12]	; (80052c4 <HAL_NVIC_SetPriority+0x68>)
 80052b6:	541a      	strb	r2, [r3, r0]
 80052b8:	e7f4      	b.n	80052a4 <HAL_NVIC_SetPriority+0x48>
 80052ba:	bf00      	nop
 80052bc:	e000ed00 	.word	0xe000ed00
 80052c0:	e000e400 	.word	0xe000e400
 80052c4:	e000ed14 	.word	0xe000ed14

080052c8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80052c8:	2800      	cmp	r0, #0
 80052ca:	db07      	blt.n	80052dc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052cc:	f000 021f 	and.w	r2, r0, #31
 80052d0:	0940      	lsrs	r0, r0, #5
 80052d2:	2301      	movs	r3, #1
 80052d4:	4093      	lsls	r3, r2
 80052d6:	4a02      	ldr	r2, [pc, #8]	; (80052e0 <HAL_NVIC_EnableIRQ+0x18>)
 80052d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
}
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	e000e100 	.word	0xe000e100

080052e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052e4:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80052e6:	6805      	ldr	r5, [r0, #0]
 80052e8:	682c      	ldr	r4, [r5, #0]
 80052ea:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80052ee:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80052f0:	6804      	ldr	r4, [r0, #0]
 80052f2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052f4:	6883      	ldr	r3, [r0, #8]
 80052f6:	2b40      	cmp	r3, #64	; 0x40
 80052f8:	d005      	beq.n	8005306 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80052fa:	6803      	ldr	r3, [r0, #0]
 80052fc:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80052fe:	6803      	ldr	r3, [r0, #0]
 8005300:	60da      	str	r2, [r3, #12]
  }
}
 8005302:	bc30      	pop	{r4, r5}
 8005304:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8005306:	6803      	ldr	r3, [r0, #0]
 8005308:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 800530a:	6803      	ldr	r3, [r0, #0]
 800530c:	60d9      	str	r1, [r3, #12]
 800530e:	e7f8      	b.n	8005302 <DMA_SetConfig+0x1e>

08005310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005310:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005312:	6801      	ldr	r1, [r0, #0]
 8005314:	b2ca      	uxtb	r2, r1
 8005316:	3a10      	subs	r2, #16
 8005318:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <DMA_CalcBaseAndBitshift+0x34>)
 800531a:	fba3 4302 	umull	r4, r3, r3, r2
 800531e:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005320:	4c09      	ldr	r4, [pc, #36]	; (8005348 <DMA_CalcBaseAndBitshift+0x38>)
 8005322:	5ce3      	ldrb	r3, [r4, r3]
 8005324:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005326:	2a5f      	cmp	r2, #95	; 0x5f
 8005328:	d907      	bls.n	800533a <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800532a:	4b08      	ldr	r3, [pc, #32]	; (800534c <DMA_CalcBaseAndBitshift+0x3c>)
 800532c:	400b      	ands	r3, r1
 800532e:	3304      	adds	r3, #4
 8005330:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8005332:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8005334:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005338:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800533a:	4b04      	ldr	r3, [pc, #16]	; (800534c <DMA_CalcBaseAndBitshift+0x3c>)
 800533c:	400b      	ands	r3, r1
 800533e:	6583      	str	r3, [r0, #88]	; 0x58
 8005340:	e7f7      	b.n	8005332 <DMA_CalcBaseAndBitshift+0x22>
 8005342:	bf00      	nop
 8005344:	aaaaaaab 	.word	0xaaaaaaab
 8005348:	0800ebd4 	.word	0x0800ebd4
 800534c:	fffffc00 	.word	0xfffffc00

08005350 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005350:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005352:	6982      	ldr	r2, [r0, #24]
 8005354:	b992      	cbnz	r2, 800537c <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8005356:	2b01      	cmp	r3, #1
 8005358:	d00a      	beq.n	8005370 <DMA_CheckFifoParam+0x20>
 800535a:	2b02      	cmp	r3, #2
 800535c:	d002      	beq.n	8005364 <DMA_CheckFifoParam+0x14>
 800535e:	b10b      	cbz	r3, 8005364 <DMA_CheckFifoParam+0x14>
 8005360:	2000      	movs	r0, #0
 8005362:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005364:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005366:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800536a:	d128      	bne.n	80053be <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 800536c:	2000      	movs	r0, #0
 800536e:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005370:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005372:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005376:	d024      	beq.n	80053c2 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8005378:	2000      	movs	r0, #0
 800537a:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800537c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005380:	d009      	beq.n	8005396 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005382:	2b02      	cmp	r3, #2
 8005384:	d925      	bls.n	80053d2 <DMA_CheckFifoParam+0x82>
 8005386:	2b03      	cmp	r3, #3
 8005388:	d125      	bne.n	80053d6 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800538a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800538c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8005390:	d123      	bne.n	80053da <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8005392:	2000      	movs	r0, #0
 8005394:	4770      	bx	lr
    switch (tmp)
 8005396:	2b03      	cmp	r3, #3
 8005398:	d803      	bhi.n	80053a2 <DMA_CheckFifoParam+0x52>
 800539a:	e8df f003 	tbb	[pc, r3]
 800539e:	0414      	.short	0x0414
 80053a0:	0a14      	.short	0x0a14
 80053a2:	2000      	movs	r0, #0
 80053a4:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053a6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80053a8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80053ac:	d10d      	bne.n	80053ca <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 80053ae:	2000      	movs	r0, #0
 80053b0:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80053b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053b8:	d009      	beq.n	80053ce <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 80053ba:	2000      	movs	r0, #0
 80053bc:	4770      	bx	lr
        status = HAL_ERROR;
 80053be:	2001      	movs	r0, #1
 80053c0:	4770      	bx	lr
        status = HAL_ERROR;
 80053c2:	2001      	movs	r0, #1
 80053c4:	4770      	bx	lr
      status = HAL_ERROR;
 80053c6:	2001      	movs	r0, #1
 80053c8:	4770      	bx	lr
        status = HAL_ERROR;
 80053ca:	2001      	movs	r0, #1
 80053cc:	4770      	bx	lr
        status = HAL_ERROR;
 80053ce:	2001      	movs	r0, #1
 80053d0:	4770      	bx	lr
      status = HAL_ERROR;
 80053d2:	2001      	movs	r0, #1
 80053d4:	4770      	bx	lr
    switch (tmp)
 80053d6:	2000      	movs	r0, #0
 80053d8:	4770      	bx	lr
      {
        status = HAL_ERROR;
 80053da:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 80053dc:	4770      	bx	lr
	...

080053e0 <HAL_DMA_Init>:
{
 80053e0:	b570      	push	{r4, r5, r6, lr}
 80053e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80053e4:	f7ff ff22 	bl	800522c <HAL_GetTick>
  if(hdma == NULL)
 80053e8:	2c00      	cmp	r4, #0
 80053ea:	d05b      	beq.n	80054a4 <HAL_DMA_Init+0xc4>
 80053ec:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80053ee:	2302      	movs	r3, #2
 80053f0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 80053f4:	2300      	movs	r3, #0
 80053f6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80053fa:	6822      	ldr	r2, [r4, #0]
 80053fc:	6813      	ldr	r3, [r2, #0]
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	f012 0f01 	tst.w	r2, #1
 800540c:	d00a      	beq.n	8005424 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800540e:	f7ff ff0d 	bl	800522c <HAL_GetTick>
 8005412:	1b43      	subs	r3, r0, r5
 8005414:	2b05      	cmp	r3, #5
 8005416:	d9f5      	bls.n	8005404 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005418:	2320      	movs	r3, #32
 800541a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800541c:	2003      	movs	r0, #3
 800541e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8005422:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8005424:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005426:	4920      	ldr	r1, [pc, #128]	; (80054a8 <HAL_DMA_Init+0xc8>)
 8005428:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800542a:	6862      	ldr	r2, [r4, #4]
 800542c:	68a0      	ldr	r0, [r4, #8]
 800542e:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005430:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005432:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005434:	6920      	ldr	r0, [r4, #16]
 8005436:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005438:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800543a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800543c:	69a0      	ldr	r0, [r4, #24]
 800543e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8005440:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005442:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8005444:	6a20      	ldr	r0, [r4, #32]
 8005446:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005448:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800544a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800544c:	2904      	cmp	r1, #4
 800544e:	d01e      	beq.n	800548e <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8005450:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8005452:	6826      	ldr	r6, [r4, #0]
 8005454:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005456:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800545a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800545c:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800545e:	2b04      	cmp	r3, #4
 8005460:	d107      	bne.n	8005472 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8005462:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005464:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005466:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005468:	b11b      	cbz	r3, 8005472 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800546a:	4620      	mov	r0, r4
 800546c:	f7ff ff70 	bl	8005350 <DMA_CheckFifoParam>
 8005470:	b990      	cbnz	r0, 8005498 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8005472:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005474:	4620      	mov	r0, r4
 8005476:	f7ff ff4b 	bl	8005310 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800547a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800547c:	233f      	movs	r3, #63	; 0x3f
 800547e:	4093      	lsls	r3, r2
 8005480:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005482:	2000      	movs	r0, #0
 8005484:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005486:	2301      	movs	r3, #1
 8005488:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800548c:	e7c9      	b.n	8005422 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800548e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005490:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005492:	4301      	orrs	r1, r0
 8005494:	430a      	orrs	r2, r1
 8005496:	e7db      	b.n	8005450 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005498:	2340      	movs	r3, #64	; 0x40
 800549a:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800549c:	2001      	movs	r0, #1
 800549e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80054a2:	e7be      	b.n	8005422 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 80054a4:	2001      	movs	r0, #1
 80054a6:	e7bc      	b.n	8005422 <HAL_DMA_Init+0x42>
 80054a8:	e010803f 	.word	0xe010803f

080054ac <HAL_DMA_DeInit>:
  if(hdma == NULL)
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d02d      	beq.n	800550c <HAL_DMA_DeInit+0x60>
{
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4605      	mov	r5, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80054b4:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 80054b8:	b2c0      	uxtb	r0, r0
 80054ba:	2802      	cmp	r0, #2
 80054bc:	d025      	beq.n	800550a <HAL_DMA_DeInit+0x5e>
  __HAL_DMA_DISABLE(hdma);
 80054be:	682a      	ldr	r2, [r5, #0]
 80054c0:	6813      	ldr	r3, [r2, #0]
 80054c2:	f023 0301 	bic.w	r3, r3, #1
 80054c6:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	2400      	movs	r4, #0
 80054cc:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 80054d2:	682b      	ldr	r3, [r5, #0]
 80054d4:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 80054d6:	682b      	ldr	r3, [r5, #0]
 80054d8:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 80054da:	682b      	ldr	r3, [r5, #0]
 80054dc:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80054de:	682b      	ldr	r3, [r5, #0]
 80054e0:	2221      	movs	r2, #33	; 0x21
 80054e2:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054e4:	4628      	mov	r0, r5
 80054e6:	f7ff ff13 	bl	8005310 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054ea:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80054ec:	233f      	movs	r3, #63	; 0x3f
 80054ee:	4093      	lsls	r3, r2
 80054f0:	6083      	str	r3, [r0, #8]
  hdma->XferCpltCallback = NULL;
 80054f2:	63ec      	str	r4, [r5, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80054f4:	642c      	str	r4, [r5, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80054f6:	646c      	str	r4, [r5, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80054f8:	64ac      	str	r4, [r5, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80054fa:	64ec      	str	r4, [r5, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 80054fc:	652c      	str	r4, [r5, #80]	; 0x50
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054fe:	656c      	str	r4, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8005500:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8005504:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  return HAL_OK;
 8005508:	4620      	mov	r0, r4
}
 800550a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800550c:	2001      	movs	r0, #1
}
 800550e:	4770      	bx	lr

08005510 <HAL_DMA_Start_IT>:
{
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005514:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8005516:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800551a:	2801      	cmp	r0, #1
 800551c:	d030      	beq.n	8005580 <HAL_DMA_Start_IT+0x70>
 800551e:	2001      	movs	r0, #1
 8005520:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005524:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8005528:	b2c0      	uxtb	r0, r0
 800552a:	2801      	cmp	r0, #1
 800552c:	d004      	beq.n	8005538 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 800552e:	2300      	movs	r3, #0
 8005530:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8005534:	2002      	movs	r0, #2
}
 8005536:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8005538:	2002      	movs	r0, #2
 800553a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800553e:	2000      	movs	r0, #0
 8005540:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005542:	4620      	mov	r0, r4
 8005544:	f7ff fece 	bl	80052e4 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005548:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800554a:	233f      	movs	r3, #63	; 0x3f
 800554c:	4093      	lsls	r3, r2
 800554e:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005550:	6822      	ldr	r2, [r4, #0]
 8005552:	6813      	ldr	r3, [r2, #0]
 8005554:	f043 0316 	orr.w	r3, r3, #22
 8005558:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800555a:	6822      	ldr	r2, [r4, #0]
 800555c:	6953      	ldr	r3, [r2, #20]
 800555e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005562:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8005564:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005566:	b123      	cbz	r3, 8005572 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 8005568:	6822      	ldr	r2, [r4, #0]
 800556a:	6813      	ldr	r3, [r2, #0]
 800556c:	f043 0308 	orr.w	r3, r3, #8
 8005570:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8005572:	6822      	ldr	r2, [r4, #0]
 8005574:	6813      	ldr	r3, [r2, #0]
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800557c:	2000      	movs	r0, #0
 800557e:	e7da      	b.n	8005536 <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8005580:	2002      	movs	r0, #2
 8005582:	e7d8      	b.n	8005536 <HAL_DMA_Start_IT+0x26>

08005584 <HAL_DMA_Abort>:
{
 8005584:	b570      	push	{r4, r5, r6, lr}
 8005586:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005588:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800558a:	f7ff fe4f 	bl	800522c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800558e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d006      	beq.n	80055a6 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005598:	2380      	movs	r3, #128	; 0x80
 800559a:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800559c:	2300      	movs	r3, #0
 800559e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80055a2:	2001      	movs	r0, #1
}
 80055a4:	bd70      	pop	{r4, r5, r6, pc}
 80055a6:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055a8:	6822      	ldr	r2, [r4, #0]
 80055aa:	6813      	ldr	r3, [r2, #0]
 80055ac:	f023 0316 	bic.w	r3, r3, #22
 80055b0:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055b2:	6822      	ldr	r2, [r4, #0]
 80055b4:	6953      	ldr	r3, [r2, #20]
 80055b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055ba:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055be:	b1e3      	cbz	r3, 80055fa <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055c0:	6822      	ldr	r2, [r4, #0]
 80055c2:	6813      	ldr	r3, [r2, #0]
 80055c4:	f023 0308 	bic.w	r3, r3, #8
 80055c8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80055ca:	6822      	ldr	r2, [r4, #0]
 80055cc:	6813      	ldr	r3, [r2, #0]
 80055ce:	f023 0301 	bic.w	r3, r3, #1
 80055d2:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f013 0f01 	tst.w	r3, #1
 80055dc:	d011      	beq.n	8005602 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055de:	f7ff fe25 	bl	800522c <HAL_GetTick>
 80055e2:	1b43      	subs	r3, r0, r5
 80055e4:	2b05      	cmp	r3, #5
 80055e6:	d9f5      	bls.n	80055d4 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055e8:	2320      	movs	r3, #32
 80055ea:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80055ec:	2003      	movs	r0, #3
 80055ee:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80055f2:	2300      	movs	r3, #0
 80055f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80055f8:	e7d4      	b.n	80055a4 <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1df      	bne.n	80055c0 <HAL_DMA_Abort+0x3c>
 8005600:	e7e3      	b.n	80055ca <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005602:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005604:	233f      	movs	r3, #63	; 0x3f
 8005606:	4093      	lsls	r3, r2
 8005608:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 800560a:	2301      	movs	r3, #1
 800560c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8005610:	2000      	movs	r0, #0
 8005612:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  return HAL_OK;
 8005616:	e7c5      	b.n	80055a4 <HAL_DMA_Abort+0x20>

08005618 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005618:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d003      	beq.n	800562a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005622:	2380      	movs	r3, #128	; 0x80
 8005624:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8005626:	2001      	movs	r0, #1
 8005628:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 800562a:	2305      	movs	r3, #5
 800562c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8005630:	6802      	ldr	r2, [r0, #0]
 8005632:	6813      	ldr	r3, [r2, #0]
 8005634:	f023 0301 	bic.w	r3, r3, #1
 8005638:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800563a:	2000      	movs	r0, #0
}
 800563c:	4770      	bx	lr
	...

08005640 <HAL_DMA_IRQHandler>:
{
 8005640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005642:	b083      	sub	sp, #12
 8005644:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8005646:	2300      	movs	r3, #0
 8005648:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 800564a:	4b72      	ldr	r3, [pc, #456]	; (8005814 <HAL_DMA_IRQHandler+0x1d4>)
 800564c:	681d      	ldr	r5, [r3, #0]
 800564e:	4b72      	ldr	r3, [pc, #456]	; (8005818 <HAL_DMA_IRQHandler+0x1d8>)
 8005650:	fba3 3505 	umull	r3, r5, r3, r5
 8005654:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005656:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8005658:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800565a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800565c:	2308      	movs	r3, #8
 800565e:	4093      	lsls	r3, r2
 8005660:	4233      	tst	r3, r6
 8005662:	d010      	beq.n	8005686 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005664:	6803      	ldr	r3, [r0, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	f012 0f04 	tst.w	r2, #4
 800566c:	d00b      	beq.n	8005686 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	f022 0204 	bic.w	r2, r2, #4
 8005674:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005676:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8005678:	2308      	movs	r3, #8
 800567a:	4093      	lsls	r3, r2
 800567c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800567e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005686:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005688:	2301      	movs	r3, #1
 800568a:	4093      	lsls	r3, r2
 800568c:	4233      	tst	r3, r6
 800568e:	d009      	beq.n	80056a4 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	6952      	ldr	r2, [r2, #20]
 8005694:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005698:	d004      	beq.n	80056a4 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800569a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800569c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800569e:	f043 0302 	orr.w	r3, r3, #2
 80056a2:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80056a4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80056a6:	2304      	movs	r3, #4
 80056a8:	4093      	lsls	r3, r2
 80056aa:	4233      	tst	r3, r6
 80056ac:	d009      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80056ae:	6822      	ldr	r2, [r4, #0]
 80056b0:	6812      	ldr	r2, [r2, #0]
 80056b2:	f012 0f02 	tst.w	r2, #2
 80056b6:	d004      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80056b8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80056ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80056bc:	f043 0304 	orr.w	r3, r3, #4
 80056c0:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80056c2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80056c4:	2310      	movs	r3, #16
 80056c6:	4093      	lsls	r3, r2
 80056c8:	4233      	tst	r3, r6
 80056ca:	d024      	beq.n	8005716 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80056cc:	6822      	ldr	r2, [r4, #0]
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	f012 0f08 	tst.w	r2, #8
 80056d4:	d01f      	beq.n	8005716 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80056d6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80056e0:	d00d      	beq.n	80056fe <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80056e8:	d104      	bne.n	80056f4 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80056ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056ec:	b19b      	cbz	r3, 8005716 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80056ee:	4620      	mov	r0, r4
 80056f0:	4798      	blx	r3
 80056f2:	e010      	b.n	8005716 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80056f4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80056f6:	b173      	cbz	r3, 8005716 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 80056f8:	4620      	mov	r0, r4
 80056fa:	4798      	blx	r3
 80056fc:	e00b      	b.n	8005716 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005704:	d103      	bne.n	800570e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	f022 0208 	bic.w	r2, r2, #8
 800570c:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800570e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005710:	b10b      	cbz	r3, 8005716 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8005712:	4620      	mov	r0, r4
 8005714:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005716:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005718:	2320      	movs	r3, #32
 800571a:	4093      	lsls	r3, r2
 800571c:	4233      	tst	r3, r6
 800571e:	d055      	beq.n	80057cc <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005720:	6822      	ldr	r2, [r4, #0]
 8005722:	6812      	ldr	r2, [r2, #0]
 8005724:	f012 0f10 	tst.w	r2, #16
 8005728:	d050      	beq.n	80057cc <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800572a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800572c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b05      	cmp	r3, #5
 8005734:	d00e      	beq.n	8005754 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800573e:	d033      	beq.n	80057a8 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8005746:	d12a      	bne.n	800579e <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8005748:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800574a:	2b00      	cmp	r3, #0
 800574c:	d03e      	beq.n	80057cc <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 800574e:	4620      	mov	r0, r4
 8005750:	4798      	blx	r3
 8005752:	e03b      	b.n	80057cc <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005754:	6822      	ldr	r2, [r4, #0]
 8005756:	6813      	ldr	r3, [r2, #0]
 8005758:	f023 0316 	bic.w	r3, r3, #22
 800575c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800575e:	6822      	ldr	r2, [r4, #0]
 8005760:	6953      	ldr	r3, [r2, #20]
 8005762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005766:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005768:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800576a:	b1a3      	cbz	r3, 8005796 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800576c:	6822      	ldr	r2, [r4, #0]
 800576e:	6813      	ldr	r3, [r2, #0]
 8005770:	f023 0308 	bic.w	r3, r3, #8
 8005774:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005776:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005778:	233f      	movs	r3, #63	; 0x3f
 800577a:	4093      	lsls	r3, r2
 800577c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800577e:	2301      	movs	r3, #1
 8005780:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8005784:	2300      	movs	r3, #0
 8005786:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800578a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800578c:	2b00      	cmp	r3, #0
 800578e:	d03f      	beq.n	8005810 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8005790:	4620      	mov	r0, r4
 8005792:	4798      	blx	r3
        return;
 8005794:	e03c      	b.n	8005810 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005796:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e7      	bne.n	800576c <HAL_DMA_IRQHandler+0x12c>
 800579c:	e7eb      	b.n	8005776 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 800579e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057a0:	b1a3      	cbz	r3, 80057cc <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 80057a2:	4620      	mov	r0, r4
 80057a4:	4798      	blx	r3
 80057a6:	e011      	b.n	80057cc <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	f412 7f80 	tst.w	r2, #256	; 0x100
 80057ae:	d109      	bne.n	80057c4 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	f022 0210 	bic.w	r2, r2, #16
 80057b6:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80057b8:	2301      	movs	r3, #1
 80057ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80057be:	2300      	movs	r3, #0
 80057c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 80057c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057c6:	b10b      	cbz	r3, 80057cc <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 80057c8:	4620      	mov	r0, r4
 80057ca:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80057ce:	b1fb      	cbz	r3, 8005810 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80057d2:	f013 0f01 	tst.w	r3, #1
 80057d6:	d017      	beq.n	8005808 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80057d8:	2305      	movs	r3, #5
 80057da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80057de:	6822      	ldr	r2, [r4, #0]
 80057e0:	6813      	ldr	r3, [r2, #0]
 80057e2:	f023 0301 	bic.w	r3, r3, #1
 80057e6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80057e8:	9b01      	ldr	r3, [sp, #4]
 80057ea:	3301      	adds	r3, #1
 80057ec:	9301      	str	r3, [sp, #4]
 80057ee:	42ab      	cmp	r3, r5
 80057f0:	d804      	bhi.n	80057fc <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f013 0f01 	tst.w	r3, #1
 80057fa:	d1f5      	bne.n	80057e8 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 80057fc:	2301      	movs	r3, #1
 80057fe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8005802:	2300      	movs	r3, #0
 8005804:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8005808:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800580a:	b10b      	cbz	r3, 8005810 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 800580c:	4620      	mov	r0, r4
 800580e:	4798      	blx	r3
}
 8005810:	b003      	add	sp, #12
 8005812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005814:	200000a8 	.word	0x200000a8
 8005818:	1b4e81b5 	.word	0x1b4e81b5

0800581c <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 800581c:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800581e:	4770      	bx	lr

08005820 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005820:	b430      	push	{r4, r5}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005822:	6805      	ldr	r5, [r0, #0]
 8005824:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8005826:	f004 4c40 	and.w	ip, r4, #3221225472	; 0xc0000000
 800582a:	9c02      	ldr	r4, [sp, #8]
 800582c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8005830:	ea4c 0404 	orr.w	r4, ip, r4
 8005834:	646c      	str	r4, [r5, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005836:	6803      	ldr	r3, [r0, #0]
 8005838:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800583a:	6843      	ldr	r3, [r0, #4]
 800583c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005840:	d003      	beq.n	800584a <DMA2D_SetConfig+0x2a>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005842:	6803      	ldr	r3, [r0, #0]
 8005844:	60d9      	str	r1, [r3, #12]
  }
}
 8005846:	bc30      	pop	{r4, r5}
 8005848:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800584a:	f001 4c7f 	and.w	ip, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800584e:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005852:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005856:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005858:	6884      	ldr	r4, [r0, #8]
 800585a:	b19c      	cbz	r4, 8005884 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800585c:	2c01      	cmp	r4, #1
 800585e:	d00f      	beq.n	8005880 <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005860:	2c02      	cmp	r4, #2
 8005862:	d012      	beq.n	800588a <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005864:	2c03      	cmp	r4, #3
 8005866:	d018      	beq.n	800589a <DMA2D_SetConfig+0x7a>
      tmp1 = (tmp1 >> 28U);
 8005868:	ea4f 7c1c 	mov.w	ip, ip, lsr #28
      tmp2 = (tmp2 >> 20U);
 800586c:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12U);
 800586e:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005870:	021b      	lsls	r3, r3, #8
 8005872:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8005876:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 800587a:	ea43 1112 	orr.w	r1, r3, r2, lsr #4
 800587e:	e001      	b.n	8005884 <DMA2D_SetConfig+0x64>
      tmp = (tmp3 | tmp2 | tmp4);
 8005880:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005884:	6803      	ldr	r3, [r0, #0]
 8005886:	6399      	str	r1, [r3, #56]	; 0x38
 8005888:	e7dd      	b.n	8005846 <DMA2D_SetConfig+0x26>
      tmp2 = (tmp2 >> 19U);
 800588a:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 800588c:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800588e:	02db      	lsls	r3, r3, #11
 8005890:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005894:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 8005898:	e7f4      	b.n	8005884 <DMA2D_SetConfig+0x64>
      tmp1 = (tmp1 >> 31U);
 800589a:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
      tmp2 = (tmp2 >> 19U);
 800589e:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 80058a0:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80058a2:	029b      	lsls	r3, r3, #10
 80058a4:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 80058a8:	ea43 33cc 	orr.w	r3, r3, ip, lsl #15
 80058ac:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 80058b0:	e7e8      	b.n	8005884 <DMA2D_SetConfig+0x64>

080058b2 <HAL_DMA2D_MspInit>:
}
 80058b2:	4770      	bx	lr

080058b4 <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d032      	beq.n	800591e <HAL_DMA2D_Init+0x6a>
{
 80058b8:	b510      	push	{r4, lr}
 80058ba:	4604      	mov	r4, r0
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80058bc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80058c0:	b343      	cbz	r3, 8005914 <HAL_DMA2D_Init+0x60>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058c2:	2302      	movs	r3, #2
 80058c4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80058c8:	6822      	ldr	r2, [r4, #0]
 80058ca:	6813      	ldr	r3, [r2, #0]
 80058cc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80058d0:	6861      	ldr	r1, [r4, #4]
 80058d2:	430b      	orrs	r3, r1
 80058d4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80058d6:	6822      	ldr	r2, [r4, #0]
 80058d8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80058da:	f023 0307 	bic.w	r3, r3, #7
 80058de:	68a1      	ldr	r1, [r4, #8]
 80058e0:	430b      	orrs	r3, r1
 80058e2:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80058e4:	6822      	ldr	r2, [r4, #0]
 80058e6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80058e8:	4b0e      	ldr	r3, [pc, #56]	; (8005924 <HAL_DMA2D_Init+0x70>)
 80058ea:	400b      	ands	r3, r1
 80058ec:	68e1      	ldr	r1, [r4, #12]
 80058ee:	430b      	orrs	r3, r1
 80058f0:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80058f2:	6821      	ldr	r1, [r4, #0]
 80058f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80058f6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80058fa:	6920      	ldr	r0, [r4, #16]
 80058fc:	6962      	ldr	r2, [r4, #20]
 80058fe:	0552      	lsls	r2, r2, #21
 8005900:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8005904:	4313      	orrs	r3, r2
 8005906:	634b      	str	r3, [r1, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005908:	2000      	movs	r0, #0
 800590a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800590c:	2301      	movs	r3, #1
 800590e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8005912:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8005914:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_DMA2D_MspInit(hdma2d);
 8005918:	f7ff ffcb 	bl	80058b2 <HAL_DMA2D_MspInit>
 800591c:	e7d1      	b.n	80058c2 <HAL_DMA2D_Init+0xe>
    return HAL_ERROR;
 800591e:	2001      	movs	r0, #1
}
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	ffffc000 	.word	0xffffc000

08005928 <HAL_DMA2D_Start>:
{
 8005928:	b510      	push	{r4, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
 800592e:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8005932:	2801      	cmp	r0, #1
 8005934:	d012      	beq.n	800595c <HAL_DMA2D_Start+0x34>
 8005936:	2001      	movs	r0, #1
 8005938:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800593c:	2002      	movs	r0, #2
 800593e:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005942:	9804      	ldr	r0, [sp, #16]
 8005944:	9000      	str	r0, [sp, #0]
 8005946:	4620      	mov	r0, r4
 8005948:	f7ff ff6a 	bl	8005820 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 800594c:	6822      	ldr	r2, [r4, #0]
 800594e:	6813      	ldr	r3, [r2, #0]
 8005950:	f043 0301 	orr.w	r3, r3, #1
 8005954:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005956:	2000      	movs	r0, #0
}
 8005958:	b002      	add	sp, #8
 800595a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 800595c:	2002      	movs	r0, #2
 800595e:	e7fb      	b.n	8005958 <HAL_DMA2D_Start+0x30>

08005960 <HAL_DMA2D_PollForTransfer>:
{
 8005960:	b570      	push	{r4, r5, r6, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	4604      	mov	r4, r0
 8005966:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 8005968:	2300      	movs	r3, #0
 800596a:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800596c:	6803      	ldr	r3, [r0, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f013 0f01 	tst.w	r3, #1
 8005974:	d111      	bne.n	800599a <HAL_DMA2D_PollForTransfer+0x3a>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005976:	6822      	ldr	r2, [r4, #0]
 8005978:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800597a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800597c:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 800597e:	f013 0f20 	tst.w	r3, #32
 8005982:	d147      	bne.n	8005a14 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005984:	6823      	ldr	r3, [r4, #0]
 8005986:	2212      	movs	r2, #18
 8005988:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800598a:	2301      	movs	r3, #1
 800598c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 8005990:	2000      	movs	r0, #0
 8005992:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
}
 8005996:	b002      	add	sp, #8
 8005998:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 800599a:	f7ff fc47 	bl	800522c <HAL_GetTick>
 800599e:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80059a0:	6823      	ldr	r3, [r4, #0]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	f012 0f02 	tst.w	r2, #2
 80059a8:	d1e5      	bne.n	8005976 <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80059ae:	9a01      	ldr	r2, [sp, #4]
 80059b0:	f012 0f21 	tst.w	r2, #33	; 0x21
 80059b4:	d114      	bne.n	80059e0 <HAL_DMA2D_PollForTransfer+0x80>
      if (Timeout != HAL_MAX_DELAY)
 80059b6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80059ba:	d0f1      	beq.n	80059a0 <HAL_DMA2D_PollForTransfer+0x40>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059bc:	f7ff fc36 	bl	800522c <HAL_GetTick>
 80059c0:	1b80      	subs	r0, r0, r6
 80059c2:	42a8      	cmp	r0, r5
 80059c4:	d801      	bhi.n	80059ca <HAL_DMA2D_PollForTransfer+0x6a>
 80059c6:	2d00      	cmp	r5, #0
 80059c8:	d1ea      	bne.n	80059a0 <HAL_DMA2D_PollForTransfer+0x40>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80059ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80059cc:	f043 0320 	orr.w	r3, r3, #32
 80059d0:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80059d2:	2003      	movs	r0, #3
 80059d4:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 80059d8:	2300      	movs	r3, #0
 80059da:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 80059de:	e7da      	b.n	8005996 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80059e0:	9a01      	ldr	r2, [sp, #4]
 80059e2:	f012 0f20 	tst.w	r2, #32
 80059e6:	d003      	beq.n	80059f0 <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80059e8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80059ea:	f042 0202 	orr.w	r2, r2, #2
 80059ee:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80059f0:	9a01      	ldr	r2, [sp, #4]
 80059f2:	f012 0f01 	tst.w	r2, #1
 80059f6:	d003      	beq.n	8005a00 <HAL_DMA2D_PollForTransfer+0xa0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80059f8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80059fa:	f042 0201 	orr.w	r2, r2, #1
 80059fe:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005a00:	2221      	movs	r2, #33	; 0x21
 8005a02:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a04:	2304      	movs	r3, #4
 8005a06:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8005a10:	2001      	movs	r0, #1
 8005a12:	e7c0      	b.n	8005996 <HAL_DMA2D_PollForTransfer+0x36>
    tickstart = HAL_GetTick();
 8005a14:	f7ff fc0a 	bl	800522c <HAL_GetTick>
 8005a18:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	f012 0f10 	tst.w	r2, #16
 8005a22:	d1af      	bne.n	8005984 <HAL_DMA2D_PollForTransfer+0x24>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005a24:	685a      	ldr	r2, [r3, #4]
 8005a26:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005a28:	9a01      	ldr	r2, [sp, #4]
 8005a2a:	f012 0f29 	tst.w	r2, #41	; 0x29
 8005a2e:	d114      	bne.n	8005a5a <HAL_DMA2D_PollForTransfer+0xfa>
      if (Timeout != HAL_MAX_DELAY)
 8005a30:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005a34:	d0f1      	beq.n	8005a1a <HAL_DMA2D_PollForTransfer+0xba>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a36:	f7ff fbf9 	bl	800522c <HAL_GetTick>
 8005a3a:	1b80      	subs	r0, r0, r6
 8005a3c:	42a8      	cmp	r0, r5
 8005a3e:	d801      	bhi.n	8005a44 <HAL_DMA2D_PollForTransfer+0xe4>
 8005a40:	2d00      	cmp	r5, #0
 8005a42:	d1ea      	bne.n	8005a1a <HAL_DMA2D_PollForTransfer+0xba>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005a44:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005a46:	f043 0320 	orr.w	r3, r3, #32
 8005a4a:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005a4c:	2003      	movs	r0, #3
 8005a4e:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 8005a52:	2300      	movs	r3, #0
 8005a54:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 8005a58:	e79d      	b.n	8005996 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005a5a:	9a01      	ldr	r2, [sp, #4]
 8005a5c:	f012 0f08 	tst.w	r2, #8
 8005a60:	d003      	beq.n	8005a6a <HAL_DMA2D_PollForTransfer+0x10a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005a62:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005a64:	f042 0204 	orr.w	r2, r2, #4
 8005a68:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005a6a:	9a01      	ldr	r2, [sp, #4]
 8005a6c:	f012 0f20 	tst.w	r2, #32
 8005a70:	d003      	beq.n	8005a7a <HAL_DMA2D_PollForTransfer+0x11a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005a72:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005a74:	f042 0202 	orr.w	r2, r2, #2
 8005a78:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005a7a:	9a01      	ldr	r2, [sp, #4]
 8005a7c:	f012 0f01 	tst.w	r2, #1
 8005a80:	d003      	beq.n	8005a8a <HAL_DMA2D_PollForTransfer+0x12a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005a82:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005a84:	f042 0201 	orr.w	r2, r2, #1
 8005a88:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005a8a:	2229      	movs	r2, #41	; 0x29
 8005a8c:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a8e:	2304      	movs	r3, #4
 8005a90:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8005a94:	2300      	movs	r3, #0
 8005a96:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8005a9a:	2001      	movs	r0, #1
 8005a9c:	e77b      	b.n	8005996 <HAL_DMA2D_PollForTransfer+0x36>
	...

08005aa0 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8005aa0:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8005aa4:	2a01      	cmp	r2, #1
 8005aa6:	d067      	beq.n	8005b78 <HAL_DMA2D_ConfigLayer+0xd8>
{
 8005aa8:	b430      	push	{r4, r5}
 8005aaa:	4603      	mov	r3, r0
  __HAL_LOCK(hdma2d);
 8005aac:	2201      	movs	r2, #1
 8005aae:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005ab8:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8005abc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8005ac0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005ac2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8005ac4:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8005ac8:	6b05      	ldr	r5, [r0, #48]	; 0x30
 8005aca:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005ace:	6b40      	ldr	r0, [r0, #52]	; 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005ad0:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005ad4:	3c09      	subs	r4, #9
 8005ad6:	2c01      	cmp	r4, #1
 8005ad8:	d920      	bls.n	8005b1c <HAL_DMA2D_ConfigLayer+0x7c>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005ada:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8005ade:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8005ae2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005ae4:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005ae8:	bb59      	cbnz	r1, 8005b42 <HAL_DMA2D_ConfigLayer+0xa2>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005aea:	681c      	ldr	r4, [r3, #0]
 8005aec:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005aee:	4823      	ldr	r0, [pc, #140]	; (8005b7c <HAL_DMA2D_ConfigLayer+0xdc>)
 8005af0:	4028      	ands	r0, r5
 8005af2:	4310      	orrs	r0, r2
 8005af4:	6260      	str	r0, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005afc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8005b00:	6a14      	ldr	r4, [r2, #32]
 8005b02:	6184      	str	r4, [r0, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005b04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b06:	3a09      	subs	r2, #9
 8005b08:	2a01      	cmp	r2, #1
 8005b0a:	d910      	bls.n	8005b2e <HAL_DMA2D_ConfigLayer+0x8e>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 8005b12:	2000      	movs	r0, #0
 8005b14:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
}
 8005b18:	bc30      	pop	{r4, r5}
 8005b1a:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005b1c:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8005b20:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8005b24:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005b26:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
 8005b2a:	4302      	orrs	r2, r0
 8005b2c:	e7dc      	b.n	8005ae8 <HAL_DMA2D_ConfigLayer+0x48>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005b2e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8005b32:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005b36:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005b38:	6819      	ldr	r1, [r3, #0]
 8005b3a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005b3e:	628a      	str	r2, [r1, #40]	; 0x28
 8005b40:	e7e4      	b.n	8005b0c <HAL_DMA2D_ConfigLayer+0x6c>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005b42:	681c      	ldr	r4, [r3, #0]
 8005b44:	69e5      	ldr	r5, [r4, #28]
 8005b46:	480d      	ldr	r0, [pc, #52]	; (8005b7c <HAL_DMA2D_ConfigLayer+0xdc>)
 8005b48:	4028      	ands	r0, r5
 8005b4a:	4310      	orrs	r0, r2
 8005b4c:	61e0      	str	r0, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005b4e:	6818      	ldr	r0, [r3, #0]
 8005b50:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005b54:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8005b58:	6a14      	ldr	r4, [r2, #32]
 8005b5a:	6104      	str	r4, [r0, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005b5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b5e:	3a09      	subs	r2, #9
 8005b60:	2a01      	cmp	r2, #1
 8005b62:	d8d3      	bhi.n	8005b0c <HAL_DMA2D_ConfigLayer+0x6c>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005b64:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8005b68:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005b6c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005b6e:	6819      	ldr	r1, [r3, #0]
 8005b70:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005b74:	620a      	str	r2, [r1, #32]
 8005b76:	e7c9      	b.n	8005b0c <HAL_DMA2D_ConfigLayer+0x6c>
  __HAL_LOCK(hdma2d);
 8005b78:	2002      	movs	r0, #2
}
 8005b7a:	4770      	bx	lr
 8005b7c:	00ccfff0 	.word	0x00ccfff0

08005b80 <DSI_ConfigPacketHeader>:
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8005b80:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8005b84:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005b88:	9b00      	ldr	r3, [sp, #0]
 8005b8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b8e:	66c2      	str	r2, [r0, #108]	; 0x6c
}
 8005b90:	4770      	bx	lr

08005b92 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8005b92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b96:	4605      	mov	r5, r0
 8005b98:	4689      	mov	r9, r1
 8005b9a:	4617      	mov	r7, r2
 8005b9c:	4698      	mov	r8, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b9e:	f7ff fb45 	bl	800522c <HAL_GetTick>
 8005ba2:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005ba4:	682c      	ldr	r4, [r5, #0]
 8005ba6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005ba8:	f013 0f01 	tst.w	r3, #1
 8005bac:	d107      	bne.n	8005bbe <DSI_ShortWrite+0x2c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005bae:	f7ff fb3d 	bl	800522c <HAL_GetTick>
 8005bb2:	1b80      	subs	r0, r0, r6
 8005bb4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005bb8:	d9f4      	bls.n	8005ba4 <DSI_ShortWrite+0x12>
    {
      return HAL_TIMEOUT;
 8005bba:	2003      	movs	r0, #3
 8005bbc:	e008      	b.n	8005bd0 <DSI_ShortWrite+0x3e>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8005bbe:	ea47 1389 	orr.w	r3, r7, r9, lsl #6
 8005bc2:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 8005bc6:	9a08      	ldr	r2, [sp, #32]
 8005bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bcc:	66e3      	str	r3, [r4, #108]	; 0x6c

  return HAL_OK;
 8005bce:	2000      	movs	r0, #0
}
 8005bd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005bd4 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8005bd4:	4770      	bx	lr
	...

08005bd8 <HAL_DSI_Init>:
  if (hdsi == NULL)
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f000 80bd 	beq.w	8005d58 <HAL_DSI_Init+0x180>
{
 8005bde:	b570      	push	{r4, r5, r6, lr}
 8005be0:	b082      	sub	sp, #8
 8005be2:	460d      	mov	r5, r1
 8005be4:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8005be6:	7c43      	ldrb	r3, [r0, #17]
 8005be8:	b31b      	cbz	r3, 8005c32 <HAL_DSI_Init+0x5a>
  hdsi->State = HAL_DSI_STATE_BUSY;
 8005bea:	2303      	movs	r3, #3
 8005bec:	7463      	strb	r3, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 8005bee:	2300      	movs	r3, #0
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8005bf8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bfc:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005c06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 8005c0e:	f7ff fb0d 	bl	800522c <HAL_GetTick>
 8005c12:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005c1a:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8005c1e:	d10b      	bne.n	8005c38 <HAL_DSI_Init+0x60>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005c20:	f7ff fb04 	bl	800522c <HAL_GetTick>
 8005c24:	1b80      	subs	r0, r0, r6
 8005c26:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005c2a:	d9f3      	bls.n	8005c14 <HAL_DSI_Init+0x3c>
      return HAL_TIMEOUT;
 8005c2c:	2003      	movs	r0, #3
}
 8005c2e:	b002      	add	sp, #8
 8005c30:	bd70      	pop	{r4, r5, r6, pc}
    HAL_DSI_MspInit(hdsi);
 8005c32:	f7ff ffcf 	bl	8005bd4 <HAL_DSI_MspInit>
 8005c36:	e7d8      	b.n	8005bea <HAL_DSI_Init+0x12>
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8005c38:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8005c3c:	4a47      	ldr	r2, [pc, #284]	; (8005d5c <HAL_DSI_Init+0x184>)
 8005c3e:	400a      	ands	r2, r1
 8005c40:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8005c44:	6821      	ldr	r1, [r4, #0]
 8005c46:	f8d1 2430 	ldr.w	r2, [r1, #1072]	; 0x430
 8005c4a:	6828      	ldr	r0, [r5, #0]
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8005c4c:	686b      	ldr	r3, [r5, #4]
 8005c4e:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8005c50:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8005c54:	68a8      	ldr	r0, [r5, #8]
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8005c56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	f8c1 3430 	str.w	r3, [r1, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 8005c60:	2300      	movs	r3, #0
 8005c62:	9301      	str	r3, [sp, #4]
 8005c64:	6822      	ldr	r2, [r4, #0]
 8005c66:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8005c6a:	f043 0301 	orr.w	r3, r3, #1
 8005c6e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005c78:	f003 0301 	and.w	r3, r3, #1
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	9b01      	ldr	r3, [sp, #4]
  HAL_Delay(1);
 8005c80:	2001      	movs	r0, #1
 8005c82:	f7fe fdd7 	bl	8004834 <HAL_Delay>
  tickstart = HAL_GetTick();
 8005c86:	f7ff fad1 	bl	800522c <HAL_GetTick>
 8005c8a:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005c92:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005c96:	d107      	bne.n	8005ca8 <HAL_DSI_Init+0xd0>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005c98:	f7ff fac8 	bl	800522c <HAL_GetTick>
 8005c9c:	1b80      	subs	r0, r0, r6
 8005c9e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005ca2:	d9f3      	bls.n	8005c8c <HAL_DSI_Init+0xb4>
      return HAL_TIMEOUT;
 8005ca4:	2003      	movs	r0, #3
 8005ca6:	e7c2      	b.n	8005c2e <HAL_DSI_Init+0x56>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8005ca8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005cac:	f042 0206 	orr.w	r2, r2, #6
 8005cb0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8005cb4:	6822      	ldr	r2, [r4, #0]
 8005cb6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005cba:	f023 0303 	bic.w	r3, r3, #3
 8005cbe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005cc2:	6822      	ldr	r2, [r4, #0]
 8005cc4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005cc8:	6861      	ldr	r1, [r4, #4]
 8005cca:	430b      	orrs	r3, r1
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8005cd4:	6822      	ldr	r2, [r4, #0]
 8005cd6:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8005cda:	f023 0303 	bic.w	r3, r3, #3
 8005cde:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8005ce2:	6822      	ldr	r2, [r4, #0]
 8005ce4:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8005ce8:	68e1      	ldr	r1, [r4, #12]
 8005cea:	430b      	orrs	r3, r1
 8005cec:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8005cf0:	6822      	ldr	r2, [r4, #0]
 8005cf2:	6893      	ldr	r3, [r2, #8]
 8005cf4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005cf8:	6093      	str	r3, [r2, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8005cfa:	6822      	ldr	r2, [r4, #0]
 8005cfc:	6893      	ldr	r3, [r2, #8]
 8005cfe:	68a1      	ldr	r1, [r4, #8]
 8005d00:	430b      	orrs	r3, r1
 8005d02:	6093      	str	r3, [r2, #8]
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8005d04:	686b      	ldr	r3, [r5, #4]
 8005d06:	b903      	cbnz	r3, 8005d0a <HAL_DSI_Init+0x132>
 8005d08:	2301      	movs	r3, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005d0a:	4a15      	ldr	r2, [pc, #84]	; (8005d60 <HAL_DSI_Init+0x188>)
 8005d0c:	fb02 f303 	mul.w	r3, r2, r3
 8005d10:	68aa      	ldr	r2, [r5, #8]
 8005d12:	f002 0203 	and.w	r2, r2, #3
 8005d16:	4093      	lsls	r3, r2
 8005d18:	682a      	ldr	r2, [r5, #0]
 8005d1a:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8005d1e:	fb01 f202 	mul.w	r2, r1, r2
 8005d22:	fbb3 f3f2 	udiv	r3, r3, r2
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8005d26:	6821      	ldr	r1, [r4, #0]
 8005d28:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 8005d2c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005d30:	f8c1 2418 	str.w	r2, [r1, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8005d34:	6821      	ldr	r1, [r4, #0]
 8005d36:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c1 3418 	str.w	r3, [r1, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 8005d40:	6823      	ldr	r3, [r4, #0]
 8005d42:	2000      	movs	r0, #0
 8005d44:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8005d4e:	61a0      	str	r0, [r4, #24]
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8005d50:	6160      	str	r0, [r4, #20]
  hdsi->State = HAL_DSI_STATE_READY;
 8005d52:	2301      	movs	r3, #1
 8005d54:	7463      	strb	r3, [r4, #17]
  return HAL_OK;
 8005d56:	e76a      	b.n	8005c2e <HAL_DSI_Init+0x56>
    return HAL_ERROR;
 8005d58:	2001      	movs	r0, #1
}
 8005d5a:	4770      	bx	lr
 8005d5c:	fffc8603 	.word	0xfffc8603
 8005d60:	003d0900 	.word	0x003d0900

08005d64 <HAL_DSI_MspDeInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 8005d64:	4770      	bx	lr

08005d66 <HAL_DSI_DeInit>:
  if (hdsi == NULL)
 8005d66:	2800      	cmp	r0, #0
 8005d68:	d04a      	beq.n	8005e00 <HAL_DSI_DeInit+0x9a>
{
 8005d6a:	b530      	push	{r4, r5, lr}
 8005d6c:	b085      	sub	sp, #20
 8005d6e:	4604      	mov	r4, r0
  hdsi->State = HAL_DSI_STATE_BUSY;
 8005d70:	2303      	movs	r3, #3
 8005d72:	7443      	strb	r3, [r0, #17]
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8005d74:	2500      	movs	r5, #0
 8005d76:	9500      	str	r5, [sp, #0]
 8005d78:	6802      	ldr	r2, [r0, #0]
 8005d7a:	f8d2 3404 	ldr.w	r3, [r2, #1028]	; 0x404
 8005d7e:	f023 0308 	bic.w	r3, r3, #8
 8005d82:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
 8005d86:	6803      	ldr	r3, [r0, #0]
 8005d88:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8005d8c:	f002 0208 	and.w	r2, r2, #8
 8005d90:	9200      	str	r2, [sp, #0]
 8005d92:	9a00      	ldr	r2, [sp, #0]
  __HAL_DSI_DISABLE(hdsi);
 8005d94:	9501      	str	r5, [sp, #4]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	f022 0201 	bic.w	r2, r2, #1
 8005d9c:	605a      	str	r2, [r3, #4]
 8005d9e:	6803      	ldr	r3, [r0, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	f002 0201 	and.w	r2, r2, #1
 8005da6:	9201      	str	r2, [sp, #4]
 8005da8:	9a01      	ldr	r2, [sp, #4]
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8005daa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005dae:	f022 0206 	bic.w	r2, r2, #6
 8005db2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  __HAL_DSI_PLL_DISABLE(hdsi);
 8005db6:	9502      	str	r5, [sp, #8]
 8005db8:	6802      	ldr	r2, [r0, #0]
 8005dba:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8005dbe:	f023 0301 	bic.w	r3, r3, #1
 8005dc2:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8005dc6:	6803      	ldr	r3, [r0, #0]
 8005dc8:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8005dcc:	f002 0201 	and.w	r2, r2, #1
 8005dd0:	9202      	str	r2, [sp, #8]
 8005dd2:	9a02      	ldr	r2, [sp, #8]
  __HAL_DSI_REG_DISABLE(hdsi);
 8005dd4:	9503      	str	r5, [sp, #12]
 8005dd6:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8005dda:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005dde:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8005de2:	6803      	ldr	r3, [r0, #0]
 8005de4:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005de8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005dec:	9303      	str	r3, [sp, #12]
 8005dee:	9b03      	ldr	r3, [sp, #12]
  HAL_DSI_MspDeInit(hdsi);
 8005df0:	f7ff ffb8 	bl	8005d64 <HAL_DSI_MspDeInit>
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8005df4:	6165      	str	r5, [r4, #20]
  hdsi->State = HAL_DSI_STATE_RESET;
 8005df6:	7465      	strb	r5, [r4, #17]
  __HAL_UNLOCK(hdsi);
 8005df8:	7425      	strb	r5, [r4, #16]
  return HAL_OK;
 8005dfa:	4628      	mov	r0, r5
}
 8005dfc:	b005      	add	sp, #20
 8005dfe:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005e00:	2001      	movs	r0, #1
}
 8005e02:	4770      	bx	lr

08005e04 <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005e04:	7c02      	ldrb	r2, [r0, #16]
 8005e06:	2a01      	cmp	r2, #1
 8005e08:	f000 8123 	beq.w	8006052 <HAL_DSI_ConfigVideoMode+0x24e>
{
 8005e0c:	b430      	push	{r4, r5}
 8005e0e:	4603      	mov	r3, r0
  __HAL_LOCK(hdsi);
 8005e10:	2201      	movs	r2, #1
 8005e12:	7402      	strb	r2, [r0, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8005e14:	6800      	ldr	r0, [r0, #0]
 8005e16:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005e18:	f022 0201 	bic.w	r2, r2, #1
 8005e1c:	6342      	str	r2, [r0, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8005e1e:	6818      	ldr	r0, [r3, #0]
 8005e20:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8005e24:	f022 0201 	bic.w	r2, r2, #1
 8005e28:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005e30:	f022 0203 	bic.w	r2, r2, #3
 8005e34:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005e3a:	68cc      	ldr	r4, [r1, #12]
 8005e3c:	4322      	orrs	r2, r4
 8005e3e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005e44:	4a84      	ldr	r2, [pc, #528]	; (8006058 <HAL_DSI_ConfigVideoMode+0x254>)
 8005e46:	4022      	ands	r2, r4
 8005e48:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8005e4a:	6818      	ldr	r0, [r3, #0]
 8005e4c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005e4e:	690c      	ldr	r4, [r1, #16]
 8005e50:	4322      	orrs	r2, r4
 8005e52:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8005e54:	6818      	ldr	r0, [r3, #0]
 8005e56:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005e58:	4c80      	ldr	r4, [pc, #512]	; (800605c <HAL_DSI_ConfigVideoMode+0x258>)
 8005e5a:	4022      	ands	r2, r4
 8005e5c:	6402      	str	r2, [r0, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8005e5e:	6818      	ldr	r0, [r3, #0]
 8005e60:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005e62:	694d      	ldr	r5, [r1, #20]
 8005e64:	432a      	orrs	r2, r5
 8005e66:	6402      	str	r2, [r0, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005e6c:	4022      	ands	r2, r4
 8005e6e:	6442      	str	r2, [r0, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8005e70:	6818      	ldr	r0, [r3, #0]
 8005e72:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005e74:	698c      	ldr	r4, [r1, #24]
 8005e76:	4322      	orrs	r2, r4
 8005e78:	6442      	str	r2, [r0, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	68c2      	ldr	r2, [r0, #12]
 8005e7e:	f022 0203 	bic.w	r2, r2, #3
 8005e82:	60c2      	str	r2, [r0, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	68c2      	ldr	r2, [r0, #12]
 8005e88:	680c      	ldr	r4, [r1, #0]
 8005e8a:	4322      	orrs	r2, r4
 8005e8c:	60c2      	str	r2, [r0, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8005e8e:	6818      	ldr	r0, [r3, #0]
 8005e90:	6942      	ldr	r2, [r0, #20]
 8005e92:	f022 0207 	bic.w	r2, r2, #7
 8005e96:	6142      	str	r2, [r0, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8005e98:	681c      	ldr	r4, [r3, #0]
 8005e9a:	6960      	ldr	r0, [r4, #20]
 8005e9c:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8005e9e:	6a0d      	ldr	r5, [r1, #32]
 8005ea0:	432a      	orrs	r2, r5
 8005ea2:	69cd      	ldr	r5, [r1, #28]
 8005ea4:	432a      	orrs	r2, r5
 8005ea6:	4302      	orrs	r2, r0
 8005ea8:	6162      	str	r2, [r4, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8005eaa:	6818      	ldr	r0, [r3, #0]
 8005eac:	6902      	ldr	r2, [r0, #16]
 8005eae:	f022 020f 	bic.w	r2, r2, #15
 8005eb2:	6102      	str	r2, [r0, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8005eb4:	6818      	ldr	r0, [r3, #0]
 8005eb6:	6902      	ldr	r2, [r0, #16]
 8005eb8:	684c      	ldr	r4, [r1, #4]
 8005eba:	4322      	orrs	r2, r4
 8005ebc:	6102      	str	r2, [r0, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8005ebe:	6818      	ldr	r0, [r3, #0]
 8005ec0:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8005ec4:	f022 020e 	bic.w	r2, r2, #14
 8005ec8:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8005ecc:	6818      	ldr	r0, [r3, #0]
 8005ece:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8005ed2:	684c      	ldr	r4, [r1, #4]
 8005ed4:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8005ed8:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005edc:	684a      	ldr	r2, [r1, #4]
 8005ede:	2a03      	cmp	r2, #3
 8005ee0:	f000 80ac 	beq.w	800603c <HAL_DSI_ConfigVideoMode+0x238>
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005ee4:	6818      	ldr	r0, [r3, #0]
 8005ee6:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8005ee8:	4c5d      	ldr	r4, [pc, #372]	; (8006060 <HAL_DSI_ConfigVideoMode+0x25c>)
 8005eea:	4022      	ands	r2, r4
 8005eec:	6482      	str	r2, [r0, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8005ef2:	6a8d      	ldr	r5, [r1, #40]	; 0x28
 8005ef4:	432a      	orrs	r2, r5
 8005ef6:	6482      	str	r2, [r0, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8005ef8:	6818      	ldr	r0, [r3, #0]
 8005efa:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005efc:	4022      	ands	r2, r4
 8005efe:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005f00:	6818      	ldr	r0, [r3, #0]
 8005f02:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005f04:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005f06:	4322      	orrs	r2, r4
 8005f08:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8005f0e:	4a55      	ldr	r2, [pc, #340]	; (8006064 <HAL_DSI_ConfigVideoMode+0x260>)
 8005f10:	4022      	ands	r2, r4
 8005f12:	6502      	str	r2, [r0, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005f14:	6818      	ldr	r0, [r3, #0]
 8005f16:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8005f18:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8005f1a:	4322      	orrs	r2, r4
 8005f1c:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8005f1e:	681c      	ldr	r4, [r3, #0]
 8005f20:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f22:	4851      	ldr	r0, [pc, #324]	; (8006068 <HAL_DSI_ConfigVideoMode+0x264>)
 8005f24:	4002      	ands	r2, r0
 8005f26:	6562      	str	r2, [r4, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005f28:	681c      	ldr	r4, [r3, #0]
 8005f2a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f2c:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8005f2e:	432a      	orrs	r2, r5
 8005f30:	6562      	str	r2, [r4, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8005f32:	681c      	ldr	r4, [r3, #0]
 8005f34:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f36:	4002      	ands	r2, r0
 8005f38:	65a2      	str	r2, [r4, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005f3a:	681c      	ldr	r4, [r3, #0]
 8005f3c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f3e:	6b8d      	ldr	r5, [r1, #56]	; 0x38
 8005f40:	432a      	orrs	r2, r5
 8005f42:	65a2      	str	r2, [r4, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8005f44:	681c      	ldr	r4, [r3, #0]
 8005f46:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005f48:	4002      	ands	r2, r0
 8005f4a:	65e2      	str	r2, [r4, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8005f4c:	6818      	ldr	r0, [r3, #0]
 8005f4e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8005f50:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8005f52:	4322      	orrs	r2, r4
 8005f54:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8005f56:	6818      	ldr	r0, [r3, #0]
 8005f58:	6e04      	ldr	r4, [r0, #96]	; 0x60
 8005f5a:	4a3f      	ldr	r2, [pc, #252]	; (8006058 <HAL_DSI_ConfigVideoMode+0x254>)
 8005f5c:	4022      	ands	r2, r4
 8005f5e:	6602      	str	r2, [r0, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8005f60:	6818      	ldr	r0, [r3, #0]
 8005f62:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8005f64:	6c0c      	ldr	r4, [r1, #64]	; 0x40
 8005f66:	4322      	orrs	r2, r4
 8005f68:	6602      	str	r2, [r0, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005f6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f72:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8005f74:	6818      	ldr	r0, [r3, #0]
 8005f76:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005f78:	6c4c      	ldr	r4, [r1, #68]	; 0x44
 8005f7a:	4322      	orrs	r2, r4
 8005f7c:	6382      	str	r2, [r0, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8005f7e:	6818      	ldr	r0, [r3, #0]
 8005f80:	6982      	ldr	r2, [r0, #24]
 8005f82:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8005f86:	6182      	str	r2, [r0, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	6982      	ldr	r2, [r0, #24]
 8005f8c:	6c8c      	ldr	r4, [r1, #72]	; 0x48
 8005f8e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005f92:	6182      	str	r2, [r0, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	6982      	ldr	r2, [r0, #24]
 8005f98:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005f9c:	6182      	str	r2, [r0, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	6982      	ldr	r2, [r0, #24]
 8005fa2:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8005fa4:	4322      	orrs	r2, r4
 8005fa6:	6182      	str	r2, [r0, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fb0:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8005fb2:	6818      	ldr	r0, [r3, #0]
 8005fb4:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fb6:	6d0c      	ldr	r4, [r1, #80]	; 0x50
 8005fb8:	4322      	orrs	r2, r4
 8005fba:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fc0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005fc4:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8005fc6:	6818      	ldr	r0, [r3, #0]
 8005fc8:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fca:	6d4c      	ldr	r4, [r1, #84]	; 0x54
 8005fcc:	4322      	orrs	r2, r4
 8005fce:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fd8:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8005fda:	6818      	ldr	r0, [r3, #0]
 8005fdc:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fde:	6d8c      	ldr	r4, [r1, #88]	; 0x58
 8005fe0:	4322      	orrs	r2, r4
 8005fe2:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005fe4:	6818      	ldr	r0, [r3, #0]
 8005fe6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005fe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fec:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005fee:	6818      	ldr	r0, [r3, #0]
 8005ff0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005ff2:	6dcc      	ldr	r4, [r1, #92]	; 0x5c
 8005ff4:	4322      	orrs	r2, r4
 8005ff6:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8005ff8:	6818      	ldr	r0, [r3, #0]
 8005ffa:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005ffc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006000:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006006:	6e0c      	ldr	r4, [r1, #96]	; 0x60
 8006008:	4322      	orrs	r2, r4
 800600a:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 800600c:	6818      	ldr	r0, [r3, #0]
 800600e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006014:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800601a:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 800601c:	4322      	orrs	r2, r4
 800601e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006024:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006028:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800602e:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8006030:	430a      	orrs	r2, r1
 8006032:	6382      	str	r2, [r0, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006034:	2000      	movs	r0, #0
 8006036:	7418      	strb	r0, [r3, #16]

  return HAL_OK;
}
 8006038:	bc30      	pop	{r4, r5}
 800603a:	4770      	bx	lr
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	6902      	ldr	r2, [r0, #16]
 8006040:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006044:	6102      	str	r2, [r0, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	6902      	ldr	r2, [r0, #16]
 800604a:	688c      	ldr	r4, [r1, #8]
 800604c:	4322      	orrs	r2, r4
 800604e:	6102      	str	r2, [r0, #16]
 8006050:	e748      	b.n	8005ee4 <HAL_DSI_ConfigVideoMode+0xe0>
  __HAL_LOCK(hdsi);
 8006052:	2002      	movs	r0, #2
}
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	ffffc000 	.word	0xffffc000
 800605c:	ffffe000 	.word	0xffffe000
 8006060:	fffff000 	.word	0xfffff000
 8006064:	ffff8000 	.word	0xffff8000
 8006068:	fffffc00 	.word	0xfffffc00

0800606c <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 800606c:	7c02      	ldrb	r2, [r0, #16]
 800606e:	2a01      	cmp	r2, #1
 8006070:	d021      	beq.n	80060b6 <HAL_DSI_Start+0x4a>
{
 8006072:	b082      	sub	sp, #8
 8006074:	4603      	mov	r3, r0
  __HAL_LOCK(hdsi);
 8006076:	2201      	movs	r2, #1
 8006078:	7402      	strb	r2, [r0, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800607a:	2000      	movs	r0, #0
 800607c:	9000      	str	r0, [sp, #0]
 800607e:	6819      	ldr	r1, [r3, #0]
 8006080:	684a      	ldr	r2, [r1, #4]
 8006082:	f042 0201 	orr.w	r2, r2, #1
 8006086:	604a      	str	r2, [r1, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	6851      	ldr	r1, [r2, #4]
 800608c:	f001 0101 	and.w	r1, r1, #1
 8006090:	9100      	str	r1, [sp, #0]
 8006092:	9900      	ldr	r1, [sp, #0]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8006094:	9001      	str	r0, [sp, #4]
 8006096:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
 800609a:	f041 0108 	orr.w	r1, r1, #8
 800609e:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 80060a8:	f002 0208 	and.w	r2, r2, #8
 80060ac:	9201      	str	r2, [sp, #4]
 80060ae:	9a01      	ldr	r2, [sp, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80060b0:	7418      	strb	r0, [r3, #16]

  return HAL_OK;
}
 80060b2:	b002      	add	sp, #8
 80060b4:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 80060b6:	2002      	movs	r0, #2
}
 80060b8:	4770      	bx	lr

080060ba <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 80060ba:	b510      	push	{r4, lr}
 80060bc:	b082      	sub	sp, #8
 80060be:	4604      	mov	r4, r0
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 80060c0:	7c00      	ldrb	r0, [r0, #16]
 80060c2:	2801      	cmp	r0, #1
 80060c4:	d00a      	beq.n	80060dc <HAL_DSI_ShortWrite+0x22>
 80060c6:	2001      	movs	r0, #1
 80060c8:	7420      	strb	r0, [r4, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80060ca:	9804      	ldr	r0, [sp, #16]
 80060cc:	9000      	str	r0, [sp, #0]
 80060ce:	4620      	mov	r0, r4
 80060d0:	f7ff fd5f 	bl	8005b92 <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80060d4:	2300      	movs	r3, #0
 80060d6:	7423      	strb	r3, [r4, #16]

  return status;
}
 80060d8:	b002      	add	sp, #8
 80060da:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdsi);
 80060dc:	2002      	movs	r0, #2
 80060de:	e7fb      	b.n	80060d8 <HAL_DSI_ShortWrite+0x1e>

080060e0 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 80060e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e4:	b082      	sub	sp, #8
 80060e6:	461d      	mov	r5, r3
 80060e8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80060ea:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 80060ee:	7c03      	ldrb	r3, [r0, #16]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d053      	beq.n	800619c <HAL_DSI_LongWrite+0xbc>
 80060f4:	4604      	mov	r4, r0
 80060f6:	468a      	mov	sl, r1
 80060f8:	4617      	mov	r7, r2
 80060fa:	2301      	movs	r3, #1
 80060fc:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 80060fe:	f7ff f895 	bl	800522c <HAL_GetTick>
 8006102:	4681      	mov	r9, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8006104:	6822      	ldr	r2, [r4, #0]
 8006106:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8006108:	f013 0f01 	tst.w	r3, #1
 800610c:	d10a      	bne.n	8006124 <HAL_DSI_LongWrite+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800610e:	f7ff f88d 	bl	800522c <HAL_GetTick>
 8006112:	eba0 0009 	sub.w	r0, r0, r9
 8006116:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800611a:	d9f3      	bls.n	8006104 <HAL_DSI_LongWrite+0x24>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 800611c:	2300      	movs	r3, #0
 800611e:	7423      	strb	r3, [r4, #16]

      return HAL_TIMEOUT;
 8006120:	2003      	movs	r0, #3
 8006122:	e038      	b.n	8006196 <HAL_DSI_LongWrite+0xb6>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8006124:	46ac      	mov	ip, r5
 8006126:	2d03      	cmp	r5, #3
 8006128:	bf28      	it	cs
 800612a:	f04f 0c03 	movcs.w	ip, #3

  for (count = 0U; count < nbBytes; count++)
 800612e:	2300      	movs	r3, #0
 8006130:	e005      	b.n	800613e <HAL_DSI_LongWrite+0x5e>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8006132:	f818 1003 	ldrb.w	r1, [r8, r3]
 8006136:	3301      	adds	r3, #1
 8006138:	00d8      	lsls	r0, r3, #3
 800613a:	4081      	lsls	r1, r0
 800613c:	430e      	orrs	r6, r1
  for (count = 0U; count < nbBytes; count++)
 800613e:	4563      	cmp	r3, ip
 8006140:	d3f7      	bcc.n	8006132 <HAL_DSI_LongWrite+0x52>
  }
  hdsi->Instance->GPDR = fifoword;
 8006142:	6716      	str	r6, [r2, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8006144:	eba5 060c 	sub.w	r6, r5, ip
  pparams += nbBytes;
 8006148:	eb08 000c 	add.w	r0, r8, ip
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 800614c:	e00f      	b.n	800616e <HAL_DSI_LongWrite+0x8e>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
    fifoword = 0U;
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 800614e:	f810 e00c 	ldrb.w	lr, [r0, ip]
 8006152:	ea4f 02cc 	mov.w	r2, ip, lsl #3
 8006156:	fa0e fe02 	lsl.w	lr, lr, r2
 800615a:	ea43 030e 	orr.w	r3, r3, lr
    for (count = 0U; count < nbBytes; count++)
 800615e:	f10c 0c01 	add.w	ip, ip, #1
 8006162:	458c      	cmp	ip, r1
 8006164:	d3f3      	bcc.n	800614e <HAL_DSI_LongWrite+0x6e>
    }
    hdsi->Instance->GPDR = fifoword;
 8006166:	6822      	ldr	r2, [r4, #0]
 8006168:	6713      	str	r3, [r2, #112]	; 0x70

    uicounter -= nbBytes;
 800616a:	1a76      	subs	r6, r6, r1
    pparams += nbBytes;
 800616c:	4408      	add	r0, r1
  while (uicounter != 0U)
 800616e:	b136      	cbz	r6, 800617e <HAL_DSI_LongWrite+0x9e>
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8006170:	4631      	mov	r1, r6
 8006172:	2e04      	cmp	r6, #4
 8006174:	bf28      	it	cs
 8006176:	2104      	movcs	r1, #4
    fifoword = 0U;
 8006178:	2300      	movs	r3, #0
    for (count = 0U; count < nbBytes; count++)
 800617a:	469c      	mov	ip, r3
 800617c:	e7f1      	b.n	8006162 <HAL_DSI_LongWrite+0x82>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 800617e:	1c6b      	adds	r3, r5, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8006180:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006184:	9200      	str	r2, [sp, #0]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	463a      	mov	r2, r7
 800618a:	4651      	mov	r1, sl
 800618c:	6820      	ldr	r0, [r4, #0]
 800618e:	f7ff fcf7 	bl	8005b80 <DSI_ConfigPacketHeader>
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8006192:	2000      	movs	r0, #0
 8006194:	7420      	strb	r0, [r4, #16]

  return HAL_OK;
}
 8006196:	b002      	add	sp, #8
 8006198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 800619c:	2002      	movs	r0, #2
 800619e:	e7fa      	b.n	8006196 <HAL_DSI_LongWrite+0xb6>

080061a0 <HAL_GPIO_Init>:
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 80061a0:	2300      	movs	r3, #0
 80061a2:	2b0f      	cmp	r3, #15
 80061a4:	f200 80f4 	bhi.w	8006390 <HAL_GPIO_Init+0x1f0>
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 80061a8:	b570      	push	{r4, r5, r6, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	e066      	b.n	800627c <HAL_GPIO_Init+0xdc>
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
					|| ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) {
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 80061ae:	6885      	ldr	r5, [r0, #8]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80061b0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80061b4:	2403      	movs	r4, #3
 80061b6:	fa04 f40e 	lsl.w	r4, r4, lr
 80061ba:	ea25 0504 	bic.w	r5, r5, r4
				temp |= (GPIO_Init->Speed << (position * 2));
 80061be:	68cc      	ldr	r4, [r1, #12]
 80061c0:	fa04 f40e 	lsl.w	r4, r4, lr
 80061c4:	432c      	orrs	r4, r5
				GPIOx->OSPEEDR = temp;
 80061c6:	6084      	str	r4, [r0, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 80061c8:	6844      	ldr	r4, [r0, #4]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 80061ca:	ea24 0402 	bic.w	r4, r4, r2
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 80061ce:	684a      	ldr	r2, [r1, #4]
 80061d0:	f3c2 1200 	ubfx	r2, r2, #4, #1
						<< position);
 80061d4:	409a      	lsls	r2, r3
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 80061d6:	4322      	orrs	r2, r4
				GPIOx->OTYPER = temp;
 80061d8:	6042      	str	r2, [r0, #4]
 80061da:	e05d      	b.n	8006298 <HAL_GPIO_Init+0xf8>
			if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 80061dc:	08dc      	lsrs	r4, r3, #3
 80061de:	3408      	adds	r4, #8
 80061e0:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 80061e4:	f003 0507 	and.w	r5, r3, #7
 80061e8:	00ad      	lsls	r5, r5, #2
 80061ea:	f04f 0e0f 	mov.w	lr, #15
 80061ee:	fa0e fe05 	lsl.w	lr, lr, r5
				temp &= ~((uint32_t) 0xF
 80061f2:	ea22 0e0e 	bic.w	lr, r2, lr
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80061f6:	690a      	ldr	r2, [r1, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 80061f8:	40aa      	lsls	r2, r5
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80061fa:	ea42 020e 	orr.w	r2, r2, lr
				GPIOx->AFR[position >> 3] = temp;
 80061fe:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8006202:	e05d      	b.n	80062c0 <HAL_GPIO_Init+0x120>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();

				temp = SYSCFG->EXTICR[position >> 2];
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8006204:	2209      	movs	r2, #9
 8006206:	e000      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006208:	2200      	movs	r2, #0
						<< (4 * (position & 0x03)));
 800620a:	fa02 f20e 	lsl.w	r2, r2, lr
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 800620e:	432a      	orrs	r2, r5
				SYSCFG->EXTICR[position >> 2] = temp;
 8006210:	3402      	adds	r4, #2
 8006212:	4d60      	ldr	r5, [pc, #384]	; (8006394 <HAL_GPIO_Init+0x1f4>)
 8006214:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 8006218:	4a5f      	ldr	r2, [pc, #380]	; (8006398 <HAL_GPIO_Init+0x1f8>)
 800621a:	6894      	ldr	r4, [r2, #8]
				temp &= ~((uint32_t) iocurrent);
 800621c:	ea6f 020c 	mvn.w	r2, ip
 8006220:	ea24 050c 	bic.w	r5, r4, ip
				if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u) {
 8006224:	684e      	ldr	r6, [r1, #4]
 8006226:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 800622a:	d001      	beq.n	8006230 <HAL_GPIO_Init+0x90>
					temp |= iocurrent;
 800622c:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->RTSR = temp;
 8006230:	4c59      	ldr	r4, [pc, #356]	; (8006398 <HAL_GPIO_Init+0x1f8>)
 8006232:	60a5      	str	r5, [r4, #8]

				temp = EXTI->FTSR;
 8006234:	68e4      	ldr	r4, [r4, #12]
				temp &= ~((uint32_t) iocurrent);
 8006236:	ea02 0504 	and.w	r5, r2, r4
				if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u) {
 800623a:	684e      	ldr	r6, [r1, #4]
 800623c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8006240:	d001      	beq.n	8006246 <HAL_GPIO_Init+0xa6>
					temp |= iocurrent;
 8006242:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->FTSR = temp;
 8006246:	4c54      	ldr	r4, [pc, #336]	; (8006398 <HAL_GPIO_Init+0x1f8>)
 8006248:	60e5      	str	r5, [r4, #12]

				temp = EXTI->EMR;
 800624a:	6864      	ldr	r4, [r4, #4]
				temp &= ~((uint32_t) iocurrent);
 800624c:	ea02 0504 	and.w	r5, r2, r4
				if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u) {
 8006250:	684e      	ldr	r6, [r1, #4]
 8006252:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8006256:	d001      	beq.n	800625c <HAL_GPIO_Init+0xbc>
					temp |= iocurrent;
 8006258:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->EMR = temp;
 800625c:	4c4e      	ldr	r4, [pc, #312]	; (8006398 <HAL_GPIO_Init+0x1f8>)
 800625e:	6065      	str	r5, [r4, #4]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 8006260:	6824      	ldr	r4, [r4, #0]
				temp &= ~((uint32_t) iocurrent);
 8006262:	4022      	ands	r2, r4
				if ((GPIO_Init->Mode & EXTI_IT) != 0x00u) {
 8006264:	684d      	ldr	r5, [r1, #4]
 8006266:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 800626a:	d001      	beq.n	8006270 <HAL_GPIO_Init+0xd0>
					temp |= iocurrent;
 800626c:	ea4c 0204 	orr.w	r2, ip, r4
				}
				EXTI->IMR = temp;
 8006270:	4c49      	ldr	r4, [pc, #292]	; (8006398 <HAL_GPIO_Init+0x1f8>)
 8006272:	6022      	str	r2, [r4, #0]
	for (position = 0; position < GPIO_NUMBER; position++) {
 8006274:	3301      	adds	r3, #1
 8006276:	2b0f      	cmp	r3, #15
 8006278:	f200 8088 	bhi.w	800638c <HAL_GPIO_Init+0x1ec>
		ioposition = ((uint32_t) 0x01) << position;
 800627c:	2201      	movs	r2, #1
 800627e:	409a      	lsls	r2, r3
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8006280:	680c      	ldr	r4, [r1, #0]
 8006282:	ea04 0c02 	and.w	ip, r4, r2
		if (iocurrent == ioposition) {
 8006286:	ea32 0404 	bics.w	r4, r2, r4
 800628a:	d1f3      	bne.n	8006274 <HAL_GPIO_Init+0xd4>
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
 800628c:	684c      	ldr	r4, [r1, #4]
 800628e:	f004 0403 	and.w	r4, r4, #3
					|| ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) {
 8006292:	3c01      	subs	r4, #1
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
 8006294:	2c01      	cmp	r4, #1
 8006296:	d98a      	bls.n	80061ae <HAL_GPIO_Init+0xe>
			if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) {
 8006298:	684a      	ldr	r2, [r1, #4]
 800629a:	f002 0203 	and.w	r2, r2, #3
 800629e:	2a03      	cmp	r2, #3
 80062a0:	d009      	beq.n	80062b6 <HAL_GPIO_Init+0x116>
				temp = GPIOx->PUPDR;
 80062a2:	68c4      	ldr	r4, [r0, #12]
				temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80062a4:	005d      	lsls	r5, r3, #1
 80062a6:	2203      	movs	r2, #3
 80062a8:	40aa      	lsls	r2, r5
 80062aa:	ea24 0402 	bic.w	r4, r4, r2
				temp |= ((GPIO_Init->Pull) << (position * 2));
 80062ae:	688a      	ldr	r2, [r1, #8]
 80062b0:	40aa      	lsls	r2, r5
 80062b2:	4322      	orrs	r2, r4
				GPIOx->PUPDR = temp;
 80062b4:	60c2      	str	r2, [r0, #12]
			if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
 80062b6:	684a      	ldr	r2, [r1, #4]
 80062b8:	f002 0203 	and.w	r2, r2, #3
 80062bc:	2a02      	cmp	r2, #2
 80062be:	d08d      	beq.n	80061dc <HAL_GPIO_Init+0x3c>
			temp = GPIOx->MODER;
 80062c0:	6804      	ldr	r4, [r0, #0]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80062c2:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80062c6:	2203      	movs	r2, #3
 80062c8:	fa02 f20e 	lsl.w	r2, r2, lr
 80062cc:	ea24 0402 	bic.w	r4, r4, r2
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80062d0:	684a      	ldr	r2, [r1, #4]
 80062d2:	f002 0203 	and.w	r2, r2, #3
 80062d6:	fa02 f20e 	lsl.w	r2, r2, lr
 80062da:	4322      	orrs	r2, r4
			GPIOx->MODER = temp;
 80062dc:	6002      	str	r2, [r0, #0]
			if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u) {
 80062de:	684a      	ldr	r2, [r1, #4]
 80062e0:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80062e4:	d0c6      	beq.n	8006274 <HAL_GPIO_Init+0xd4>
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e6:	4a2d      	ldr	r2, [pc, #180]	; (800639c <HAL_GPIO_Init+0x1fc>)
 80062e8:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80062ea:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80062ee:	6454      	str	r4, [r2, #68]	; 0x44
 80062f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80062f2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80062f6:	9201      	str	r2, [sp, #4]
 80062f8:	9a01      	ldr	r2, [sp, #4]
				temp = SYSCFG->EXTICR[position >> 2];
 80062fa:	089c      	lsrs	r4, r3, #2
 80062fc:	1ca5      	adds	r5, r4, #2
 80062fe:	4a25      	ldr	r2, [pc, #148]	; (8006394 <HAL_GPIO_Init+0x1f4>)
 8006300:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 8006304:	f003 0e03 	and.w	lr, r3, #3
 8006308:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800630c:	220f      	movs	r2, #15
 800630e:	fa02 f20e 	lsl.w	r2, r2, lr
 8006312:	ea25 0502 	bic.w	r5, r5, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8006316:	4a22      	ldr	r2, [pc, #136]	; (80063a0 <HAL_GPIO_Init+0x200>)
 8006318:	4290      	cmp	r0, r2
 800631a:	f43f af75 	beq.w	8006208 <HAL_GPIO_Init+0x68>
 800631e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006322:	4290      	cmp	r0, r2
 8006324:	d022      	beq.n	800636c <HAL_GPIO_Init+0x1cc>
 8006326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800632a:	4290      	cmp	r0, r2
 800632c:	d020      	beq.n	8006370 <HAL_GPIO_Init+0x1d0>
 800632e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006332:	4290      	cmp	r0, r2
 8006334:	d01e      	beq.n	8006374 <HAL_GPIO_Init+0x1d4>
 8006336:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800633a:	4290      	cmp	r0, r2
 800633c:	d01c      	beq.n	8006378 <HAL_GPIO_Init+0x1d8>
 800633e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006342:	4290      	cmp	r0, r2
 8006344:	d01a      	beq.n	800637c <HAL_GPIO_Init+0x1dc>
 8006346:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800634a:	4290      	cmp	r0, r2
 800634c:	d018      	beq.n	8006380 <HAL_GPIO_Init+0x1e0>
 800634e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006352:	4290      	cmp	r0, r2
 8006354:	d016      	beq.n	8006384 <HAL_GPIO_Init+0x1e4>
 8006356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800635a:	4290      	cmp	r0, r2
 800635c:	d014      	beq.n	8006388 <HAL_GPIO_Init+0x1e8>
 800635e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006362:	4290      	cmp	r0, r2
 8006364:	f43f af4e 	beq.w	8006204 <HAL_GPIO_Init+0x64>
 8006368:	220a      	movs	r2, #10
 800636a:	e74e      	b.n	800620a <HAL_GPIO_Init+0x6a>
 800636c:	2201      	movs	r2, #1
 800636e:	e74c      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006370:	2202      	movs	r2, #2
 8006372:	e74a      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006374:	2203      	movs	r2, #3
 8006376:	e748      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006378:	2204      	movs	r2, #4
 800637a:	e746      	b.n	800620a <HAL_GPIO_Init+0x6a>
 800637c:	2205      	movs	r2, #5
 800637e:	e744      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006380:	2206      	movs	r2, #6
 8006382:	e742      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006384:	2207      	movs	r2, #7
 8006386:	e740      	b.n	800620a <HAL_GPIO_Init+0x6a>
 8006388:	2208      	movs	r2, #8
 800638a:	e73e      	b.n	800620a <HAL_GPIO_Init+0x6a>
			}
		}
	}
}
 800638c:	b002      	add	sp, #8
 800638e:	bd70      	pop	{r4, r5, r6, pc}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40013800 	.word	0x40013800
 8006398:	40013c00 	.word	0x40013c00
 800639c:	40023800 	.word	0x40023800
 80063a0:	40020000 	.word	0x40020000

080063a4 <HAL_GPIO_WritePin>:
		GPIO_PinState PinState) {
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 80063a4:	b10a      	cbz	r2, 80063aa <HAL_GPIO_WritePin+0x6>
		GPIOx->BSRR = GPIO_Pin;
 80063a6:	6181      	str	r1, [r0, #24]
 80063a8:	4770      	bx	lr
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 80063aa:	0409      	lsls	r1, r1, #16
 80063ac:	6181      	str	r1, [r0, #24]
	}
}
 80063ae:	4770      	bx	lr

080063b0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80063b0:	6803      	ldr	r3, [r0, #0]
 80063b2:	699a      	ldr	r2, [r3, #24]
 80063b4:	f012 0f02 	tst.w	r2, #2
 80063b8:	d001      	beq.n	80063be <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80063ba:	2200      	movs	r2, #0
 80063bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063be:	6803      	ldr	r3, [r0, #0]
 80063c0:	699a      	ldr	r2, [r3, #24]
 80063c2:	f012 0f01 	tst.w	r2, #1
 80063c6:	d103      	bne.n	80063d0 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	f042 0201 	orr.w	r2, r2, #1
 80063ce:	619a      	str	r2, [r3, #24]
  }
}
 80063d0:	4770      	bx	lr

080063d2 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80063d2:	b410      	push	{r4}
 80063d4:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063d6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80063da:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063de:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063e0:	4321      	orrs	r1, r4
 80063e2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063e6:	6802      	ldr	r2, [r0, #0]
 80063e8:	6853      	ldr	r3, [r2, #4]
 80063ea:	0d64      	lsrs	r4, r4, #21
 80063ec:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80063f0:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80063f4:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80063f8:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80063fc:	f044 0403 	orr.w	r4, r4, #3
 8006400:	ea23 0304 	bic.w	r3, r3, r4
 8006404:	430b      	orrs	r3, r1
 8006406:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006408:	f85d 4b04 	ldr.w	r4, [sp], #4
 800640c:	4770      	bx	lr

0800640e <I2C_IsErrorOccurred>:
{
 800640e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006412:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8006414:	6803      	ldr	r3, [r0, #0]
 8006416:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006418:	f016 0610 	ands.w	r6, r6, #16
 800641c:	d07e      	beq.n	800651c <I2C_IsErrorOccurred+0x10e>
 800641e:	460d      	mov	r5, r1
 8006420:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006422:	2210      	movs	r2, #16
 8006424:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 8006426:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006428:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	6998      	ldr	r0, [r3, #24]
 800642e:	f010 0f20 	tst.w	r0, #32
 8006432:	d132      	bne.n	800649a <I2C_IsErrorOccurred+0x8c>
 8006434:	bb8f      	cbnz	r7, 800649a <I2C_IsErrorOccurred+0x8c>
      if (Timeout != HAL_MAX_DELAY)
 8006436:	f1b5 3fff 	cmp.w	r5, #4294967295
 800643a:	d0f6      	beq.n	800642a <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800643c:	f7fe fef6 	bl	800522c <HAL_GetTick>
 8006440:	eba0 0008 	sub.w	r0, r0, r8
 8006444:	42a8      	cmp	r0, r5
 8006446:	d801      	bhi.n	800644c <I2C_IsErrorOccurred+0x3e>
 8006448:	2d00      	cmp	r5, #0
 800644a:	d1ee      	bne.n	800642a <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800644c:	6821      	ldr	r1, [r4, #0]
 800644e:	684a      	ldr	r2, [r1, #4]
 8006450:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 8006454:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8006458:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800645a:	6988      	ldr	r0, [r1, #24]
 800645c:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8006460:	d004      	beq.n	800646c <I2C_IsErrorOccurred+0x5e>
              (tmp2 != HAL_I2C_MODE_SLAVE))
 8006462:	3b20      	subs	r3, #32
 8006464:	bf18      	it	ne
 8006466:	2301      	movne	r3, #1
              (tmp1 != I2C_CR2_STOP) && \
 8006468:	b902      	cbnz	r2, 800646c <I2C_IsErrorOccurred+0x5e>
 800646a:	b973      	cbnz	r3, 800648a <I2C_IsErrorOccurred+0x7c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	f013 0f20 	tst.w	r3, #32
 8006474:	d1d9      	bne.n	800642a <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006476:	f7fe fed9 	bl	800522c <HAL_GetTick>
 800647a:	eba0 0008 	sub.w	r0, r0, r8
 800647e:	2819      	cmp	r0, #25
 8006480:	d9f4      	bls.n	800646c <I2C_IsErrorOccurred+0x5e>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006482:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8006486:	2701      	movs	r7, #1
              break;
 8006488:	e7cf      	b.n	800642a <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800648a:	684b      	ldr	r3, [r1, #4]
 800648c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006490:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8006492:	f7fe fecb 	bl	800522c <HAL_GetTick>
 8006496:	4680      	mov	r8, r0
 8006498:	e7e8      	b.n	800646c <I2C_IsErrorOccurred+0x5e>
    if (status == HAL_OK)
 800649a:	b90f      	cbnz	r7, 80064a0 <I2C_IsErrorOccurred+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800649c:	2220      	movs	r2, #32
 800649e:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80064a0:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 80064a4:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 80064a6:	6822      	ldr	r2, [r4, #0]
 80064a8:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064aa:	f413 7f80 	tst.w	r3, #256	; 0x100
 80064ae:	d005      	beq.n	80064bc <I2C_IsErrorOccurred+0xae>
    error_code |= HAL_I2C_ERROR_BERR;
 80064b0:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80064b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064b8:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80064ba:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80064bc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80064c0:	d006      	beq.n	80064d0 <I2C_IsErrorOccurred+0xc2>
    error_code |= HAL_I2C_ERROR_OVR;
 80064c2:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80064c6:	6822      	ldr	r2, [r4, #0]
 80064c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80064cc:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80064ce:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80064d0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80064d4:	d024      	beq.n	8006520 <I2C_IsErrorOccurred+0x112>
    error_code |= HAL_I2C_ERROR_ARLO;
 80064d6:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064e0:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 80064e2:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 80064e4:	4620      	mov	r0, r4
 80064e6:	f7ff ff63 	bl	80063b0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80064ea:	6822      	ldr	r2, [r4, #0]
 80064ec:	6853      	ldr	r3, [r2, #4]
 80064ee:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80064f2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80064f6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80064fa:	f023 0301 	bic.w	r3, r3, #1
 80064fe:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8006500:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006502:	4333      	orrs	r3, r6
 8006504:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006506:	2320      	movs	r3, #32
 8006508:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800650c:	2300      	movs	r3, #0
 800650e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006512:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8006516:	4628      	mov	r0, r5
 8006518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800651c:	2500      	movs	r5, #0
 800651e:	e7c2      	b.n	80064a6 <I2C_IsErrorOccurred+0x98>
  if (status != HAL_OK)
 8006520:	2d00      	cmp	r5, #0
 8006522:	d0f8      	beq.n	8006516 <I2C_IsErrorOccurred+0x108>
 8006524:	e7de      	b.n	80064e4 <I2C_IsErrorOccurred+0xd6>

08006526 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8006526:	b570      	push	{r4, r5, r6, lr}
 8006528:	4604      	mov	r4, r0
 800652a:	460d      	mov	r5, r1
 800652c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	f013 0f02 	tst.w	r3, #2
 8006536:	d11d      	bne.n	8006574 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006538:	4632      	mov	r2, r6
 800653a:	4629      	mov	r1, r5
 800653c:	4620      	mov	r0, r4
 800653e:	f7ff ff66 	bl	800640e <I2C_IsErrorOccurred>
 8006542:	b9c8      	cbnz	r0, 8006578 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8006544:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006548:	d0f1      	beq.n	800652e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800654a:	f7fe fe6f 	bl	800522c <HAL_GetTick>
 800654e:	1b80      	subs	r0, r0, r6
 8006550:	42a8      	cmp	r0, r5
 8006552:	d801      	bhi.n	8006558 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8006554:	2d00      	cmp	r5, #0
 8006556:	d1ea      	bne.n	800652e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006558:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800655a:	f043 0320 	orr.w	r3, r3, #32
 800655e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006560:	2320      	movs	r3, #32
 8006562:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006566:	2300      	movs	r3, #0
 8006568:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800656c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8006570:	2001      	movs	r0, #1
 8006572:	e000      	b.n	8006576 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8006574:	2000      	movs	r0, #0
}
 8006576:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006578:	2001      	movs	r0, #1
 800657a:	e7fc      	b.n	8006576 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

0800657c <I2C_WaitOnFlagUntilTimeout>:
{
 800657c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006580:	4606      	mov	r6, r0
 8006582:	4688      	mov	r8, r1
 8006584:	4617      	mov	r7, r2
 8006586:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006588:	6834      	ldr	r4, [r6, #0]
 800658a:	69a4      	ldr	r4, [r4, #24]
 800658c:	ea38 0404 	bics.w	r4, r8, r4
 8006590:	bf0c      	ite	eq
 8006592:	2401      	moveq	r4, #1
 8006594:	2400      	movne	r4, #0
 8006596:	42bc      	cmp	r4, r7
 8006598:	d118      	bne.n	80065cc <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800659a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800659e:	d0f3      	beq.n	8006588 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a0:	f7fe fe44 	bl	800522c <HAL_GetTick>
 80065a4:	9b06      	ldr	r3, [sp, #24]
 80065a6:	1ac0      	subs	r0, r0, r3
 80065a8:	42a8      	cmp	r0, r5
 80065aa:	d801      	bhi.n	80065b0 <I2C_WaitOnFlagUntilTimeout+0x34>
 80065ac:	2d00      	cmp	r5, #0
 80065ae:	d1eb      	bne.n	8006588 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80065b2:	f043 0320 	orr.w	r3, r3, #32
 80065b6:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065b8:	2320      	movs	r3, #32
 80065ba:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065be:	2300      	movs	r3, #0
 80065c0:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80065c4:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 80065c8:	2001      	movs	r0, #1
 80065ca:	e000      	b.n	80065ce <I2C_WaitOnFlagUntilTimeout+0x52>
  return HAL_OK;
 80065cc:	2000      	movs	r0, #0
}
 80065ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080065d4 <I2C_RequestMemoryWrite>:
{
 80065d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d8:	b082      	sub	sp, #8
 80065da:	4604      	mov	r4, r0
 80065dc:	4690      	mov	r8, r2
 80065de:	461d      	mov	r5, r3
 80065e0:	9e08      	ldr	r6, [sp, #32]
 80065e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80065e4:	4b19      	ldr	r3, [pc, #100]	; (800664c <I2C_RequestMemoryWrite+0x78>)
 80065e6:	9300      	str	r3, [sp, #0]
 80065e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065ec:	b2ea      	uxtb	r2, r5
 80065ee:	f7ff fef0 	bl	80063d2 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f2:	463a      	mov	r2, r7
 80065f4:	4631      	mov	r1, r6
 80065f6:	4620      	mov	r0, r4
 80065f8:	f7ff ff95 	bl	8006526 <I2C_WaitOnTXISFlagUntilTimeout>
 80065fc:	b9f8      	cbnz	r0, 800663e <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065fe:	2d01      	cmp	r5, #1
 8006600:	d10e      	bne.n	8006620 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	fa5f f288 	uxtb.w	r2, r8
 8006608:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800660a:	9700      	str	r7, [sp, #0]
 800660c:	4633      	mov	r3, r6
 800660e:	2200      	movs	r2, #0
 8006610:	2180      	movs	r1, #128	; 0x80
 8006612:	4620      	mov	r0, r4
 8006614:	f7ff ffb2 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 8006618:	b9a8      	cbnz	r0, 8006646 <I2C_RequestMemoryWrite+0x72>
}
 800661a:	b002      	add	sp, #8
 800661c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8006626:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006628:	463a      	mov	r2, r7
 800662a:	4631      	mov	r1, r6
 800662c:	4620      	mov	r0, r4
 800662e:	f7ff ff7a 	bl	8006526 <I2C_WaitOnTXISFlagUntilTimeout>
 8006632:	b930      	cbnz	r0, 8006642 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	fa5f f288 	uxtb.w	r2, r8
 800663a:	629a      	str	r2, [r3, #40]	; 0x28
 800663c:	e7e5      	b.n	800660a <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 800663e:	2001      	movs	r0, #1
 8006640:	e7eb      	b.n	800661a <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8006642:	2001      	movs	r0, #1
 8006644:	e7e9      	b.n	800661a <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 8006646:	2001      	movs	r0, #1
 8006648:	e7e7      	b.n	800661a <I2C_RequestMemoryWrite+0x46>
 800664a:	bf00      	nop
 800664c:	80002000 	.word	0x80002000

08006650 <I2C_RequestMemoryRead>:
{
 8006650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006654:	b082      	sub	sp, #8
 8006656:	4604      	mov	r4, r0
 8006658:	4690      	mov	r8, r2
 800665a:	461d      	mov	r5, r3
 800665c:	9e08      	ldr	r6, [sp, #32]
 800665e:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006660:	4b18      	ldr	r3, [pc, #96]	; (80066c4 <I2C_RequestMemoryRead+0x74>)
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	2300      	movs	r3, #0
 8006666:	b2ea      	uxtb	r2, r5
 8006668:	f7ff feb3 	bl	80063d2 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800666c:	463a      	mov	r2, r7
 800666e:	4631      	mov	r1, r6
 8006670:	4620      	mov	r0, r4
 8006672:	f7ff ff58 	bl	8006526 <I2C_WaitOnTXISFlagUntilTimeout>
 8006676:	b9f8      	cbnz	r0, 80066b8 <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006678:	2d01      	cmp	r5, #1
 800667a:	d10e      	bne.n	800669a <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	fa5f f288 	uxtb.w	r2, r8
 8006682:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006684:	9700      	str	r7, [sp, #0]
 8006686:	4633      	mov	r3, r6
 8006688:	2200      	movs	r2, #0
 800668a:	2140      	movs	r1, #64	; 0x40
 800668c:	4620      	mov	r0, r4
 800668e:	f7ff ff75 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 8006692:	b9a8      	cbnz	r0, 80066c0 <I2C_RequestMemoryRead+0x70>
}
 8006694:	b002      	add	sp, #8
 8006696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	ea4f 2218 	mov.w	r2, r8, lsr #8
 80066a0:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066a2:	463a      	mov	r2, r7
 80066a4:	4631      	mov	r1, r6
 80066a6:	4620      	mov	r0, r4
 80066a8:	f7ff ff3d 	bl	8006526 <I2C_WaitOnTXISFlagUntilTimeout>
 80066ac:	b930      	cbnz	r0, 80066bc <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	fa5f f288 	uxtb.w	r2, r8
 80066b4:	629a      	str	r2, [r3, #40]	; 0x28
 80066b6:	e7e5      	b.n	8006684 <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 80066b8:	2001      	movs	r0, #1
 80066ba:	e7eb      	b.n	8006694 <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 80066bc:	2001      	movs	r0, #1
 80066be:	e7e9      	b.n	8006694 <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 80066c0:	2001      	movs	r0, #1
 80066c2:	e7e7      	b.n	8006694 <I2C_RequestMemoryRead+0x44>
 80066c4:	80002000 	.word	0x80002000

080066c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80066c8:	b570      	push	{r4, r5, r6, lr}
 80066ca:	4605      	mov	r5, r0
 80066cc:	460c      	mov	r4, r1
 80066ce:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066d0:	682b      	ldr	r3, [r5, #0]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	f013 0f20 	tst.w	r3, #32
 80066d8:	d11a      	bne.n	8006710 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066da:	4632      	mov	r2, r6
 80066dc:	4621      	mov	r1, r4
 80066de:	4628      	mov	r0, r5
 80066e0:	f7ff fe95 	bl	800640e <I2C_IsErrorOccurred>
 80066e4:	b9b0      	cbnz	r0, 8006714 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e6:	f7fe fda1 	bl	800522c <HAL_GetTick>
 80066ea:	1b80      	subs	r0, r0, r6
 80066ec:	42a0      	cmp	r0, r4
 80066ee:	d801      	bhi.n	80066f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 80066f0:	2c00      	cmp	r4, #0
 80066f2:	d1ed      	bne.n	80066d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066f4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80066f6:	f043 0320 	orr.w	r3, r3, #32
 80066fa:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80066fc:	2320      	movs	r3, #32
 80066fe:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006702:	2300      	movs	r3, #0
 8006704:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006708:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 800670c:	2001      	movs	r0, #1
}
 800670e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8006710:	2000      	movs	r0, #0
 8006712:	e7fc      	b.n	800670e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8006714:	2001      	movs	r0, #1
 8006716:	e7fa      	b.n	800670e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08006718 <HAL_I2C_MspInit>:
}
 8006718:	4770      	bx	lr
	...

0800671c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800671c:	2800      	cmp	r0, #0
 800671e:	d057      	beq.n	80067d0 <HAL_I2C_Init+0xb4>
{
 8006720:	b510      	push	{r4, lr}
 8006722:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006724:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006728:	2b00      	cmp	r3, #0
 800672a:	d041      	beq.n	80067b0 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800672c:	2324      	movs	r3, #36	; 0x24
 800672e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006732:	6822      	ldr	r2, [r4, #0]
 8006734:	6813      	ldr	r3, [r2, #0]
 8006736:	f023 0301 	bic.w	r3, r3, #1
 800673a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8006744:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006746:	6822      	ldr	r2, [r4, #0]
 8006748:	6893      	ldr	r3, [r2, #8]
 800674a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800674e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006750:	68e3      	ldr	r3, [r4, #12]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d031      	beq.n	80067ba <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006756:	68a3      	ldr	r3, [r4, #8]
 8006758:	6822      	ldr	r2, [r4, #0]
 800675a:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 800675e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006760:	68e3      	ldr	r3, [r4, #12]
 8006762:	2b02      	cmp	r3, #2
 8006764:	d02f      	beq.n	80067c6 <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006766:	6822      	ldr	r2, [r4, #0]
 8006768:	6851      	ldr	r1, [r2, #4]
 800676a:	4b1a      	ldr	r3, [pc, #104]	; (80067d4 <HAL_I2C_Init+0xb8>)
 800676c:	430b      	orrs	r3, r1
 800676e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006770:	6822      	ldr	r2, [r4, #0]
 8006772:	68d3      	ldr	r3, [r2, #12]
 8006774:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006778:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800677a:	6923      	ldr	r3, [r4, #16]
 800677c:	6962      	ldr	r2, [r4, #20]
 800677e:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006780:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006782:	6822      	ldr	r2, [r4, #0]
 8006784:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006788:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800678a:	69e3      	ldr	r3, [r4, #28]
 800678c:	6a21      	ldr	r1, [r4, #32]
 800678e:	6822      	ldr	r2, [r4, #0]
 8006790:	430b      	orrs	r3, r1
 8006792:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8006794:	6822      	ldr	r2, [r4, #0]
 8006796:	6813      	ldr	r3, [r2, #0]
 8006798:	f043 0301 	orr.w	r3, r3, #1
 800679c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800679e:	2000      	movs	r0, #0
 80067a0:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	2320      	movs	r3, #32
 80067a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80067a8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067aa:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80067ae:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80067b0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80067b4:	f7ff ffb0 	bl	8006718 <HAL_I2C_MspInit>
 80067b8:	e7b8      	b.n	800672c <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80067ba:	68a3      	ldr	r3, [r4, #8]
 80067bc:	6822      	ldr	r2, [r4, #0]
 80067be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067c2:	6093      	str	r3, [r2, #8]
 80067c4:	e7cc      	b.n	8006760 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067cc:	605a      	str	r2, [r3, #4]
 80067ce:	e7ca      	b.n	8006766 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80067d0:	2001      	movs	r0, #1
}
 80067d2:	4770      	bx	lr
 80067d4:	02008000 	.word	0x02008000

080067d8 <HAL_I2C_Mem_Write>:
{
 80067d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067dc:	b083      	sub	sp, #12
 80067de:	460d      	mov	r5, r1
 80067e0:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 80067e4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 80067e6:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80067ea:	b2c9      	uxtb	r1, r1
 80067ec:	2920      	cmp	r1, #32
 80067ee:	f040 80bc 	bne.w	800696a <HAL_I2C_Mem_Write+0x192>
 80067f2:	4604      	mov	r4, r0
 80067f4:	4690      	mov	r8, r2
 80067f6:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 80067f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067fa:	f1ba 0f00 	cmp.w	sl, #0
 80067fe:	bf18      	it	ne
 8006800:	2b00      	cmpne	r3, #0
 8006802:	d016      	beq.n	8006832 <HAL_I2C_Mem_Write+0x5a>
    __HAL_LOCK(hi2c);
 8006804:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006808:	2b01      	cmp	r3, #1
 800680a:	f000 80b2 	beq.w	8006972 <HAL_I2C_Mem_Write+0x19a>
 800680e:	f04f 0b01 	mov.w	fp, #1
 8006812:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8006816:	f7fe fd09 	bl	800522c <HAL_GetTick>
 800681a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800681c:	9000      	str	r0, [sp, #0]
 800681e:	2319      	movs	r3, #25
 8006820:	465a      	mov	r2, fp
 8006822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006826:	4620      	mov	r0, r4
 8006828:	f7ff fea8 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 800682c:	b130      	cbz	r0, 800683c <HAL_I2C_Mem_Write+0x64>
      return HAL_ERROR;
 800682e:	2001      	movs	r0, #1
 8006830:	e09c      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006832:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006836:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8006838:	2001      	movs	r0, #1
 800683a:	e097      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800683c:	2321      	movs	r3, #33	; 0x21
 800683e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006842:	2340      	movs	r3, #64	; 0x40
 8006844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006848:	2300      	movs	r3, #0
 800684a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800684c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800684e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006850:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006854:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006856:	9601      	str	r6, [sp, #4]
 8006858:	9700      	str	r7, [sp, #0]
 800685a:	464b      	mov	r3, r9
 800685c:	4642      	mov	r2, r8
 800685e:	4629      	mov	r1, r5
 8006860:	4620      	mov	r0, r4
 8006862:	f7ff feb7 	bl	80065d4 <I2C_RequestMemoryWrite>
 8006866:	b970      	cbnz	r0, 8006886 <HAL_I2C_Mem_Write+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006868:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800686a:	b29b      	uxth	r3, r3
 800686c:	2bff      	cmp	r3, #255	; 0xff
 800686e:	d90f      	bls.n	8006890 <HAL_I2C_Mem_Write+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006870:	22ff      	movs	r2, #255	; 0xff
 8006872:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006874:	2300      	movs	r3, #0
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800687c:	4629      	mov	r1, r5
 800687e:	4620      	mov	r0, r4
 8006880:	f7ff fda7 	bl	80063d2 <I2C_TransferConfig>
 8006884:	e021      	b.n	80068ca <HAL_I2C_Mem_Write+0xf2>
      __HAL_UNLOCK(hi2c);
 8006886:	2300      	movs	r3, #0
 8006888:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800688c:	4658      	mov	r0, fp
 800688e:	e06d      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
      hi2c->XferSize = hi2c->XferCount;
 8006890:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006892:	b292      	uxth	r2, r2
 8006894:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006896:	2300      	movs	r3, #0
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800689e:	b2d2      	uxtb	r2, r2
 80068a0:	4629      	mov	r1, r5
 80068a2:	4620      	mov	r0, r4
 80068a4:	f7ff fd95 	bl	80063d2 <I2C_TransferConfig>
 80068a8:	e00f      	b.n	80068ca <HAL_I2C_Mem_Write+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 80068aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80068ac:	b292      	uxth	r2, r2
 80068ae:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80068b0:	2300      	movs	r3, #0
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068b8:	b2d2      	uxtb	r2, r2
 80068ba:	4629      	mov	r1, r5
 80068bc:	4620      	mov	r0, r4
 80068be:	f7ff fd88 	bl	80063d2 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80068c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d033      	beq.n	8006932 <HAL_I2C_Mem_Write+0x15a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068ca:	4632      	mov	r2, r6
 80068cc:	4639      	mov	r1, r7
 80068ce:	4620      	mov	r0, r4
 80068d0:	f7ff fe29 	bl	8006526 <I2C_WaitOnTXISFlagUntilTimeout>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	d14e      	bne.n	8006976 <HAL_I2C_Mem_Write+0x19e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	7812      	ldrb	r2, [r2, #0]
 80068de:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80068e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068e2:	3301      	adds	r3, #1
 80068e4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80068e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80068f0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80068fa:	b292      	uxth	r2, r2
 80068fc:	2a00      	cmp	r2, #0
 80068fe:	d0e0      	beq.n	80068c2 <HAL_I2C_Mem_Write+0xea>
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1de      	bne.n	80068c2 <HAL_I2C_Mem_Write+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006904:	9600      	str	r6, [sp, #0]
 8006906:	463b      	mov	r3, r7
 8006908:	2200      	movs	r2, #0
 800690a:	2180      	movs	r1, #128	; 0x80
 800690c:	4620      	mov	r0, r4
 800690e:	f7ff fe35 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 8006912:	bb90      	cbnz	r0, 800697a <HAL_I2C_Mem_Write+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006914:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006916:	b29b      	uxth	r3, r3
 8006918:	2bff      	cmp	r3, #255	; 0xff
 800691a:	d9c6      	bls.n	80068aa <HAL_I2C_Mem_Write+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800691c:	22ff      	movs	r2, #255	; 0xff
 800691e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006920:	2300      	movs	r3, #0
 8006922:	9300      	str	r3, [sp, #0]
 8006924:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006928:	4629      	mov	r1, r5
 800692a:	4620      	mov	r0, r4
 800692c:	f7ff fd51 	bl	80063d2 <I2C_TransferConfig>
 8006930:	e7c7      	b.n	80068c2 <HAL_I2C_Mem_Write+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006932:	4632      	mov	r2, r6
 8006934:	4639      	mov	r1, r7
 8006936:	4620      	mov	r0, r4
 8006938:	f7ff fec6 	bl	80066c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800693c:	b9f8      	cbnz	r0, 800697e <HAL_I2C_Mem_Write+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	2220      	movs	r2, #32
 8006942:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006944:	6821      	ldr	r1, [r4, #0]
 8006946:	684b      	ldr	r3, [r1, #4]
 8006948:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800694c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006950:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006954:	f023 0301 	bic.w	r3, r3, #1
 8006958:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800695a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800695e:	2300      	movs	r3, #0
 8006960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006964:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006968:	e000      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
    return HAL_BUSY;
 800696a:	2002      	movs	r0, #2
}
 800696c:	b003      	add	sp, #12
 800696e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006972:	2002      	movs	r0, #2
 8006974:	e7fa      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
        return HAL_ERROR;
 8006976:	2001      	movs	r0, #1
 8006978:	e7f8      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
          return HAL_ERROR;
 800697a:	2001      	movs	r0, #1
 800697c:	e7f6      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
      return HAL_ERROR;
 800697e:	2001      	movs	r0, #1
 8006980:	e7f4      	b.n	800696c <HAL_I2C_Mem_Write+0x194>
	...

08006984 <HAL_I2C_Mem_Read>:
{
 8006984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006988:	b083      	sub	sp, #12
 800698a:	460d      	mov	r5, r1
 800698c:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8006990:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006992:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8006996:	b2c9      	uxtb	r1, r1
 8006998:	2920      	cmp	r1, #32
 800699a:	f040 80bd 	bne.w	8006b18 <HAL_I2C_Mem_Read+0x194>
 800699e:	4604      	mov	r4, r0
 80069a0:	4690      	mov	r8, r2
 80069a2:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 80069a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069a6:	f1ba 0f00 	cmp.w	sl, #0
 80069aa:	bf18      	it	ne
 80069ac:	2b00      	cmpne	r3, #0
 80069ae:	d016      	beq.n	80069de <HAL_I2C_Mem_Read+0x5a>
    __HAL_LOCK(hi2c);
 80069b0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	f000 80b3 	beq.w	8006b20 <HAL_I2C_Mem_Read+0x19c>
 80069ba:	f04f 0b01 	mov.w	fp, #1
 80069be:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80069c2:	f7fe fc33 	bl	800522c <HAL_GetTick>
 80069c6:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80069c8:	9000      	str	r0, [sp, #0]
 80069ca:	2319      	movs	r3, #25
 80069cc:	465a      	mov	r2, fp
 80069ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069d2:	4620      	mov	r0, r4
 80069d4:	f7ff fdd2 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 80069d8:	b130      	cbz	r0, 80069e8 <HAL_I2C_Mem_Read+0x64>
      return HAL_ERROR;
 80069da:	2001      	movs	r0, #1
 80069dc:	e09d      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80069de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80069e2:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 80069e4:	2001      	movs	r0, #1
 80069e6:	e098      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069e8:	2322      	movs	r3, #34	; 0x22
 80069ea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069ee:	2340      	movs	r3, #64	; 0x40
 80069f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069f4:	2300      	movs	r3, #0
 80069f6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80069f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069fa:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80069fc:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006a00:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a02:	9601      	str	r6, [sp, #4]
 8006a04:	9700      	str	r7, [sp, #0]
 8006a06:	464b      	mov	r3, r9
 8006a08:	4642      	mov	r2, r8
 8006a0a:	4629      	mov	r1, r5
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f7ff fe1f 	bl	8006650 <I2C_RequestMemoryRead>
 8006a12:	b970      	cbnz	r0, 8006a32 <HAL_I2C_Mem_Read+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	2bff      	cmp	r3, #255	; 0xff
 8006a1a:	d90f      	bls.n	8006a3c <HAL_I2C_Mem_Read+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a1c:	22ff      	movs	r2, #255	; 0xff
 8006a1e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a20:	4b43      	ldr	r3, [pc, #268]	; (8006b30 <HAL_I2C_Mem_Read+0x1ac>)
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f7ff fcd1 	bl	80063d2 <I2C_TransferConfig>
 8006a30:	e021      	b.n	8006a76 <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 8006a32:	2300      	movs	r3, #0
 8006a34:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006a38:	4658      	mov	r0, fp
 8006a3a:	e06e      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
      hi2c->XferSize = hi2c->XferCount;
 8006a3c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a3e:	b292      	uxth	r2, r2
 8006a40:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a42:	4b3b      	ldr	r3, [pc, #236]	; (8006b30 <HAL_I2C_Mem_Read+0x1ac>)
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f7ff fcbf 	bl	80063d2 <I2C_TransferConfig>
 8006a54:	e00f      	b.n	8006a76 <HAL_I2C_Mem_Read+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 8006a56:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a58:	b292      	uxth	r2, r2
 8006a5a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	4629      	mov	r1, r5
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f7ff fcb2 	bl	80063d2 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8006a6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d034      	beq.n	8006ae0 <HAL_I2C_Mem_Read+0x15c>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006a76:	9600      	str	r6, [sp, #0]
 8006a78:	463b      	mov	r3, r7
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2104      	movs	r1, #4
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f7ff fd7c 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d14d      	bne.n	8006b24 <HAL_I2C_Mem_Read+0x1a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a8e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a92:	3301      	adds	r3, #1
 8006a94:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8006a96:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006a98:	3a01      	subs	r2, #1
 8006a9a:	b292      	uxth	r2, r2
 8006a9c:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006a9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006aa8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0de      	beq.n	8006a6e <HAL_I2C_Mem_Read+0xea>
 8006ab0:	2a00      	cmp	r2, #0
 8006ab2:	d1dc      	bne.n	8006a6e <HAL_I2C_Mem_Read+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ab4:	9600      	str	r6, [sp, #0]
 8006ab6:	463b      	mov	r3, r7
 8006ab8:	2180      	movs	r1, #128	; 0x80
 8006aba:	4620      	mov	r0, r4
 8006abc:	f7ff fd5e 	bl	800657c <I2C_WaitOnFlagUntilTimeout>
 8006ac0:	bb90      	cbnz	r0, 8006b28 <HAL_I2C_Mem_Read+0x1a4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ac2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	2bff      	cmp	r3, #255	; 0xff
 8006ac8:	d9c5      	bls.n	8006a56 <HAL_I2C_Mem_Read+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006aca:	22ff      	movs	r2, #255	; 0xff
 8006acc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006ace:	2300      	movs	r3, #0
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f7ff fc7a 	bl	80063d2 <I2C_TransferConfig>
 8006ade:	e7c6      	b.n	8006a6e <HAL_I2C_Mem_Read+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ae0:	4632      	mov	r2, r6
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f7ff fdef 	bl	80066c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006aea:	b9f8      	cbnz	r0, 8006b2c <HAL_I2C_Mem_Read+0x1a8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	2220      	movs	r2, #32
 8006af0:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006af2:	6821      	ldr	r1, [r4, #0]
 8006af4:	684b      	ldr	r3, [r1, #4]
 8006af6:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006afa:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006afe:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006b02:	f023 0301 	bic.w	r3, r3, #1
 8006b06:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006b08:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006b12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006b16:	e000      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
    return HAL_BUSY;
 8006b18:	2002      	movs	r0, #2
}
 8006b1a:	b003      	add	sp, #12
 8006b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006b20:	2002      	movs	r0, #2
 8006b22:	e7fa      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
        return HAL_ERROR;
 8006b24:	2001      	movs	r0, #1
 8006b26:	e7f8      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
          return HAL_ERROR;
 8006b28:	2001      	movs	r0, #1
 8006b2a:	e7f6      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
      return HAL_ERROR;
 8006b2c:	2001      	movs	r0, #1
 8006b2e:	e7f4      	b.n	8006b1a <HAL_I2C_Mem_Read+0x196>
 8006b30:	80002400 	.word	0x80002400

08006b34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b34:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b36:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006b3a:	b2d2      	uxtb	r2, r2
 8006b3c:	2a20      	cmp	r2, #32
 8006b3e:	d123      	bne.n	8006b88 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b40:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8006b44:	2a01      	cmp	r2, #1
 8006b46:	d021      	beq.n	8006b8c <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b4e:	2224      	movs	r2, #36	; 0x24
 8006b50:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b54:	6800      	ldr	r0, [r0, #0]
 8006b56:	6802      	ldr	r2, [r0, #0]
 8006b58:	f022 0201 	bic.w	r2, r2, #1
 8006b5c:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b5e:	6818      	ldr	r0, [r3, #0]
 8006b60:	6802      	ldr	r2, [r0, #0]
 8006b62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b66:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b68:	6818      	ldr	r0, [r3, #0]
 8006b6a:	6802      	ldr	r2, [r0, #0]
 8006b6c:	4311      	orrs	r1, r2
 8006b6e:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b70:	6819      	ldr	r1, [r3, #0]
 8006b72:	680a      	ldr	r2, [r1, #0]
 8006b74:	f042 0201 	orr.w	r2, r2, #1
 8006b78:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b80:	2000      	movs	r0, #0
 8006b82:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8006b86:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8006b88:	2002      	movs	r0, #2
 8006b8a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006b8c:	2002      	movs	r0, #2
  }
}
 8006b8e:	4770      	bx	lr

08006b90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006b90:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b92:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	2a20      	cmp	r2, #32
 8006b9a:	d121      	bne.n	8006be0 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8006ba0:	2a01      	cmp	r2, #1
 8006ba2:	d01f      	beq.n	8006be4 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006baa:	2224      	movs	r2, #36	; 0x24
 8006bac:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bb0:	6800      	ldr	r0, [r0, #0]
 8006bb2:	6802      	ldr	r2, [r0, #0]
 8006bb4:	f022 0201 	bic.w	r2, r2, #1
 8006bb8:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006bba:	6818      	ldr	r0, [r3, #0]
 8006bbc:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bbe:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006bc2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006bc6:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bc8:	6819      	ldr	r1, [r3, #0]
 8006bca:	680a      	ldr	r2, [r1, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bd8:	2000      	movs	r0, #0
 8006bda:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8006bde:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8006be0:	2002      	movs	r0, #2
 8006be2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006be4:	2002      	movs	r0, #2
  }
}
 8006be6:	4770      	bx	lr

08006be8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006be8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006bea:	684d      	ldr	r5, [r1, #4]
 8006bec:	6803      	ldr	r3, [r0, #0]
 8006bee:	68dc      	ldr	r4, [r3, #12]
 8006bf0:	f3c4 440b 	ubfx	r4, r4, #16, #12
 8006bf4:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006bf6:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 8006bfa:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006bfe:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8006c02:	f404 4470 	and.w	r4, r4, #61440	; 0xf000
 8006c06:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006c0a:	680b      	ldr	r3, [r1, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006c0c:	6804      	ldr	r4, [r0, #0]
 8006c0e:	68e6      	ldr	r6, [r4, #12]
 8006c10:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006c14:	4433      	add	r3, r6
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006c16:	3301      	adds	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006c18:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006c1c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006c20:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006c24:	68cd      	ldr	r5, [r1, #12]
 8006c26:	6803      	ldr	r3, [r0, #0]
 8006c28:	68dc      	ldr	r4, [r3, #12]
 8006c2a:	f3c4 040a 	ubfx	r4, r4, #0, #11
 8006c2e:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006c30:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006c34:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8006c38:	f404 4470 	and.w	r4, r4, #61440	; 0xf000
 8006c3c:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006c40:	688b      	ldr	r3, [r1, #8]
 8006c42:	6804      	ldr	r4, [r0, #0]
 8006c44:	68e6      	ldr	r6, [r4, #12]
 8006c46:	f3c6 0e0a 	ubfx	lr, r6, #0, #11
 8006c4a:	4473      	add	r3, lr
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8006c52:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8006c56:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006c5a:	6803      	ldr	r3, [r0, #0]
 8006c5c:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006c60:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8006c64:	f024 0407 	bic.w	r4, r4, #7
 8006c68:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006c6c:	6803      	ldr	r3, [r0, #0]
 8006c6e:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006c72:	690c      	ldr	r4, [r1, #16]
 8006c74:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006c78:	f891 e031 	ldrb.w	lr, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006c7c:	f891 6032 	ldrb.w	r6, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006c80:	698d      	ldr	r5, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006c82:	6803      	ldr	r3, [r0, #0]
 8006c84:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006c88:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8006c8c:	2400      	movs	r4, #0
 8006c8e:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006c92:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8006c96:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8006c9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8006c9e:	6806      	ldr	r6, [r0, #0]
 8006ca0:	eb06 1ec2 	add.w	lr, r6, r2, lsl #7
 8006ca4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8006ca8:	f8ce 309c 	str.w	r3, [lr, #156]	; 0x9c
 8006cac:	f10e 0e84 	add.w	lr, lr, #132	; 0x84

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006cb0:	6803      	ldr	r3, [r0, #0]
 8006cb2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006cb6:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 8006cba:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8006cbe:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006cc2:	6803      	ldr	r3, [r0, #0]
 8006cc4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006cc8:	694d      	ldr	r5, [r1, #20]
 8006cca:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006cce:	6803      	ldr	r3, [r0, #0]
 8006cd0:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006cd4:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8006cd8:	4d2d      	ldr	r5, [pc, #180]	; (8006d90 <LTDC_SetConfig+0x1a8>)
 8006cda:	4035      	ands	r5, r6
 8006cdc:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006ce0:	6a0d      	ldr	r5, [r1, #32]
 8006ce2:	6803      	ldr	r3, [r0, #0]
 8006ce4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006ce8:	69ce      	ldr	r6, [r1, #28]
 8006cea:	4335      	orrs	r5, r6
 8006cec:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006cf0:	6803      	ldr	r3, [r0, #0]
 8006cf2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006cf6:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8006cfa:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006cfe:	6803      	ldr	r3, [r0, #0]
 8006d00:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006d04:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8006d06:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006d0a:	690b      	ldr	r3, [r1, #16]
 8006d0c:	b183      	cbz	r3, 8006d30 <LTDC_SetConfig+0x148>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	2b06      	cmp	r3, #6
 8006d12:	d805      	bhi.n	8006d20 <LTDC_SetConfig+0x138>
 8006d14:	e8df f003 	tbb	[pc, r3]
 8006d18:	0608063a 	.word	0x0608063a
 8006d1c:	0404      	.short	0x0404
 8006d1e:	0a          	.byte	0x0a
 8006d1f:	00          	.byte	0x00
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006d20:	2501      	movs	r5, #1
 8006d22:	e006      	b.n	8006d32 <LTDC_SetConfig+0x14a>
 8006d24:	2502      	movs	r5, #2
 8006d26:	e004      	b.n	8006d32 <LTDC_SetConfig+0x14a>
 8006d28:	2502      	movs	r5, #2
 8006d2a:	e002      	b.n	8006d32 <LTDC_SetConfig+0x14a>
 8006d2c:	2502      	movs	r5, #2
 8006d2e:	e000      	b.n	8006d32 <LTDC_SetConfig+0x14a>
    tmp = 4U;
 8006d30:	2504      	movs	r5, #4
  {
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006d32:	6803      	ldr	r3, [r0, #0]
 8006d34:	4463      	add	r3, ip
 8006d36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006d3a:	f002 22e0 	and.w	r2, r2, #3758153728	; 0xe000e000
 8006d3e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006d42:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8006d44:	fb05 f403 	mul.w	r4, r5, r3
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006d48:	684b      	ldr	r3, [r1, #4]
 8006d4a:	680a      	ldr	r2, [r1, #0]
 8006d4c:	1a9b      	subs	r3, r3, r2
 8006d4e:	fb05 f303 	mul.w	r3, r5, r3
 8006d52:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006d54:	6802      	ldr	r2, [r0, #0]
 8006d56:	4462      	add	r2, ip
 8006d58:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006d5c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006d60:	6803      	ldr	r3, [r0, #0]
 8006d62:	4463      	add	r3, ip
 8006d64:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 8006d68:	4a0a      	ldr	r2, [pc, #40]	; (8006d94 <LTDC_SetConfig+0x1ac>)
 8006d6a:	4022      	ands	r2, r4
 8006d6c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006d70:	6803      	ldr	r3, [r0, #0]
 8006d72:	4463      	add	r3, ip
 8006d74:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006d76:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006d7a:	6803      	ldr	r3, [r0, #0]
 8006d7c:	4463      	add	r3, ip
 8006d7e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8006d82:	f042 0201 	orr.w	r2, r2, #1
 8006d86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8006d8a:	bd70      	pop	{r4, r5, r6, pc}
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006d8c:	2503      	movs	r5, #3
 8006d8e:	e7d0      	b.n	8006d32 <LTDC_SetConfig+0x14a>
 8006d90:	fffff8f8 	.word	0xfffff8f8
 8006d94:	fffff800 	.word	0xfffff800

08006d98 <HAL_LTDC_MspInit>:
}
 8006d98:	4770      	bx	lr
	...

08006d9c <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	d072      	beq.n	8006e86 <HAL_LTDC_Init+0xea>
{
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006da4:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d067      	beq.n	8006e7c <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006dac:	2302      	movs	r3, #2
 8006dae:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006db2:	6822      	ldr	r2, [r4, #0]
 8006db4:	6993      	ldr	r3, [r2, #24]
 8006db6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006dba:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006dbc:	6821      	ldr	r1, [r4, #0]
 8006dbe:	698a      	ldr	r2, [r1, #24]
 8006dc0:	6863      	ldr	r3, [r4, #4]
 8006dc2:	68a0      	ldr	r0, [r4, #8]
 8006dc4:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006dc6:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006dc8:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006dca:	6920      	ldr	r0, [r4, #16]
 8006dcc:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006dd2:	6821      	ldr	r1, [r4, #0]
 8006dd4:	688a      	ldr	r2, [r1, #8]
 8006dd6:	4b2d      	ldr	r3, [pc, #180]	; (8006e8c <HAL_LTDC_Init+0xf0>)
 8006dd8:	401a      	ands	r2, r3
 8006dda:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006ddc:	6820      	ldr	r0, [r4, #0]
 8006dde:	6882      	ldr	r2, [r0, #8]
 8006de0:	69a1      	ldr	r1, [r4, #24]
 8006de2:	6965      	ldr	r5, [r4, #20]
 8006de4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006de8:	430a      	orrs	r2, r1
 8006dea:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006dec:	6821      	ldr	r1, [r4, #0]
 8006dee:	68ca      	ldr	r2, [r1, #12]
 8006df0:	401a      	ands	r2, r3
 8006df2:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006df4:	6820      	ldr	r0, [r4, #0]
 8006df6:	68c2      	ldr	r2, [r0, #12]
 8006df8:	6a21      	ldr	r1, [r4, #32]
 8006dfa:	69e5      	ldr	r5, [r4, #28]
 8006dfc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006e00:	430a      	orrs	r2, r1
 8006e02:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006e04:	6821      	ldr	r1, [r4, #0]
 8006e06:	690a      	ldr	r2, [r1, #16]
 8006e08:	401a      	ands	r2, r3
 8006e0a:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006e0c:	6820      	ldr	r0, [r4, #0]
 8006e0e:	6902      	ldr	r2, [r0, #16]
 8006e10:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006e12:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e14:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006e18:	430a      	orrs	r2, r1
 8006e1a:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006e1c:	6821      	ldr	r1, [r4, #0]
 8006e1e:	694a      	ldr	r2, [r1, #20]
 8006e20:	4013      	ands	r3, r2
 8006e22:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006e24:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006e26:	6821      	ldr	r1, [r4, #0]
 8006e28:	694b      	ldr	r3, [r1, #20]
 8006e2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006e2c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8006e30:	4313      	orrs	r3, r2
 8006e32:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006e34:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006e38:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8006e3c:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006e3e:	6821      	ldr	r1, [r4, #0]
 8006e40:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006e42:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006e46:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006e48:	6821      	ldr	r1, [r4, #0]
 8006e4a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006e4c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006e50:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8006e54:	4303      	orrs	r3, r0
 8006e56:	4313      	orrs	r3, r2
 8006e58:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006e5a:	6822      	ldr	r2, [r4, #0]
 8006e5c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8006e5e:	f043 0306 	orr.w	r3, r3, #6
 8006e62:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8006e64:	6822      	ldr	r2, [r4, #0]
 8006e66:	6993      	ldr	r3, [r2, #24]
 8006e68:	f043 0301 	orr.w	r3, r3, #1
 8006e6c:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006e6e:	2000      	movs	r0, #0
 8006e70:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8006e74:	2301      	movs	r3, #1
 8006e76:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8006e7a:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8006e7c:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8006e80:	f7ff ff8a 	bl	8006d98 <HAL_LTDC_MspInit>
 8006e84:	e792      	b.n	8006dac <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8006e86:	2001      	movs	r0, #1
}
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	f000f800 	.word	0xf000f800

08006e90 <HAL_LTDC_ConfigLayer>:
{
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8006e92:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d02c      	beq.n	8006ef4 <HAL_LTDC_ConfigLayer+0x64>
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	460d      	mov	r5, r1
 8006e9e:	4616      	mov	r6, r2
 8006ea0:	2701      	movs	r7, #1
 8006ea2:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006ea6:	2302      	movs	r3, #2
 8006ea8:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006eac:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8006eb0:	fb0c 0c02 	mla	ip, ip, r2, r0
 8006eb4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006eb8:	468e      	mov	lr, r1
 8006eba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006ebe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006ec2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006ec6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006eca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006ece:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006ed2:	f8de 3000 	ldr.w	r3, [lr]
 8006ed6:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006eda:	4632      	mov	r2, r6
 8006edc:	4629      	mov	r1, r5
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f7ff fe82 	bl	8006be8 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006ee8:	f884 70a1 	strb.w	r7, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8006eec:	2000      	movs	r0, #0
 8006eee:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 8006ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8006ef4:	2002      	movs	r0, #2
 8006ef6:	e7fc      	b.n	8006ef2 <HAL_LTDC_ConfigLayer+0x62>

08006ef8 <HAL_LTDCEx_StructInitFromVideoConfig>:

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8006ef8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                            DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8006efa:	b10b      	cbz	r3, 8006f00 <HAL_LTDCEx_StructInitFromVideoConfig+0x8>
 8006efc:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8006f00:	60c3      	str	r3, [r0, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8006f02:	6a0b      	ldr	r3, [r1, #32]
 8006f04:	bb0b      	cbnz	r3, 8006f4a <HAL_LTDCEx_StructInitFromVideoConfig+0x52>
 8006f06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f0a:	6083      	str	r3, [r0, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8006f0c:	69cb      	ldr	r3, [r1, #28]
 8006f0e:	b9f3      	cbnz	r3, 8006f4e <HAL_LTDCEx_StructInitFromVideoConfig+0x56>
 8006f10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006f14:	6043      	str	r3, [r0, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8006f16:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	6183      	str	r3, [r0, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8006f1c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006f1e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006f20:	4413      	add	r3, r2
 8006f22:	3b01      	subs	r3, #1
 8006f24:	6203      	str	r3, [r0, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f26:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006f28:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006f2a:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 8006f2c:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f2e:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 8006f30:	3b01      	subs	r3, #1
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f32:	6283      	str	r3, [r0, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f34:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006f36:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006f38:	4413      	add	r3, r2
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8006f3a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f3c:	4413      	add	r3, r2
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8006f3e:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8006f40:	4413      	add	r3, r2
 8006f42:	3b01      	subs	r3, #1
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006f44:	6303      	str	r3, [r0, #48]	; 0x30

  return HAL_OK;
}
 8006f46:	2000      	movs	r0, #0
 8006f48:	4770      	bx	lr
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	e7dd      	b.n	8006f0a <HAL_LTDCEx_StructInitFromVideoConfig+0x12>
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e7e0      	b.n	8006f14 <HAL_LTDCEx_StructInitFromVideoConfig+0x1c>
	...

08006f54 <HAL_PWREx_EnableOverDrive>:
 *         critical tasks and when the system clock source is either HSI or HSE. 
 *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
 *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void) {
 8006f54:	b510      	push	{r4, lr}
 8006f56:	b082      	sub	sp, #8
	uint32_t tickstart = 0;

	__HAL_RCC_PWR_CLK_ENABLE();
 8006f58:	4b1b      	ldr	r3, [pc, #108]	; (8006fc8 <HAL_PWREx_EnableOverDrive+0x74>)
 8006f5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006f60:	641a      	str	r2, [r3, #64]	; 0x40
 8006f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	9b01      	ldr	r3, [sp, #4]

	/* Enable the Over-drive to extend the clock frequency to 216 MHz */
	__HAL_PWR_OVERDRIVE_ENABLE();
 8006f6c:	4a17      	ldr	r2, [pc, #92]	; (8006fcc <HAL_PWREx_EnableOverDrive+0x78>)
 8006f6e:	6813      	ldr	r3, [r2, #0]
 8006f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f74:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8006f76:	f7fe f959 	bl	800522c <HAL_GetTick>
 8006f7a:	4604      	mov	r4, r0

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY)) {
 8006f7c:	4b13      	ldr	r3, [pc, #76]	; (8006fcc <HAL_PWREx_EnableOverDrive+0x78>)
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006f84:	d108      	bne.n	8006f98 <HAL_PWREx_EnableOverDrive+0x44>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 8006f86:	f7fe f951 	bl	800522c <HAL_GetTick>
 8006f8a:	1b00      	subs	r0, r0, r4
 8006f8c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006f90:	d9f4      	bls.n	8006f7c <HAL_PWREx_EnableOverDrive+0x28>
			return HAL_TIMEOUT;
 8006f92:	2003      	movs	r0, #3
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
			return HAL_TIMEOUT;
		}
	}
	return HAL_OK;
}
 8006f94:	b002      	add	sp, #8
 8006f96:	bd10      	pop	{r4, pc}
	__HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006f98:	4a0c      	ldr	r2, [pc, #48]	; (8006fcc <HAL_PWREx_EnableOverDrive+0x78>)
 8006f9a:	6813      	ldr	r3, [r2, #0]
 8006f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fa0:	6013      	str	r3, [r2, #0]
	tickstart = HAL_GetTick();
 8006fa2:	f7fe f943 	bl	800522c <HAL_GetTick>
 8006fa6:	4604      	mov	r4, r0
	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY)) {
 8006fa8:	4b08      	ldr	r3, [pc, #32]	; (8006fcc <HAL_PWREx_EnableOverDrive+0x78>)
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006fb0:	d107      	bne.n	8006fc2 <HAL_PWREx_EnableOverDrive+0x6e>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 8006fb2:	f7fe f93b 	bl	800522c <HAL_GetTick>
 8006fb6:	1b00      	subs	r0, r0, r4
 8006fb8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006fbc:	d9f4      	bls.n	8006fa8 <HAL_PWREx_EnableOverDrive+0x54>
			return HAL_TIMEOUT;
 8006fbe:	2003      	movs	r0, #3
 8006fc0:	e7e8      	b.n	8006f94 <HAL_PWREx_EnableOverDrive+0x40>
	return HAL_OK;
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	e7e6      	b.n	8006f94 <HAL_PWREx_EnableOverDrive+0x40>
 8006fc6:	bf00      	nop
 8006fc8:	40023800 	.word	0x40023800
 8006fcc:	40007000 	.word	0x40007000

08006fd0 <HAL_RCC_OscConfig>:
	uint32_t tickstart;
	uint32_t pll_config;
	FlagStatus pwrclkchanged = RESET;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	f000 8206 	beq.w	80073e2 <HAL_RCC_OscConfig+0x412>
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8006fd6:	b570      	push	{r4, r5, r6, lr}
 8006fd8:	b082      	sub	sp, #8
 8006fda:	4604      	mov	r4, r0

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8006fdc:	6803      	ldr	r3, [r0, #0]
 8006fde:	f013 0f01 	tst.w	r3, #1
 8006fe2:	d029      	beq.n	8007038 <HAL_RCC_OscConfig+0x68>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006fe4:	4b95      	ldr	r3, [pc, #596]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f003 030c 	and.w	r3, r3, #12
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d01a      	beq.n	8007026 <HAL_RCC_OscConfig+0x56>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8006ff0:	4b92      	ldr	r3, [pc, #584]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f003 030c 	and.w	r3, r3, #12
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d00f      	beq.n	800701c <HAL_RCC_OscConfig+0x4c>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
				return HAL_ERROR;
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ffc:	6863      	ldr	r3, [r4, #4]
 8006ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007002:	d040      	beq.n	8007086 <HAL_RCC_OscConfig+0xb6>
 8007004:	2b00      	cmp	r3, #0
 8007006:	d154      	bne.n	80070b2 <HAL_RCC_OscConfig+0xe2>
 8007008:	4b8c      	ldr	r3, [pc, #560]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	e039      	b.n	8007090 <HAL_RCC_OscConfig+0xc0>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 800701c:	4b87      	ldr	r3, [pc, #540]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007024:	d0ea      	beq.n	8006ffc <HAL_RCC_OscConfig+0x2c>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007026:	4b85      	ldr	r3, [pc, #532]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800702e:	d003      	beq.n	8007038 <HAL_RCC_OscConfig+0x68>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8007030:	6863      	ldr	r3, [r4, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 81d7 	beq.w	80073e6 <HAL_RCC_OscConfig+0x416>
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	f013 0f02 	tst.w	r3, #2
 800703e:	d074      	beq.n	800712a <HAL_RCC_OscConfig+0x15a>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007040:	4b7e      	ldr	r3, [pc, #504]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f013 0f0c 	tst.w	r3, #12
 8007048:	d05e      	beq.n	8007108 <HAL_RCC_OscConfig+0x138>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 800704a:	4b7c      	ldr	r3, [pc, #496]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f003 030c 	and.w	r3, r3, #12
 8007052:	2b08      	cmp	r3, #8
 8007054:	d053      	beq.n	80070fe <HAL_RCC_OscConfig+0x12e>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8007056:	68e3      	ldr	r3, [r4, #12]
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8089 	beq.w	8007170 <HAL_RCC_OscConfig+0x1a0>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 800705e:	4a77      	ldr	r2, [pc, #476]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007060:	6813      	ldr	r3, [r2, #0]
 8007062:	f043 0301 	orr.w	r3, r3, #1
 8007066:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8007068:	f7fe f8e0 	bl	800522c <HAL_GetTick>
 800706c:	4605      	mov	r5, r0

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800706e:	4b73      	ldr	r3, [pc, #460]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f013 0f02 	tst.w	r3, #2
 8007076:	d172      	bne.n	800715e <HAL_RCC_OscConfig+0x18e>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8007078:	f7fe f8d8 	bl	800522c <HAL_GetTick>
 800707c:	1b40      	subs	r0, r0, r5
 800707e:	2802      	cmp	r0, #2
 8007080:	d9f5      	bls.n	800706e <HAL_RCC_OscConfig+0x9e>
						return HAL_TIMEOUT;
 8007082:	2003      	movs	r0, #3
 8007084:	e1b4      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007086:	4a6d      	ldr	r2, [pc, #436]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007088:	6813      	ldr	r3, [r2, #0]
 800708a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800708e:	6013      	str	r3, [r2, #0]
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 8007090:	6863      	ldr	r3, [r4, #4]
 8007092:	b32b      	cbz	r3, 80070e0 <HAL_RCC_OscConfig+0x110>
				tickstart = HAL_GetTick();
 8007094:	f7fe f8ca 	bl	800522c <HAL_GetTick>
 8007098:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800709a:	4b68      	ldr	r3, [pc, #416]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80070a2:	d1c9      	bne.n	8007038 <HAL_RCC_OscConfig+0x68>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 80070a4:	f7fe f8c2 	bl	800522c <HAL_GetTick>
 80070a8:	1b40      	subs	r0, r0, r5
 80070aa:	2864      	cmp	r0, #100	; 0x64
 80070ac:	d9f5      	bls.n	800709a <HAL_RCC_OscConfig+0xca>
						return HAL_TIMEOUT;
 80070ae:	2003      	movs	r0, #3
 80070b0:	e19e      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070b6:	d009      	beq.n	80070cc <HAL_RCC_OscConfig+0xfc>
 80070b8:	4b60      	ldr	r3, [pc, #384]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80070c0:	601a      	str	r2, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	e7e1      	b.n	8007090 <HAL_RCC_OscConfig+0xc0>
 80070cc:	4b5b      	ldr	r3, [pc, #364]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80070d4:	601a      	str	r2, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	e7d7      	b.n	8007090 <HAL_RCC_OscConfig+0xc0>
				tickstart = HAL_GetTick();
 80070e0:	f7fe f8a4 	bl	800522c <HAL_GetTick>
 80070e4:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 80070e6:	4b55      	ldr	r3, [pc, #340]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80070ee:	d0a3      	beq.n	8007038 <HAL_RCC_OscConfig+0x68>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 80070f0:	f7fe f89c 	bl	800522c <HAL_GetTick>
 80070f4:	1b40      	subs	r0, r0, r5
 80070f6:	2864      	cmp	r0, #100	; 0x64
 80070f8:	d9f5      	bls.n	80070e6 <HAL_RCC_OscConfig+0x116>
						return HAL_TIMEOUT;
 80070fa:	2003      	movs	r0, #3
 80070fc:	e178      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 80070fe:	4b4f      	ldr	r3, [pc, #316]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007106:	d1a6      	bne.n	8007056 <HAL_RCC_OscConfig+0x86>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007108:	4b4c      	ldr	r3, [pc, #304]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f013 0f02 	tst.w	r3, #2
 8007110:	d003      	beq.n	800711a <HAL_RCC_OscConfig+0x14a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8007112:	68e3      	ldr	r3, [r4, #12]
 8007114:	2b01      	cmp	r3, #1
 8007116:	f040 8168 	bne.w	80073ea <HAL_RCC_OscConfig+0x41a>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 800711a:	4a48      	ldr	r2, [pc, #288]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800711c:	6813      	ldr	r3, [r2, #0]
 800711e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007122:	6921      	ldr	r1, [r4, #16]
 8007124:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007128:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	f013 0f08 	tst.w	r3, #8
 8007130:	d046      	beq.n	80071c0 <HAL_RCC_OscConfig+0x1f0>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8007132:	6963      	ldr	r3, [r4, #20]
 8007134:	b383      	cbz	r3, 8007198 <HAL_RCC_OscConfig+0x1c8>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8007136:	4a41      	ldr	r2, [pc, #260]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007138:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8007140:	f7fe f874 	bl	800522c <HAL_GetTick>
 8007144:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8007146:	4b3d      	ldr	r3, [pc, #244]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007148:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800714a:	f013 0f02 	tst.w	r3, #2
 800714e:	d137      	bne.n	80071c0 <HAL_RCC_OscConfig+0x1f0>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8007150:	f7fe f86c 	bl	800522c <HAL_GetTick>
 8007154:	1b40      	subs	r0, r0, r5
 8007156:	2802      	cmp	r0, #2
 8007158:	d9f5      	bls.n	8007146 <HAL_RCC_OscConfig+0x176>
					return HAL_TIMEOUT;
 800715a:	2003      	movs	r0, #3
 800715c:	e148      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 800715e:	4a37      	ldr	r2, [pc, #220]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007160:	6813      	ldr	r3, [r2, #0]
 8007162:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007166:	6921      	ldr	r1, [r4, #16]
 8007168:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800716c:	6013      	str	r3, [r2, #0]
 800716e:	e7dc      	b.n	800712a <HAL_RCC_OscConfig+0x15a>
				__HAL_RCC_HSI_DISABLE();
 8007170:	4a32      	ldr	r2, [pc, #200]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	f023 0301 	bic.w	r3, r3, #1
 8007178:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 800717a:	f7fe f857 	bl	800522c <HAL_GetTick>
 800717e:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8007180:	4b2e      	ldr	r3, [pc, #184]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f013 0f02 	tst.w	r3, #2
 8007188:	d0cf      	beq.n	800712a <HAL_RCC_OscConfig+0x15a>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 800718a:	f7fe f84f 	bl	800522c <HAL_GetTick>
 800718e:	1b40      	subs	r0, r0, r5
 8007190:	2802      	cmp	r0, #2
 8007192:	d9f5      	bls.n	8007180 <HAL_RCC_OscConfig+0x1b0>
						return HAL_TIMEOUT;
 8007194:	2003      	movs	r0, #3
 8007196:	e12b      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8007198:	4a28      	ldr	r2, [pc, #160]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 800719a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80071a2:	f7fe f843 	bl	800522c <HAL_GetTick>
 80071a6:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 80071a8:	4b24      	ldr	r3, [pc, #144]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80071aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ac:	f013 0f02 	tst.w	r3, #2
 80071b0:	d006      	beq.n	80071c0 <HAL_RCC_OscConfig+0x1f0>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 80071b2:	f7fe f83b 	bl	800522c <HAL_GetTick>
 80071b6:	1b40      	subs	r0, r0, r5
 80071b8:	2802      	cmp	r0, #2
 80071ba:	d9f5      	bls.n	80071a8 <HAL_RCC_OscConfig+0x1d8>
					return HAL_TIMEOUT;
 80071bc:	2003      	movs	r0, #3
 80071be:	e117      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	f013 0f04 	tst.w	r3, #4
 80071c6:	d07d      	beq.n	80072c4 <HAL_RCC_OscConfig+0x2f4>
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 80071c8:	4b1c      	ldr	r3, [pc, #112]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80071ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071cc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80071d0:	d11e      	bne.n	8007210 <HAL_RCC_OscConfig+0x240>
			/* Enable Power Clock*/
			__HAL_RCC_PWR_CLK_ENABLE();
 80071d2:	4b1a      	ldr	r3, [pc, #104]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80071d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80071da:	641a      	str	r2, [r3, #64]	; 0x40
 80071dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	9b01      	ldr	r3, [sp, #4]
			pwrclkchanged = SET;
 80071e6:	2501      	movs	r5, #1
		}

		if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80071e8:	4b15      	ldr	r3, [pc, #84]	; (8007240 <HAL_RCC_OscConfig+0x270>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f413 7f80 	tst.w	r3, #256	; 0x100
 80071f0:	d010      	beq.n	8007214 <HAL_RCC_OscConfig+0x244>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071f2:	68a3      	ldr	r3, [r4, #8]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d025      	beq.n	8007244 <HAL_RCC_OscConfig+0x274>
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d13b      	bne.n	8007274 <HAL_RCC_OscConfig+0x2a4>
 80071fc:	4b0f      	ldr	r3, [pc, #60]	; (800723c <HAL_RCC_OscConfig+0x26c>)
 80071fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007200:	f022 0201 	bic.w	r2, r2, #1
 8007204:	671a      	str	r2, [r3, #112]	; 0x70
 8007206:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007208:	f022 0204 	bic.w	r2, r2, #4
 800720c:	671a      	str	r2, [r3, #112]	; 0x70
 800720e:	e01e      	b.n	800724e <HAL_RCC_OscConfig+0x27e>
	FlagStatus pwrclkchanged = RESET;
 8007210:	2500      	movs	r5, #0
 8007212:	e7e9      	b.n	80071e8 <HAL_RCC_OscConfig+0x218>
			PWR->CR1 |= PWR_CR1_DBP;
 8007214:	4a0a      	ldr	r2, [pc, #40]	; (8007240 <HAL_RCC_OscConfig+0x270>)
 8007216:	6813      	ldr	r3, [r2, #0]
 8007218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800721c:	6013      	str	r3, [r2, #0]
			tickstart = HAL_GetTick();
 800721e:	f7fe f805 	bl	800522c <HAL_GetTick>
 8007222:	4606      	mov	r6, r0
			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 8007224:	4b06      	ldr	r3, [pc, #24]	; (8007240 <HAL_RCC_OscConfig+0x270>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f413 7f80 	tst.w	r3, #256	; 0x100
 800722c:	d1e1      	bne.n	80071f2 <HAL_RCC_OscConfig+0x222>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800722e:	f7fd fffd 	bl	800522c <HAL_GetTick>
 8007232:	1b80      	subs	r0, r0, r6
 8007234:	2864      	cmp	r0, #100	; 0x64
 8007236:	d9f5      	bls.n	8007224 <HAL_RCC_OscConfig+0x254>
					return HAL_TIMEOUT;
 8007238:	2003      	movs	r0, #3
 800723a:	e0d9      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 800723c:	40023800 	.word	0x40023800
 8007240:	40007000 	.word	0x40007000
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007244:	4a72      	ldr	r2, [pc, #456]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 8007246:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007248:	f043 0301 	orr.w	r3, r3, #1
 800724c:	6713      	str	r3, [r2, #112]	; 0x70
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 800724e:	68a3      	ldr	r3, [r4, #8]
 8007250:	b333      	cbz	r3, 80072a0 <HAL_RCC_OscConfig+0x2d0>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8007252:	f7fd ffeb 	bl	800522c <HAL_GetTick>
 8007256:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8007258:	4b6d      	ldr	r3, [pc, #436]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800725a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725c:	f013 0f02 	tst.w	r3, #2
 8007260:	d12f      	bne.n	80072c2 <HAL_RCC_OscConfig+0x2f2>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8007262:	f7fd ffe3 	bl	800522c <HAL_GetTick>
 8007266:	1b80      	subs	r0, r0, r6
 8007268:	f241 3388 	movw	r3, #5000	; 0x1388
 800726c:	4298      	cmp	r0, r3
 800726e:	d9f3      	bls.n	8007258 <HAL_RCC_OscConfig+0x288>
					return HAL_TIMEOUT;
 8007270:	2003      	movs	r0, #3
 8007272:	e0bd      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007274:	2b05      	cmp	r3, #5
 8007276:	d009      	beq.n	800728c <HAL_RCC_OscConfig+0x2bc>
 8007278:	4b65      	ldr	r3, [pc, #404]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800727a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800727c:	f022 0201 	bic.w	r2, r2, #1
 8007280:	671a      	str	r2, [r3, #112]	; 0x70
 8007282:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007284:	f022 0204 	bic.w	r2, r2, #4
 8007288:	671a      	str	r2, [r3, #112]	; 0x70
 800728a:	e7e0      	b.n	800724e <HAL_RCC_OscConfig+0x27e>
 800728c:	4b60      	ldr	r3, [pc, #384]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800728e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007290:	f042 0204 	orr.w	r2, r2, #4
 8007294:	671a      	str	r2, [r3, #112]	; 0x70
 8007296:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007298:	f042 0201 	orr.w	r2, r2, #1
 800729c:	671a      	str	r2, [r3, #112]	; 0x70
 800729e:	e7d6      	b.n	800724e <HAL_RCC_OscConfig+0x27e>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80072a0:	f7fd ffc4 	bl	800522c <HAL_GetTick>
 80072a4:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80072a6:	4b5a      	ldr	r3, [pc, #360]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 80072a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072aa:	f013 0f02 	tst.w	r3, #2
 80072ae:	d008      	beq.n	80072c2 <HAL_RCC_OscConfig+0x2f2>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80072b0:	f7fd ffbc 	bl	800522c <HAL_GetTick>
 80072b4:	1b80      	subs	r0, r0, r6
 80072b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80072ba:	4298      	cmp	r0, r3
 80072bc:	d9f3      	bls.n	80072a6 <HAL_RCC_OscConfig+0x2d6>
					return HAL_TIMEOUT;
 80072be:	2003      	movs	r0, #3
 80072c0:	e096      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				}
			}
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 80072c2:	b9fd      	cbnz	r5, 8007304 <HAL_RCC_OscConfig+0x334>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 80072c4:	69a3      	ldr	r3, [r4, #24]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f000 8091 	beq.w	80073ee <HAL_RCC_OscConfig+0x41e>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
 80072cc:	4a50      	ldr	r2, [pc, #320]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 80072ce:	6892      	ldr	r2, [r2, #8]
 80072d0:	f002 020c 	and.w	r2, r2, #12
 80072d4:	2a08      	cmp	r2, #8
 80072d6:	d059      	beq.n	800738c <HAL_RCC_OscConfig+0x3bc>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d019      	beq.n	8007310 <HAL_RCC_OscConfig+0x340>
						return HAL_TIMEOUT;
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 80072dc:	4a4c      	ldr	r2, [pc, #304]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 80072de:	6813      	ldr	r3, [r2, #0]
 80072e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072e4:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80072e6:	f7fd ffa1 	bl	800522c <HAL_GetTick>
 80072ea:	4604      	mov	r4, r0

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80072ec:	4b48      	ldr	r3, [pc, #288]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80072f4:	d048      	beq.n	8007388 <HAL_RCC_OscConfig+0x3b8>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 80072f6:	f7fd ff99 	bl	800522c <HAL_GetTick>
 80072fa:	1b00      	subs	r0, r0, r4
 80072fc:	2802      	cmp	r0, #2
 80072fe:	d9f5      	bls.n	80072ec <HAL_RCC_OscConfig+0x31c>
						return HAL_TIMEOUT;
 8007300:	2003      	movs	r0, #3
 8007302:	e075      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_PWR_CLK_DISABLE();
 8007304:	4a42      	ldr	r2, [pc, #264]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 8007306:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800730c:	6413      	str	r3, [r2, #64]	; 0x40
 800730e:	e7d9      	b.n	80072c4 <HAL_RCC_OscConfig+0x2f4>
				__HAL_RCC_PLL_DISABLE();
 8007310:	4a3f      	ldr	r2, [pc, #252]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 8007312:	6813      	ldr	r3, [r2, #0]
 8007314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007318:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 800731a:	f7fd ff87 	bl	800522c <HAL_GetTick>
 800731e:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8007320:	4b3b      	ldr	r3, [pc, #236]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007328:	d006      	beq.n	8007338 <HAL_RCC_OscConfig+0x368>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800732a:	f7fd ff7f 	bl	800522c <HAL_GetTick>
 800732e:	1b40      	subs	r0, r0, r5
 8007330:	2802      	cmp	r0, #2
 8007332:	d9f5      	bls.n	8007320 <HAL_RCC_OscConfig+0x350>
						return HAL_TIMEOUT;
 8007334:	2003      	movs	r0, #3
 8007336:	e05b      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007338:	69e3      	ldr	r3, [r4, #28]
 800733a:	6a22      	ldr	r2, [r4, #32]
 800733c:	4313      	orrs	r3, r2
 800733e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007340:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8007344:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8007346:	0852      	lsrs	r2, r2, #1
 8007348:	3a01      	subs	r2, #1
 800734a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800734e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007350:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007354:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007356:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800735a:	4a2d      	ldr	r2, [pc, #180]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800735c:	6053      	str	r3, [r2, #4]
				__HAL_RCC_PLL_ENABLE();
 800735e:	6813      	ldr	r3, [r2, #0]
 8007360:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007364:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 8007366:	f7fd ff61 	bl	800522c <HAL_GetTick>
 800736a:	4604      	mov	r4, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800736c:	4b28      	ldr	r3, [pc, #160]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007374:	d106      	bne.n	8007384 <HAL_RCC_OscConfig+0x3b4>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8007376:	f7fd ff59 	bl	800522c <HAL_GetTick>
 800737a:	1b00      	subs	r0, r0, r4
 800737c:	2802      	cmp	r0, #2
 800737e:	d9f5      	bls.n	800736c <HAL_RCC_OscConfig+0x39c>
						return HAL_TIMEOUT;
 8007380:	2003      	movs	r0, #3
 8007382:	e035      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
					{
				return HAL_ERROR;
			}
		}
	}
	return HAL_OK;
 8007384:	2000      	movs	r0, #0
 8007386:	e033      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 8007388:	2000      	movs	r0, #0
 800738a:	e031      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
			pll_config = RCC->PLLCFGR;
 800738c:	4a20      	ldr	r2, [pc, #128]	; (8007410 <HAL_RCC_OscConfig+0x440>)
 800738e:	6852      	ldr	r2, [r2, #4]
			if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007390:	2b01      	cmp	r3, #1
 8007392:	d02f      	beq.n	80073f4 <HAL_RCC_OscConfig+0x424>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 8007394:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
							!= RCC_OscInitStruct->PLL.PLLSource)
 8007398:	69e1      	ldr	r1, [r4, #28]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 800739a:	428b      	cmp	r3, r1
 800739c:	d12c      	bne.n	80073f8 <HAL_RCC_OscConfig+0x428>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 800739e:	f002 033f 	and.w	r3, r2, #63	; 0x3f
							!= RCC_OscInitStruct->PLL.PLLM)
 80073a2:	6a21      	ldr	r1, [r4, #32]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 80073a4:	428b      	cmp	r3, r1
 80073a6:	d129      	bne.n	80073fc <HAL_RCC_OscConfig+0x42c>
							!= (RCC_OscInitStruct->PLL.PLLN
 80073a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 80073aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80073ae:	4013      	ands	r3, r2
 80073b0:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80073b4:	d124      	bne.n	8007400 <HAL_RCC_OscConfig+0x430>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 80073b6:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
							!= ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U)
 80073ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80073bc:	085b      	lsrs	r3, r3, #1
 80073be:	3b01      	subs	r3, #1
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 80073c0:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80073c4:	d11e      	bne.n	8007404 <HAL_RCC_OscConfig+0x434>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 80073c6:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
							!= (RCC_OscInitStruct->PLL.PLLQ
 80073ca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 80073cc:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 80073d0:	d11a      	bne.n	8007408 <HAL_RCC_OscConfig+0x438>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 80073d2:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
							!= (RCC_OscInitStruct->PLL.PLLR
 80073d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 80073d8:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 80073dc:	d116      	bne.n	800740c <HAL_RCC_OscConfig+0x43c>
	return HAL_OK;
 80073de:	2000      	movs	r0, #0
 80073e0:	e006      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
		return HAL_ERROR;
 80073e2:	2001      	movs	r0, #1
}
 80073e4:	4770      	bx	lr
				return HAL_ERROR;
 80073e6:	2001      	movs	r0, #1
 80073e8:	e002      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
				return HAL_ERROR;
 80073ea:	2001      	movs	r0, #1
 80073ec:	e000      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
	return HAL_OK;
 80073ee:	2000      	movs	r0, #0
}
 80073f0:	b002      	add	sp, #8
 80073f2:	bd70      	pop	{r4, r5, r6, pc}
				return HAL_ERROR;
 80073f4:	2001      	movs	r0, #1
 80073f6:	e7fb      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 80073f8:	2001      	movs	r0, #1
 80073fa:	e7f9      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 80073fc:	2001      	movs	r0, #1
 80073fe:	e7f7      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 8007400:	2001      	movs	r0, #1
 8007402:	e7f5      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 8007404:	2001      	movs	r0, #1
 8007406:	e7f3      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 8007408:	2001      	movs	r0, #1
 800740a:	e7f1      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 800740c:	2001      	movs	r0, #1
 800740e:	e7ef      	b.n	80073f0 <HAL_RCC_OscConfig+0x420>
 8007410:	40023800 	.word	0x40023800

08007414 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 8007414:	b508      	push	{r3, lr}
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
	uint32_t sysclockfreq = 0;

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 8007416:	4b26      	ldr	r3, [pc, #152]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f003 030c 	and.w	r3, r3, #12
 800741e:	2b04      	cmp	r3, #4
 8007420:	d041      	beq.n	80074a6 <HAL_RCC_GetSysClockFreq+0x92>
 8007422:	2b08      	cmp	r3, #8
 8007424:	d141      	bne.n	80074aa <HAL_RCC_GetSysClockFreq+0x96>
	}
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007426:	4b22      	ldr	r3, [pc, #136]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI) {
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007434:	d012      	beq.n	800745c <HAL_RCC_GetSysClockFreq+0x48>
			/* HSE used as PLL clock source */
			pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 8007436:	4b1e      	ldr	r3, [pc, #120]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007438:	6859      	ldr	r1, [r3, #4]
 800743a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800743e:	481d      	ldr	r0, [pc, #116]	; (80074b4 <HAL_RCC_GetSysClockFreq+0xa0>)
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8007440:	2300      	movs	r3, #0
 8007442:	fba1 0100 	umull	r0, r1, r1, r0
 8007446:	f7f8 ff53 	bl	80002f0 <__aeabi_uldivmod>
			pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
		}
		pllp =
				((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos)
 800744a:	4b19      	ldr	r3, [pc, #100]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f3c3 4301 	ubfx	r3, r3, #16, #2
						+ 1) * 2);
 8007452:	3301      	adds	r3, #1
		pllp =
 8007454:	005b      	lsls	r3, r3, #1

		sysclockfreq = pllvco / pllp;
 8007456:	fbb0 f0f3 	udiv	r0, r0, r3
		break;
 800745a:	e027      	b.n	80074ac <HAL_RCC_GetSysClockFreq+0x98>
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800745c:	4b14      	ldr	r3, [pc, #80]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800745e:	6858      	ldr	r0, [r3, #4]
 8007460:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8007464:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8007468:	ebbc 0c00 	subs.w	ip, ip, r0
 800746c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8007470:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8007474:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8007478:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800747c:	ebb1 010c 	subs.w	r1, r1, ip
 8007480:	eb63 030e 	sbc.w	r3, r3, lr
 8007484:	00db      	lsls	r3, r3, #3
 8007486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800748a:	00c9      	lsls	r1, r1, #3
 800748c:	eb11 0c00 	adds.w	ip, r1, r0
 8007490:	f143 0300 	adc.w	r3, r3, #0
 8007494:	0299      	lsls	r1, r3, #10
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8007496:	2300      	movs	r3, #0
 8007498:	ea4f 208c 	mov.w	r0, ip, lsl #10
 800749c:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80074a0:	f7f8 ff26 	bl	80002f0 <__aeabi_uldivmod>
 80074a4:	e7d1      	b.n	800744a <HAL_RCC_GetSysClockFreq+0x36>
		sysclockfreq = HSE_VALUE;
 80074a6:	4803      	ldr	r0, [pc, #12]	; (80074b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80074a8:	e000      	b.n	80074ac <HAL_RCC_GetSysClockFreq+0x98>
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 80074aa:	4803      	ldr	r0, [pc, #12]	; (80074b8 <HAL_RCC_GetSysClockFreq+0xa4>)
		sysclockfreq = HSI_VALUE;
		break;
	}
	}
	return sysclockfreq;
}
 80074ac:	bd08      	pop	{r3, pc}
 80074ae:	bf00      	nop
 80074b0:	40023800 	.word	0x40023800
 80074b4:	017d7840 	.word	0x017d7840
 80074b8:	00f42400 	.word	0x00f42400

080074bc <HAL_RCC_ClockConfig>:
	if (RCC_ClkInitStruct == NULL) {
 80074bc:	2800      	cmp	r0, #0
 80074be:	f000 80a0 	beq.w	8007602 <HAL_RCC_ClockConfig+0x146>
		uint32_t FLatency) {
 80074c2:	b570      	push	{r4, r5, r6, lr}
 80074c4:	460d      	mov	r5, r1
 80074c6:	4604      	mov	r4, r0
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 80074c8:	4b52      	ldr	r3, [pc, #328]	; (8007614 <HAL_RCC_ClockConfig+0x158>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 030f 	and.w	r3, r3, #15
 80074d0:	428b      	cmp	r3, r1
 80074d2:	d20b      	bcs.n	80074ec <HAL_RCC_ClockConfig+0x30>
		__HAL_FLASH_SET_LATENCY(FLatency);
 80074d4:	4a4f      	ldr	r2, [pc, #316]	; (8007614 <HAL_RCC_ClockConfig+0x158>)
 80074d6:	6813      	ldr	r3, [r2, #0]
 80074d8:	f023 030f 	bic.w	r3, r3, #15
 80074dc:	430b      	orrs	r3, r1
 80074de:	6013      	str	r3, [r2, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 80074e0:	6813      	ldr	r3, [r2, #0]
 80074e2:	f003 030f 	and.w	r3, r3, #15
 80074e6:	428b      	cmp	r3, r1
 80074e8:	f040 808d 	bne.w	8007606 <HAL_RCC_ClockConfig+0x14a>
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 80074ec:	6823      	ldr	r3, [r4, #0]
 80074ee:	f013 0f02 	tst.w	r3, #2
 80074f2:	d017      	beq.n	8007524 <HAL_RCC_ClockConfig+0x68>
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80074f4:	f013 0f04 	tst.w	r3, #4
 80074f8:	d004      	beq.n	8007504 <HAL_RCC_ClockConfig+0x48>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074fa:	4a47      	ldr	r2, [pc, #284]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 80074fc:	6893      	ldr	r3, [r2, #8]
 80074fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007502:	6093      	str	r3, [r2, #8]
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8007504:	6823      	ldr	r3, [r4, #0]
 8007506:	f013 0f08 	tst.w	r3, #8
 800750a:	d004      	beq.n	8007516 <HAL_RCC_ClockConfig+0x5a>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800750c:	4a42      	ldr	r2, [pc, #264]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 800750e:	6893      	ldr	r3, [r2, #8]
 8007510:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007514:	6093      	str	r3, [r2, #8]
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007516:	4a40      	ldr	r2, [pc, #256]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007518:	6893      	ldr	r3, [r2, #8]
 800751a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800751e:	68a1      	ldr	r1, [r4, #8]
 8007520:	430b      	orrs	r3, r1
 8007522:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	f013 0f01 	tst.w	r3, #1
 800752a:	d031      	beq.n	8007590 <HAL_RCC_ClockConfig+0xd4>
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800752c:	6863      	ldr	r3, [r4, #4]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d020      	beq.n	8007574 <HAL_RCC_ClockConfig+0xb8>
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 8007532:	2b02      	cmp	r3, #2
 8007534:	d025      	beq.n	8007582 <HAL_RCC_ClockConfig+0xc6>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8007536:	4a38      	ldr	r2, [pc, #224]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007538:	6812      	ldr	r2, [r2, #0]
 800753a:	f012 0f02 	tst.w	r2, #2
 800753e:	d064      	beq.n	800760a <HAL_RCC_ClockConfig+0x14e>
		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007540:	4935      	ldr	r1, [pc, #212]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007542:	688a      	ldr	r2, [r1, #8]
 8007544:	f022 0203 	bic.w	r2, r2, #3
 8007548:	4313      	orrs	r3, r2
 800754a:	608b      	str	r3, [r1, #8]
		tickstart = HAL_GetTick();
 800754c:	f7fd fe6e 	bl	800522c <HAL_GetTick>
 8007550:	4606      	mov	r6, r0
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8007552:	4b31      	ldr	r3, [pc, #196]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 030c 	and.w	r3, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 800755a:	6862      	ldr	r2, [r4, #4]
 800755c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007560:	d016      	beq.n	8007590 <HAL_RCC_ClockConfig+0xd4>
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8007562:	f7fd fe63 	bl	800522c <HAL_GetTick>
 8007566:	1b80      	subs	r0, r0, r6
 8007568:	f241 3388 	movw	r3, #5000	; 0x1388
 800756c:	4298      	cmp	r0, r3
 800756e:	d9f0      	bls.n	8007552 <HAL_RCC_ClockConfig+0x96>
				return HAL_TIMEOUT;
 8007570:	2003      	movs	r0, #3
 8007572:	e045      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8007574:	4a28      	ldr	r2, [pc, #160]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007576:	6812      	ldr	r2, [r2, #0]
 8007578:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800757c:	d1e0      	bne.n	8007540 <HAL_RCC_ClockConfig+0x84>
				return HAL_ERROR;
 800757e:	2001      	movs	r0, #1
 8007580:	e03e      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8007582:	4a25      	ldr	r2, [pc, #148]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 8007584:	6812      	ldr	r2, [r2, #0]
 8007586:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800758a:	d1d9      	bne.n	8007540 <HAL_RCC_ClockConfig+0x84>
				return HAL_ERROR;
 800758c:	2001      	movs	r0, #1
 800758e:	e037      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8007590:	4b20      	ldr	r3, [pc, #128]	; (8007614 <HAL_RCC_ClockConfig+0x158>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 030f 	and.w	r3, r3, #15
 8007598:	42ab      	cmp	r3, r5
 800759a:	d90a      	bls.n	80075b2 <HAL_RCC_ClockConfig+0xf6>
		__HAL_FLASH_SET_LATENCY(FLatency);
 800759c:	4a1d      	ldr	r2, [pc, #116]	; (8007614 <HAL_RCC_ClockConfig+0x158>)
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	f023 030f 	bic.w	r3, r3, #15
 80075a4:	432b      	orrs	r3, r5
 80075a6:	6013      	str	r3, [r2, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 80075a8:	6813      	ldr	r3, [r2, #0]
 80075aa:	f003 030f 	and.w	r3, r3, #15
 80075ae:	42ab      	cmp	r3, r5
 80075b0:	d12d      	bne.n	800760e <HAL_RCC_ClockConfig+0x152>
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80075b2:	6823      	ldr	r3, [r4, #0]
 80075b4:	f013 0f04 	tst.w	r3, #4
 80075b8:	d006      	beq.n	80075c8 <HAL_RCC_ClockConfig+0x10c>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 80075ba:	4a17      	ldr	r2, [pc, #92]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 80075bc:	6893      	ldr	r3, [r2, #8]
 80075be:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80075c2:	68e1      	ldr	r1, [r4, #12]
 80075c4:	430b      	orrs	r3, r1
 80075c6:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	f013 0f08 	tst.w	r3, #8
 80075ce:	d007      	beq.n	80075e0 <HAL_RCC_ClockConfig+0x124>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 80075d0:	4a11      	ldr	r2, [pc, #68]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 80075d2:	6893      	ldr	r3, [r2, #8]
 80075d4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80075d8:	6921      	ldr	r1, [r4, #16]
 80075da:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80075de:	6093      	str	r3, [r2, #8]
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 80075e0:	f7ff ff18 	bl	8007414 <HAL_RCC_GetSysClockFreq>
			>> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80075e4:	4b0c      	ldr	r3, [pc, #48]	; (8007618 <HAL_RCC_ClockConfig+0x15c>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80075ec:	4a0b      	ldr	r2, [pc, #44]	; (800761c <HAL_RCC_ClockConfig+0x160>)
 80075ee:	5cd3      	ldrb	r3, [r2, r3]
 80075f0:	40d8      	lsrs	r0, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 80075f2:	4b0b      	ldr	r3, [pc, #44]	; (8007620 <HAL_RCC_ClockConfig+0x164>)
 80075f4:	6018      	str	r0, [r3, #0]
	HAL_InitTick(uwTickPrio);
 80075f6:	4b0b      	ldr	r3, [pc, #44]	; (8007624 <HAL_RCC_ClockConfig+0x168>)
 80075f8:	6818      	ldr	r0, [r3, #0]
 80075fa:	f7fd fce7 	bl	8004fcc <HAL_InitTick>
	return HAL_OK;
 80075fe:	2000      	movs	r0, #0
}
 8007600:	bd70      	pop	{r4, r5, r6, pc}
		return HAL_ERROR;
 8007602:	2001      	movs	r0, #1
}
 8007604:	4770      	bx	lr
			return HAL_ERROR;
 8007606:	2001      	movs	r0, #1
 8007608:	e7fa      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
				return HAL_ERROR;
 800760a:	2001      	movs	r0, #1
 800760c:	e7f8      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
			return HAL_ERROR;
 800760e:	2001      	movs	r0, #1
 8007610:	e7f6      	b.n	8007600 <HAL_RCC_ClockConfig+0x144>
 8007612:	bf00      	nop
 8007614:	40023c00 	.word	0x40023c00
 8007618:	40023800 	.word	0x40023800
 800761c:	0800ebbc 	.word	0x0800ebbc
 8007620:	200000a8 	.word	0x200000a8
 8007624:	200000b0 	.word	0x200000b0

08007628 <HAL_RCC_GetHCLKFreq>:
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
	return SystemCoreClock;
}
 8007628:	4b01      	ldr	r3, [pc, #4]	; (8007630 <HAL_RCC_GetHCLKFreq+0x8>)
 800762a:	6818      	ldr	r0, [r3, #0]
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	200000a8 	.word	0x200000a8

08007634 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 8007634:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8007636:	f7ff fff7 	bl	8007628 <HAL_RCC_GetHCLKFreq>
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800763a:	4b04      	ldr	r3, [pc, #16]	; (800764c <HAL_RCC_GetPCLK1Freq+0x18>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8007642:	4a03      	ldr	r2, [pc, #12]	; (8007650 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007644:	5cd3      	ldrb	r3, [r2, r3]
}
 8007646:	40d8      	lsrs	r0, r3
 8007648:	bd08      	pop	{r3, pc}
 800764a:	bf00      	nop
 800764c:	40023800 	.word	0x40023800
 8007650:	0800ebcc 	.word	0x0800ebcc

08007654 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 8007654:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8007656:	f7ff ffe7 	bl	8007628 <HAL_RCC_GetHCLKFreq>
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800765a:	4b04      	ldr	r3, [pc, #16]	; (800766c <HAL_RCC_GetPCLK2Freq+0x18>)
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8007662:	4a03      	ldr	r2, [pc, #12]	; (8007670 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007664:	5cd3      	ldrb	r3, [r2, r3]
}
 8007666:	40d8      	lsrs	r0, r3
 8007668:	bd08      	pop	{r3, pc}
 800766a:	bf00      	nop
 800766c:	40023800 	.word	0x40023800
 8007670:	0800ebcc 	.word	0x0800ebcc

08007674 <HAL_RCC_GetClockConfig>:
 * @retval None
 */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t *pFLatency) {
	/* Set all possible values for the Clock type parameter --------------------*/
	RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 8007674:	230f      	movs	r3, #15
 8007676:	6003      	str	r3, [r0, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

	/* Get the SYSCLK configuration --------------------------------------------*/
	RCC_ClkInitStruct->SYSCLKSource = (uint32_t) (RCC->CFGR & RCC_CFGR_SW);
 8007678:	4b0b      	ldr	r3, [pc, #44]	; (80076a8 <HAL_RCC_GetClockConfig+0x34>)
 800767a:	689a      	ldr	r2, [r3, #8]
 800767c:	f002 0203 	and.w	r2, r2, #3
 8007680:	6042      	str	r2, [r0, #4]

	/* Get the HCLK configuration ----------------------------------------------*/
	RCC_ClkInitStruct->AHBCLKDivider = (uint32_t) (RCC->CFGR & RCC_CFGR_HPRE);
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007688:	6082      	str	r2, [r0, #8]

	/* Get the APB1 configuration ----------------------------------------------*/
	RCC_ClkInitStruct->APB1CLKDivider = (uint32_t) (RCC->CFGR & RCC_CFGR_PPRE1);
 800768a:	689a      	ldr	r2, [r3, #8]
 800768c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8007690:	60c2      	str	r2, [r0, #12]

	/* Get the APB2 configuration ----------------------------------------------*/
	RCC_ClkInitStruct->APB2CLKDivider = (uint32_t) ((RCC->CFGR & RCC_CFGR_PPRE2)
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	08db      	lsrs	r3, r3, #3
 8007696:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800769a:	6103      	str	r3, [r0, #16]
			>> 3);

	/* Get the Flash Wait State (Latency) configuration ------------------------*/
	*pFLatency = (uint32_t) (FLASH->ACR & FLASH_ACR_LATENCY);
 800769c:	4b03      	ldr	r3, [pc, #12]	; (80076ac <HAL_RCC_GetClockConfig+0x38>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 030f 	and.w	r3, r3, #15
 80076a4:	600b      	str	r3, [r1, #0]
}
 80076a6:	4770      	bx	lr
 80076a8:	40023800 	.word	0x40023800
 80076ac:	40023c00 	.word	0x40023c00

080076b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076b2:	b083      	sub	sp, #12
 80076b4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80076b6:	6806      	ldr	r6, [r0, #0]
 80076b8:	f016 0601 	ands.w	r6, r6, #1
 80076bc:	d00d      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076be:	4bb5      	ldr	r3, [pc, #724]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80076c0:	689a      	ldr	r2, [r3, #8]
 80076c2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80076c6:	609a      	str	r2, [r3, #8]
 80076c8:	689a      	ldr	r2, [r3, #8]
 80076ca:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80076cc:	430a      	orrs	r2, r1
 80076ce:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80076d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 8167 	beq.w	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  uint32_t plli2sused = 0;
 80076d8:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80076da:	6825      	ldr	r5, [r4, #0]
 80076dc:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 80076e0:	d011      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80076e2:	4aac      	ldr	r2, [pc, #688]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80076e4:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80076e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80076ec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80076ee:	430b      	orrs	r3, r1
 80076f0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80076f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80076f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076fa:	f000 8156 	beq.w	80079aa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f000 8155 	beq.w	80079ae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  uint32_t pllsaiused = 0;
 8007704:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800770c:	d00f      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800770e:	4aa1      	ldr	r2, [pc, #644]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007710:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8007714:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007718:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800771a:	430b      	orrs	r3, r1
 800771c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007720:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007722:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007726:	f000 8144 	beq.w	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x302>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800772a:	b903      	cbnz	r3, 800772e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 800772c:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800772e:	6823      	ldr	r3, [r4, #0]
 8007730:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007734:	d000      	beq.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 8007736:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007738:	f013 0f20 	tst.w	r3, #32
 800773c:	f040 813b 	bne.w	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	f013 0f10 	tst.w	r3, #16
 8007746:	d00c      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007748:	4b92      	ldr	r3, [pc, #584]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800774a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800774e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007752:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8007756:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800775a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800775c:	430a      	orrs	r2, r1
 800775e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007762:	6823      	ldr	r3, [r4, #0]
 8007764:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8007768:	d008      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800776a:	4a8a      	ldr	r2, [pc, #552]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800776c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007770:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007774:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007776:	430b      	orrs	r3, r1
 8007778:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8007782:	d008      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007784:	4a83      	ldr	r2, [pc, #524]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007786:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800778a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800778e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8007790:	430b      	orrs	r3, r1
 8007792:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800779c:	d008      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800779e:	4a7d      	ldr	r2, [pc, #500]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80077a0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80077a4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80077a8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80077aa:	430b      	orrs	r3, r1
 80077ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80077b0:	6823      	ldr	r3, [r4, #0]
 80077b2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80077b6:	d008      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80077b8:	4a76      	ldr	r2, [pc, #472]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80077ba:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80077be:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80077c2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80077c4:	430b      	orrs	r3, r1
 80077c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80077ca:	6823      	ldr	r3, [r4, #0]
 80077cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80077d0:	d008      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80077d2:	4a70      	ldr	r2, [pc, #448]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80077d4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80077d8:	f023 0303 	bic.w	r3, r3, #3
 80077dc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80077de:	430b      	orrs	r3, r1
 80077e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80077e4:	6823      	ldr	r3, [r4, #0]
 80077e6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80077ea:	d008      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077ec:	4a69      	ldr	r2, [pc, #420]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80077ee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80077f2:	f023 030c 	bic.w	r3, r3, #12
 80077f6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80077f8:	430b      	orrs	r3, r1
 80077fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007804:	d008      	beq.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007806:	4a63      	ldr	r2, [pc, #396]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007808:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800780c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007810:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007812:	430b      	orrs	r3, r1
 8007814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007818:	6823      	ldr	r3, [r4, #0]
 800781a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800781e:	d008      	beq.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007820:	4a5c      	ldr	r2, [pc, #368]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007822:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007826:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800782a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800782c:	430b      	orrs	r3, r1
 800782e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007832:	6823      	ldr	r3, [r4, #0]
 8007834:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007838:	d008      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800783a:	4a56      	ldr	r2, [pc, #344]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800783c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007840:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007844:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007846:	430b      	orrs	r3, r1
 8007848:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8007852:	d008      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007854:	4a4f      	ldr	r2, [pc, #316]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007856:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800785a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800785e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007860:	430b      	orrs	r3, r1
 8007862:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800786c:	d008      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800786e:	4a49      	ldr	r2, [pc, #292]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007870:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007874:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007878:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800787a:	430b      	orrs	r3, r1
 800787c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8007886:	d008      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007888:	4a42      	ldr	r2, [pc, #264]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800788a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800788e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007892:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8007894:	430b      	orrs	r3, r1
 8007896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80078a0:	d008      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80078a2:	4a3c      	ldr	r2, [pc, #240]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80078a4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80078a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80078ac:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 80078ae:	430b      	orrs	r3, r1
 80078b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80078b4:	6823      	ldr	r3, [r4, #0]
 80078b6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80078ba:	d00d      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80078bc:	4a35      	ldr	r2, [pc, #212]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80078be:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80078c2:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80078c6:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80078c8:	430b      	orrs	r3, r1
 80078ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80078ce:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80078d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078d4:	f000 80d5 	beq.w	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	f013 0f08 	tst.w	r3, #8
 80078de:	d000      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 80078e0:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80078e2:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80078e6:	d008      	beq.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078e8:	4a2a      	ldr	r2, [pc, #168]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80078ea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80078ee:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80078f2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80078f4:	430b      	orrs	r3, r1
 80078f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007900:	d009      	beq.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007902:	4a24      	ldr	r2, [pc, #144]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007904:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800790c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8007910:	430b      	orrs	r3, r1
 8007912:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 800791c:	d009      	beq.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800791e:	4a1d      	ldr	r2, [pc, #116]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007920:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007924:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007928:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800792c:	430b      	orrs	r3, r1
 800792e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007938:	d009      	beq.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800793a:	4a16      	ldr	r2, [pc, #88]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800793c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8007940:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007944:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8007948:	430b      	orrs	r3, r1
 800794a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8007954:	d009      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007956:	4a0f      	ldr	r2, [pc, #60]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007958:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800795c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007960:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8007964:	430b      	orrs	r3, r1
 8007966:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800796a:	b926      	cbnz	r6, 8007976 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007972:	f000 8106 	beq.w	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007976:	4a07      	ldr	r2, [pc, #28]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007978:	6813      	ldr	r3, [r2, #0]
 800797a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800797e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007980:	f7fd fc54 	bl	800522c <HAL_GetTick>
 8007984:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007986:	4b03      	ldr	r3, [pc, #12]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800798e:	d07a      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
 8007990:	e002      	b.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8007992:	bf00      	nop
 8007994:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007998:	f7fd fc48 	bl	800522c <HAL_GetTick>
 800799c:	1b80      	subs	r0, r0, r6
 800799e:	2864      	cmp	r0, #100	; 0x64
 80079a0:	d9f1      	bls.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079a2:	2003      	movs	r0, #3
 80079a4:	e0f0      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
      plli2sused = 1;
 80079a6:	2601      	movs	r6, #1
 80079a8:	e697      	b.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 80079aa:	2601      	movs	r6, #1
 80079ac:	e6a7      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 80079ae:	2501      	movs	r5, #1
 80079b0:	e6a9      	b.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 80079b2:	2601      	movs	r6, #1
 80079b4:	e6b9      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_PWR_CLK_ENABLE();
 80079b6:	4b7f      	ldr	r3, [pc, #508]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80079b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80079be:	641a      	str	r2, [r3, #64]	; 0x40
 80079c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80079ca:	4a7b      	ldr	r2, [pc, #492]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x508>)
 80079cc:	6813      	ldr	r3, [r2, #0]
 80079ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079d2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80079d4:	f7fd fc2a 	bl	800522c <HAL_GetTick>
 80079d8:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80079da:	4b77      	ldr	r3, [pc, #476]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x508>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80079e2:	d106      	bne.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x342>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079e4:	f7fd fc22 	bl	800522c <HAL_GetTick>
 80079e8:	1bc0      	subs	r0, r0, r7
 80079ea:	2864      	cmp	r0, #100	; 0x64
 80079ec:	d9f5      	bls.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x32a>
        return HAL_TIMEOUT;
 80079ee:	2003      	movs	r0, #3
 80079f0:	e0ca      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80079f2:	4b70      	ldr	r3, [pc, #448]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80079f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80079f6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80079fa:	d015      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80079fc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80079fe:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d010      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x378>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a06:	4b6b      	ldr	r3, [pc, #428]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a0a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a0e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007a10:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8007a14:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a16:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007a18:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007a1c:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8007a1e:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a22:	f013 0f01 	tst.w	r3, #1
 8007a26:	d112      	bne.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a28:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007a2a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007a2e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007a32:	d01d      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8007a34:	4a5f      	ldr	r2, [pc, #380]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a36:	6893      	ldr	r3, [r2, #8]
 8007a38:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a3c:	6093      	str	r3, [r2, #8]
 8007a3e:	495d      	ldr	r1, [pc, #372]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a40:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8007a42:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007a44:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	670b      	str	r3, [r1, #112]	; 0x70
 8007a4c:	e678      	b.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8007a4e:	f7fd fbed 	bl	800522c <HAL_GetTick>
 8007a52:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a54:	4b57      	ldr	r3, [pc, #348]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a58:	f013 0f02 	tst.w	r3, #2
 8007a5c:	d1e4      	bne.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x378>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a5e:	f7fd fbe5 	bl	800522c <HAL_GetTick>
 8007a62:	1bc0      	subs	r0, r0, r7
 8007a64:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a68:	4298      	cmp	r0, r3
 8007a6a:	d9f3      	bls.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
            return HAL_TIMEOUT;
 8007a6c:	2003      	movs	r0, #3
 8007a6e:	e08b      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a70:	4850      	ldr	r0, [pc, #320]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a72:	6882      	ldr	r2, [r0, #8]
 8007a74:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8007a78:	4950      	ldr	r1, [pc, #320]	; (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a7a:	4019      	ands	r1, r3
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	6082      	str	r2, [r0, #8]
 8007a80:	e7dd      	b.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x38e>
      pllsaiused = 1;
 8007a82:	2501      	movs	r5, #1
 8007a84:	e728      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x228>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	f013 0f01 	tst.w	r3, #1
 8007a8c:	d013      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8007a8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a90:	b98b      	cbnz	r3, 8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007a92:	4a48      	ldr	r2, [pc, #288]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007a94:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007a98:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a9c:	6860      	ldr	r0, [r4, #4]
 8007a9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007aa2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8007aa6:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8007aaa:	430b      	orrs	r3, r1
 8007aac:	68a1      	ldr	r1, [r4, #8]
 8007aae:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8007ab2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ab6:	6823      	ldr	r3, [r4, #0]
 8007ab8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8007abc:	d003      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007abe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007ac0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007ac4:	d006      	beq.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8007ac6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007aca:	d01e      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x45a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007acc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ace:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ad2:	d11a      	bne.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x45a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007ad4:	4a37      	ldr	r2, [pc, #220]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007ad6:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ada:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007ade:	6860      	ldr	r0, [r4, #4]
 8007ae0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ae4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8007ae8:	68e0      	ldr	r0, [r4, #12]
 8007aea:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007aee:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8007af2:	430b      	orrs	r3, r1
 8007af4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007af8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8007afc:	f023 031f 	bic.w	r3, r3, #31
 8007b00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007b02:	3901      	subs	r1, #1
 8007b04:	430b      	orrs	r3, r1
 8007b06:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b0a:	6823      	ldr	r3, [r4, #0]
 8007b0c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007b10:	d011      	beq.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x486>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007b12:	4a28      	ldr	r2, [pc, #160]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b14:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007b18:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007b1c:	6866      	ldr	r6, [r4, #4]
 8007b1e:	6923      	ldr	r3, [r4, #16]
 8007b20:	041b      	lsls	r3, r3, #16
 8007b22:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8007b26:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8007b2a:	4303      	orrs	r3, r0
 8007b2c:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8007b30:	430b      	orrs	r3, r1
 8007b32:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007b36:	6823      	ldr	r3, [r4, #0]
 8007b38:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007b3c:	d00d      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b3e:	6862      	ldr	r2, [r4, #4]
 8007b40:	6923      	ldr	r3, [r4, #16]
 8007b42:	041b      	lsls	r3, r3, #16
 8007b44:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8007b48:	68e2      	ldr	r2, [r4, #12]
 8007b4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007b4e:	68a2      	ldr	r2, [r4, #8]
 8007b50:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8007b54:	4a17      	ldr	r2, [pc, #92]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b56:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b5a:	4a16      	ldr	r2, [pc, #88]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b5c:	6813      	ldr	r3, [r2, #0]
 8007b5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007b62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b64:	f7fd fb62 	bl	800522c <HAL_GetTick>
 8007b68:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b6a:	4b12      	ldr	r3, [pc, #72]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007b72:	d106      	bne.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b74:	f7fd fb5a 	bl	800522c <HAL_GetTick>
 8007b78:	1b80      	subs	r0, r0, r6
 8007b7a:	2864      	cmp	r0, #100	; 0x64
 8007b7c:	d9f5      	bls.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b7e:	2003      	movs	r0, #3
 8007b80:	e002      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007b82:	2d01      	cmp	r5, #1
 8007b84:	d002      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8007b86:	2000      	movs	r0, #0
}
 8007b88:	b003      	add	sp, #12
 8007b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8007b8c:	4a09      	ldr	r2, [pc, #36]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b8e:	6813      	ldr	r3, [r2, #0]
 8007b90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b94:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007b96:	f7fd fb49 	bl	800522c <HAL_GetTick>
 8007b9a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b9c:	4b05      	ldr	r3, [pc, #20]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007ba4:	d00c      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x510>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ba6:	f7fd fb41 	bl	800522c <HAL_GetTick>
 8007baa:	1b40      	subs	r0, r0, r5
 8007bac:	2864      	cmp	r0, #100	; 0x64
 8007bae:	d9f5      	bls.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
        return HAL_TIMEOUT;
 8007bb0:	2003      	movs	r0, #3
 8007bb2:	e7e9      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8007bb4:	40023800 	.word	0x40023800
 8007bb8:	40007000 	.word	0x40007000
 8007bbc:	0ffffcff 	.word	0x0ffffcff
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8007bc6:	d001      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8007bc8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007bca:	b122      	cbz	r2, 8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007bcc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007bd0:	d01d      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x55e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007bd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bd4:	b9db      	cbnz	r3, 8007c0e <HAL_RCCEx_PeriphCLKConfig+0x55e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007bd6:	4a35      	ldr	r2, [pc, #212]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007bd8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007bdc:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007be0:	6960      	ldr	r0, [r4, #20]
 8007be2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007be6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8007bea:	69a0      	ldr	r0, [r4, #24]
 8007bec:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007bf0:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8007bf4:	430b      	orrs	r3, r1
 8007bf6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007bfa:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8007bfe:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8007c02:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007c04:	3901      	subs	r1, #1
 8007c06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c0a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8007c14:	d003      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8007c16:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8007c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c1c:	d031      	beq.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	f013 0f08 	tst.w	r3, #8
 8007c24:	d019      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c26:	4a21      	ldr	r2, [pc, #132]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007c28:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007c2c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007c30:	6960      	ldr	r0, [r4, #20]
 8007c32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007c36:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8007c3a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8007c3e:	430b      	orrs	r3, r1
 8007c40:	69e1      	ldr	r1, [r4, #28]
 8007c42:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8007c46:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007c4a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8007c4e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007c52:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007c54:	430b      	orrs	r3, r1
 8007c56:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8007c5a:	4a14      	ldr	r2, [pc, #80]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007c5c:	6813      	ldr	r3, [r2, #0]
 8007c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c62:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007c64:	f7fd fae2 	bl	800522c <HAL_GetTick>
 8007c68:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007c6a:	4b10      	ldr	r3, [pc, #64]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007c72:	d119      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007c74:	f7fd fada 	bl	800522c <HAL_GetTick>
 8007c78:	1b00      	subs	r0, r0, r4
 8007c7a:	2864      	cmp	r0, #100	; 0x64
 8007c7c:	d9f5      	bls.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
        return HAL_TIMEOUT;
 8007c7e:	2003      	movs	r0, #3
 8007c80:	e782      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c82:	4a0a      	ldr	r2, [pc, #40]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007c84:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007c88:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007c8c:	6965      	ldr	r5, [r4, #20]
 8007c8e:	6a23      	ldr	r3, [r4, #32]
 8007c90:	041b      	lsls	r3, r3, #16
 8007c92:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8007c96:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8007c9a:	4303      	orrs	r3, r0
 8007c9c:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8007ca0:	430b      	orrs	r3, r1
 8007ca2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8007ca6:	e7ba      	b.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x56e>
  return HAL_OK;
 8007ca8:	2000      	movs	r0, #0
 8007caa:	e76d      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8007cac:	40023800 	.word	0x40023800

08007cb0 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8007cb0:	4770      	bx	lr

08007cb2 <HAL_SDRAM_Init>:
  if (hsdram == NULL)
 8007cb2:	b1e0      	cbz	r0, 8007cee <HAL_SDRAM_Init+0x3c>
{
 8007cb4:	b538      	push	{r3, r4, r5, lr}
 8007cb6:	460d      	mov	r5, r1
 8007cb8:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8007cba:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007cbe:	b18b      	cbz	r3, 8007ce4 <HAL_SDRAM_Init+0x32>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	f851 0b04 	ldr.w	r0, [r1], #4
 8007ccc:	f001 f9c2 	bl	8009054 <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8007cd0:	6862      	ldr	r2, [r4, #4]
 8007cd2:	4629      	mov	r1, r5
 8007cd4:	6820      	ldr	r0, [r4, #0]
 8007cd6:	f001 f9f7 	bl	80090c8 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8007ce0:	2000      	movs	r0, #0
}
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8007ce4:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8007ce8:	f7ff ffe2 	bl	8007cb0 <HAL_SDRAM_MspInit>
 8007cec:	e7e8      	b.n	8007cc0 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8007cee:	2001      	movs	r0, #1
}
 8007cf0:	4770      	bx	lr

08007cf2 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8007cf2:	b538      	push	{r3, r4, r5, lr}
 8007cf4:	4604      	mov	r4, r0
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007cf6:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007cfa:	b2d8      	uxtb	r0, r3

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007cfc:	2802      	cmp	r0, #2
 8007cfe:	d005      	beq.n	8007d0c <HAL_SDRAM_SendCommand+0x1a>
 8007d00:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8007d02:	2805      	cmp	r0, #5
 8007d04:	bf18      	it	ne
 8007d06:	2801      	cmpne	r0, #1
 8007d08:	d001      	beq.n	8007d0e <HAL_SDRAM_SendCommand+0x1c>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 8007d0a:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8007d0c:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d0e:	2302      	movs	r3, #2
 8007d10:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007d14:	6820      	ldr	r0, [r4, #0]
 8007d16:	f001 fa2b 	bl	8009170 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007d1a:	682b      	ldr	r3, [r5, #0]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d004      	beq.n	8007d2a <HAL_SDRAM_SendCommand+0x38>
      hsdram->State = HAL_SDRAM_STATE_READY;
 8007d20:	2301      	movs	r3, #1
 8007d22:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8007d26:	2000      	movs	r0, #0
 8007d28:	e7f0      	b.n	8007d0c <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007d2a:	2305      	movs	r3, #5
 8007d2c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8007d30:	2000      	movs	r0, #0
 8007d32:	e7eb      	b.n	8007d0c <HAL_SDRAM_SendCommand+0x1a>

08007d34 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007d34:	b510      	push	{r4, lr}
 8007d36:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007d38:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007d3c:	b2d8      	uxtb	r0, r3
 8007d3e:	2802      	cmp	r0, #2
 8007d40:	d005      	beq.n	8007d4e <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8007d42:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d001      	beq.n	8007d50 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 8007d4c:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8007d4e:	bd10      	pop	{r4, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d50:	2302      	movs	r3, #2
 8007d52:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8007d56:	6820      	ldr	r0, [r4, #0]
 8007d58:	f001 fa22 	bl	80091a0 <FMC_SDRAM_ProgramRefreshRate>
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8007d62:	2000      	movs	r0, #0
 8007d64:	e7f3      	b.n	8007d4e <HAL_SDRAM_ProgramRefreshRate+0x1a>

08007d66 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007d66:	4770      	bx	lr

08007d68 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d68:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d13a      	bne.n	8007de8 <HAL_TIM_Base_Start_IT+0x80>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d72:	2302      	movs	r3, #2
 8007d74:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d78:	6802      	ldr	r2, [r0, #0]
 8007d7a:	68d3      	ldr	r3, [r2, #12]
 8007d7c:	f043 0301 	orr.w	r3, r3, #1
 8007d80:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d82:	6803      	ldr	r3, [r0, #0]
 8007d84:	4a1a      	ldr	r2, [pc, #104]	; (8007df0 <HAL_TIM_Base_Start_IT+0x88>)
 8007d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d8a:	bf18      	it	ne
 8007d8c:	4293      	cmpne	r3, r2
 8007d8e:	d01d      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007d90:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d019      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007d98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d015      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007da0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d011      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007da8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00d      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007db0:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d009      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
 8007db8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d005      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	f042 0201 	orr.w	r2, r2, #1
 8007dc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007dc8:	2000      	movs	r0, #0
 8007dca:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dcc:	6899      	ldr	r1, [r3, #8]
 8007dce:	4a09      	ldr	r2, [pc, #36]	; (8007df4 <HAL_TIM_Base_Start_IT+0x8c>)
 8007dd0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dd2:	2a06      	cmp	r2, #6
 8007dd4:	bf18      	it	ne
 8007dd6:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 8007dda:	d007      	beq.n	8007dec <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	f042 0201 	orr.w	r2, r2, #1
 8007de2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007de4:	2000      	movs	r0, #0
 8007de6:	4770      	bx	lr
    return HAL_ERROR;
 8007de8:	2001      	movs	r0, #1
 8007dea:	4770      	bx	lr
  return HAL_OK;
 8007dec:	2000      	movs	r0, #0
}
 8007dee:	4770      	bx	lr
 8007df0:	40010000 	.word	0x40010000
 8007df4:	00010007 	.word	0x00010007

08007df8 <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007df8:	4770      	bx	lr

08007dfa <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007dfa:	4770      	bx	lr

08007dfc <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007dfc:	4770      	bx	lr

08007dfe <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007dfe:	4770      	bx	lr

08007e00 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e00:	4770      	bx	lr

08007e02 <HAL_TIM_IRQHandler>:
{
 8007e02:	b510      	push	{r4, lr}
 8007e04:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e06:	6803      	ldr	r3, [r0, #0]
 8007e08:	691a      	ldr	r2, [r3, #16]
 8007e0a:	f012 0f02 	tst.w	r2, #2
 8007e0e:	d011      	beq.n	8007e34 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e10:	68da      	ldr	r2, [r3, #12]
 8007e12:	f012 0f02 	tst.w	r2, #2
 8007e16:	d00d      	beq.n	8007e34 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e18:	f06f 0202 	mvn.w	r2, #2
 8007e1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e22:	6803      	ldr	r3, [r0, #0]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	f013 0f03 	tst.w	r3, #3
 8007e2a:	d079      	beq.n	8007f20 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8007e2c:	f7ff ffe6 	bl	8007dfc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e30:	2300      	movs	r3, #0
 8007e32:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e34:	6823      	ldr	r3, [r4, #0]
 8007e36:	691a      	ldr	r2, [r3, #16]
 8007e38:	f012 0f04 	tst.w	r2, #4
 8007e3c:	d012      	beq.n	8007e64 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e3e:	68da      	ldr	r2, [r3, #12]
 8007e40:	f012 0f04 	tst.w	r2, #4
 8007e44:	d00e      	beq.n	8007e64 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e46:	f06f 0204 	mvn.w	r2, #4
 8007e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e50:	6823      	ldr	r3, [r4, #0]
 8007e52:	699b      	ldr	r3, [r3, #24]
 8007e54:	f413 7f40 	tst.w	r3, #768	; 0x300
 8007e58:	d068      	beq.n	8007f2c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f7ff ffce 	bl	8007dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e60:	2300      	movs	r3, #0
 8007e62:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e64:	6823      	ldr	r3, [r4, #0]
 8007e66:	691a      	ldr	r2, [r3, #16]
 8007e68:	f012 0f08 	tst.w	r2, #8
 8007e6c:	d012      	beq.n	8007e94 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e6e:	68da      	ldr	r2, [r3, #12]
 8007e70:	f012 0f08 	tst.w	r2, #8
 8007e74:	d00e      	beq.n	8007e94 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e76:	f06f 0208 	mvn.w	r2, #8
 8007e7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e7c:	2304      	movs	r3, #4
 8007e7e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	69db      	ldr	r3, [r3, #28]
 8007e84:	f013 0f03 	tst.w	r3, #3
 8007e88:	d057      	beq.n	8007f3a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f7ff ffb6 	bl	8007dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e90:	2300      	movs	r3, #0
 8007e92:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	691a      	ldr	r2, [r3, #16]
 8007e98:	f012 0f10 	tst.w	r2, #16
 8007e9c:	d012      	beq.n	8007ec4 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e9e:	68da      	ldr	r2, [r3, #12]
 8007ea0:	f012 0f10 	tst.w	r2, #16
 8007ea4:	d00e      	beq.n	8007ec4 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ea6:	f06f 0210 	mvn.w	r2, #16
 8007eaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007eac:	2308      	movs	r3, #8
 8007eae:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007eb0:	6823      	ldr	r3, [r4, #0]
 8007eb2:	69db      	ldr	r3, [r3, #28]
 8007eb4:	f413 7f40 	tst.w	r3, #768	; 0x300
 8007eb8:	d046      	beq.n	8007f48 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f7ff ff9e 	bl	8007dfc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ec4:	6823      	ldr	r3, [r4, #0]
 8007ec6:	691a      	ldr	r2, [r3, #16]
 8007ec8:	f012 0f01 	tst.w	r2, #1
 8007ecc:	d003      	beq.n	8007ed6 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	f012 0f01 	tst.w	r2, #1
 8007ed4:	d13f      	bne.n	8007f56 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	691a      	ldr	r2, [r3, #16]
 8007eda:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007ede:	d003      	beq.n	8007ee8 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ee0:	68da      	ldr	r2, [r3, #12]
 8007ee2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007ee6:	d13d      	bne.n	8007f64 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007ee8:	6823      	ldr	r3, [r4, #0]
 8007eea:	691a      	ldr	r2, [r3, #16]
 8007eec:	f412 7f80 	tst.w	r2, #256	; 0x100
 8007ef0:	d003      	beq.n	8007efa <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007ef8:	d13b      	bne.n	8007f72 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007efa:	6823      	ldr	r3, [r4, #0]
 8007efc:	691a      	ldr	r2, [r3, #16]
 8007efe:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007f02:	d003      	beq.n	8007f0c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f04:	68da      	ldr	r2, [r3, #12]
 8007f06:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007f0a:	d139      	bne.n	8007f80 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	691a      	ldr	r2, [r3, #16]
 8007f10:	f012 0f20 	tst.w	r2, #32
 8007f14:	d003      	beq.n	8007f1e <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f16:	68da      	ldr	r2, [r3, #12]
 8007f18:	f012 0f20 	tst.w	r2, #32
 8007f1c:	d137      	bne.n	8007f8e <HAL_TIM_IRQHandler+0x18c>
}
 8007f1e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f20:	f7ff ff6b 	bl	8007dfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f24:	4620      	mov	r0, r4
 8007f26:	f7ff ff6a 	bl	8007dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8007f2a:	e781      	b.n	8007e30 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f7ff ff64 	bl	8007dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f32:	4620      	mov	r0, r4
 8007f34:	f7ff ff63 	bl	8007dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8007f38:	e792      	b.n	8007e60 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f7ff ff5d 	bl	8007dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f40:	4620      	mov	r0, r4
 8007f42:	f7ff ff5c 	bl	8007dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8007f46:	e7a3      	b.n	8007e90 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f7ff ff56 	bl	8007dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f7ff ff55 	bl	8007dfe <HAL_TIM_PWM_PulseFinishedCallback>
 8007f54:	e7b4      	b.n	8007ec0 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f56:	f06f 0201 	mvn.w	r2, #1
 8007f5a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f7ff ff4b 	bl	8007df8 <HAL_TIM_PeriodElapsedCallback>
 8007f62:	e7b8      	b.n	8007ed6 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f68:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f000 f8cf 	bl	800810e <HAL_TIMEx_BreakCallback>
 8007f70:	e7ba      	b.n	8007ee8 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007f72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007f76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f000 f8c9 	bl	8008110 <HAL_TIMEx_Break2Callback>
 8007f7e:	e7bc      	b.n	8007efa <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f84:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007f86:	4620      	mov	r0, r4
 8007f88:	f7ff ff3a 	bl	8007e00 <HAL_TIM_TriggerCallback>
 8007f8c:	e7be      	b.n	8007f0c <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f8e:	f06f 0220 	mvn.w	r2, #32
 8007f92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8007f94:	4620      	mov	r0, r4
 8007f96:	f000 f8b9 	bl	800810c <HAL_TIMEx_CommutCallback>
}
 8007f9a:	e7c0      	b.n	8007f1e <HAL_TIM_IRQHandler+0x11c>

08007f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f9c:	b530      	push	{r4, r5, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f9e:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fa0:	4a3b      	ldr	r2, [pc, #236]	; (8008090 <TIM_Base_SetConfig+0xf4>)
 8007fa2:	4290      	cmp	r0, r2
 8007fa4:	bf14      	ite	ne
 8007fa6:	f04f 0e00 	movne.w	lr, #0
 8007faa:	f04f 0e01 	moveq.w	lr, #1
 8007fae:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007fb2:	bf14      	ite	ne
 8007fb4:	4672      	movne	r2, lr
 8007fb6:	f04e 0201 	orreq.w	r2, lr, #1
 8007fba:	b9aa      	cbnz	r2, 8007fe8 <TIM_Base_SetConfig+0x4c>
 8007fbc:	4c35      	ldr	r4, [pc, #212]	; (8008094 <TIM_Base_SetConfig+0xf8>)
 8007fbe:	42a0      	cmp	r0, r4
 8007fc0:	bf14      	ite	ne
 8007fc2:	2400      	movne	r4, #0
 8007fc4:	2401      	moveq	r4, #1
 8007fc6:	4d34      	ldr	r5, [pc, #208]	; (8008098 <TIM_Base_SetConfig+0xfc>)
 8007fc8:	42a8      	cmp	r0, r5
 8007fca:	d00d      	beq.n	8007fe8 <TIM_Base_SetConfig+0x4c>
 8007fcc:	b964      	cbnz	r4, 8007fe8 <TIM_Base_SetConfig+0x4c>
 8007fce:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007fd2:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 8007fd6:	42a0      	cmp	r0, r4
 8007fd8:	bf14      	ite	ne
 8007fda:	2400      	movne	r4, #0
 8007fdc:	2401      	moveq	r4, #1
 8007fde:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007fe2:	42a8      	cmp	r0, r5
 8007fe4:	d000      	beq.n	8007fe8 <TIM_Base_SetConfig+0x4c>
 8007fe6:	b11c      	cbz	r4, 8007ff0 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007fec:	684c      	ldr	r4, [r1, #4]
 8007fee:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ff0:	2a00      	cmp	r2, #0
 8007ff2:	d133      	bne.n	800805c <TIM_Base_SetConfig+0xc0>
 8007ff4:	4a27      	ldr	r2, [pc, #156]	; (8008094 <TIM_Base_SetConfig+0xf8>)
 8007ff6:	4290      	cmp	r0, r2
 8007ff8:	bf14      	ite	ne
 8007ffa:	2200      	movne	r2, #0
 8007ffc:	2201      	moveq	r2, #1
 8007ffe:	4c26      	ldr	r4, [pc, #152]	; (8008098 <TIM_Base_SetConfig+0xfc>)
 8008000:	42a0      	cmp	r0, r4
 8008002:	d02b      	beq.n	800805c <TIM_Base_SetConfig+0xc0>
 8008004:	bb52      	cbnz	r2, 800805c <TIM_Base_SetConfig+0xc0>
 8008006:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800800a:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800800e:	4290      	cmp	r0, r2
 8008010:	bf14      	ite	ne
 8008012:	2200      	movne	r2, #0
 8008014:	2201      	moveq	r2, #1
 8008016:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800801a:	42a0      	cmp	r0, r4
 800801c:	d01e      	beq.n	800805c <TIM_Base_SetConfig+0xc0>
 800801e:	b9ea      	cbnz	r2, 800805c <TIM_Base_SetConfig+0xc0>
 8008020:	4a1e      	ldr	r2, [pc, #120]	; (800809c <TIM_Base_SetConfig+0x100>)
 8008022:	4290      	cmp	r0, r2
 8008024:	bf14      	ite	ne
 8008026:	2200      	movne	r2, #0
 8008028:	2201      	moveq	r2, #1
 800802a:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 800802e:	42a0      	cmp	r0, r4
 8008030:	d014      	beq.n	800805c <TIM_Base_SetConfig+0xc0>
 8008032:	b99a      	cbnz	r2, 800805c <TIM_Base_SetConfig+0xc0>
 8008034:	4a1a      	ldr	r2, [pc, #104]	; (80080a0 <TIM_Base_SetConfig+0x104>)
 8008036:	4290      	cmp	r0, r2
 8008038:	bf14      	ite	ne
 800803a:	2200      	movne	r2, #0
 800803c:	2201      	moveq	r2, #1
 800803e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008042:	42a0      	cmp	r0, r4
 8008044:	d00a      	beq.n	800805c <TIM_Base_SetConfig+0xc0>
 8008046:	b94a      	cbnz	r2, 800805c <TIM_Base_SetConfig+0xc0>
 8008048:	4a16      	ldr	r2, [pc, #88]	; (80080a4 <TIM_Base_SetConfig+0x108>)
 800804a:	4290      	cmp	r0, r2
 800804c:	bf14      	ite	ne
 800804e:	2200      	movne	r2, #0
 8008050:	2201      	moveq	r2, #1
 8008052:	f5a4 3496 	sub.w	r4, r4, #76800	; 0x12c00
 8008056:	42a0      	cmp	r0, r4
 8008058:	d000      	beq.n	800805c <TIM_Base_SetConfig+0xc0>
 800805a:	b122      	cbz	r2, 8008066 <TIM_Base_SetConfig+0xca>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800805c:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008060:	68cb      	ldr	r3, [r1, #12]
 8008062:	ea43 030c 	orr.w	r3, r3, ip
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800806a:	694a      	ldr	r2, [r1, #20]
 800806c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800806e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008070:	688a      	ldr	r2, [r1, #8]
 8008072:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008074:	680a      	ldr	r2, [r1, #0]
 8008076:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008078:	4a0b      	ldr	r2, [pc, #44]	; (80080a8 <TIM_Base_SetConfig+0x10c>)
 800807a:	4290      	cmp	r0, r2
 800807c:	bf14      	ite	ne
 800807e:	4673      	movne	r3, lr
 8008080:	f04e 0301 	orreq.w	r3, lr, #1
 8008084:	b10b      	cbz	r3, 800808a <TIM_Base_SetConfig+0xee>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008086:	690b      	ldr	r3, [r1, #16]
 8008088:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800808a:	2301      	movs	r3, #1
 800808c:	6143      	str	r3, [r0, #20]
}
 800808e:	bd30      	pop	{r4, r5, pc}
 8008090:	40010000 	.word	0x40010000
 8008094:	40000800 	.word	0x40000800
 8008098:	40000400 	.word	0x40000400
 800809c:	40014400 	.word	0x40014400
 80080a0:	40001800 	.word	0x40001800
 80080a4:	40002000 	.word	0x40002000
 80080a8:	40010400 	.word	0x40010400

080080ac <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80080ac:	b360      	cbz	r0, 8008108 <HAL_TIM_Base_Init+0x5c>
{
 80080ae:	b510      	push	{r4, lr}
 80080b0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80080b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80080b6:	b313      	cbz	r3, 80080fe <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80080b8:	2302      	movs	r3, #2
 80080ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080be:	4621      	mov	r1, r4
 80080c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80080c4:	f7ff ff6a 	bl	8007f9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080c8:	2301      	movs	r3, #1
 80080ca:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080ce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80080d2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80080d6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80080da:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80080de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080e6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80080ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080ee:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80080f2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80080f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80080fa:	2000      	movs	r0, #0
}
 80080fc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80080fe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008102:	f7ff fe30 	bl	8007d66 <HAL_TIM_Base_MspInit>
 8008106:	e7d7      	b.n	80080b8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008108:	2001      	movs	r0, #1
}
 800810a:	4770      	bx	lr

0800810c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800810c:	4770      	bx	lr

0800810e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800810e:	4770      	bx	lr

08008110 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008110:	4770      	bx	lr

08008112 <UART_EndTxTransfer>:
 * @param  huart UART handle.
 * @retval None
 */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart) {
	/* Disable TXEIE and TCIE interrupts */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008112:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	e852 3f00 	ldrex	r3, [r2]
 8008118:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811c:	e842 3100 	strex	r1, r3, [r2]
 8008120:	2900      	cmp	r1, #0
 8008122:	d1f6      	bne.n	8008112 <UART_EndTxTransfer>

	/* At end of Tx process, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 8008124:	2320      	movs	r3, #32
 8008126:	67c3      	str	r3, [r0, #124]	; 0x7c
}
 8008128:	4770      	bx	lr

0800812a <UART_EndRxTransfer>:
 * @param  huart UART handle.
 * @retval None
 */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart) {
	/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800812a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812c:	e852 3f00 	ldrex	r3, [r2]
 8008130:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	e842 3100 	strex	r1, r3, [r2]
 8008138:	2900      	cmp	r1, #0
 800813a:	d1f6      	bne.n	800812a <UART_EndRxTransfer>
	ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800813c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813e:	f102 0308 	add.w	r3, r2, #8
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	3208      	adds	r2, #8
 800814c:	e842 3100 	strex	r1, r3, [r2]
 8008150:	2900      	cmp	r1, #0
 8008152:	d1f3      	bne.n	800813c <UART_EndRxTransfer+0x12>

	/* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8008154:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8008156:	2b01      	cmp	r3, #1
 8008158:	d006      	beq.n	8008168 <UART_EndRxTransfer+0x3e>
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
	}

	/* At end of Rx process, restore huart->RxState to Ready */
	huart->RxState = HAL_UART_STATE_READY;
 800815a:	2320      	movs	r3, #32
 800815c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008160:	2300      	movs	r3, #0
 8008162:	6603      	str	r3, [r0, #96]	; 0x60

	/* Reset RxIsr function pointer */
	huart->RxISR = NULL;
 8008164:	6683      	str	r3, [r0, #104]	; 0x68
}
 8008166:	4770      	bx	lr
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008168:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816a:	e852 3f00 	ldrex	r3, [r2]
 800816e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008172:	e842 3100 	strex	r1, r3, [r2]
 8008176:	2900      	cmp	r1, #0
 8008178:	d1f6      	bne.n	8008168 <UART_EndRxTransfer+0x3e>
 800817a:	e7ee      	b.n	800815a <UART_EndRxTransfer+0x30>

0800817c <UART_TxISR_8BIT>:
 * @param huart UART handle.
 * @retval None
 */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart) {
	/* Check that a Tx process is ongoing */
	if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 800817c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800817e:	2b21      	cmp	r3, #33	; 0x21
 8008180:	d000      	beq.n	8008184 <UART_TxISR_8BIT+0x8>
					& (uint8_t) 0xFF);
			huart->pTxBuffPtr++;
			huart->TxXferCount--;
		}
	}
}
 8008182:	4770      	bx	lr
		if (huart->TxXferCount == 0U) {
 8008184:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8008188:	b29b      	uxth	r3, r3
 800818a:	b993      	cbnz	r3, 80081b2 <UART_TxISR_8BIT+0x36>
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800818c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818e:	e852 3f00 	ldrex	r3, [r2]
 8008192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	e842 3100 	strex	r1, r3, [r2]
 800819a:	2900      	cmp	r1, #0
 800819c:	d1f6      	bne.n	800818c <UART_TxISR_8BIT+0x10>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800819e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a0:	e852 3f00 	ldrex	r3, [r2]
 80081a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a8:	e842 3100 	strex	r1, r3, [r2]
 80081ac:	2900      	cmp	r1, #0
 80081ae:	d1f6      	bne.n	800819e <UART_TxISR_8BIT+0x22>
 80081b0:	4770      	bx	lr
			huart->Instance->TDR = (uint8_t) (*huart->pTxBuffPtr
 80081b2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80081b4:	781a      	ldrb	r2, [r3, #0]
 80081b6:	6803      	ldr	r3, [r0, #0]
 80081b8:	629a      	str	r2, [r3, #40]	; 0x28
			huart->pTxBuffPtr++;
 80081ba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80081bc:	3301      	adds	r3, #1
 80081be:	64c3      	str	r3, [r0, #76]	; 0x4c
			huart->TxXferCount--;
 80081c0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	3b01      	subs	r3, #1
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 80081ce:	e7d8      	b.n	8008182 <UART_TxISR_8BIT+0x6>

080081d0 <UART_TxISR_16BIT>:
 */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart) {
	const uint16_t *tmp;

	/* Check that a Tx process is ongoing */
	if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 80081d0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80081d2:	2b21      	cmp	r3, #33	; 0x21
 80081d4:	d000      	beq.n	80081d8 <UART_TxISR_16BIT+0x8>
			huart->Instance->TDR = (((uint32_t) (*tmp)) & 0x01FFUL);
			huart->pTxBuffPtr += 2U;
			huart->TxXferCount--;
		}
	}
}
 80081d6:	4770      	bx	lr
		if (huart->TxXferCount == 0U) {
 80081d8:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80081dc:	b29b      	uxth	r3, r3
 80081de:	b993      	cbnz	r3, 8008206 <UART_TxISR_16BIT+0x36>
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80081e0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	e852 3f00 	ldrex	r3, [r2]
 80081e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	e842 3100 	strex	r1, r3, [r2]
 80081ee:	2900      	cmp	r1, #0
 80081f0:	d1f6      	bne.n	80081e0 <UART_TxISR_16BIT+0x10>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f4:	e852 3f00 	ldrex	r3, [r2]
 80081f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	e842 3100 	strex	r1, r3, [r2]
 8008200:	2900      	cmp	r1, #0
 8008202:	d1f6      	bne.n	80081f2 <UART_TxISR_16BIT+0x22>
 8008204:	4770      	bx	lr
			tmp = (const uint16_t*) huart->pTxBuffPtr;
 8008206:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
			huart->Instance->TDR = (((uint32_t) (*tmp)) & 0x01FFUL);
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	6802      	ldr	r2, [r0, #0]
 800820c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008210:	6293      	str	r3, [r2, #40]	; 0x28
			huart->pTxBuffPtr += 2U;
 8008212:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008214:	3302      	adds	r3, #2
 8008216:	64c3      	str	r3, [r0, #76]	; 0x4c
			huart->TxXferCount--;
 8008218:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800821c:	b29b      	uxth	r3, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	b29b      	uxth	r3, r3
 8008222:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8008226:	e7d6      	b.n	80081d6 <UART_TxISR_16BIT+0x6>

08008228 <HAL_UART_Transmit_IT>:
	if (huart->gState == HAL_UART_STATE_READY) {
 8008228:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800822a:	2b20      	cmp	r3, #32
 800822c:	d125      	bne.n	800827a <HAL_UART_Transmit_IT+0x52>
		if ((pData == NULL) || (Size == 0U)) {
 800822e:	2a00      	cmp	r2, #0
 8008230:	bf18      	it	ne
 8008232:	2900      	cmpne	r1, #0
 8008234:	d023      	beq.n	800827e <HAL_UART_Transmit_IT+0x56>
		huart->pTxBuffPtr = pData;
 8008236:	64c1      	str	r1, [r0, #76]	; 0x4c
		huart->TxXferSize = Size;
 8008238:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
		huart->TxXferCount = Size;
 800823c:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
		huart->TxISR = NULL;
 8008240:	2300      	movs	r3, #0
 8008242:	66c3      	str	r3, [r0, #108]	; 0x6c
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008244:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 8008248:	2321      	movs	r3, #33	; 0x21
 800824a:	67c3      	str	r3, [r0, #124]	; 0x7c
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 800824c:	6883      	ldr	r3, [r0, #8]
 800824e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008252:	d00c      	beq.n	800826e <HAL_UART_Transmit_IT+0x46>
			huart->TxISR = UART_TxISR_8BIT;
 8008254:	4b0b      	ldr	r3, [pc, #44]	; (8008284 <HAL_UART_Transmit_IT+0x5c>)
 8008256:	66c3      	str	r3, [r0, #108]	; 0x6c
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008258:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	e852 3f00 	ldrex	r3, [r2]
 800825e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008262:	e842 3100 	strex	r1, r3, [r2]
 8008266:	2900      	cmp	r1, #0
 8008268:	d1f6      	bne.n	8008258 <HAL_UART_Transmit_IT+0x30>
		return HAL_OK;
 800826a:	2000      	movs	r0, #0
 800826c:	4770      	bx	lr
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 800826e:	6903      	ldr	r3, [r0, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d1ef      	bne.n	8008254 <HAL_UART_Transmit_IT+0x2c>
			huart->TxISR = UART_TxISR_16BIT;
 8008274:	4b04      	ldr	r3, [pc, #16]	; (8008288 <HAL_UART_Transmit_IT+0x60>)
 8008276:	66c3      	str	r3, [r0, #108]	; 0x6c
 8008278:	e7ee      	b.n	8008258 <HAL_UART_Transmit_IT+0x30>
		return HAL_BUSY;
 800827a:	2002      	movs	r0, #2
 800827c:	4770      	bx	lr
			return HAL_ERROR;
 800827e:	2001      	movs	r0, #1
}
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	0800817d 	.word	0x0800817d
 8008288:	080081d1 	.word	0x080081d1

0800828c <HAL_UART_Transmit_DMA>:
		const uint8_t *pData, uint16_t Size) {
 800828c:	4613      	mov	r3, r2
	if (huart->gState == HAL_UART_STATE_READY) {
 800828e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8008290:	2a20      	cmp	r2, #32
 8008292:	d13b      	bne.n	800830c <HAL_UART_Transmit_DMA+0x80>
		const uint8_t *pData, uint16_t Size) {
 8008294:	b510      	push	{r4, lr}
 8008296:	4604      	mov	r4, r0
		if ((pData == NULL) || (Size == 0U)) {
 8008298:	2b00      	cmp	r3, #0
 800829a:	bf18      	it	ne
 800829c:	2900      	cmpne	r1, #0
 800829e:	d037      	beq.n	8008310 <HAL_UART_Transmit_DMA+0x84>
		huart->pTxBuffPtr = pData;
 80082a0:	64c1      	str	r1, [r0, #76]	; 0x4c
		huart->TxXferSize = Size;
 80082a2:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
		huart->TxXferCount = Size;
 80082a6:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082aa:	2200      	movs	r2, #0
 80082ac:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 80082b0:	2221      	movs	r2, #33	; 0x21
 80082b2:	67c2      	str	r2, [r0, #124]	; 0x7c
		if (huart->hdmatx != NULL) {
 80082b4:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80082b6:	b1c2      	cbz	r2, 80082ea <HAL_UART_Transmit_DMA+0x5e>
			huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80082b8:	4916      	ldr	r1, [pc, #88]	; (8008314 <HAL_UART_Transmit_DMA+0x88>)
 80082ba:	63d1      	str	r1, [r2, #60]	; 0x3c
			huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80082bc:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80082be:	4916      	ldr	r1, [pc, #88]	; (8008318 <HAL_UART_Transmit_DMA+0x8c>)
 80082c0:	6411      	str	r1, [r2, #64]	; 0x40
			huart->hdmatx->XferErrorCallback = UART_DMAError;
 80082c2:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80082c4:	4915      	ldr	r1, [pc, #84]	; (800831c <HAL_UART_Transmit_DMA+0x90>)
 80082c6:	64d1      	str	r1, [r2, #76]	; 0x4c
			huart->hdmatx->XferAbortCallback = NULL;
 80082c8:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80082ca:	2100      	movs	r1, #0
 80082cc:	6511      	str	r1, [r2, #80]	; 0x50
					(uint32_t) &huart->Instance->TDR, Size) != HAL_OK) {
 80082ce:	6802      	ldr	r2, [r0, #0]
			if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t) huart->pTxBuffPtr,
 80082d0:	3228      	adds	r2, #40	; 0x28
 80082d2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80082d4:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80082d6:	f7fd f91b 	bl	8005510 <HAL_DMA_Start_IT>
 80082da:	b130      	cbz	r0, 80082ea <HAL_UART_Transmit_DMA+0x5e>
				huart->ErrorCode = HAL_UART_ERROR_DMA;
 80082dc:	2310      	movs	r3, #16
 80082de:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
				huart->gState = HAL_UART_STATE_READY;
 80082e2:	2320      	movs	r3, #32
 80082e4:	67e3      	str	r3, [r4, #124]	; 0x7c
				return HAL_ERROR;
 80082e6:	2001      	movs	r0, #1
 80082e8:	e00f      	b.n	800830a <HAL_UART_Transmit_DMA+0x7e>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80082ea:	6823      	ldr	r3, [r4, #0]
 80082ec:	2240      	movs	r2, #64	; 0x40
 80082ee:	621a      	str	r2, [r3, #32]
		ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082f0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f2:	f102 0308 	add.w	r3, r2, #8
 80082f6:	e853 3f00 	ldrex	r3, [r3]
 80082fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fe:	3208      	adds	r2, #8
 8008300:	e842 3100 	strex	r1, r3, [r2]
 8008304:	2900      	cmp	r1, #0
 8008306:	d1f3      	bne.n	80082f0 <HAL_UART_Transmit_DMA+0x64>
		return HAL_OK;
 8008308:	2000      	movs	r0, #0
}
 800830a:	bd10      	pop	{r4, pc}
		return HAL_BUSY;
 800830c:	2002      	movs	r0, #2
}
 800830e:	4770      	bx	lr
			return HAL_ERROR;
 8008310:	2001      	movs	r0, #1
 8008312:	e7fa      	b.n	800830a <HAL_UART_Transmit_DMA+0x7e>
 8008314:	08008437 	.word	0x08008437
 8008318:	080084a1 	.word	0x080084a1
 800831c:	080084af 	.word	0x080084af

08008320 <HAL_UART_AbortTransmit>:
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart) {
 8008320:	b510      	push	{r4, lr}
 8008322:	4604      	mov	r4, r0
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008324:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008326:	e852 3f00 	ldrex	r3, [r2]
 800832a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832e:	e842 3100 	strex	r1, r3, [r2]
 8008332:	2900      	cmp	r1, #0
 8008334:	d1f6      	bne.n	8008324 <HAL_UART_AbortTransmit+0x4>
	if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) {
 8008336:	6823      	ldr	r3, [r4, #0]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800833e:	d013      	beq.n	8008368 <HAL_UART_AbortTransmit+0x48>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008340:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008342:	f102 0308 	add.w	r3, r2, #8
 8008346:	e853 3f00 	ldrex	r3, [r3]
 800834a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834e:	3208      	adds	r2, #8
 8008350:	e842 3100 	strex	r1, r3, [r2]
 8008354:	2900      	cmp	r1, #0
 8008356:	d1f3      	bne.n	8008340 <HAL_UART_AbortTransmit+0x20>
		if (huart->hdmatx != NULL) {
 8008358:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800835a:	b12b      	cbz	r3, 8008368 <HAL_UART_AbortTransmit+0x48>
			huart->hdmatx->XferAbortCallback = NULL;
 800835c:	2200      	movs	r2, #0
 800835e:	651a      	str	r2, [r3, #80]	; 0x50
			if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK) {
 8008360:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008362:	f7fd f90f 	bl	8005584 <HAL_DMA_Abort>
 8008366:	b928      	cbnz	r0, 8008374 <HAL_UART_AbortTransmit+0x54>
	huart->TxXferCount = 0U;
 8008368:	2000      	movs	r0, #0
 800836a:	f8a4 0052 	strh.w	r0, [r4, #82]	; 0x52
	huart->gState = HAL_UART_STATE_READY;
 800836e:	2320      	movs	r3, #32
 8008370:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8008372:	bd10      	pop	{r4, pc}
				if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) {
 8008374:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008376:	f7fd fa51 	bl	800581c <HAL_DMA_GetError>
 800837a:	2820      	cmp	r0, #32
 800837c:	d1f4      	bne.n	8008368 <HAL_UART_AbortTransmit+0x48>
					huart->ErrorCode = HAL_UART_ERROR_DMA;
 800837e:	2310      	movs	r3, #16
 8008380:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					return HAL_TIMEOUT;
 8008384:	2003      	movs	r0, #3
 8008386:	e7f4      	b.n	8008372 <HAL_UART_AbortTransmit+0x52>

08008388 <HAL_UART_AbortReceive>:
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart) {
 8008388:	b510      	push	{r4, lr}
 800838a:	4604      	mov	r4, r0
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800838c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838e:	e852 3f00 	ldrex	r3, [r2]
 8008392:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008396:	e842 3100 	strex	r1, r3, [r2]
 800839a:	2900      	cmp	r1, #0
 800839c:	d1f6      	bne.n	800838c <HAL_UART_AbortReceive+0x4>
	ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	f102 0308 	add.w	r3, r2, #8
 80083a4:	e853 3f00 	ldrex	r3, [r3]
 80083a8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ac:	3208      	adds	r2, #8
 80083ae:	e842 3100 	strex	r1, r3, [r2]
 80083b2:	2900      	cmp	r1, #0
 80083b4:	d1f3      	bne.n	800839e <HAL_UART_AbortReceive+0x16>
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 80083b6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d028      	beq.n	800840e <HAL_UART_AbortReceive+0x86>
	if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80083bc:	6823      	ldr	r3, [r4, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80083c4:	d013      	beq.n	80083ee <HAL_UART_AbortReceive+0x66>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083c6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	f102 0308 	add.w	r3, r2, #8
 80083cc:	e853 3f00 	ldrex	r3, [r3]
 80083d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d4:	3208      	adds	r2, #8
 80083d6:	e842 3100 	strex	r1, r3, [r2]
 80083da:	2900      	cmp	r1, #0
 80083dc:	d1f3      	bne.n	80083c6 <HAL_UART_AbortReceive+0x3e>
		if (huart->hdmarx != NULL) {
 80083de:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80083e0:	b12b      	cbz	r3, 80083ee <HAL_UART_AbortReceive+0x66>
			huart->hdmarx->XferAbortCallback = NULL;
 80083e2:	2200      	movs	r2, #0
 80083e4:	651a      	str	r2, [r3, #80]	; 0x50
			if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK) {
 80083e6:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80083e8:	f7fd f8cc 	bl	8005584 <HAL_DMA_Abort>
 80083ec:	b9c8      	cbnz	r0, 8008422 <HAL_UART_AbortReceive+0x9a>
	huart->RxXferCount = 0U;
 80083ee:	2000      	movs	r0, #0
 80083f0:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
	__HAL_UART_CLEAR_FLAG(huart,
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	220f      	movs	r2, #15
 80083f8:	621a      	str	r2, [r3, #32]
	__HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083fa:	6822      	ldr	r2, [r4, #0]
 80083fc:	6993      	ldr	r3, [r2, #24]
 80083fe:	f043 0308 	orr.w	r3, r3, #8
 8008402:	6193      	str	r3, [r2, #24]
	huart->RxState = HAL_UART_STATE_READY;
 8008404:	2320      	movs	r3, #32
 8008406:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800840a:	6620      	str	r0, [r4, #96]	; 0x60
}
 800840c:	bd10      	pop	{r4, pc}
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800840e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	e852 3f00 	ldrex	r3, [r2]
 8008414:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008418:	e842 3100 	strex	r1, r3, [r2]
 800841c:	2900      	cmp	r1, #0
 800841e:	d1f6      	bne.n	800840e <HAL_UART_AbortReceive+0x86>
 8008420:	e7cc      	b.n	80083bc <HAL_UART_AbortReceive+0x34>
				if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) {
 8008422:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008424:	f7fd f9fa 	bl	800581c <HAL_DMA_GetError>
 8008428:	2820      	cmp	r0, #32
 800842a:	d1e0      	bne.n	80083ee <HAL_UART_AbortReceive+0x66>
					huart->ErrorCode = HAL_UART_ERROR_DMA;
 800842c:	2310      	movs	r3, #16
 800842e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					return HAL_TIMEOUT;
 8008432:	2003      	movs	r0, #3
 8008434:	e7ea      	b.n	800840c <HAL_UART_AbortReceive+0x84>

08008436 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma) {
 8008436:	b508      	push	{r3, lr}
 8008438:	4603      	mov	r3, r0
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 800843a:	6b80      	ldr	r0, [r0, #56]	; 0x38
	if (hdma->Init.Mode == DMA_CIRCULAR) {
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008442:	d118      	bne.n	8008476 <UART_DMATransmitCplt+0x40>
		huart->TxXferCount = 0U;
 8008444:	2300      	movs	r3, #0
 8008446:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800844a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	f102 0308 	add.w	r3, r2, #8
 8008450:	e853 3f00 	ldrex	r3, [r3]
 8008454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008458:	3208      	adds	r2, #8
 800845a:	e842 3100 	strex	r1, r3, [r2]
 800845e:	2900      	cmp	r1, #0
 8008460:	d1f3      	bne.n	800844a <UART_DMATransmitCplt+0x14>
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008462:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008464:	e852 3f00 	ldrex	r3, [r2]
 8008468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846c:	e842 3100 	strex	r1, r3, [r2]
 8008470:	2900      	cmp	r1, #0
 8008472:	d1f6      	bne.n	8008462 <UART_DMATransmitCplt+0x2c>
}
 8008474:	bd08      	pop	{r3, pc}
		HAL_UART_TxCpltCallback(huart);
 8008476:	f7fb fc35 	bl	8003ce4 <HAL_UART_TxCpltCallback>
}
 800847a:	e7fb      	b.n	8008474 <UART_DMATransmitCplt+0x3e>

0800847c <UART_EndTransmit_IT>:
 * @brief  Wrap up transmission in non-blocking mode.
 * @param  huart pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800847c:	b508      	push	{r3, lr}
	/* Disable the UART Transmit Complete Interrupt */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800847e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008480:	e852 3f00 	ldrex	r3, [r2]
 8008484:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	e842 3100 	strex	r1, r3, [r2]
 800848c:	2900      	cmp	r1, #0
 800848e:	d1f6      	bne.n	800847e <UART_EndTransmit_IT+0x2>

	/* Tx process is ended, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 8008490:	2320      	movs	r3, #32
 8008492:	67c3      	str	r3, [r0, #124]	; 0x7c

	/* Cleat TxISR function pointer */
	huart->TxISR = NULL;
 8008494:	2300      	movs	r3, #0
 8008496:	66c3      	str	r3, [r0, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
	/*Call legacy weak Tx complete callback*/
	HAL_UART_TxCpltCallback(huart);
 8008498:	f7fb fc24 	bl	8003ce4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800849c:	bd08      	pop	{r3, pc}

0800849e <HAL_UART_TxHalfCpltCallback>:
}
 800849e:	4770      	bx	lr

080084a0 <UART_DMATxHalfCplt>:
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma) {
 80084a0:	b508      	push	{r3, lr}
	HAL_UART_TxHalfCpltCallback(huart);
 80084a2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80084a4:	f7ff fffb 	bl	800849e <HAL_UART_TxHalfCpltCallback>
}
 80084a8:	bd08      	pop	{r3, pc}

080084aa <HAL_UART_RxHalfCpltCallback>:
}
 80084aa:	4770      	bx	lr

080084ac <HAL_UART_ErrorCallback>:
}
 80084ac:	4770      	bx	lr

080084ae <UART_DMAError>:
static void UART_DMAError(DMA_HandleTypeDef *hdma) {
 80084ae:	b538      	push	{r3, r4, r5, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 80084b0:	6b84      	ldr	r4, [r0, #56]	; 0x38
	const HAL_UART_StateTypeDef gstate = huart->gState;
 80084b2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
	const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80084b4:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80084c0:	d001      	beq.n	80084c6 <UART_DMAError+0x18>
			&& (gstate == HAL_UART_STATE_BUSY_TX)) {
 80084c2:	2a21      	cmp	r2, #33	; 0x21
 80084c4:	d010      	beq.n	80084e8 <UART_DMAError+0x3a>
	if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c6:	6823      	ldr	r3, [r4, #0]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80084ce:	d001      	beq.n	80084d4 <UART_DMAError+0x26>
			&& (rxstate == HAL_UART_STATE_BUSY_RX)) {
 80084d0:	2d22      	cmp	r5, #34	; 0x22
 80084d2:	d010      	beq.n	80084f6 <UART_DMAError+0x48>
	huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80084d4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80084d8:	f043 0310 	orr.w	r3, r3, #16
 80084dc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	HAL_UART_ErrorCallback(huart);
 80084e0:	4620      	mov	r0, r4
 80084e2:	f7ff ffe3 	bl	80084ac <HAL_UART_ErrorCallback>
}
 80084e6:	bd38      	pop	{r3, r4, r5, pc}
		huart->TxXferCount = 0U;
 80084e8:	2300      	movs	r3, #0
 80084ea:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
		UART_EndTxTransfer(huart);
 80084ee:	4620      	mov	r0, r4
 80084f0:	f7ff fe0f 	bl	8008112 <UART_EndTxTransfer>
 80084f4:	e7e7      	b.n	80084c6 <UART_DMAError+0x18>
		huart->RxXferCount = 0U;
 80084f6:	2300      	movs	r3, #0
 80084f8:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
		UART_EndRxTransfer(huart);
 80084fc:	4620      	mov	r0, r4
 80084fe:	f7ff fe14 	bl	800812a <UART_EndRxTransfer>
 8008502:	e7e7      	b.n	80084d4 <UART_DMAError+0x26>

08008504 <UART_DMAAbortOnError>:
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) {
 8008504:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 8008506:	6b80      	ldr	r0, [r0, #56]	; 0x38
	huart->RxXferCount = 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
	huart->TxXferCount = 0U;
 800850e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
	HAL_UART_ErrorCallback(huart);
 8008512:	f7ff ffcb 	bl	80084ac <HAL_UART_ErrorCallback>
}
 8008516:	bd08      	pop	{r3, pc}

08008518 <HAL_UARTEx_RxEventCallback>:
}
 8008518:	4770      	bx	lr

0800851a <UART_DMARxHalfCplt>:
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma) {
 800851a:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 800851c:	6b80      	ldr	r0, [r0, #56]	; 0x38
	huart->RxEventType = HAL_UART_RXEVENT_HT;
 800851e:	2301      	movs	r3, #1
 8008520:	6643      	str	r3, [r0, #100]	; 0x64
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8008522:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8008524:	2b01      	cmp	r3, #1
 8008526:	d002      	beq.n	800852e <UART_DMARxHalfCplt+0x14>
		HAL_UART_RxHalfCpltCallback(huart);
 8008528:	f7ff ffbf 	bl	80084aa <HAL_UART_RxHalfCpltCallback>
}
 800852c:	bd08      	pop	{r3, pc}
		HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800852e:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8008532:	0849      	lsrs	r1, r1, #1
 8008534:	f7ff fff0 	bl	8008518 <HAL_UARTEx_RxEventCallback>
 8008538:	e7f8      	b.n	800852c <UART_DMARxHalfCplt+0x12>

0800853a <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma) {
 800853a:	b508      	push	{r3, lr}
 800853c:	4603      	mov	r3, r0
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 800853e:	6b80      	ldr	r0, [r0, #56]	; 0x38
	if (hdma->Init.Mode != DMA_CIRCULAR) {
 8008540:	69db      	ldr	r3, [r3, #28]
 8008542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008546:	d029      	beq.n	800859c <UART_DMAReceiveCplt+0x62>
		huart->RxXferCount = 0U;
 8008548:	2300      	movs	r3, #0
 800854a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800854e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008550:	e852 3f00 	ldrex	r3, [r2]
 8008554:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	e842 3100 	strex	r1, r3, [r2]
 800855c:	2900      	cmp	r1, #0
 800855e:	d1f6      	bne.n	800854e <UART_DMAReceiveCplt+0x14>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008560:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008562:	f102 0308 	add.w	r3, r2, #8
 8008566:	e853 3f00 	ldrex	r3, [r3]
 800856a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	3208      	adds	r2, #8
 8008570:	e842 3100 	strex	r1, r3, [r2]
 8008574:	2900      	cmp	r1, #0
 8008576:	d1f3      	bne.n	8008560 <UART_DMAReceiveCplt+0x26>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008578:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857a:	f102 0308 	add.w	r3, r2, #8
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008586:	3208      	adds	r2, #8
 8008588:	e842 3100 	strex	r1, r3, [r2]
 800858c:	2900      	cmp	r1, #0
 800858e:	d1f3      	bne.n	8008578 <UART_DMAReceiveCplt+0x3e>
		huart->RxState = HAL_UART_STATE_READY;
 8008590:	2320      	movs	r3, #32
 8008592:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8008596:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8008598:	2b01      	cmp	r3, #1
 800859a:	d007      	beq.n	80085ac <UART_DMAReceiveCplt+0x72>
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 800859c:	2300      	movs	r3, #0
 800859e:	6643      	str	r3, [r0, #100]	; 0x64
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 80085a0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d00c      	beq.n	80085c0 <UART_DMAReceiveCplt+0x86>
		HAL_UART_RxCpltCallback(huart);
 80085a6:	f7fb fb81 	bl	8003cac <HAL_UART_RxCpltCallback>
}
 80085aa:	bd08      	pop	{r3, pc}
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	e852 3f00 	ldrex	r3, [r2]
 80085b2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	e842 3100 	strex	r1, r3, [r2]
 80085ba:	2900      	cmp	r1, #0
 80085bc:	d1f6      	bne.n	80085ac <UART_DMAReceiveCplt+0x72>
 80085be:	e7ed      	b.n	800859c <UART_DMAReceiveCplt+0x62>
		HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085c0:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80085c4:	f7ff ffa8 	bl	8008518 <HAL_UARTEx_RxEventCallback>
 80085c8:	e7ef      	b.n	80085aa <UART_DMAReceiveCplt+0x70>

080085ca <HAL_UARTEx_WakeupCallback>:
}
 80085ca:	4770      	bx	lr

080085cc <HAL_UART_IRQHandler>:
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	4604      	mov	r4, r0
	uint32_t isrflags = READ_REG(huart->Instance->ISR);
 80085d0:	6801      	ldr	r1, [r0, #0]
 80085d2:	69cb      	ldr	r3, [r1, #28]
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 80085d4:	6808      	ldr	r0, [r1, #0]
	uint32_t cr3its = READ_REG(huart->Instance->CR3);
 80085d6:	688d      	ldr	r5, [r1, #8]
	errorflags = (isrflags
 80085d8:	f640 020f 	movw	r2, #2063	; 0x80f
	if (errorflags == 0U) {
 80085dc:	401a      	ands	r2, r3
 80085de:	d105      	bne.n	80085ec <HAL_UART_IRQHandler+0x20>
		if (((isrflags & USART_ISR_RXNE) != 0U)
 80085e0:	f013 0f20 	tst.w	r3, #32
 80085e4:	d002      	beq.n	80085ec <HAL_UART_IRQHandler+0x20>
				&& ((cr1its & USART_CR1_RXNEIE) != 0U)) {
 80085e6:	f010 0f20 	tst.w	r0, #32
 80085ea:	d120      	bne.n	800862e <HAL_UART_IRQHandler+0x62>
	if ((errorflags != 0U)
 80085ec:	b12a      	cbz	r2, 80085fa <HAL_UART_IRQHandler+0x2e>
			&& (((cr3its & USART_CR3_EIE) != 0U)
 80085ee:	f015 0201 	ands.w	r2, r5, #1
 80085f2:	d122      	bne.n	800863a <HAL_UART_IRQHandler+0x6e>
					|| ((cr1its
 80085f4:	4eae      	ldr	r6, [pc, #696]	; (80088b0 <HAL_UART_IRQHandler+0x2e4>)
 80085f6:	4230      	tst	r0, r6
 80085f8:	d11f      	bne.n	800863a <HAL_UART_IRQHandler+0x6e>
	if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085fa:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80085fc:	2a01      	cmp	r2, #1
 80085fe:	f000 80ab 	beq.w	8008758 <HAL_UART_IRQHandler+0x18c>
	if (((isrflags & USART_ISR_WUF) != 0U)
 8008602:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008606:	d003      	beq.n	8008610 <HAL_UART_IRQHandler+0x44>
			&& ((cr3its & USART_CR3_WUFIE) != 0U)) {
 8008608:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 800860c:	f040 813e 	bne.w	800888c <HAL_UART_IRQHandler+0x2c0>
	if (((isrflags & USART_ISR_TXE) != 0U)
 8008610:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008614:	d003      	beq.n	800861e <HAL_UART_IRQHandler+0x52>
			&& ((cr1its & USART_CR1_TXEIE) != 0U)) {
 8008616:	f010 0f80 	tst.w	r0, #128	; 0x80
 800861a:	f040 813e 	bne.w	800889a <HAL_UART_IRQHandler+0x2ce>
	if (((isrflags & USART_ISR_TC) != 0U)
 800861e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008622:	d003      	beq.n	800862c <HAL_UART_IRQHandler+0x60>
			&& ((cr1its & USART_CR1_TCIE) != 0U)) {
 8008624:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008628:	f040 813e 	bne.w	80088a8 <HAL_UART_IRQHandler+0x2dc>
}
 800862c:	bd70      	pop	{r4, r5, r6, pc}
			if (huart->RxISR != NULL) {
 800862e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008630:	2b00      	cmp	r3, #0
 8008632:	d0fb      	beq.n	800862c <HAL_UART_IRQHandler+0x60>
				huart->RxISR(huart);
 8008634:	4620      	mov	r0, r4
 8008636:	4798      	blx	r3
			return;
 8008638:	e7f8      	b.n	800862c <HAL_UART_IRQHandler+0x60>
		if (((isrflags & USART_ISR_PE) != 0U)
 800863a:	f013 0f01 	tst.w	r3, #1
 800863e:	d009      	beq.n	8008654 <HAL_UART_IRQHandler+0x88>
				&& ((cr1its & USART_CR1_PEIE) != 0U)) {
 8008640:	f410 7f80 	tst.w	r0, #256	; 0x100
 8008644:	d006      	beq.n	8008654 <HAL_UART_IRQHandler+0x88>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008646:	2501      	movs	r5, #1
 8008648:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_PE;
 800864a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800864e:	4329      	orrs	r1, r5
 8008650:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_FE) != 0U)
 8008654:	f013 0f02 	tst.w	r3, #2
 8008658:	d009      	beq.n	800866e <HAL_UART_IRQHandler+0xa2>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 800865a:	b142      	cbz	r2, 800866e <HAL_UART_IRQHandler+0xa2>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800865c:	6821      	ldr	r1, [r4, #0]
 800865e:	2502      	movs	r5, #2
 8008660:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008662:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8008666:	f041 0104 	orr.w	r1, r1, #4
 800866a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_NE) != 0U)
 800866e:	f013 0f04 	tst.w	r3, #4
 8008672:	d009      	beq.n	8008688 <HAL_UART_IRQHandler+0xbc>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 8008674:	b142      	cbz	r2, 8008688 <HAL_UART_IRQHandler+0xbc>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008676:	6821      	ldr	r1, [r4, #0]
 8008678:	2504      	movs	r5, #4
 800867a:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_NE;
 800867c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8008680:	f041 0102 	orr.w	r1, r1, #2
 8008684:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_ORE) != 0U)
 8008688:	f013 0f08 	tst.w	r3, #8
 800868c:	d00b      	beq.n	80086a6 <HAL_UART_IRQHandler+0xda>
				&& (((cr1its & USART_CR1_RXNEIE) != 0U)
 800868e:	f010 0f20 	tst.w	r0, #32
 8008692:	d100      	bne.n	8008696 <HAL_UART_IRQHandler+0xca>
						|| ((cr3its & USART_CR3_EIE) != 0U))) {
 8008694:	b13a      	cbz	r2, 80086a6 <HAL_UART_IRQHandler+0xda>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008696:	6822      	ldr	r2, [r4, #0]
 8008698:	2108      	movs	r1, #8
 800869a:	6211      	str	r1, [r2, #32]
			huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800869c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80086a0:	430a      	orrs	r2, r1
 80086a2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_RTOF) != 0U)
 80086a6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80086aa:	d00c      	beq.n	80086c6 <HAL_UART_IRQHandler+0xfa>
				&& ((cr1its & USART_CR1_RTOIE) != 0U)) {
 80086ac:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80086b0:	d009      	beq.n	80086c6 <HAL_UART_IRQHandler+0xfa>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086b2:	6822      	ldr	r2, [r4, #0]
 80086b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80086b8:	6211      	str	r1, [r2, #32]
			huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80086ba:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80086be:	f042 0220 	orr.w	r2, r2, #32
 80086c2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
		if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 80086c6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80086ca:	2a00      	cmp	r2, #0
 80086cc:	d0ae      	beq.n	800862c <HAL_UART_IRQHandler+0x60>
			if (((isrflags & USART_ISR_RXNE) != 0U)
 80086ce:	f013 0f20 	tst.w	r3, #32
 80086d2:	d006      	beq.n	80086e2 <HAL_UART_IRQHandler+0x116>
					&& ((cr1its & USART_CR1_RXNEIE) != 0U)) {
 80086d4:	f010 0f20 	tst.w	r0, #32
 80086d8:	d003      	beq.n	80086e2 <HAL_UART_IRQHandler+0x116>
				if (huart->RxISR != NULL) {
 80086da:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80086dc:	b10b      	cbz	r3, 80086e2 <HAL_UART_IRQHandler+0x116>
					huart->RxISR(huart);
 80086de:	4620      	mov	r0, r4
 80086e0:	4798      	blx	r3
			errorcode = huart->ErrorCode;
 80086e2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
			if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 80086ee:	d102      	bne.n	80086f6 <HAL_UART_IRQHandler+0x12a>
					|| ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE))
 80086f0:	f012 0f28 	tst.w	r2, #40	; 0x28
 80086f4:	d029      	beq.n	800874a <HAL_UART_IRQHandler+0x17e>
				UART_EndRxTransfer(huart);
 80086f6:	4620      	mov	r0, r4
 80086f8:	f7ff fd17 	bl	800812a <UART_EndRxTransfer>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008704:	d01d      	beq.n	8008742 <HAL_UART_IRQHandler+0x176>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008706:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	f102 0308 	add.w	r3, r2, #8
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	3208      	adds	r2, #8
 8008716:	e842 3100 	strex	r1, r3, [r2]
 800871a:	2900      	cmp	r1, #0
 800871c:	d1f3      	bne.n	8008706 <HAL_UART_IRQHandler+0x13a>
					if (huart->hdmarx != NULL) {
 800871e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8008720:	b15b      	cbz	r3, 800873a <HAL_UART_IRQHandler+0x16e>
						huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008722:	4a64      	ldr	r2, [pc, #400]	; (80088b4 <HAL_UART_IRQHandler+0x2e8>)
 8008724:	651a      	str	r2, [r3, #80]	; 0x50
						if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) {
 8008726:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008728:	f7fc ff76 	bl	8005618 <HAL_DMA_Abort_IT>
 800872c:	2800      	cmp	r0, #0
 800872e:	f43f af7d 	beq.w	800862c <HAL_UART_IRQHandler+0x60>
							huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008732:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008734:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008736:	4798      	blx	r3
 8008738:	e778      	b.n	800862c <HAL_UART_IRQHandler+0x60>
						HAL_UART_ErrorCallback(huart);
 800873a:	4620      	mov	r0, r4
 800873c:	f7ff feb6 	bl	80084ac <HAL_UART_ErrorCallback>
 8008740:	e774      	b.n	800862c <HAL_UART_IRQHandler+0x60>
					HAL_UART_ErrorCallback(huart);
 8008742:	4620      	mov	r0, r4
 8008744:	f7ff feb2 	bl	80084ac <HAL_UART_ErrorCallback>
 8008748:	e770      	b.n	800862c <HAL_UART_IRQHandler+0x60>
				HAL_UART_ErrorCallback(huart);
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff feae 	bl	80084ac <HAL_UART_ErrorCallback>
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008750:	2300      	movs	r3, #0
 8008752:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
		return;
 8008756:	e769      	b.n	800862c <HAL_UART_IRQHandler+0x60>
			&& ((isrflags & USART_ISR_IDLE) != 0U)
 8008758:	f013 0f10 	tst.w	r3, #16
 800875c:	f43f af51 	beq.w	8008602 <HAL_UART_IRQHandler+0x36>
			&& ((cr1its & USART_ISR_IDLE) != 0U)) {
 8008760:	f010 0f10 	tst.w	r0, #16
 8008764:	f43f af4d 	beq.w	8008602 <HAL_UART_IRQHandler+0x36>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008768:	2310      	movs	r3, #16
 800876a:	620b      	str	r3, [r1, #32]
		if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008774:	d050      	beq.n	8008818 <HAL_UART_IRQHandler+0x24c>
			uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(
 8008776:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008778:	6813      	ldr	r3, [r2, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	b29b      	uxth	r3, r3
			if ((nb_remaining_rx_data > 0U)
 800877e:	2b00      	cmp	r3, #0
 8008780:	f43f af54 	beq.w	800862c <HAL_UART_IRQHandler+0x60>
					&& (nb_remaining_rx_data < huart->RxXferSize)) {
 8008784:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8008788:	4299      	cmp	r1, r3
 800878a:	f67f af4f 	bls.w	800862c <HAL_UART_IRQHandler+0x60>
				huart->RxXferCount = nb_remaining_rx_data;
 800878e:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
				if (huart->hdmarx->Init.Mode != DMA_CIRCULAR) {
 8008792:	69d3      	ldr	r3, [r2, #28]
 8008794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008798:	d031      	beq.n	80087fe <HAL_UART_IRQHandler+0x232>
					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800879a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879c:	e852 3f00 	ldrex	r3, [r2]
 80087a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a4:	e842 3100 	strex	r1, r3, [r2]
 80087a8:	2900      	cmp	r1, #0
 80087aa:	d1f6      	bne.n	800879a <HAL_UART_IRQHandler+0x1ce>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ae:	f102 0308 	add.w	r3, r2, #8
 80087b2:	e853 3f00 	ldrex	r3, [r3]
 80087b6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ba:	3208      	adds	r2, #8
 80087bc:	e842 3100 	strex	r1, r3, [r2]
 80087c0:	2900      	cmp	r1, #0
 80087c2:	d1f3      	bne.n	80087ac <HAL_UART_IRQHandler+0x1e0>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087c4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c6:	f102 0308 	add.w	r3, r2, #8
 80087ca:	e853 3f00 	ldrex	r3, [r3]
 80087ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d2:	3208      	adds	r2, #8
 80087d4:	e842 3100 	strex	r1, r3, [r2]
 80087d8:	2900      	cmp	r1, #0
 80087da:	d1f3      	bne.n	80087c4 <HAL_UART_IRQHandler+0x1f8>
					huart->RxState = HAL_UART_STATE_READY;
 80087dc:	2320      	movs	r3, #32
 80087de:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
					huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e2:	2300      	movs	r3, #0
 80087e4:	6623      	str	r3, [r4, #96]	; 0x60
					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e8:	e852 3f00 	ldrex	r3, [r2]
 80087ec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f0:	e842 3100 	strex	r1, r3, [r2]
 80087f4:	2900      	cmp	r1, #0
 80087f6:	d1f6      	bne.n	80087e6 <HAL_UART_IRQHandler+0x21a>
					(void) HAL_DMA_Abort(huart->hdmarx);
 80087f8:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80087fa:	f7fc fec3 	bl	8005584 <HAL_DMA_Abort>
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087fe:	2302      	movs	r3, #2
 8008800:	6663      	str	r3, [r4, #100]	; 0x64
						(huart->RxXferSize - huart->RxXferCount));
 8008802:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8008806:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800880a:	b29b      	uxth	r3, r3
				HAL_UARTEx_RxEventCallback(huart,
 800880c:	1ac9      	subs	r1, r1, r3
 800880e:	b289      	uxth	r1, r1
 8008810:	4620      	mov	r0, r4
 8008812:	f7ff fe81 	bl	8008518 <HAL_UARTEx_RxEventCallback>
			return;
 8008816:	e709      	b.n	800862c <HAL_UART_IRQHandler+0x60>
			uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008818:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800881c:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008820:	b29b      	uxth	r3, r3
 8008822:	1ac9      	subs	r1, r1, r3
 8008824:	b289      	uxth	r1, r1
			if ((huart->RxXferCount > 0U) && (nb_rx_data > 0U)) {
 8008826:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800882a:	b29b      	uxth	r3, r3
 800882c:	2b00      	cmp	r3, #0
 800882e:	f43f aefd 	beq.w	800862c <HAL_UART_IRQHandler+0x60>
 8008832:	2900      	cmp	r1, #0
 8008834:	f43f aefa 	beq.w	800862c <HAL_UART_IRQHandler+0x60>
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8008838:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883a:	e852 3f00 	ldrex	r3, [r2]
 800883e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008842:	e842 3000 	strex	r0, r3, [r2]
 8008846:	2800      	cmp	r0, #0
 8008848:	d1f6      	bne.n	8008838 <HAL_UART_IRQHandler+0x26c>
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800884a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	f102 0308 	add.w	r3, r2, #8
 8008850:	e853 3f00 	ldrex	r3, [r3]
 8008854:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008858:	3208      	adds	r2, #8
 800885a:	e842 3000 	strex	r0, r3, [r2]
 800885e:	2800      	cmp	r0, #0
 8008860:	d1f3      	bne.n	800884a <HAL_UART_IRQHandler+0x27e>
				huart->RxState = HAL_UART_STATE_READY;
 8008862:	2320      	movs	r3, #32
 8008864:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008868:	2300      	movs	r3, #0
 800886a:	6623      	str	r3, [r4, #96]	; 0x60
				huart->RxISR = NULL;
 800886c:	66a3      	str	r3, [r4, #104]	; 0x68
				ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800886e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	e852 3f00 	ldrex	r3, [r2]
 8008874:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	e842 3000 	strex	r0, r3, [r2]
 800887c:	2800      	cmp	r0, #0
 800887e:	d1f6      	bne.n	800886e <HAL_UART_IRQHandler+0x2a2>
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008880:	2302      	movs	r3, #2
 8008882:	6663      	str	r3, [r4, #100]	; 0x64
				HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008884:	4620      	mov	r0, r4
 8008886:	f7ff fe47 	bl	8008518 <HAL_UARTEx_RxEventCallback>
			return;
 800888a:	e6cf      	b.n	800862c <HAL_UART_IRQHandler+0x60>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800888c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008890:	620b      	str	r3, [r1, #32]
		HAL_UARTEx_WakeupCallback(huart);
 8008892:	4620      	mov	r0, r4
 8008894:	f7ff fe99 	bl	80085ca <HAL_UARTEx_WakeupCallback>
		return;
 8008898:	e6c8      	b.n	800862c <HAL_UART_IRQHandler+0x60>
		if (huart->TxISR != NULL) {
 800889a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800889c:	2b00      	cmp	r3, #0
 800889e:	f43f aec5 	beq.w	800862c <HAL_UART_IRQHandler+0x60>
			huart->TxISR(huart);
 80088a2:	4620      	mov	r0, r4
 80088a4:	4798      	blx	r3
		return;
 80088a6:	e6c1      	b.n	800862c <HAL_UART_IRQHandler+0x60>
		UART_EndTransmit_IT(huart);
 80088a8:	4620      	mov	r0, r4
 80088aa:	f7ff fde7 	bl	800847c <UART_EndTransmit_IT>
		return;
 80088ae:	e6bd      	b.n	800862c <HAL_UART_IRQHandler+0x60>
 80088b0:	04000120 	.word	0x04000120
 80088b4:	08008505 	.word	0x08008505

080088b8 <UART_SetConfig>:
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) {
 80088b8:	b510      	push	{r4, lr}
 80088ba:	4604      	mov	r4, r0
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 80088bc:	6883      	ldr	r3, [r0, #8]
 80088be:	6902      	ldr	r2, [r0, #16]
 80088c0:	4313      	orrs	r3, r2
			| huart->Init.Mode | huart->Init.OverSampling;
 80088c2:	6942      	ldr	r2, [r0, #20]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	69c2      	ldr	r2, [r0, #28]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 80088c8:	4313      	orrs	r3, r2
	MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088ca:	6801      	ldr	r1, [r0, #0]
 80088cc:	6808      	ldr	r0, [r1, #0]
 80088ce:	4a93      	ldr	r2, [pc, #588]	; (8008b1c <UART_SetConfig+0x264>)
 80088d0:	4002      	ands	r2, r0
 80088d2:	431a      	orrs	r2, r3
 80088d4:	600a      	str	r2, [r1, #0]
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088d6:	6822      	ldr	r2, [r4, #0]
 80088d8:	6853      	ldr	r3, [r2, #4]
 80088da:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80088de:	68e1      	ldr	r1, [r4, #12]
 80088e0:	430b      	orrs	r3, r1
 80088e2:	6053      	str	r3, [r2, #4]
	tmpreg = (uint32_t) huart->Init.HwFlowCtl;
 80088e4:	69a2      	ldr	r2, [r4, #24]
	tmpreg |= huart->Init.OneBitSampling;
 80088e6:	6a23      	ldr	r3, [r4, #32]
 80088e8:	431a      	orrs	r2, r3
	MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80088ea:	6821      	ldr	r1, [r4, #0]
 80088ec:	688b      	ldr	r3, [r1, #8]
 80088ee:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80088f2:	4313      	orrs	r3, r2
 80088f4:	608b      	str	r3, [r1, #8]
	UART_GETCLOCKSOURCE(huart, clocksource);
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	4a89      	ldr	r2, [pc, #548]	; (8008b20 <UART_SetConfig+0x268>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d019      	beq.n	8008932 <UART_SetConfig+0x7a>
 80088fe:	4a89      	ldr	r2, [pc, #548]	; (8008b24 <UART_SetConfig+0x26c>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d029      	beq.n	8008958 <UART_SetConfig+0xa0>
 8008904:	4a88      	ldr	r2, [pc, #544]	; (8008b28 <UART_SetConfig+0x270>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d03e      	beq.n	8008988 <UART_SetConfig+0xd0>
 800890a:	4a88      	ldr	r2, [pc, #544]	; (8008b2c <UART_SetConfig+0x274>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d062      	beq.n	80089d6 <UART_SetConfig+0x11e>
 8008910:	4a87      	ldr	r2, [pc, #540]	; (8008b30 <UART_SetConfig+0x278>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d071      	beq.n	80089fa <UART_SetConfig+0x142>
 8008916:	4a87      	ldr	r2, [pc, #540]	; (8008b34 <UART_SetConfig+0x27c>)
 8008918:	4293      	cmp	r3, r2
 800891a:	f000 8083 	beq.w	8008a24 <UART_SetConfig+0x16c>
 800891e:	4a86      	ldr	r2, [pc, #536]	; (8008b38 <UART_SetConfig+0x280>)
 8008920:	4293      	cmp	r3, r2
 8008922:	f000 8094 	beq.w	8008a4e <UART_SetConfig+0x196>
 8008926:	4a85      	ldr	r2, [pc, #532]	; (8008b3c <UART_SetConfig+0x284>)
 8008928:	4293      	cmp	r3, r2
 800892a:	f000 80a5 	beq.w	8008a78 <UART_SetConfig+0x1c0>
 800892e:	2310      	movs	r3, #16
 8008930:	e03a      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008932:	4b83      	ldr	r3, [pc, #524]	; (8008b40 <UART_SetConfig+0x288>)
 8008934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008938:	f003 0303 	and.w	r3, r3, #3
 800893c:	2b03      	cmp	r3, #3
 800893e:	d809      	bhi.n	8008954 <UART_SetConfig+0x9c>
 8008940:	e8df f003 	tbb	[pc, r3]
 8008944:	06ae0402 	.word	0x06ae0402
 8008948:	2301      	movs	r3, #1
 800894a:	e02d      	b.n	80089a8 <UART_SetConfig+0xf0>
 800894c:	2304      	movs	r3, #4
 800894e:	e02b      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008950:	2308      	movs	r3, #8
 8008952:	e029      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008954:	2310      	movs	r3, #16
 8008956:	e027      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008958:	4b79      	ldr	r3, [pc, #484]	; (8008b40 <UART_SetConfig+0x288>)
 800895a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800895e:	f003 030c 	and.w	r3, r3, #12
 8008962:	2b0c      	cmp	r3, #12
 8008964:	d80e      	bhi.n	8008984 <UART_SetConfig+0xcc>
 8008966:	e8df f003 	tbb	[pc, r3]
 800896a:	0d07      	.short	0x0d07
 800896c:	0d090d0d 	.word	0x0d090d0d
 8008970:	0d9d0d0d 	.word	0x0d9d0d0d
 8008974:	0d0d      	.short	0x0d0d
 8008976:	0b          	.byte	0x0b
 8008977:	00          	.byte	0x00
 8008978:	2300      	movs	r3, #0
 800897a:	e015      	b.n	80089a8 <UART_SetConfig+0xf0>
 800897c:	2304      	movs	r3, #4
 800897e:	e013      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008980:	2308      	movs	r3, #8
 8008982:	e011      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008984:	2310      	movs	r3, #16
 8008986:	e00f      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008988:	4b6d      	ldr	r3, [pc, #436]	; (8008b40 <UART_SetConfig+0x288>)
 800898a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800898e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008992:	2b20      	cmp	r3, #32
 8008994:	f000 8088 	beq.w	8008aa8 <UART_SetConfig+0x1f0>
 8008998:	d819      	bhi.n	80089ce <UART_SetConfig+0x116>
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 8086 	beq.w	8008aac <UART_SetConfig+0x1f4>
 80089a0:	2b10      	cmp	r3, #16
 80089a2:	f040 8085 	bne.w	8008ab0 <UART_SetConfig+0x1f8>
 80089a6:	2304      	movs	r3, #4
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 80089a8:	69e0      	ldr	r0, [r4, #28]
 80089aa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80089ae:	f000 80ab 	beq.w	8008b08 <UART_SetConfig+0x250>
		switch (clocksource) {
 80089b2:	2b08      	cmp	r3, #8
 80089b4:	f200 810c 	bhi.w	8008bd0 <UART_SetConfig+0x318>
 80089b8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80089bc:	00fb00e8 	.word	0x00fb00e8
 80089c0:	010a00e6 	.word	0x010a00e6
 80089c4:	010a00fe 	.word	0x010a00fe
 80089c8:	010a010a 	.word	0x010a010a
 80089cc:	0101      	.short	0x0101
	UART_GETCLOCKSOURCE(huart, clocksource);
 80089ce:	2b30      	cmp	r3, #48	; 0x30
 80089d0:	d170      	bne.n	8008ab4 <UART_SetConfig+0x1fc>
 80089d2:	2308      	movs	r3, #8
 80089d4:	e7e8      	b.n	80089a8 <UART_SetConfig+0xf0>
 80089d6:	4b5a      	ldr	r3, [pc, #360]	; (8008b40 <UART_SetConfig+0x288>)
 80089d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089dc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80089e0:	2b80      	cmp	r3, #128	; 0x80
 80089e2:	d069      	beq.n	8008ab8 <UART_SetConfig+0x200>
 80089e4:	d805      	bhi.n	80089f2 <UART_SetConfig+0x13a>
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d068      	beq.n	8008abc <UART_SetConfig+0x204>
 80089ea:	2b40      	cmp	r3, #64	; 0x40
 80089ec:	d168      	bne.n	8008ac0 <UART_SetConfig+0x208>
 80089ee:	2304      	movs	r3, #4
 80089f0:	e7da      	b.n	80089a8 <UART_SetConfig+0xf0>
 80089f2:	2bc0      	cmp	r3, #192	; 0xc0
 80089f4:	d166      	bne.n	8008ac4 <UART_SetConfig+0x20c>
 80089f6:	2308      	movs	r3, #8
 80089f8:	e7d6      	b.n	80089a8 <UART_SetConfig+0xf0>
 80089fa:	4b51      	ldr	r3, [pc, #324]	; (8008b40 <UART_SetConfig+0x288>)
 80089fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a08:	d05e      	beq.n	8008ac8 <UART_SetConfig+0x210>
 8008a0a:	d806      	bhi.n	8008a1a <UART_SetConfig+0x162>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d05d      	beq.n	8008acc <UART_SetConfig+0x214>
 8008a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a14:	d15c      	bne.n	8008ad0 <UART_SetConfig+0x218>
 8008a16:	2304      	movs	r3, #4
 8008a18:	e7c6      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a1e:	d159      	bne.n	8008ad4 <UART_SetConfig+0x21c>
 8008a20:	2308      	movs	r3, #8
 8008a22:	e7c1      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a24:	4b46      	ldr	r3, [pc, #280]	; (8008b40 <UART_SetConfig+0x288>)
 8008a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a2a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008a2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a32:	d051      	beq.n	8008ad8 <UART_SetConfig+0x220>
 8008a34:	d806      	bhi.n	8008a44 <UART_SetConfig+0x18c>
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d050      	beq.n	8008adc <UART_SetConfig+0x224>
 8008a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a3e:	d14f      	bne.n	8008ae0 <UART_SetConfig+0x228>
 8008a40:	2304      	movs	r3, #4
 8008a42:	e7b1      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a48:	d14c      	bne.n	8008ae4 <UART_SetConfig+0x22c>
 8008a4a:	2308      	movs	r3, #8
 8008a4c:	e7ac      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a4e:	4b3c      	ldr	r3, [pc, #240]	; (8008b40 <UART_SetConfig+0x288>)
 8008a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a54:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a5c:	d044      	beq.n	8008ae8 <UART_SetConfig+0x230>
 8008a5e:	d806      	bhi.n	8008a6e <UART_SetConfig+0x1b6>
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d043      	beq.n	8008aec <UART_SetConfig+0x234>
 8008a64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a68:	d142      	bne.n	8008af0 <UART_SetConfig+0x238>
 8008a6a:	2304      	movs	r3, #4
 8008a6c:	e79c      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a6e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008a72:	d13f      	bne.n	8008af4 <UART_SetConfig+0x23c>
 8008a74:	2308      	movs	r3, #8
 8008a76:	e797      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a78:	4b31      	ldr	r3, [pc, #196]	; (8008b40 <UART_SetConfig+0x288>)
 8008a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a7e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a86:	d037      	beq.n	8008af8 <UART_SetConfig+0x240>
 8008a88:	d805      	bhi.n	8008a96 <UART_SetConfig+0x1de>
 8008a8a:	b3bb      	cbz	r3, 8008afc <UART_SetConfig+0x244>
 8008a8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a90:	d136      	bne.n	8008b00 <UART_SetConfig+0x248>
 8008a92:	2304      	movs	r3, #4
 8008a94:	e788      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008a96:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008a9a:	d133      	bne.n	8008b04 <UART_SetConfig+0x24c>
 8008a9c:	2308      	movs	r3, #8
 8008a9e:	e783      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008aa0:	2302      	movs	r3, #2
 8008aa2:	e781      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	e77f      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	e77d      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008aac:	2300      	movs	r3, #0
 8008aae:	e77b      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ab0:	2310      	movs	r3, #16
 8008ab2:	e779      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ab4:	2310      	movs	r3, #16
 8008ab6:	e777      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ab8:	2302      	movs	r3, #2
 8008aba:	e775      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008abc:	2300      	movs	r3, #0
 8008abe:	e773      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	e771      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ac4:	2310      	movs	r3, #16
 8008ac6:	e76f      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ac8:	2302      	movs	r3, #2
 8008aca:	e76d      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008acc:	2300      	movs	r3, #0
 8008ace:	e76b      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ad0:	2310      	movs	r3, #16
 8008ad2:	e769      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ad4:	2310      	movs	r3, #16
 8008ad6:	e767      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ad8:	2302      	movs	r3, #2
 8008ada:	e765      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008adc:	2301      	movs	r3, #1
 8008ade:	e763      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ae0:	2310      	movs	r3, #16
 8008ae2:	e761      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ae4:	2310      	movs	r3, #16
 8008ae6:	e75f      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008ae8:	2302      	movs	r3, #2
 8008aea:	e75d      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008aec:	2300      	movs	r3, #0
 8008aee:	e75b      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008af0:	2310      	movs	r3, #16
 8008af2:	e759      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008af4:	2310      	movs	r3, #16
 8008af6:	e757      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008af8:	2302      	movs	r3, #2
 8008afa:	e755      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008afc:	2300      	movs	r3, #0
 8008afe:	e753      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008b00:	2310      	movs	r3, #16
 8008b02:	e751      	b.n	80089a8 <UART_SetConfig+0xf0>
 8008b04:	2310      	movs	r3, #16
 8008b06:	e74f      	b.n	80089a8 <UART_SetConfig+0xf0>
		switch (clocksource) {
 8008b08:	2b08      	cmp	r3, #8
 8008b0a:	d85b      	bhi.n	8008bc4 <UART_SetConfig+0x30c>
 8008b0c:	e8df f003 	tbb	[pc, r3]
 8008b10:	5a3a341a 	.word	0x5a3a341a
 8008b14:	5a5a5a37 	.word	0x5a5a5a37
 8008b18:	1e          	.byte	0x1e
 8008b19:	00          	.byte	0x00
 8008b1a:	bf00      	nop
 8008b1c:	efff69f3 	.word	0xefff69f3
 8008b20:	40011000 	.word	0x40011000
 8008b24:	40004400 	.word	0x40004400
 8008b28:	40004800 	.word	0x40004800
 8008b2c:	40004c00 	.word	0x40004c00
 8008b30:	40005000 	.word	0x40005000
 8008b34:	40011400 	.word	0x40011400
 8008b38:	40007800 	.word	0x40007800
 8008b3c:	40007c00 	.word	0x40007c00
 8008b40:	40023800 	.word	0x40023800
			pclk = HAL_RCC_GetPCLK1Freq();
 8008b44:	f7fe fd76 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
		if (pclk != 0U) {
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d03d      	beq.n	8008bc8 <UART_SetConfig+0x310>
			usartdiv = (uint32_t) (UART_DIV_SAMPLING8(pclk,
 8008b4c:	6862      	ldr	r2, [r4, #4]
 8008b4e:	0853      	lsrs	r3, r2, #1
 8008b50:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008b54:	fbb3 f3f2 	udiv	r3, r3, r2
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8008b58:	f1a3 0110 	sub.w	r1, r3, #16
 8008b5c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8008b60:	4291      	cmp	r1, r2
 8008b62:	d833      	bhi.n	8008bcc <UART_SetConfig+0x314>
				brrtemp = (uint16_t) (usartdiv & 0xFFF0U);
 8008b64:	b29a      	uxth	r2, r3
 8008b66:	f022 020f 	bic.w	r2, r2, #15
				brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 8008b6a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8008b6e:	4313      	orrs	r3, r2
				huart->Instance->BRR = brrtemp;
 8008b70:	6822      	ldr	r2, [r4, #0]
 8008b72:	60d3      	str	r3, [r2, #12]
 8008b74:	2000      	movs	r0, #0
 8008b76:	e030      	b.n	8008bda <UART_SetConfig+0x322>
			pclk = HAL_RCC_GetPCLK2Freq();
 8008b78:	f7fe fd6c 	bl	8007654 <HAL_RCC_GetPCLK2Freq>
			break;
 8008b7c:	e7e4      	b.n	8008b48 <UART_SetConfig+0x290>
			pclk = HAL_RCC_GetSysClockFreq();
 8008b7e:	f7fe fc49 	bl	8007414 <HAL_RCC_GetSysClockFreq>
			break;
 8008b82:	e7e1      	b.n	8008b48 <UART_SetConfig+0x290>
			pclk = (uint32_t) HSI_VALUE;
 8008b84:	4817      	ldr	r0, [pc, #92]	; (8008be4 <UART_SetConfig+0x32c>)
 8008b86:	e7e1      	b.n	8008b4c <UART_SetConfig+0x294>
		switch (clocksource) {
 8008b88:	4816      	ldr	r0, [pc, #88]	; (8008be4 <UART_SetConfig+0x32c>)
 8008b8a:	e002      	b.n	8008b92 <UART_SetConfig+0x2da>
			pclk = HAL_RCC_GetPCLK1Freq();
 8008b8c:	f7fe fd52 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
		if (pclk != 0U) {
 8008b90:	b300      	cbz	r0, 8008bd4 <UART_SetConfig+0x31c>
			usartdiv = (uint32_t) (UART_DIV_SAMPLING16(pclk,
 8008b92:	6863      	ldr	r3, [r4, #4]
 8008b94:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8008b98:	fbb0 f0f3 	udiv	r0, r0, r3
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8008b9c:	f1a0 0210 	sub.w	r2, r0, #16
 8008ba0:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d817      	bhi.n	8008bd8 <UART_SetConfig+0x320>
				huart->Instance->BRR = (uint16_t) usartdiv;
 8008ba8:	6823      	ldr	r3, [r4, #0]
 8008baa:	b280      	uxth	r0, r0
 8008bac:	60d8      	str	r0, [r3, #12]
 8008bae:	2000      	movs	r0, #0
 8008bb0:	e013      	b.n	8008bda <UART_SetConfig+0x322>
			pclk = HAL_RCC_GetPCLK2Freq();
 8008bb2:	f7fe fd4f 	bl	8007654 <HAL_RCC_GetPCLK2Freq>
			break;
 8008bb6:	e7eb      	b.n	8008b90 <UART_SetConfig+0x2d8>
			pclk = HAL_RCC_GetSysClockFreq();
 8008bb8:	f7fe fc2c 	bl	8007414 <HAL_RCC_GetSysClockFreq>
			break;
 8008bbc:	e7e8      	b.n	8008b90 <UART_SetConfig+0x2d8>
			pclk = (uint32_t) LSE_VALUE;
 8008bbe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008bc2:	e7e6      	b.n	8008b92 <UART_SetConfig+0x2da>
		switch (clocksource) {
 8008bc4:	2001      	movs	r0, #1
 8008bc6:	e008      	b.n	8008bda <UART_SetConfig+0x322>
 8008bc8:	2000      	movs	r0, #0
 8008bca:	e006      	b.n	8008bda <UART_SetConfig+0x322>
				ret = HAL_ERROR;
 8008bcc:	2001      	movs	r0, #1
 8008bce:	e004      	b.n	8008bda <UART_SetConfig+0x322>
		switch (clocksource) {
 8008bd0:	2001      	movs	r0, #1
 8008bd2:	e002      	b.n	8008bda <UART_SetConfig+0x322>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	e000      	b.n	8008bda <UART_SetConfig+0x322>
				ret = HAL_ERROR;
 8008bd8:	2001      	movs	r0, #1
	huart->RxISR = NULL;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	66a3      	str	r3, [r4, #104]	; 0x68
	huart->TxISR = NULL;
 8008bde:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8008be0:	bd10      	pop	{r4, pc}
 8008be2:	bf00      	nop
 8008be4:	00f42400 	.word	0x00f42400

08008be8 <UART_AdvFeatureConfig>:
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008be8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bea:	f013 0f01 	tst.w	r3, #1
 8008bee:	d006      	beq.n	8008bfe <UART_AdvFeatureConfig+0x16>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV,
 8008bf0:	6802      	ldr	r2, [r0, #0]
 8008bf2:	6853      	ldr	r3, [r2, #4]
 8008bf4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008bf8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008bfa:	430b      	orrs	r3, r1
 8008bfc:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008bfe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c00:	f013 0f02 	tst.w	r3, #2
 8008c04:	d006      	beq.n	8008c14 <UART_AdvFeatureConfig+0x2c>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV,
 8008c06:	6802      	ldr	r2, [r0, #0]
 8008c08:	6853      	ldr	r3, [r2, #4]
 8008c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c0e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008c10:	430b      	orrs	r3, r1
 8008c12:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c16:	f013 0f04 	tst.w	r3, #4
 8008c1a:	d006      	beq.n	8008c2a <UART_AdvFeatureConfig+0x42>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV,
 8008c1c:	6802      	ldr	r2, [r0, #0]
 8008c1e:	6853      	ldr	r3, [r2, #4]
 8008c20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c24:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8008c26:	430b      	orrs	r3, r1
 8008c28:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c2a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c2c:	f013 0f08 	tst.w	r3, #8
 8008c30:	d006      	beq.n	8008c40 <UART_AdvFeatureConfig+0x58>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP,
 8008c32:	6802      	ldr	r2, [r0, #0]
 8008c34:	6853      	ldr	r3, [r2, #4]
 8008c36:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008c3a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8008c3c:	430b      	orrs	r3, r1
 8008c3e:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c40:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c42:	f013 0f10 	tst.w	r3, #16
 8008c46:	d006      	beq.n	8008c56 <UART_AdvFeatureConfig+0x6e>
		MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS,
 8008c48:	6802      	ldr	r2, [r0, #0]
 8008c4a:	6893      	ldr	r3, [r2, #8]
 8008c4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c50:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8008c52:	430b      	orrs	r3, r1
 8008c54:	6093      	str	r3, [r2, #8]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c56:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c58:	f013 0f20 	tst.w	r3, #32
 8008c5c:	d006      	beq.n	8008c6c <UART_AdvFeatureConfig+0x84>
		MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE,
 8008c5e:	6802      	ldr	r2, [r0, #0]
 8008c60:	6893      	ldr	r3, [r2, #8]
 8008c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c66:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8008c68:	430b      	orrs	r3, r1
 8008c6a:	6093      	str	r3, [r2, #8]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c6c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c6e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008c72:	d00a      	beq.n	8008c8a <UART_AdvFeatureConfig+0xa2>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN,
 8008c74:	6802      	ldr	r2, [r0, #0]
 8008c76:	6853      	ldr	r3, [r2, #4]
 8008c78:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008c7c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008c7e:	430b      	orrs	r3, r1
 8008c80:	6053      	str	r3, [r2, #4]
		if (huart->AdvancedInit.AutoBaudRateEnable
 8008c82:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008c84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c88:	d00b      	beq.n	8008ca2 <UART_AdvFeatureConfig+0xba>
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8008c8a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008c90:	d006      	beq.n	8008ca0 <UART_AdvFeatureConfig+0xb8>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST,
 8008c92:	6802      	ldr	r2, [r0, #0]
 8008c94:	6853      	ldr	r3, [r2, #4]
 8008c96:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008c9a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008c9c:	430b      	orrs	r3, r1
 8008c9e:	6053      	str	r3, [r2, #4]
}
 8008ca0:	4770      	bx	lr
			MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE,
 8008ca2:	6802      	ldr	r2, [r0, #0]
 8008ca4:	6853      	ldr	r3, [r2, #4]
 8008ca6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008caa:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8008cac:	430b      	orrs	r3, r1
 8008cae:	6053      	str	r3, [r2, #4]
 8008cb0:	e7eb      	b.n	8008c8a <UART_AdvFeatureConfig+0xa2>

08008cb2 <UART_WaitOnFlagUntilTimeout>:
		uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) {
 8008cb2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	460f      	mov	r7, r1
 8008cba:	4616      	mov	r6, r2
 8008cbc:	4699      	mov	r9, r3
 8008cbe:	f8dd 8020 	ldr.w	r8, [sp, #32]
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8008cc2:	682b      	ldr	r3, [r5, #0]
 8008cc4:	69dc      	ldr	r4, [r3, #28]
 8008cc6:	ea37 0404 	bics.w	r4, r7, r4
 8008cca:	bf0c      	ite	eq
 8008ccc:	2401      	moveq	r4, #1
 8008cce:	2400      	movne	r4, #0
 8008cd0:	42b4      	cmp	r4, r6
 8008cd2:	d155      	bne.n	8008d80 <UART_WaitOnFlagUntilTimeout+0xce>
		if (Timeout != HAL_MAX_DELAY) {
 8008cd4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008cd8:	d0f3      	beq.n	8008cc2 <UART_WaitOnFlagUntilTimeout+0x10>
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 8008cda:	f7fc faa7 	bl	800522c <HAL_GetTick>
 8008cde:	eba0 0009 	sub.w	r0, r0, r9
 8008ce2:	4540      	cmp	r0, r8
 8008ce4:	d82e      	bhi.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x92>
 8008ce6:	f1b8 0f00 	cmp.w	r8, #0
 8008cea:	d02b      	beq.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x92>
			if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) {
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	f012 0f04 	tst.w	r2, #4
 8008cf4:	d0e5      	beq.n	8008cc2 <UART_WaitOnFlagUntilTimeout+0x10>
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) {
 8008cf6:	69da      	ldr	r2, [r3, #28]
 8008cf8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8008cfc:	d0e1      	beq.n	8008cc2 <UART_WaitOnFlagUntilTimeout+0x10>
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cfe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d02:	621a      	str	r2, [r3, #32]
					ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8008d04:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	e852 3f00 	ldrex	r3, [r2]
 8008d0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0e:	e842 3100 	strex	r1, r3, [r2]
 8008d12:	2900      	cmp	r1, #0
 8008d14:	d1f6      	bne.n	8008d04 <UART_WaitOnFlagUntilTimeout+0x52>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d16:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	f102 0308 	add.w	r3, r2, #8
 8008d1c:	e853 3f00 	ldrex	r3, [r3]
 8008d20:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	3208      	adds	r2, #8
 8008d26:	e842 3100 	strex	r1, r3, [r2]
 8008d2a:	2900      	cmp	r1, #0
 8008d2c:	d1f3      	bne.n	8008d16 <UART_WaitOnFlagUntilTimeout+0x64>
					huart->gState = HAL_UART_STATE_READY;
 8008d2e:	2320      	movs	r3, #32
 8008d30:	67eb      	str	r3, [r5, #124]	; 0x7c
					huart->RxState = HAL_UART_STATE_READY;
 8008d32:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
					huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d36:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
					__HAL_UNLOCK(huart);
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
					return HAL_TIMEOUT;
 8008d40:	2003      	movs	r0, #3
 8008d42:	e01e      	b.n	8008d82 <UART_WaitOnFlagUntilTimeout+0xd0>
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8008d44:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	e852 3f00 	ldrex	r3, [r2]
 8008d4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	e842 3100 	strex	r1, r3, [r2]
 8008d52:	2900      	cmp	r1, #0
 8008d54:	d1f6      	bne.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x92>
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d56:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	f102 0308 	add.w	r3, r2, #8
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d64:	3208      	adds	r2, #8
 8008d66:	e842 3100 	strex	r1, r3, [r2]
 8008d6a:	2900      	cmp	r1, #0
 8008d6c:	d1f3      	bne.n	8008d56 <UART_WaitOnFlagUntilTimeout+0xa4>
				huart->gState = HAL_UART_STATE_READY;
 8008d6e:	2320      	movs	r3, #32
 8008d70:	67eb      	str	r3, [r5, #124]	; 0x7c
				huart->RxState = HAL_UART_STATE_READY;
 8008d72:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
				__HAL_UNLOCK(huart);
 8008d76:	2300      	movs	r3, #0
 8008d78:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
				return HAL_TIMEOUT;
 8008d7c:	2003      	movs	r0, #3
 8008d7e:	e000      	b.n	8008d82 <UART_WaitOnFlagUntilTimeout+0xd0>
	return HAL_OK;
 8008d80:	2000      	movs	r0, #0
}
 8008d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008d86 <HAL_UART_Receive>:
		uint16_t Size, uint32_t Timeout) {
 8008d86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	461e      	mov	r6, r3
	if (huart->RxState == HAL_UART_STATE_READY) {
 8008d8e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8008d92:	2b20      	cmp	r3, #32
 8008d94:	d178      	bne.n	8008e88 <HAL_UART_Receive+0x102>
 8008d96:	4604      	mov	r4, r0
 8008d98:	460d      	mov	r5, r1
 8008d9a:	4690      	mov	r8, r2
		if ((pData == NULL) || (Size == 0U)) {
 8008d9c:	2a00      	cmp	r2, #0
 8008d9e:	bf18      	it	ne
 8008da0:	2900      	cmpne	r1, #0
 8008da2:	d101      	bne.n	8008da8 <HAL_UART_Receive+0x22>
			return HAL_ERROR;
 8008da4:	2001      	movs	r0, #1
 8008da6:	e070      	b.n	8008e8a <HAL_UART_Receive+0x104>
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008da8:	2300      	movs	r3, #0
 8008daa:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
		huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008dae:	2222      	movs	r2, #34	; 0x22
 8008db0:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
		huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db4:	6603      	str	r3, [r0, #96]	; 0x60
		tickstart = HAL_GetTick();
 8008db6:	f7fc fa39 	bl	800522c <HAL_GetTick>
 8008dba:	4607      	mov	r7, r0
		huart->RxXferSize = Size;
 8008dbc:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
		huart->RxXferCount = Size;
 8008dc0:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
		UART_MASK_COMPUTATION(huart);
 8008dc4:	68a3      	ldr	r3, [r4, #8]
 8008dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dca:	d006      	beq.n	8008dda <HAL_UART_Receive+0x54>
 8008dcc:	b9a3      	cbnz	r3, 8008df8 <HAL_UART_Receive+0x72>
 8008dce:	6922      	ldr	r2, [r4, #16]
 8008dd0:	b972      	cbnz	r2, 8008df0 <HAL_UART_Receive+0x6a>
 8008dd2:	22ff      	movs	r2, #255	; 0xff
 8008dd4:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008dd8:	e014      	b.n	8008e04 <HAL_UART_Receive+0x7e>
 8008dda:	6922      	ldr	r2, [r4, #16]
 8008ddc:	b922      	cbnz	r2, 8008de8 <HAL_UART_Receive+0x62>
 8008dde:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008de2:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008de6:	e00d      	b.n	8008e04 <HAL_UART_Receive+0x7e>
 8008de8:	22ff      	movs	r2, #255	; 0xff
 8008dea:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008dee:	e009      	b.n	8008e04 <HAL_UART_Receive+0x7e>
 8008df0:	227f      	movs	r2, #127	; 0x7f
 8008df2:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008df6:	e005      	b.n	8008e04 <HAL_UART_Receive+0x7e>
 8008df8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008dfc:	d00a      	beq.n	8008e14 <HAL_UART_Receive+0x8e>
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
		uhMask = huart->Mask;
 8008e04:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e0c:	d00c      	beq.n	8008e28 <HAL_UART_Receive+0xa2>
			pdata16bits = NULL;
 8008e0e:	f04f 0900 	mov.w	r9, #0
 8008e12:	e01f      	b.n	8008e54 <HAL_UART_Receive+0xce>
		UART_MASK_COMPUTATION(huart);
 8008e14:	6922      	ldr	r2, [r4, #16]
 8008e16:	b91a      	cbnz	r2, 8008e20 <HAL_UART_Receive+0x9a>
 8008e18:	227f      	movs	r2, #127	; 0x7f
 8008e1a:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008e1e:	e7f1      	b.n	8008e04 <HAL_UART_Receive+0x7e>
 8008e20:	223f      	movs	r2, #63	; 0x3f
 8008e22:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8008e26:	e7ed      	b.n	8008e04 <HAL_UART_Receive+0x7e>
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 8008e28:	6923      	ldr	r3, [r4, #16]
 8008e2a:	b113      	cbz	r3, 8008e32 <HAL_UART_Receive+0xac>
			pdata16bits = NULL;
 8008e2c:	f04f 0900 	mov.w	r9, #0
 8008e30:	e010      	b.n	8008e54 <HAL_UART_Receive+0xce>
			pdata16bits = (uint16_t*) pData;
 8008e32:	46a9      	mov	r9, r5
			pdata8bits = NULL;
 8008e34:	2500      	movs	r5, #0
 8008e36:	e00d      	b.n	8008e54 <HAL_UART_Receive+0xce>
						(uint8_t) (huart->Instance->RDR & (uint8_t) uhMask);
 8008e38:	6823      	ldr	r3, [r4, #0]
 8008e3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e3c:	fa5f f388 	uxtb.w	r3, r8
 8008e40:	4013      	ands	r3, r2
				*pdata8bits =
 8008e42:	f805 3b01 	strb.w	r3, [r5], #1
			huart->RxXferCount--;
 8008e46:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 8008e4a:	b292      	uxth	r2, r2
 8008e4c:	3a01      	subs	r2, #1
 8008e4e:	b292      	uxth	r2, r2
 8008e50:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
		while (huart->RxXferCount > 0U) {
 8008e54:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	b183      	cbz	r3, 8008e7e <HAL_UART_Receive+0xf8>
			if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET,
 8008e5c:	9600      	str	r6, [sp, #0]
 8008e5e:	463b      	mov	r3, r7
 8008e60:	2200      	movs	r2, #0
 8008e62:	2120      	movs	r1, #32
 8008e64:	4620      	mov	r0, r4
 8008e66:	f7ff ff24 	bl	8008cb2 <UART_WaitOnFlagUntilTimeout>
 8008e6a:	b988      	cbnz	r0, 8008e90 <HAL_UART_Receive+0x10a>
			if (pdata8bits == NULL) {
 8008e6c:	2d00      	cmp	r5, #0
 8008e6e:	d1e3      	bne.n	8008e38 <HAL_UART_Receive+0xb2>
				*pdata16bits = (uint16_t) (huart->Instance->RDR & uhMask);
 8008e70:	6823      	ldr	r3, [r4, #0]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e74:	ea08 0303 	and.w	r3, r8, r3
 8008e78:	f829 3b02 	strh.w	r3, [r9], #2
				pdata16bits++;
 8008e7c:	e7e3      	b.n	8008e46 <HAL_UART_Receive+0xc0>
		huart->RxState = HAL_UART_STATE_READY;
 8008e7e:	2320      	movs	r3, #32
 8008e80:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		return HAL_OK;
 8008e84:	2000      	movs	r0, #0
 8008e86:	e000      	b.n	8008e8a <HAL_UART_Receive+0x104>
		return HAL_BUSY;
 8008e88:	2002      	movs	r0, #2
}
 8008e8a:	b003      	add	sp, #12
 8008e8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				return HAL_TIMEOUT;
 8008e90:	2003      	movs	r0, #3
 8008e92:	e7fa      	b.n	8008e8a <HAL_UART_Receive+0x104>

08008e94 <UART_CheckIdleState>:
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) {
 8008e94:	b530      	push	{r4, r5, lr}
 8008e96:	b083      	sub	sp, #12
 8008e98:	4604      	mov	r4, r0
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	tickstart = HAL_GetTick();
 8008ea0:	f7fc f9c4 	bl	800522c <HAL_GetTick>
 8008ea4:	4605      	mov	r5, r0
	if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) {
 8008ea6:	6822      	ldr	r2, [r4, #0]
 8008ea8:	6812      	ldr	r2, [r2, #0]
 8008eaa:	f012 0f08 	tst.w	r2, #8
 8008eae:	d10f      	bne.n	8008ed0 <UART_CheckIdleState+0x3c>
	if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) {
 8008eb0:	6823      	ldr	r3, [r4, #0]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f013 0f04 	tst.w	r3, #4
 8008eb8:	d118      	bne.n	8008eec <UART_CheckIdleState+0x58>
	huart->gState = HAL_UART_STATE_READY;
 8008eba:	2320      	movs	r3, #32
 8008ebc:	67e3      	str	r3, [r4, #124]	; 0x7c
	huart->RxState = HAL_UART_STATE_READY;
 8008ebe:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	6620      	str	r0, [r4, #96]	; 0x60
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ec6:	6660      	str	r0, [r4, #100]	; 0x64
	__HAL_UNLOCK(huart);
 8008ec8:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
}
 8008ecc:	b003      	add	sp, #12
 8008ece:	bd30      	pop	{r4, r5, pc}
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET,
 8008ed0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ed4:	9300      	str	r3, [sp, #0]
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f7ff fee7 	bl	8008cb2 <UART_WaitOnFlagUntilTimeout>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	d0e3      	beq.n	8008eb0 <UART_CheckIdleState+0x1c>
			return HAL_TIMEOUT;
 8008ee8:	2003      	movs	r0, #3
 8008eea:	e7ef      	b.n	8008ecc <UART_CheckIdleState+0x38>
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,
 8008eec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ef0:	9300      	str	r3, [sp, #0]
 8008ef2:	462b      	mov	r3, r5
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008efa:	4620      	mov	r0, r4
 8008efc:	f7ff fed9 	bl	8008cb2 <UART_WaitOnFlagUntilTimeout>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d0da      	beq.n	8008eba <UART_CheckIdleState+0x26>
			return HAL_TIMEOUT;
 8008f04:	2003      	movs	r0, #3
 8008f06:	e7e1      	b.n	8008ecc <UART_CheckIdleState+0x38>

08008f08 <HAL_UART_Init>:
	if (huart == NULL) {
 8008f08:	b368      	cbz	r0, 8008f66 <HAL_UART_Init+0x5e>
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8008f0a:	b510      	push	{r4, lr}
 8008f0c:	4604      	mov	r4, r0
	if (huart->gState == HAL_UART_STATE_RESET) {
 8008f0e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8008f10:	b303      	cbz	r3, 8008f54 <HAL_UART_Init+0x4c>
	huart->gState = HAL_UART_STATE_BUSY;
 8008f12:	2324      	movs	r3, #36	; 0x24
 8008f14:	67e3      	str	r3, [r4, #124]	; 0x7c
	__HAL_UART_DISABLE(huart);
 8008f16:	6822      	ldr	r2, [r4, #0]
 8008f18:	6813      	ldr	r3, [r2, #0]
 8008f1a:	f023 0301 	bic.w	r3, r3, #1
 8008f1e:	6013      	str	r3, [r2, #0]
	if (UART_SetConfig(huart) == HAL_ERROR) {
 8008f20:	4620      	mov	r0, r4
 8008f22:	f7ff fcc9 	bl	80088b8 <UART_SetConfig>
 8008f26:	2801      	cmp	r0, #1
 8008f28:	d013      	beq.n	8008f52 <HAL_UART_Init+0x4a>
	if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) {
 8008f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f2c:	b9bb      	cbnz	r3, 8008f5e <HAL_UART_Init+0x56>
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f2e:	6822      	ldr	r2, [r4, #0]
 8008f30:	6853      	ldr	r3, [r2, #4]
 8008f32:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008f36:	6053      	str	r3, [r2, #4]
	CLEAR_BIT(huart->Instance->CR3,
 8008f38:	6822      	ldr	r2, [r4, #0]
 8008f3a:	6893      	ldr	r3, [r2, #8]
 8008f3c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8008f40:	6093      	str	r3, [r2, #8]
	__HAL_UART_ENABLE(huart);
 8008f42:	6822      	ldr	r2, [r4, #0]
 8008f44:	6813      	ldr	r3, [r2, #0]
 8008f46:	f043 0301 	orr.w	r3, r3, #1
 8008f4a:	6013      	str	r3, [r2, #0]
	return (UART_CheckIdleState(huart));
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f7ff ffa1 	bl	8008e94 <UART_CheckIdleState>
}
 8008f52:	bd10      	pop	{r4, pc}
		huart->Lock = HAL_UNLOCKED;
 8008f54:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
		HAL_UART_MspInit(huart);
 8008f58:	f7fc f87e 	bl	8005058 <HAL_UART_MspInit>
 8008f5c:	e7d9      	b.n	8008f12 <HAL_UART_Init+0xa>
		UART_AdvFeatureConfig(huart);
 8008f5e:	4620      	mov	r0, r4
 8008f60:	f7ff fe42 	bl	8008be8 <UART_AdvFeatureConfig>
 8008f64:	e7e3      	b.n	8008f2e <HAL_UART_Init+0x26>
		return HAL_ERROR;
 8008f66:	2001      	movs	r0, #1
}
 8008f68:	4770      	bx	lr
	...

08008f6c <UART_Start_Receive_DMA>:
		uint8_t *pData, uint16_t Size) {
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	4604      	mov	r4, r0
 8008f70:	4613      	mov	r3, r2
	huart->pRxBuffPtr = pData;
 8008f72:	6541      	str	r1, [r0, #84]	; 0x54
	huart->RxXferSize = Size;
 8008f74:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f7e:	2222      	movs	r2, #34	; 0x22
 8008f80:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	if (huart->hdmarx != NULL) {
 8008f84:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008f86:	b18a      	cbz	r2, 8008fac <UART_Start_Receive_DMA+0x40>
		huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f88:	491f      	ldr	r1, [pc, #124]	; (8009008 <UART_Start_Receive_DMA+0x9c>)
 8008f8a:	63d1      	str	r1, [r2, #60]	; 0x3c
		huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f8c:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008f8e:	491f      	ldr	r1, [pc, #124]	; (800900c <UART_Start_Receive_DMA+0xa0>)
 8008f90:	6411      	str	r1, [r2, #64]	; 0x40
		huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f92:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008f94:	491e      	ldr	r1, [pc, #120]	; (8009010 <UART_Start_Receive_DMA+0xa4>)
 8008f96:	64d1      	str	r1, [r2, #76]	; 0x4c
		huart->hdmarx->XferAbortCallback = NULL;
 8008f98:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	6511      	str	r1, [r2, #80]	; 0x50
		if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t) &huart->Instance->RDR,
 8008f9e:	6801      	ldr	r1, [r0, #0]
 8008fa0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008fa2:	3124      	adds	r1, #36	; 0x24
 8008fa4:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8008fa6:	f7fc fab3 	bl	8005510 <HAL_DMA_Start_IT>
 8008faa:	bb20      	cbnz	r0, 8008ff6 <UART_Start_Receive_DMA+0x8a>
	if (huart->Init.Parity != UART_PARITY_NONE) {
 8008fac:	6923      	ldr	r3, [r4, #16]
 8008fae:	b143      	cbz	r3, 8008fc2 <UART_Start_Receive_DMA+0x56>
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fb0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb2:	e852 3f00 	ldrex	r3, [r2]
 8008fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fba:	e842 3100 	strex	r1, r3, [r2]
 8008fbe:	2900      	cmp	r1, #0
 8008fc0:	d1f6      	bne.n	8008fb0 <UART_Start_Receive_DMA+0x44>
	ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fc2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc4:	f102 0308 	add.w	r3, r2, #8
 8008fc8:	e853 3f00 	ldrex	r3, [r3]
 8008fcc:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	3208      	adds	r2, #8
 8008fd2:	e842 3100 	strex	r1, r3, [r2]
 8008fd6:	2900      	cmp	r1, #0
 8008fd8:	d1f3      	bne.n	8008fc2 <UART_Start_Receive_DMA+0x56>
	ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fda:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fdc:	f102 0308 	add.w	r3, r2, #8
 8008fe0:	e853 3f00 	ldrex	r3, [r3]
 8008fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe8:	3208      	adds	r2, #8
 8008fea:	e842 3100 	strex	r1, r3, [r2]
 8008fee:	2900      	cmp	r1, #0
 8008ff0:	d1f3      	bne.n	8008fda <UART_Start_Receive_DMA+0x6e>
	return HAL_OK;
 8008ff2:	2000      	movs	r0, #0
}
 8008ff4:	bd10      	pop	{r4, pc}
			huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ff6:	2310      	movs	r3, #16
 8008ff8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
			huart->RxState = HAL_UART_STATE_READY;
 8008ffc:	2320      	movs	r3, #32
 8008ffe:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
			return HAL_ERROR;
 8009002:	2001      	movs	r0, #1
 8009004:	e7f6      	b.n	8008ff4 <UART_Start_Receive_DMA+0x88>
 8009006:	bf00      	nop
 8009008:	0800853b 	.word	0x0800853b
 800900c:	0800851b 	.word	0x0800851b
 8009010:	080084af 	.word	0x080084af

08009014 <HAL_UART_Receive_DMA>:
		uint8_t *pData, uint16_t Size) {
 8009014:	b538      	push	{r3, r4, r5, lr}
	if (huart->RxState == HAL_UART_STATE_READY) {
 8009016:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800901a:	2b20      	cmp	r3, #32
 800901c:	d116      	bne.n	800904c <HAL_UART_Receive_DMA+0x38>
		if ((pData == NULL) || (Size == 0U)) {
 800901e:	2a00      	cmp	r2, #0
 8009020:	bf18      	it	ne
 8009022:	2900      	cmpne	r1, #0
 8009024:	d014      	beq.n	8009050 <HAL_UART_Receive_DMA+0x3c>
		huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009026:	2300      	movs	r3, #0
 8009028:	6603      	str	r3, [r0, #96]	; 0x60
		if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U) {
 800902a:	6803      	ldr	r3, [r0, #0]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8009032:	d008      	beq.n	8009046 <HAL_UART_Receive_DMA+0x32>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009034:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009036:	e854 3f00 	ldrex	r3, [r4]
 800903a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800903e:	e844 3500 	strex	r5, r3, [r4]
 8009042:	2d00      	cmp	r5, #0
 8009044:	d1f6      	bne.n	8009034 <HAL_UART_Receive_DMA+0x20>
		return (UART_Start_Receive_DMA(huart, pData, Size));
 8009046:	f7ff ff91 	bl	8008f6c <UART_Start_Receive_DMA>
 800904a:	e000      	b.n	800904e <HAL_UART_Receive_DMA+0x3a>
		return HAL_BUSY;
 800904c:	2002      	movs	r0, #2
}
 800904e:	bd38      	pop	{r3, r4, r5, pc}
			return HAL_ERROR;
 8009050:	2001      	movs	r0, #1
 8009052:	e7fc      	b.n	800904e <HAL_UART_Receive_DMA+0x3a>

08009054 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009054:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009056:	680b      	ldr	r3, [r1, #0]
 8009058:	b9cb      	cbnz	r3, 800908e <FMC_SDRAM_Init+0x3a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800905a:	6803      	ldr	r3, [r0, #0]
 800905c:	4a19      	ldr	r2, [pc, #100]	; (80090c4 <FMC_SDRAM_Init+0x70>)
 800905e:	401a      	ands	r2, r3
 8009060:	684b      	ldr	r3, [r1, #4]
 8009062:	688c      	ldr	r4, [r1, #8]
 8009064:	4323      	orrs	r3, r4
 8009066:	68cc      	ldr	r4, [r1, #12]
 8009068:	4323      	orrs	r3, r4
 800906a:	690c      	ldr	r4, [r1, #16]
 800906c:	4323      	orrs	r3, r4
 800906e:	694c      	ldr	r4, [r1, #20]
 8009070:	4323      	orrs	r3, r4
 8009072:	698c      	ldr	r4, [r1, #24]
 8009074:	4323      	orrs	r3, r4
 8009076:	69cc      	ldr	r4, [r1, #28]
 8009078:	4323      	orrs	r3, r4
 800907a:	6a0c      	ldr	r4, [r1, #32]
 800907c:	4323      	orrs	r3, r4
 800907e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8009080:	430b      	orrs	r3, r1
 8009082:	431a      	orrs	r2, r3
 8009084:	6002      	str	r2, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 8009086:	2000      	movs	r0, #0
 8009088:	f85d 4b04 	ldr.w	r4, [sp], #4
 800908c:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800908e:	6803      	ldr	r3, [r0, #0]
 8009090:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009094:	69ca      	ldr	r2, [r1, #28]
 8009096:	6a0c      	ldr	r4, [r1, #32]
 8009098:	4322      	orrs	r2, r4
 800909a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800909c:	4322      	orrs	r2, r4
 800909e:	4313      	orrs	r3, r2
 80090a0:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80090a2:	6843      	ldr	r3, [r0, #4]
 80090a4:	4a07      	ldr	r2, [pc, #28]	; (80090c4 <FMC_SDRAM_Init+0x70>)
 80090a6:	401a      	ands	r2, r3
 80090a8:	684b      	ldr	r3, [r1, #4]
 80090aa:	688c      	ldr	r4, [r1, #8]
 80090ac:	4323      	orrs	r3, r4
 80090ae:	68cc      	ldr	r4, [r1, #12]
 80090b0:	4323      	orrs	r3, r4
 80090b2:	690c      	ldr	r4, [r1, #16]
 80090b4:	4323      	orrs	r3, r4
 80090b6:	694c      	ldr	r4, [r1, #20]
 80090b8:	4323      	orrs	r3, r4
 80090ba:	6989      	ldr	r1, [r1, #24]
 80090bc:	430b      	orrs	r3, r1
 80090be:	431a      	orrs	r2, r3
 80090c0:	6042      	str	r2, [r0, #4]
 80090c2:	e7e0      	b.n	8009086 <FMC_SDRAM_Init+0x32>
 80090c4:	ffff8000 	.word	0xffff8000

080090c8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80090c8:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80090ca:	bb3a      	cbnz	r2, 800911c <FMC_SDRAM_Timing_Init+0x54>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80090cc:	6882      	ldr	r2, [r0, #8]
 80090ce:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 80090d2:	680b      	ldr	r3, [r1, #0]
 80090d4:	3b01      	subs	r3, #1
 80090d6:	684c      	ldr	r4, [r1, #4]
 80090d8:	f104 3cff 	add.w	ip, r4, #4294967295
 80090dc:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80090e0:	688c      	ldr	r4, [r1, #8]
 80090e2:	f104 3cff 	add.w	ip, r4, #4294967295
 80090e6:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80090ea:	68cc      	ldr	r4, [r1, #12]
 80090ec:	f104 3cff 	add.w	ip, r4, #4294967295
 80090f0:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 80090f4:	690c      	ldr	r4, [r1, #16]
 80090f6:	f104 3cff 	add.w	ip, r4, #4294967295
 80090fa:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80090fe:	694c      	ldr	r4, [r1, #20]
 8009100:	f104 3cff 	add.w	ip, r4, #4294967295
 8009104:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8009108:	6989      	ldr	r1, [r1, #24]
 800910a:	3901      	subs	r1, #1
 800910c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009110:	4313      	orrs	r3, r2
 8009112:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
}
 8009114:	2000      	movs	r0, #0
 8009116:	f85d 4b04 	ldr.w	r4, [sp], #4
 800911a:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800911c:	6883      	ldr	r3, [r0, #8]
 800911e:	4a13      	ldr	r2, [pc, #76]	; (800916c <FMC_SDRAM_Timing_Init+0xa4>)
 8009120:	401a      	ands	r2, r3
 8009122:	68cb      	ldr	r3, [r1, #12]
 8009124:	f103 3cff 	add.w	ip, r3, #4294967295
 8009128:	694b      	ldr	r3, [r1, #20]
 800912a:	3b01      	subs	r3, #1
 800912c:	051b      	lsls	r3, r3, #20
 800912e:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 8009132:	431a      	orrs	r2, r3
 8009134:	6082      	str	r2, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009136:	68c2      	ldr	r2, [r0, #12]
 8009138:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800913c:	680b      	ldr	r3, [r1, #0]
 800913e:	3b01      	subs	r3, #1
 8009140:	684c      	ldr	r4, [r1, #4]
 8009142:	f104 3cff 	add.w	ip, r4, #4294967295
 8009146:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 800914a:	688c      	ldr	r4, [r1, #8]
 800914c:	f104 3cff 	add.w	ip, r4, #4294967295
 8009150:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8009154:	690c      	ldr	r4, [r1, #16]
 8009156:	f104 3cff 	add.w	ip, r4, #4294967295
 800915a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800915e:	6989      	ldr	r1, [r1, #24]
 8009160:	3901      	subs	r1, #1
 8009162:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009166:	4313      	orrs	r3, r2
 8009168:	60c3      	str	r3, [r0, #12]
 800916a:	e7d3      	b.n	8009114 <FMC_SDRAM_Timing_Init+0x4c>
 800916c:	ff0f0fff 	.word	0xff0f0fff

08009170 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009170:	b410      	push	{r4}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009172:	6903      	ldr	r3, [r0, #16]
 8009174:	4a09      	ldr	r2, [pc, #36]	; (800919c <FMC_SDRAM_SendCommand+0x2c>)
 8009176:	401a      	ands	r2, r3
 8009178:	680b      	ldr	r3, [r1, #0]
 800917a:	684c      	ldr	r4, [r1, #4]
 800917c:	4323      	orrs	r3, r4
 800917e:	688c      	ldr	r4, [r1, #8]
 8009180:	f104 3cff 	add.w	ip, r4, #4294967295
 8009184:	ea43 134c 	orr.w	r3, r3, ip, lsl #5
 8009188:	68c9      	ldr	r1, [r1, #12]
 800918a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800918e:	431a      	orrs	r2, r3
 8009190:	6102      	str	r2, [r0, #16]
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 8009192:	2000      	movs	r0, #0
 8009194:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	ffc00000 	.word	0xffc00000

080091a0 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80091a0:	6942      	ldr	r2, [r0, #20]
 80091a2:	4b03      	ldr	r3, [pc, #12]	; (80091b0 <FMC_SDRAM_ProgramRefreshRate+0x10>)
 80091a4:	4013      	ands	r3, r2
 80091a6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80091aa:	6143      	str	r3, [r0, #20]

  return HAL_OK;
}
 80091ac:	2000      	movs	r0, #0
 80091ae:	4770      	bx	lr
 80091b0:	ffffc001 	.word	0xffffc001

080091b4 <__cvt>:
 80091b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091b6:	ed2d 8b02 	vpush	{d8}
 80091ba:	eeb0 8b40 	vmov.f64	d8, d0
 80091be:	b085      	sub	sp, #20
 80091c0:	4617      	mov	r7, r2
 80091c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80091c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80091c6:	ee18 2a90 	vmov	r2, s17
 80091ca:	f025 0520 	bic.w	r5, r5, #32
 80091ce:	2a00      	cmp	r2, #0
 80091d0:	bfb6      	itet	lt
 80091d2:	222d      	movlt	r2, #45	; 0x2d
 80091d4:	2200      	movge	r2, #0
 80091d6:	eeb1 8b40 	vneglt.f64	d8, d0
 80091da:	2d46      	cmp	r5, #70	; 0x46
 80091dc:	460c      	mov	r4, r1
 80091de:	701a      	strb	r2, [r3, #0]
 80091e0:	d004      	beq.n	80091ec <__cvt+0x38>
 80091e2:	2d45      	cmp	r5, #69	; 0x45
 80091e4:	d100      	bne.n	80091e8 <__cvt+0x34>
 80091e6:	3401      	adds	r4, #1
 80091e8:	2102      	movs	r1, #2
 80091ea:	e000      	b.n	80091ee <__cvt+0x3a>
 80091ec:	2103      	movs	r1, #3
 80091ee:	ab03      	add	r3, sp, #12
 80091f0:	9301      	str	r3, [sp, #4]
 80091f2:	ab02      	add	r3, sp, #8
 80091f4:	9300      	str	r3, [sp, #0]
 80091f6:	4622      	mov	r2, r4
 80091f8:	4633      	mov	r3, r6
 80091fa:	eeb0 0b48 	vmov.f64	d0, d8
 80091fe:	f000 ff13 	bl	800a028 <_dtoa_r>
 8009202:	2d47      	cmp	r5, #71	; 0x47
 8009204:	d101      	bne.n	800920a <__cvt+0x56>
 8009206:	07fb      	lsls	r3, r7, #31
 8009208:	d51a      	bpl.n	8009240 <__cvt+0x8c>
 800920a:	2d46      	cmp	r5, #70	; 0x46
 800920c:	eb00 0204 	add.w	r2, r0, r4
 8009210:	d10c      	bne.n	800922c <__cvt+0x78>
 8009212:	7803      	ldrb	r3, [r0, #0]
 8009214:	2b30      	cmp	r3, #48	; 0x30
 8009216:	d107      	bne.n	8009228 <__cvt+0x74>
 8009218:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800921c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009220:	bf1c      	itt	ne
 8009222:	f1c4 0401 	rsbne	r4, r4, #1
 8009226:	6034      	strne	r4, [r6, #0]
 8009228:	6833      	ldr	r3, [r6, #0]
 800922a:	441a      	add	r2, r3
 800922c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009234:	bf08      	it	eq
 8009236:	9203      	streq	r2, [sp, #12]
 8009238:	2130      	movs	r1, #48	; 0x30
 800923a:	9b03      	ldr	r3, [sp, #12]
 800923c:	4293      	cmp	r3, r2
 800923e:	d307      	bcc.n	8009250 <__cvt+0x9c>
 8009240:	9b03      	ldr	r3, [sp, #12]
 8009242:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009244:	1a1b      	subs	r3, r3, r0
 8009246:	6013      	str	r3, [r2, #0]
 8009248:	b005      	add	sp, #20
 800924a:	ecbd 8b02 	vpop	{d8}
 800924e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009250:	1c5c      	adds	r4, r3, #1
 8009252:	9403      	str	r4, [sp, #12]
 8009254:	7019      	strb	r1, [r3, #0]
 8009256:	e7f0      	b.n	800923a <__cvt+0x86>

08009258 <__exponent>:
 8009258:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800925a:	4603      	mov	r3, r0
 800925c:	2900      	cmp	r1, #0
 800925e:	bfb8      	it	lt
 8009260:	4249      	neglt	r1, r1
 8009262:	f803 2b02 	strb.w	r2, [r3], #2
 8009266:	bfb4      	ite	lt
 8009268:	222d      	movlt	r2, #45	; 0x2d
 800926a:	222b      	movge	r2, #43	; 0x2b
 800926c:	2909      	cmp	r1, #9
 800926e:	7042      	strb	r2, [r0, #1]
 8009270:	dd2a      	ble.n	80092c8 <__exponent+0x70>
 8009272:	f10d 0207 	add.w	r2, sp, #7
 8009276:	4617      	mov	r7, r2
 8009278:	260a      	movs	r6, #10
 800927a:	4694      	mov	ip, r2
 800927c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009280:	fb06 1415 	mls	r4, r6, r5, r1
 8009284:	3430      	adds	r4, #48	; 0x30
 8009286:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800928a:	460c      	mov	r4, r1
 800928c:	2c63      	cmp	r4, #99	; 0x63
 800928e:	f102 32ff 	add.w	r2, r2, #4294967295
 8009292:	4629      	mov	r1, r5
 8009294:	dcf1      	bgt.n	800927a <__exponent+0x22>
 8009296:	3130      	adds	r1, #48	; 0x30
 8009298:	f1ac 0402 	sub.w	r4, ip, #2
 800929c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80092a0:	1c41      	adds	r1, r0, #1
 80092a2:	4622      	mov	r2, r4
 80092a4:	42ba      	cmp	r2, r7
 80092a6:	d30a      	bcc.n	80092be <__exponent+0x66>
 80092a8:	f10d 0209 	add.w	r2, sp, #9
 80092ac:	eba2 020c 	sub.w	r2, r2, ip
 80092b0:	42bc      	cmp	r4, r7
 80092b2:	bf88      	it	hi
 80092b4:	2200      	movhi	r2, #0
 80092b6:	4413      	add	r3, r2
 80092b8:	1a18      	subs	r0, r3, r0
 80092ba:	b003      	add	sp, #12
 80092bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092be:	f812 5b01 	ldrb.w	r5, [r2], #1
 80092c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80092c6:	e7ed      	b.n	80092a4 <__exponent+0x4c>
 80092c8:	2330      	movs	r3, #48	; 0x30
 80092ca:	3130      	adds	r1, #48	; 0x30
 80092cc:	7083      	strb	r3, [r0, #2]
 80092ce:	70c1      	strb	r1, [r0, #3]
 80092d0:	1d03      	adds	r3, r0, #4
 80092d2:	e7f1      	b.n	80092b8 <__exponent+0x60>
 80092d4:	0000      	movs	r0, r0
	...

080092d8 <_printf_float>:
 80092d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092dc:	b08b      	sub	sp, #44	; 0x2c
 80092de:	460c      	mov	r4, r1
 80092e0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80092e4:	4616      	mov	r6, r2
 80092e6:	461f      	mov	r7, r3
 80092e8:	4605      	mov	r5, r0
 80092ea:	f000 fd95 	bl	8009e18 <_localeconv_r>
 80092ee:	f8d0 b000 	ldr.w	fp, [r0]
 80092f2:	4658      	mov	r0, fp
 80092f4:	f7f6 fff4 	bl	80002e0 <strlen>
 80092f8:	2300      	movs	r3, #0
 80092fa:	9308      	str	r3, [sp, #32]
 80092fc:	f8d8 3000 	ldr.w	r3, [r8]
 8009300:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009304:	6822      	ldr	r2, [r4, #0]
 8009306:	3307      	adds	r3, #7
 8009308:	f023 0307 	bic.w	r3, r3, #7
 800930c:	f103 0108 	add.w	r1, r3, #8
 8009310:	f8c8 1000 	str.w	r1, [r8]
 8009314:	ed93 0b00 	vldr	d0, [r3]
 8009318:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8009578 <_printf_float+0x2a0>
 800931c:	eeb0 7bc0 	vabs.f64	d7, d0
 8009320:	eeb4 7b46 	vcmp.f64	d7, d6
 8009324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009328:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800932c:	4682      	mov	sl, r0
 800932e:	dd24      	ble.n	800937a <_printf_float+0xa2>
 8009330:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009338:	d502      	bpl.n	8009340 <_printf_float+0x68>
 800933a:	232d      	movs	r3, #45	; 0x2d
 800933c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009340:	498f      	ldr	r1, [pc, #572]	; (8009580 <_printf_float+0x2a8>)
 8009342:	4b90      	ldr	r3, [pc, #576]	; (8009584 <_printf_float+0x2ac>)
 8009344:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009348:	bf94      	ite	ls
 800934a:	4688      	movls	r8, r1
 800934c:	4698      	movhi	r8, r3
 800934e:	2303      	movs	r3, #3
 8009350:	6123      	str	r3, [r4, #16]
 8009352:	f022 0204 	bic.w	r2, r2, #4
 8009356:	2300      	movs	r3, #0
 8009358:	6022      	str	r2, [r4, #0]
 800935a:	9304      	str	r3, [sp, #16]
 800935c:	9700      	str	r7, [sp, #0]
 800935e:	4633      	mov	r3, r6
 8009360:	aa09      	add	r2, sp, #36	; 0x24
 8009362:	4621      	mov	r1, r4
 8009364:	4628      	mov	r0, r5
 8009366:	f000 f9d1 	bl	800970c <_printf_common>
 800936a:	3001      	adds	r0, #1
 800936c:	f040 808a 	bne.w	8009484 <_printf_float+0x1ac>
 8009370:	f04f 30ff 	mov.w	r0, #4294967295
 8009374:	b00b      	add	sp, #44	; 0x2c
 8009376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800937a:	eeb4 0b40 	vcmp.f64	d0, d0
 800937e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009382:	d709      	bvc.n	8009398 <_printf_float+0xc0>
 8009384:	ee10 3a90 	vmov	r3, s1
 8009388:	2b00      	cmp	r3, #0
 800938a:	bfbc      	itt	lt
 800938c:	232d      	movlt	r3, #45	; 0x2d
 800938e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009392:	497d      	ldr	r1, [pc, #500]	; (8009588 <_printf_float+0x2b0>)
 8009394:	4b7d      	ldr	r3, [pc, #500]	; (800958c <_printf_float+0x2b4>)
 8009396:	e7d5      	b.n	8009344 <_printf_float+0x6c>
 8009398:	6863      	ldr	r3, [r4, #4]
 800939a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800939e:	9104      	str	r1, [sp, #16]
 80093a0:	1c59      	adds	r1, r3, #1
 80093a2:	d13c      	bne.n	800941e <_printf_float+0x146>
 80093a4:	2306      	movs	r3, #6
 80093a6:	6063      	str	r3, [r4, #4]
 80093a8:	2300      	movs	r3, #0
 80093aa:	9303      	str	r3, [sp, #12]
 80093ac:	ab08      	add	r3, sp, #32
 80093ae:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80093b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80093b6:	ab07      	add	r3, sp, #28
 80093b8:	6861      	ldr	r1, [r4, #4]
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	6022      	str	r2, [r4, #0]
 80093be:	f10d 031b 	add.w	r3, sp, #27
 80093c2:	4628      	mov	r0, r5
 80093c4:	f7ff fef6 	bl	80091b4 <__cvt>
 80093c8:	9b04      	ldr	r3, [sp, #16]
 80093ca:	9907      	ldr	r1, [sp, #28]
 80093cc:	2b47      	cmp	r3, #71	; 0x47
 80093ce:	4680      	mov	r8, r0
 80093d0:	d108      	bne.n	80093e4 <_printf_float+0x10c>
 80093d2:	1cc8      	adds	r0, r1, #3
 80093d4:	db02      	blt.n	80093dc <_printf_float+0x104>
 80093d6:	6863      	ldr	r3, [r4, #4]
 80093d8:	4299      	cmp	r1, r3
 80093da:	dd41      	ble.n	8009460 <_printf_float+0x188>
 80093dc:	f1a9 0902 	sub.w	r9, r9, #2
 80093e0:	fa5f f989 	uxtb.w	r9, r9
 80093e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80093e8:	d820      	bhi.n	800942c <_printf_float+0x154>
 80093ea:	3901      	subs	r1, #1
 80093ec:	464a      	mov	r2, r9
 80093ee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80093f2:	9107      	str	r1, [sp, #28]
 80093f4:	f7ff ff30 	bl	8009258 <__exponent>
 80093f8:	9a08      	ldr	r2, [sp, #32]
 80093fa:	9004      	str	r0, [sp, #16]
 80093fc:	1813      	adds	r3, r2, r0
 80093fe:	2a01      	cmp	r2, #1
 8009400:	6123      	str	r3, [r4, #16]
 8009402:	dc02      	bgt.n	800940a <_printf_float+0x132>
 8009404:	6822      	ldr	r2, [r4, #0]
 8009406:	07d2      	lsls	r2, r2, #31
 8009408:	d501      	bpl.n	800940e <_printf_float+0x136>
 800940a:	3301      	adds	r3, #1
 800940c:	6123      	str	r3, [r4, #16]
 800940e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0a2      	beq.n	800935c <_printf_float+0x84>
 8009416:	232d      	movs	r3, #45	; 0x2d
 8009418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800941c:	e79e      	b.n	800935c <_printf_float+0x84>
 800941e:	9904      	ldr	r1, [sp, #16]
 8009420:	2947      	cmp	r1, #71	; 0x47
 8009422:	d1c1      	bne.n	80093a8 <_printf_float+0xd0>
 8009424:	2b00      	cmp	r3, #0
 8009426:	d1bf      	bne.n	80093a8 <_printf_float+0xd0>
 8009428:	2301      	movs	r3, #1
 800942a:	e7bc      	b.n	80093a6 <_printf_float+0xce>
 800942c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009430:	d118      	bne.n	8009464 <_printf_float+0x18c>
 8009432:	2900      	cmp	r1, #0
 8009434:	6863      	ldr	r3, [r4, #4]
 8009436:	dd0b      	ble.n	8009450 <_printf_float+0x178>
 8009438:	6121      	str	r1, [r4, #16]
 800943a:	b913      	cbnz	r3, 8009442 <_printf_float+0x16a>
 800943c:	6822      	ldr	r2, [r4, #0]
 800943e:	07d0      	lsls	r0, r2, #31
 8009440:	d502      	bpl.n	8009448 <_printf_float+0x170>
 8009442:	3301      	adds	r3, #1
 8009444:	440b      	add	r3, r1
 8009446:	6123      	str	r3, [r4, #16]
 8009448:	2300      	movs	r3, #0
 800944a:	65a1      	str	r1, [r4, #88]	; 0x58
 800944c:	9304      	str	r3, [sp, #16]
 800944e:	e7de      	b.n	800940e <_printf_float+0x136>
 8009450:	b913      	cbnz	r3, 8009458 <_printf_float+0x180>
 8009452:	6822      	ldr	r2, [r4, #0]
 8009454:	07d2      	lsls	r2, r2, #31
 8009456:	d501      	bpl.n	800945c <_printf_float+0x184>
 8009458:	3302      	adds	r3, #2
 800945a:	e7f4      	b.n	8009446 <_printf_float+0x16e>
 800945c:	2301      	movs	r3, #1
 800945e:	e7f2      	b.n	8009446 <_printf_float+0x16e>
 8009460:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009464:	9b08      	ldr	r3, [sp, #32]
 8009466:	4299      	cmp	r1, r3
 8009468:	db05      	blt.n	8009476 <_printf_float+0x19e>
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	6121      	str	r1, [r4, #16]
 800946e:	07d8      	lsls	r0, r3, #31
 8009470:	d5ea      	bpl.n	8009448 <_printf_float+0x170>
 8009472:	1c4b      	adds	r3, r1, #1
 8009474:	e7e7      	b.n	8009446 <_printf_float+0x16e>
 8009476:	2900      	cmp	r1, #0
 8009478:	bfd4      	ite	le
 800947a:	f1c1 0202 	rsble	r2, r1, #2
 800947e:	2201      	movgt	r2, #1
 8009480:	4413      	add	r3, r2
 8009482:	e7e0      	b.n	8009446 <_printf_float+0x16e>
 8009484:	6823      	ldr	r3, [r4, #0]
 8009486:	055a      	lsls	r2, r3, #21
 8009488:	d407      	bmi.n	800949a <_printf_float+0x1c2>
 800948a:	6923      	ldr	r3, [r4, #16]
 800948c:	4642      	mov	r2, r8
 800948e:	4631      	mov	r1, r6
 8009490:	4628      	mov	r0, r5
 8009492:	47b8      	blx	r7
 8009494:	3001      	adds	r0, #1
 8009496:	d12a      	bne.n	80094ee <_printf_float+0x216>
 8009498:	e76a      	b.n	8009370 <_printf_float+0x98>
 800949a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800949e:	f240 80e0 	bls.w	8009662 <_printf_float+0x38a>
 80094a2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80094a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80094aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ae:	d133      	bne.n	8009518 <_printf_float+0x240>
 80094b0:	4a37      	ldr	r2, [pc, #220]	; (8009590 <_printf_float+0x2b8>)
 80094b2:	2301      	movs	r3, #1
 80094b4:	4631      	mov	r1, r6
 80094b6:	4628      	mov	r0, r5
 80094b8:	47b8      	blx	r7
 80094ba:	3001      	adds	r0, #1
 80094bc:	f43f af58 	beq.w	8009370 <_printf_float+0x98>
 80094c0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	db02      	blt.n	80094ce <_printf_float+0x1f6>
 80094c8:	6823      	ldr	r3, [r4, #0]
 80094ca:	07d8      	lsls	r0, r3, #31
 80094cc:	d50f      	bpl.n	80094ee <_printf_float+0x216>
 80094ce:	4653      	mov	r3, sl
 80094d0:	465a      	mov	r2, fp
 80094d2:	4631      	mov	r1, r6
 80094d4:	4628      	mov	r0, r5
 80094d6:	47b8      	blx	r7
 80094d8:	3001      	adds	r0, #1
 80094da:	f43f af49 	beq.w	8009370 <_printf_float+0x98>
 80094de:	f04f 0800 	mov.w	r8, #0
 80094e2:	f104 091a 	add.w	r9, r4, #26
 80094e6:	9b08      	ldr	r3, [sp, #32]
 80094e8:	3b01      	subs	r3, #1
 80094ea:	4543      	cmp	r3, r8
 80094ec:	dc09      	bgt.n	8009502 <_printf_float+0x22a>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	079b      	lsls	r3, r3, #30
 80094f2:	f100 8106 	bmi.w	8009702 <_printf_float+0x42a>
 80094f6:	68e0      	ldr	r0, [r4, #12]
 80094f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094fa:	4298      	cmp	r0, r3
 80094fc:	bfb8      	it	lt
 80094fe:	4618      	movlt	r0, r3
 8009500:	e738      	b.n	8009374 <_printf_float+0x9c>
 8009502:	2301      	movs	r3, #1
 8009504:	464a      	mov	r2, r9
 8009506:	4631      	mov	r1, r6
 8009508:	4628      	mov	r0, r5
 800950a:	47b8      	blx	r7
 800950c:	3001      	adds	r0, #1
 800950e:	f43f af2f 	beq.w	8009370 <_printf_float+0x98>
 8009512:	f108 0801 	add.w	r8, r8, #1
 8009516:	e7e6      	b.n	80094e6 <_printf_float+0x20e>
 8009518:	9b07      	ldr	r3, [sp, #28]
 800951a:	2b00      	cmp	r3, #0
 800951c:	dc3a      	bgt.n	8009594 <_printf_float+0x2bc>
 800951e:	4a1c      	ldr	r2, [pc, #112]	; (8009590 <_printf_float+0x2b8>)
 8009520:	2301      	movs	r3, #1
 8009522:	4631      	mov	r1, r6
 8009524:	4628      	mov	r0, r5
 8009526:	47b8      	blx	r7
 8009528:	3001      	adds	r0, #1
 800952a:	f43f af21 	beq.w	8009370 <_printf_float+0x98>
 800952e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009532:	4313      	orrs	r3, r2
 8009534:	d102      	bne.n	800953c <_printf_float+0x264>
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	07d9      	lsls	r1, r3, #31
 800953a:	d5d8      	bpl.n	80094ee <_printf_float+0x216>
 800953c:	4653      	mov	r3, sl
 800953e:	465a      	mov	r2, fp
 8009540:	4631      	mov	r1, r6
 8009542:	4628      	mov	r0, r5
 8009544:	47b8      	blx	r7
 8009546:	3001      	adds	r0, #1
 8009548:	f43f af12 	beq.w	8009370 <_printf_float+0x98>
 800954c:	f04f 0900 	mov.w	r9, #0
 8009550:	f104 0a1a 	add.w	sl, r4, #26
 8009554:	9b07      	ldr	r3, [sp, #28]
 8009556:	425b      	negs	r3, r3
 8009558:	454b      	cmp	r3, r9
 800955a:	dc01      	bgt.n	8009560 <_printf_float+0x288>
 800955c:	9b08      	ldr	r3, [sp, #32]
 800955e:	e795      	b.n	800948c <_printf_float+0x1b4>
 8009560:	2301      	movs	r3, #1
 8009562:	4652      	mov	r2, sl
 8009564:	4631      	mov	r1, r6
 8009566:	4628      	mov	r0, r5
 8009568:	47b8      	blx	r7
 800956a:	3001      	adds	r0, #1
 800956c:	f43f af00 	beq.w	8009370 <_printf_float+0x98>
 8009570:	f109 0901 	add.w	r9, r9, #1
 8009574:	e7ee      	b.n	8009554 <_printf_float+0x27c>
 8009576:	bf00      	nop
 8009578:	ffffffff 	.word	0xffffffff
 800957c:	7fefffff 	.word	0x7fefffff
 8009580:	0800ed51 	.word	0x0800ed51
 8009584:	0800ed55 	.word	0x0800ed55
 8009588:	0800ed59 	.word	0x0800ed59
 800958c:	0800ed5d 	.word	0x0800ed5d
 8009590:	0800ed61 	.word	0x0800ed61
 8009594:	9a08      	ldr	r2, [sp, #32]
 8009596:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009598:	429a      	cmp	r2, r3
 800959a:	bfa8      	it	ge
 800959c:	461a      	movge	r2, r3
 800959e:	2a00      	cmp	r2, #0
 80095a0:	4691      	mov	r9, r2
 80095a2:	dc38      	bgt.n	8009616 <_printf_float+0x33e>
 80095a4:	2300      	movs	r3, #0
 80095a6:	9305      	str	r3, [sp, #20]
 80095a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095ac:	f104 021a 	add.w	r2, r4, #26
 80095b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80095b2:	9905      	ldr	r1, [sp, #20]
 80095b4:	9304      	str	r3, [sp, #16]
 80095b6:	eba3 0309 	sub.w	r3, r3, r9
 80095ba:	428b      	cmp	r3, r1
 80095bc:	dc33      	bgt.n	8009626 <_printf_float+0x34e>
 80095be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	db3c      	blt.n	8009640 <_printf_float+0x368>
 80095c6:	6823      	ldr	r3, [r4, #0]
 80095c8:	07da      	lsls	r2, r3, #31
 80095ca:	d439      	bmi.n	8009640 <_printf_float+0x368>
 80095cc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80095d0:	eba2 0903 	sub.w	r9, r2, r3
 80095d4:	9b04      	ldr	r3, [sp, #16]
 80095d6:	1ad2      	subs	r2, r2, r3
 80095d8:	4591      	cmp	r9, r2
 80095da:	bfa8      	it	ge
 80095dc:	4691      	movge	r9, r2
 80095de:	f1b9 0f00 	cmp.w	r9, #0
 80095e2:	dc35      	bgt.n	8009650 <_printf_float+0x378>
 80095e4:	f04f 0800 	mov.w	r8, #0
 80095e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095ec:	f104 0a1a 	add.w	sl, r4, #26
 80095f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80095f4:	1a9b      	subs	r3, r3, r2
 80095f6:	eba3 0309 	sub.w	r3, r3, r9
 80095fa:	4543      	cmp	r3, r8
 80095fc:	f77f af77 	ble.w	80094ee <_printf_float+0x216>
 8009600:	2301      	movs	r3, #1
 8009602:	4652      	mov	r2, sl
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	47b8      	blx	r7
 800960a:	3001      	adds	r0, #1
 800960c:	f43f aeb0 	beq.w	8009370 <_printf_float+0x98>
 8009610:	f108 0801 	add.w	r8, r8, #1
 8009614:	e7ec      	b.n	80095f0 <_printf_float+0x318>
 8009616:	4613      	mov	r3, r2
 8009618:	4631      	mov	r1, r6
 800961a:	4642      	mov	r2, r8
 800961c:	4628      	mov	r0, r5
 800961e:	47b8      	blx	r7
 8009620:	3001      	adds	r0, #1
 8009622:	d1bf      	bne.n	80095a4 <_printf_float+0x2cc>
 8009624:	e6a4      	b.n	8009370 <_printf_float+0x98>
 8009626:	2301      	movs	r3, #1
 8009628:	4631      	mov	r1, r6
 800962a:	4628      	mov	r0, r5
 800962c:	9204      	str	r2, [sp, #16]
 800962e:	47b8      	blx	r7
 8009630:	3001      	adds	r0, #1
 8009632:	f43f ae9d 	beq.w	8009370 <_printf_float+0x98>
 8009636:	9b05      	ldr	r3, [sp, #20]
 8009638:	9a04      	ldr	r2, [sp, #16]
 800963a:	3301      	adds	r3, #1
 800963c:	9305      	str	r3, [sp, #20]
 800963e:	e7b7      	b.n	80095b0 <_printf_float+0x2d8>
 8009640:	4653      	mov	r3, sl
 8009642:	465a      	mov	r2, fp
 8009644:	4631      	mov	r1, r6
 8009646:	4628      	mov	r0, r5
 8009648:	47b8      	blx	r7
 800964a:	3001      	adds	r0, #1
 800964c:	d1be      	bne.n	80095cc <_printf_float+0x2f4>
 800964e:	e68f      	b.n	8009370 <_printf_float+0x98>
 8009650:	9a04      	ldr	r2, [sp, #16]
 8009652:	464b      	mov	r3, r9
 8009654:	4442      	add	r2, r8
 8009656:	4631      	mov	r1, r6
 8009658:	4628      	mov	r0, r5
 800965a:	47b8      	blx	r7
 800965c:	3001      	adds	r0, #1
 800965e:	d1c1      	bne.n	80095e4 <_printf_float+0x30c>
 8009660:	e686      	b.n	8009370 <_printf_float+0x98>
 8009662:	9a08      	ldr	r2, [sp, #32]
 8009664:	2a01      	cmp	r2, #1
 8009666:	dc01      	bgt.n	800966c <_printf_float+0x394>
 8009668:	07db      	lsls	r3, r3, #31
 800966a:	d537      	bpl.n	80096dc <_printf_float+0x404>
 800966c:	2301      	movs	r3, #1
 800966e:	4642      	mov	r2, r8
 8009670:	4631      	mov	r1, r6
 8009672:	4628      	mov	r0, r5
 8009674:	47b8      	blx	r7
 8009676:	3001      	adds	r0, #1
 8009678:	f43f ae7a 	beq.w	8009370 <_printf_float+0x98>
 800967c:	4653      	mov	r3, sl
 800967e:	465a      	mov	r2, fp
 8009680:	4631      	mov	r1, r6
 8009682:	4628      	mov	r0, r5
 8009684:	47b8      	blx	r7
 8009686:	3001      	adds	r0, #1
 8009688:	f43f ae72 	beq.w	8009370 <_printf_float+0x98>
 800968c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009690:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009698:	9b08      	ldr	r3, [sp, #32]
 800969a:	d01a      	beq.n	80096d2 <_printf_float+0x3fa>
 800969c:	3b01      	subs	r3, #1
 800969e:	f108 0201 	add.w	r2, r8, #1
 80096a2:	4631      	mov	r1, r6
 80096a4:	4628      	mov	r0, r5
 80096a6:	47b8      	blx	r7
 80096a8:	3001      	adds	r0, #1
 80096aa:	d10e      	bne.n	80096ca <_printf_float+0x3f2>
 80096ac:	e660      	b.n	8009370 <_printf_float+0x98>
 80096ae:	2301      	movs	r3, #1
 80096b0:	464a      	mov	r2, r9
 80096b2:	4631      	mov	r1, r6
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b8      	blx	r7
 80096b8:	3001      	adds	r0, #1
 80096ba:	f43f ae59 	beq.w	8009370 <_printf_float+0x98>
 80096be:	f108 0801 	add.w	r8, r8, #1
 80096c2:	9b08      	ldr	r3, [sp, #32]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	4543      	cmp	r3, r8
 80096c8:	dcf1      	bgt.n	80096ae <_printf_float+0x3d6>
 80096ca:	9b04      	ldr	r3, [sp, #16]
 80096cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80096d0:	e6dd      	b.n	800948e <_printf_float+0x1b6>
 80096d2:	f04f 0800 	mov.w	r8, #0
 80096d6:	f104 091a 	add.w	r9, r4, #26
 80096da:	e7f2      	b.n	80096c2 <_printf_float+0x3ea>
 80096dc:	2301      	movs	r3, #1
 80096de:	4642      	mov	r2, r8
 80096e0:	e7df      	b.n	80096a2 <_printf_float+0x3ca>
 80096e2:	2301      	movs	r3, #1
 80096e4:	464a      	mov	r2, r9
 80096e6:	4631      	mov	r1, r6
 80096e8:	4628      	mov	r0, r5
 80096ea:	47b8      	blx	r7
 80096ec:	3001      	adds	r0, #1
 80096ee:	f43f ae3f 	beq.w	8009370 <_printf_float+0x98>
 80096f2:	f108 0801 	add.w	r8, r8, #1
 80096f6:	68e3      	ldr	r3, [r4, #12]
 80096f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096fa:	1a5b      	subs	r3, r3, r1
 80096fc:	4543      	cmp	r3, r8
 80096fe:	dcf0      	bgt.n	80096e2 <_printf_float+0x40a>
 8009700:	e6f9      	b.n	80094f6 <_printf_float+0x21e>
 8009702:	f04f 0800 	mov.w	r8, #0
 8009706:	f104 0919 	add.w	r9, r4, #25
 800970a:	e7f4      	b.n	80096f6 <_printf_float+0x41e>

0800970c <_printf_common>:
 800970c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009710:	4616      	mov	r6, r2
 8009712:	4699      	mov	r9, r3
 8009714:	688a      	ldr	r2, [r1, #8]
 8009716:	690b      	ldr	r3, [r1, #16]
 8009718:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800971c:	4293      	cmp	r3, r2
 800971e:	bfb8      	it	lt
 8009720:	4613      	movlt	r3, r2
 8009722:	6033      	str	r3, [r6, #0]
 8009724:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009728:	4607      	mov	r7, r0
 800972a:	460c      	mov	r4, r1
 800972c:	b10a      	cbz	r2, 8009732 <_printf_common+0x26>
 800972e:	3301      	adds	r3, #1
 8009730:	6033      	str	r3, [r6, #0]
 8009732:	6823      	ldr	r3, [r4, #0]
 8009734:	0699      	lsls	r1, r3, #26
 8009736:	bf42      	ittt	mi
 8009738:	6833      	ldrmi	r3, [r6, #0]
 800973a:	3302      	addmi	r3, #2
 800973c:	6033      	strmi	r3, [r6, #0]
 800973e:	6825      	ldr	r5, [r4, #0]
 8009740:	f015 0506 	ands.w	r5, r5, #6
 8009744:	d106      	bne.n	8009754 <_printf_common+0x48>
 8009746:	f104 0a19 	add.w	sl, r4, #25
 800974a:	68e3      	ldr	r3, [r4, #12]
 800974c:	6832      	ldr	r2, [r6, #0]
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	42ab      	cmp	r3, r5
 8009752:	dc26      	bgt.n	80097a2 <_printf_common+0x96>
 8009754:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009758:	1e13      	subs	r3, r2, #0
 800975a:	6822      	ldr	r2, [r4, #0]
 800975c:	bf18      	it	ne
 800975e:	2301      	movne	r3, #1
 8009760:	0692      	lsls	r2, r2, #26
 8009762:	d42b      	bmi.n	80097bc <_printf_common+0xb0>
 8009764:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009768:	4649      	mov	r1, r9
 800976a:	4638      	mov	r0, r7
 800976c:	47c0      	blx	r8
 800976e:	3001      	adds	r0, #1
 8009770:	d01e      	beq.n	80097b0 <_printf_common+0xa4>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	6922      	ldr	r2, [r4, #16]
 8009776:	f003 0306 	and.w	r3, r3, #6
 800977a:	2b04      	cmp	r3, #4
 800977c:	bf02      	ittt	eq
 800977e:	68e5      	ldreq	r5, [r4, #12]
 8009780:	6833      	ldreq	r3, [r6, #0]
 8009782:	1aed      	subeq	r5, r5, r3
 8009784:	68a3      	ldr	r3, [r4, #8]
 8009786:	bf0c      	ite	eq
 8009788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800978c:	2500      	movne	r5, #0
 800978e:	4293      	cmp	r3, r2
 8009790:	bfc4      	itt	gt
 8009792:	1a9b      	subgt	r3, r3, r2
 8009794:	18ed      	addgt	r5, r5, r3
 8009796:	2600      	movs	r6, #0
 8009798:	341a      	adds	r4, #26
 800979a:	42b5      	cmp	r5, r6
 800979c:	d11a      	bne.n	80097d4 <_printf_common+0xc8>
 800979e:	2000      	movs	r0, #0
 80097a0:	e008      	b.n	80097b4 <_printf_common+0xa8>
 80097a2:	2301      	movs	r3, #1
 80097a4:	4652      	mov	r2, sl
 80097a6:	4649      	mov	r1, r9
 80097a8:	4638      	mov	r0, r7
 80097aa:	47c0      	blx	r8
 80097ac:	3001      	adds	r0, #1
 80097ae:	d103      	bne.n	80097b8 <_printf_common+0xac>
 80097b0:	f04f 30ff 	mov.w	r0, #4294967295
 80097b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b8:	3501      	adds	r5, #1
 80097ba:	e7c6      	b.n	800974a <_printf_common+0x3e>
 80097bc:	18e1      	adds	r1, r4, r3
 80097be:	1c5a      	adds	r2, r3, #1
 80097c0:	2030      	movs	r0, #48	; 0x30
 80097c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097c6:	4422      	add	r2, r4
 80097c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80097d0:	3302      	adds	r3, #2
 80097d2:	e7c7      	b.n	8009764 <_printf_common+0x58>
 80097d4:	2301      	movs	r3, #1
 80097d6:	4622      	mov	r2, r4
 80097d8:	4649      	mov	r1, r9
 80097da:	4638      	mov	r0, r7
 80097dc:	47c0      	blx	r8
 80097de:	3001      	adds	r0, #1
 80097e0:	d0e6      	beq.n	80097b0 <_printf_common+0xa4>
 80097e2:	3601      	adds	r6, #1
 80097e4:	e7d9      	b.n	800979a <_printf_common+0x8e>
	...

080097e8 <_printf_i>:
 80097e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097ec:	7e0f      	ldrb	r7, [r1, #24]
 80097ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80097f0:	2f78      	cmp	r7, #120	; 0x78
 80097f2:	4691      	mov	r9, r2
 80097f4:	4680      	mov	r8, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	469a      	mov	sl, r3
 80097fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80097fe:	d807      	bhi.n	8009810 <_printf_i+0x28>
 8009800:	2f62      	cmp	r7, #98	; 0x62
 8009802:	d80a      	bhi.n	800981a <_printf_i+0x32>
 8009804:	2f00      	cmp	r7, #0
 8009806:	f000 80d4 	beq.w	80099b2 <_printf_i+0x1ca>
 800980a:	2f58      	cmp	r7, #88	; 0x58
 800980c:	f000 80c0 	beq.w	8009990 <_printf_i+0x1a8>
 8009810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009814:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009818:	e03a      	b.n	8009890 <_printf_i+0xa8>
 800981a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800981e:	2b15      	cmp	r3, #21
 8009820:	d8f6      	bhi.n	8009810 <_printf_i+0x28>
 8009822:	a101      	add	r1, pc, #4	; (adr r1, 8009828 <_printf_i+0x40>)
 8009824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009828:	08009881 	.word	0x08009881
 800982c:	08009895 	.word	0x08009895
 8009830:	08009811 	.word	0x08009811
 8009834:	08009811 	.word	0x08009811
 8009838:	08009811 	.word	0x08009811
 800983c:	08009811 	.word	0x08009811
 8009840:	08009895 	.word	0x08009895
 8009844:	08009811 	.word	0x08009811
 8009848:	08009811 	.word	0x08009811
 800984c:	08009811 	.word	0x08009811
 8009850:	08009811 	.word	0x08009811
 8009854:	08009999 	.word	0x08009999
 8009858:	080098c1 	.word	0x080098c1
 800985c:	08009953 	.word	0x08009953
 8009860:	08009811 	.word	0x08009811
 8009864:	08009811 	.word	0x08009811
 8009868:	080099bb 	.word	0x080099bb
 800986c:	08009811 	.word	0x08009811
 8009870:	080098c1 	.word	0x080098c1
 8009874:	08009811 	.word	0x08009811
 8009878:	08009811 	.word	0x08009811
 800987c:	0800995b 	.word	0x0800995b
 8009880:	682b      	ldr	r3, [r5, #0]
 8009882:	1d1a      	adds	r2, r3, #4
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	602a      	str	r2, [r5, #0]
 8009888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800988c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009890:	2301      	movs	r3, #1
 8009892:	e09f      	b.n	80099d4 <_printf_i+0x1ec>
 8009894:	6820      	ldr	r0, [r4, #0]
 8009896:	682b      	ldr	r3, [r5, #0]
 8009898:	0607      	lsls	r7, r0, #24
 800989a:	f103 0104 	add.w	r1, r3, #4
 800989e:	6029      	str	r1, [r5, #0]
 80098a0:	d501      	bpl.n	80098a6 <_printf_i+0xbe>
 80098a2:	681e      	ldr	r6, [r3, #0]
 80098a4:	e003      	b.n	80098ae <_printf_i+0xc6>
 80098a6:	0646      	lsls	r6, r0, #25
 80098a8:	d5fb      	bpl.n	80098a2 <_printf_i+0xba>
 80098aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80098ae:	2e00      	cmp	r6, #0
 80098b0:	da03      	bge.n	80098ba <_printf_i+0xd2>
 80098b2:	232d      	movs	r3, #45	; 0x2d
 80098b4:	4276      	negs	r6, r6
 80098b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098ba:	485a      	ldr	r0, [pc, #360]	; (8009a24 <_printf_i+0x23c>)
 80098bc:	230a      	movs	r3, #10
 80098be:	e012      	b.n	80098e6 <_printf_i+0xfe>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	6820      	ldr	r0, [r4, #0]
 80098c4:	1d19      	adds	r1, r3, #4
 80098c6:	6029      	str	r1, [r5, #0]
 80098c8:	0605      	lsls	r5, r0, #24
 80098ca:	d501      	bpl.n	80098d0 <_printf_i+0xe8>
 80098cc:	681e      	ldr	r6, [r3, #0]
 80098ce:	e002      	b.n	80098d6 <_printf_i+0xee>
 80098d0:	0641      	lsls	r1, r0, #25
 80098d2:	d5fb      	bpl.n	80098cc <_printf_i+0xe4>
 80098d4:	881e      	ldrh	r6, [r3, #0]
 80098d6:	4853      	ldr	r0, [pc, #332]	; (8009a24 <_printf_i+0x23c>)
 80098d8:	2f6f      	cmp	r7, #111	; 0x6f
 80098da:	bf0c      	ite	eq
 80098dc:	2308      	moveq	r3, #8
 80098de:	230a      	movne	r3, #10
 80098e0:	2100      	movs	r1, #0
 80098e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80098e6:	6865      	ldr	r5, [r4, #4]
 80098e8:	60a5      	str	r5, [r4, #8]
 80098ea:	2d00      	cmp	r5, #0
 80098ec:	bfa2      	ittt	ge
 80098ee:	6821      	ldrge	r1, [r4, #0]
 80098f0:	f021 0104 	bicge.w	r1, r1, #4
 80098f4:	6021      	strge	r1, [r4, #0]
 80098f6:	b90e      	cbnz	r6, 80098fc <_printf_i+0x114>
 80098f8:	2d00      	cmp	r5, #0
 80098fa:	d04b      	beq.n	8009994 <_printf_i+0x1ac>
 80098fc:	4615      	mov	r5, r2
 80098fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8009902:	fb03 6711 	mls	r7, r3, r1, r6
 8009906:	5dc7      	ldrb	r7, [r0, r7]
 8009908:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800990c:	4637      	mov	r7, r6
 800990e:	42bb      	cmp	r3, r7
 8009910:	460e      	mov	r6, r1
 8009912:	d9f4      	bls.n	80098fe <_printf_i+0x116>
 8009914:	2b08      	cmp	r3, #8
 8009916:	d10b      	bne.n	8009930 <_printf_i+0x148>
 8009918:	6823      	ldr	r3, [r4, #0]
 800991a:	07de      	lsls	r6, r3, #31
 800991c:	d508      	bpl.n	8009930 <_printf_i+0x148>
 800991e:	6923      	ldr	r3, [r4, #16]
 8009920:	6861      	ldr	r1, [r4, #4]
 8009922:	4299      	cmp	r1, r3
 8009924:	bfde      	ittt	le
 8009926:	2330      	movle	r3, #48	; 0x30
 8009928:	f805 3c01 	strble.w	r3, [r5, #-1]
 800992c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009930:	1b52      	subs	r2, r2, r5
 8009932:	6122      	str	r2, [r4, #16]
 8009934:	f8cd a000 	str.w	sl, [sp]
 8009938:	464b      	mov	r3, r9
 800993a:	aa03      	add	r2, sp, #12
 800993c:	4621      	mov	r1, r4
 800993e:	4640      	mov	r0, r8
 8009940:	f7ff fee4 	bl	800970c <_printf_common>
 8009944:	3001      	adds	r0, #1
 8009946:	d14a      	bne.n	80099de <_printf_i+0x1f6>
 8009948:	f04f 30ff 	mov.w	r0, #4294967295
 800994c:	b004      	add	sp, #16
 800994e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009952:	6823      	ldr	r3, [r4, #0]
 8009954:	f043 0320 	orr.w	r3, r3, #32
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	4833      	ldr	r0, [pc, #204]	; (8009a28 <_printf_i+0x240>)
 800995c:	2778      	movs	r7, #120	; 0x78
 800995e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009962:	6823      	ldr	r3, [r4, #0]
 8009964:	6829      	ldr	r1, [r5, #0]
 8009966:	061f      	lsls	r7, r3, #24
 8009968:	f851 6b04 	ldr.w	r6, [r1], #4
 800996c:	d402      	bmi.n	8009974 <_printf_i+0x18c>
 800996e:	065f      	lsls	r7, r3, #25
 8009970:	bf48      	it	mi
 8009972:	b2b6      	uxthmi	r6, r6
 8009974:	07df      	lsls	r7, r3, #31
 8009976:	bf48      	it	mi
 8009978:	f043 0320 	orrmi.w	r3, r3, #32
 800997c:	6029      	str	r1, [r5, #0]
 800997e:	bf48      	it	mi
 8009980:	6023      	strmi	r3, [r4, #0]
 8009982:	b91e      	cbnz	r6, 800998c <_printf_i+0x1a4>
 8009984:	6823      	ldr	r3, [r4, #0]
 8009986:	f023 0320 	bic.w	r3, r3, #32
 800998a:	6023      	str	r3, [r4, #0]
 800998c:	2310      	movs	r3, #16
 800998e:	e7a7      	b.n	80098e0 <_printf_i+0xf8>
 8009990:	4824      	ldr	r0, [pc, #144]	; (8009a24 <_printf_i+0x23c>)
 8009992:	e7e4      	b.n	800995e <_printf_i+0x176>
 8009994:	4615      	mov	r5, r2
 8009996:	e7bd      	b.n	8009914 <_printf_i+0x12c>
 8009998:	682b      	ldr	r3, [r5, #0]
 800999a:	6826      	ldr	r6, [r4, #0]
 800999c:	6961      	ldr	r1, [r4, #20]
 800999e:	1d18      	adds	r0, r3, #4
 80099a0:	6028      	str	r0, [r5, #0]
 80099a2:	0635      	lsls	r5, r6, #24
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	d501      	bpl.n	80099ac <_printf_i+0x1c4>
 80099a8:	6019      	str	r1, [r3, #0]
 80099aa:	e002      	b.n	80099b2 <_printf_i+0x1ca>
 80099ac:	0670      	lsls	r0, r6, #25
 80099ae:	d5fb      	bpl.n	80099a8 <_printf_i+0x1c0>
 80099b0:	8019      	strh	r1, [r3, #0]
 80099b2:	2300      	movs	r3, #0
 80099b4:	6123      	str	r3, [r4, #16]
 80099b6:	4615      	mov	r5, r2
 80099b8:	e7bc      	b.n	8009934 <_printf_i+0x14c>
 80099ba:	682b      	ldr	r3, [r5, #0]
 80099bc:	1d1a      	adds	r2, r3, #4
 80099be:	602a      	str	r2, [r5, #0]
 80099c0:	681d      	ldr	r5, [r3, #0]
 80099c2:	6862      	ldr	r2, [r4, #4]
 80099c4:	2100      	movs	r1, #0
 80099c6:	4628      	mov	r0, r5
 80099c8:	f7f6 fc3a 	bl	8000240 <memchr>
 80099cc:	b108      	cbz	r0, 80099d2 <_printf_i+0x1ea>
 80099ce:	1b40      	subs	r0, r0, r5
 80099d0:	6060      	str	r0, [r4, #4]
 80099d2:	6863      	ldr	r3, [r4, #4]
 80099d4:	6123      	str	r3, [r4, #16]
 80099d6:	2300      	movs	r3, #0
 80099d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099dc:	e7aa      	b.n	8009934 <_printf_i+0x14c>
 80099de:	6923      	ldr	r3, [r4, #16]
 80099e0:	462a      	mov	r2, r5
 80099e2:	4649      	mov	r1, r9
 80099e4:	4640      	mov	r0, r8
 80099e6:	47d0      	blx	sl
 80099e8:	3001      	adds	r0, #1
 80099ea:	d0ad      	beq.n	8009948 <_printf_i+0x160>
 80099ec:	6823      	ldr	r3, [r4, #0]
 80099ee:	079b      	lsls	r3, r3, #30
 80099f0:	d413      	bmi.n	8009a1a <_printf_i+0x232>
 80099f2:	68e0      	ldr	r0, [r4, #12]
 80099f4:	9b03      	ldr	r3, [sp, #12]
 80099f6:	4298      	cmp	r0, r3
 80099f8:	bfb8      	it	lt
 80099fa:	4618      	movlt	r0, r3
 80099fc:	e7a6      	b.n	800994c <_printf_i+0x164>
 80099fe:	2301      	movs	r3, #1
 8009a00:	4632      	mov	r2, r6
 8009a02:	4649      	mov	r1, r9
 8009a04:	4640      	mov	r0, r8
 8009a06:	47d0      	blx	sl
 8009a08:	3001      	adds	r0, #1
 8009a0a:	d09d      	beq.n	8009948 <_printf_i+0x160>
 8009a0c:	3501      	adds	r5, #1
 8009a0e:	68e3      	ldr	r3, [r4, #12]
 8009a10:	9903      	ldr	r1, [sp, #12]
 8009a12:	1a5b      	subs	r3, r3, r1
 8009a14:	42ab      	cmp	r3, r5
 8009a16:	dcf2      	bgt.n	80099fe <_printf_i+0x216>
 8009a18:	e7eb      	b.n	80099f2 <_printf_i+0x20a>
 8009a1a:	2500      	movs	r5, #0
 8009a1c:	f104 0619 	add.w	r6, r4, #25
 8009a20:	e7f5      	b.n	8009a0e <_printf_i+0x226>
 8009a22:	bf00      	nop
 8009a24:	0800ed63 	.word	0x0800ed63
 8009a28:	0800ed74 	.word	0x0800ed74

08009a2c <std>:
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	b510      	push	{r4, lr}
 8009a30:	4604      	mov	r4, r0
 8009a32:	e9c0 3300 	strd	r3, r3, [r0]
 8009a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a3a:	6083      	str	r3, [r0, #8]
 8009a3c:	8181      	strh	r1, [r0, #12]
 8009a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8009a40:	81c2      	strh	r2, [r0, #14]
 8009a42:	6183      	str	r3, [r0, #24]
 8009a44:	4619      	mov	r1, r3
 8009a46:	2208      	movs	r2, #8
 8009a48:	305c      	adds	r0, #92	; 0x5c
 8009a4a:	f000 f9dc 	bl	8009e06 <memset>
 8009a4e:	4b0d      	ldr	r3, [pc, #52]	; (8009a84 <std+0x58>)
 8009a50:	6263      	str	r3, [r4, #36]	; 0x24
 8009a52:	4b0d      	ldr	r3, [pc, #52]	; (8009a88 <std+0x5c>)
 8009a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a56:	4b0d      	ldr	r3, [pc, #52]	; (8009a8c <std+0x60>)
 8009a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a5a:	4b0d      	ldr	r3, [pc, #52]	; (8009a90 <std+0x64>)
 8009a5c:	6323      	str	r3, [r4, #48]	; 0x30
 8009a5e:	4b0d      	ldr	r3, [pc, #52]	; (8009a94 <std+0x68>)
 8009a60:	6224      	str	r4, [r4, #32]
 8009a62:	429c      	cmp	r4, r3
 8009a64:	d006      	beq.n	8009a74 <std+0x48>
 8009a66:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009a6a:	4294      	cmp	r4, r2
 8009a6c:	d002      	beq.n	8009a74 <std+0x48>
 8009a6e:	33d0      	adds	r3, #208	; 0xd0
 8009a70:	429c      	cmp	r4, r3
 8009a72:	d105      	bne.n	8009a80 <std+0x54>
 8009a74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a7c:	f000 ba3a 	b.w	8009ef4 <__retarget_lock_init_recursive>
 8009a80:	bd10      	pop	{r4, pc}
 8009a82:	bf00      	nop
 8009a84:	08009d81 	.word	0x08009d81
 8009a88:	08009da3 	.word	0x08009da3
 8009a8c:	08009ddb 	.word	0x08009ddb
 8009a90:	08009dff 	.word	0x08009dff
 8009a94:	20005438 	.word	0x20005438

08009a98 <stdio_exit_handler>:
 8009a98:	4a02      	ldr	r2, [pc, #8]	; (8009aa4 <stdio_exit_handler+0xc>)
 8009a9a:	4903      	ldr	r1, [pc, #12]	; (8009aa8 <stdio_exit_handler+0x10>)
 8009a9c:	4803      	ldr	r0, [pc, #12]	; (8009aac <stdio_exit_handler+0x14>)
 8009a9e:	f000 b869 	b.w	8009b74 <_fwalk_sglue>
 8009aa2:	bf00      	nop
 8009aa4:	200000b4 	.word	0x200000b4
 8009aa8:	0800ba3d 	.word	0x0800ba3d
 8009aac:	200000c0 	.word	0x200000c0

08009ab0 <cleanup_stdio>:
 8009ab0:	6841      	ldr	r1, [r0, #4]
 8009ab2:	4b0c      	ldr	r3, [pc, #48]	; (8009ae4 <cleanup_stdio+0x34>)
 8009ab4:	4299      	cmp	r1, r3
 8009ab6:	b510      	push	{r4, lr}
 8009ab8:	4604      	mov	r4, r0
 8009aba:	d001      	beq.n	8009ac0 <cleanup_stdio+0x10>
 8009abc:	f001 ffbe 	bl	800ba3c <_fflush_r>
 8009ac0:	68a1      	ldr	r1, [r4, #8]
 8009ac2:	4b09      	ldr	r3, [pc, #36]	; (8009ae8 <cleanup_stdio+0x38>)
 8009ac4:	4299      	cmp	r1, r3
 8009ac6:	d002      	beq.n	8009ace <cleanup_stdio+0x1e>
 8009ac8:	4620      	mov	r0, r4
 8009aca:	f001 ffb7 	bl	800ba3c <_fflush_r>
 8009ace:	68e1      	ldr	r1, [r4, #12]
 8009ad0:	4b06      	ldr	r3, [pc, #24]	; (8009aec <cleanup_stdio+0x3c>)
 8009ad2:	4299      	cmp	r1, r3
 8009ad4:	d004      	beq.n	8009ae0 <cleanup_stdio+0x30>
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009adc:	f001 bfae 	b.w	800ba3c <_fflush_r>
 8009ae0:	bd10      	pop	{r4, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20005438 	.word	0x20005438
 8009ae8:	200054a0 	.word	0x200054a0
 8009aec:	20005508 	.word	0x20005508

08009af0 <global_stdio_init.part.0>:
 8009af0:	b510      	push	{r4, lr}
 8009af2:	4b0b      	ldr	r3, [pc, #44]	; (8009b20 <global_stdio_init.part.0+0x30>)
 8009af4:	4c0b      	ldr	r4, [pc, #44]	; (8009b24 <global_stdio_init.part.0+0x34>)
 8009af6:	4a0c      	ldr	r2, [pc, #48]	; (8009b28 <global_stdio_init.part.0+0x38>)
 8009af8:	601a      	str	r2, [r3, #0]
 8009afa:	4620      	mov	r0, r4
 8009afc:	2200      	movs	r2, #0
 8009afe:	2104      	movs	r1, #4
 8009b00:	f7ff ff94 	bl	8009a2c <std>
 8009b04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009b08:	2201      	movs	r2, #1
 8009b0a:	2109      	movs	r1, #9
 8009b0c:	f7ff ff8e 	bl	8009a2c <std>
 8009b10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009b14:	2202      	movs	r2, #2
 8009b16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b1a:	2112      	movs	r1, #18
 8009b1c:	f7ff bf86 	b.w	8009a2c <std>
 8009b20:	20005570 	.word	0x20005570
 8009b24:	20005438 	.word	0x20005438
 8009b28:	08009a99 	.word	0x08009a99

08009b2c <__sfp_lock_acquire>:
 8009b2c:	4801      	ldr	r0, [pc, #4]	; (8009b34 <__sfp_lock_acquire+0x8>)
 8009b2e:	f000 b9e2 	b.w	8009ef6 <__retarget_lock_acquire_recursive>
 8009b32:	bf00      	nop
 8009b34:	20005579 	.word	0x20005579

08009b38 <__sfp_lock_release>:
 8009b38:	4801      	ldr	r0, [pc, #4]	; (8009b40 <__sfp_lock_release+0x8>)
 8009b3a:	f000 b9dd 	b.w	8009ef8 <__retarget_lock_release_recursive>
 8009b3e:	bf00      	nop
 8009b40:	20005579 	.word	0x20005579

08009b44 <__sinit>:
 8009b44:	b510      	push	{r4, lr}
 8009b46:	4604      	mov	r4, r0
 8009b48:	f7ff fff0 	bl	8009b2c <__sfp_lock_acquire>
 8009b4c:	6a23      	ldr	r3, [r4, #32]
 8009b4e:	b11b      	cbz	r3, 8009b58 <__sinit+0x14>
 8009b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b54:	f7ff bff0 	b.w	8009b38 <__sfp_lock_release>
 8009b58:	4b04      	ldr	r3, [pc, #16]	; (8009b6c <__sinit+0x28>)
 8009b5a:	6223      	str	r3, [r4, #32]
 8009b5c:	4b04      	ldr	r3, [pc, #16]	; (8009b70 <__sinit+0x2c>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1f5      	bne.n	8009b50 <__sinit+0xc>
 8009b64:	f7ff ffc4 	bl	8009af0 <global_stdio_init.part.0>
 8009b68:	e7f2      	b.n	8009b50 <__sinit+0xc>
 8009b6a:	bf00      	nop
 8009b6c:	08009ab1 	.word	0x08009ab1
 8009b70:	20005570 	.word	0x20005570

08009b74 <_fwalk_sglue>:
 8009b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b78:	4607      	mov	r7, r0
 8009b7a:	4688      	mov	r8, r1
 8009b7c:	4614      	mov	r4, r2
 8009b7e:	2600      	movs	r6, #0
 8009b80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b84:	f1b9 0901 	subs.w	r9, r9, #1
 8009b88:	d505      	bpl.n	8009b96 <_fwalk_sglue+0x22>
 8009b8a:	6824      	ldr	r4, [r4, #0]
 8009b8c:	2c00      	cmp	r4, #0
 8009b8e:	d1f7      	bne.n	8009b80 <_fwalk_sglue+0xc>
 8009b90:	4630      	mov	r0, r6
 8009b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b96:	89ab      	ldrh	r3, [r5, #12]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d907      	bls.n	8009bac <_fwalk_sglue+0x38>
 8009b9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	d003      	beq.n	8009bac <_fwalk_sglue+0x38>
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	47c0      	blx	r8
 8009baa:	4306      	orrs	r6, r0
 8009bac:	3568      	adds	r5, #104	; 0x68
 8009bae:	e7e9      	b.n	8009b84 <_fwalk_sglue+0x10>

08009bb0 <iprintf>:
 8009bb0:	b40f      	push	{r0, r1, r2, r3}
 8009bb2:	b507      	push	{r0, r1, r2, lr}
 8009bb4:	4906      	ldr	r1, [pc, #24]	; (8009bd0 <iprintf+0x20>)
 8009bb6:	ab04      	add	r3, sp, #16
 8009bb8:	6808      	ldr	r0, [r1, #0]
 8009bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bbe:	6881      	ldr	r1, [r0, #8]
 8009bc0:	9301      	str	r3, [sp, #4]
 8009bc2:	f001 fd9b 	bl	800b6fc <_vfiprintf_r>
 8009bc6:	b003      	add	sp, #12
 8009bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bcc:	b004      	add	sp, #16
 8009bce:	4770      	bx	lr
 8009bd0:	2000010c 	.word	0x2000010c

08009bd4 <setbuf>:
 8009bd4:	fab1 f281 	clz	r2, r1
 8009bd8:	0952      	lsrs	r2, r2, #5
 8009bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bde:	0052      	lsls	r2, r2, #1
 8009be0:	f000 b800 	b.w	8009be4 <setvbuf>

08009be4 <setvbuf>:
 8009be4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009be8:	461d      	mov	r5, r3
 8009bea:	4b54      	ldr	r3, [pc, #336]	; (8009d3c <setvbuf+0x158>)
 8009bec:	681f      	ldr	r7, [r3, #0]
 8009bee:	4604      	mov	r4, r0
 8009bf0:	460e      	mov	r6, r1
 8009bf2:	4690      	mov	r8, r2
 8009bf4:	b127      	cbz	r7, 8009c00 <setvbuf+0x1c>
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	b913      	cbnz	r3, 8009c00 <setvbuf+0x1c>
 8009bfa:	4638      	mov	r0, r7
 8009bfc:	f7ff ffa2 	bl	8009b44 <__sinit>
 8009c00:	f1b8 0f02 	cmp.w	r8, #2
 8009c04:	d006      	beq.n	8009c14 <setvbuf+0x30>
 8009c06:	f1b8 0f01 	cmp.w	r8, #1
 8009c0a:	f200 8094 	bhi.w	8009d36 <setvbuf+0x152>
 8009c0e:	2d00      	cmp	r5, #0
 8009c10:	f2c0 8091 	blt.w	8009d36 <setvbuf+0x152>
 8009c14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c16:	07da      	lsls	r2, r3, #31
 8009c18:	d405      	bmi.n	8009c26 <setvbuf+0x42>
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	059b      	lsls	r3, r3, #22
 8009c1e:	d402      	bmi.n	8009c26 <setvbuf+0x42>
 8009c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c22:	f000 f968 	bl	8009ef6 <__retarget_lock_acquire_recursive>
 8009c26:	4621      	mov	r1, r4
 8009c28:	4638      	mov	r0, r7
 8009c2a:	f001 ff07 	bl	800ba3c <_fflush_r>
 8009c2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c30:	b141      	cbz	r1, 8009c44 <setvbuf+0x60>
 8009c32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c36:	4299      	cmp	r1, r3
 8009c38:	d002      	beq.n	8009c40 <setvbuf+0x5c>
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	f000 ff60 	bl	800ab00 <_free_r>
 8009c40:	2300      	movs	r3, #0
 8009c42:	6363      	str	r3, [r4, #52]	; 0x34
 8009c44:	2300      	movs	r3, #0
 8009c46:	61a3      	str	r3, [r4, #24]
 8009c48:	6063      	str	r3, [r4, #4]
 8009c4a:	89a3      	ldrh	r3, [r4, #12]
 8009c4c:	0618      	lsls	r0, r3, #24
 8009c4e:	d503      	bpl.n	8009c58 <setvbuf+0x74>
 8009c50:	6921      	ldr	r1, [r4, #16]
 8009c52:	4638      	mov	r0, r7
 8009c54:	f000 ff54 	bl	800ab00 <_free_r>
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009c5e:	f023 0303 	bic.w	r3, r3, #3
 8009c62:	f1b8 0f02 	cmp.w	r8, #2
 8009c66:	81a3      	strh	r3, [r4, #12]
 8009c68:	d05f      	beq.n	8009d2a <setvbuf+0x146>
 8009c6a:	ab01      	add	r3, sp, #4
 8009c6c:	466a      	mov	r2, sp
 8009c6e:	4621      	mov	r1, r4
 8009c70:	4638      	mov	r0, r7
 8009c72:	f001 ff0b 	bl	800ba8c <__swhatbuf_r>
 8009c76:	89a3      	ldrh	r3, [r4, #12]
 8009c78:	4318      	orrs	r0, r3
 8009c7a:	81a0      	strh	r0, [r4, #12]
 8009c7c:	bb2d      	cbnz	r5, 8009cca <setvbuf+0xe6>
 8009c7e:	9d00      	ldr	r5, [sp, #0]
 8009c80:	4628      	mov	r0, r5
 8009c82:	f000 ff89 	bl	800ab98 <malloc>
 8009c86:	4606      	mov	r6, r0
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d150      	bne.n	8009d2e <setvbuf+0x14a>
 8009c8c:	f8dd 9000 	ldr.w	r9, [sp]
 8009c90:	45a9      	cmp	r9, r5
 8009c92:	d13e      	bne.n	8009d12 <setvbuf+0x12e>
 8009c94:	f04f 35ff 	mov.w	r5, #4294967295
 8009c98:	2200      	movs	r2, #0
 8009c9a:	60a2      	str	r2, [r4, #8]
 8009c9c:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009ca0:	6022      	str	r2, [r4, #0]
 8009ca2:	6122      	str	r2, [r4, #16]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009caa:	6162      	str	r2, [r4, #20]
 8009cac:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009cae:	f043 0302 	orr.w	r3, r3, #2
 8009cb2:	07d1      	lsls	r1, r2, #31
 8009cb4:	81a3      	strh	r3, [r4, #12]
 8009cb6:	d404      	bmi.n	8009cc2 <setvbuf+0xde>
 8009cb8:	059b      	lsls	r3, r3, #22
 8009cba:	d402      	bmi.n	8009cc2 <setvbuf+0xde>
 8009cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cbe:	f000 f91b 	bl	8009ef8 <__retarget_lock_release_recursive>
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	b003      	add	sp, #12
 8009cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cca:	2e00      	cmp	r6, #0
 8009ccc:	d0d8      	beq.n	8009c80 <setvbuf+0x9c>
 8009cce:	6a3b      	ldr	r3, [r7, #32]
 8009cd0:	b913      	cbnz	r3, 8009cd8 <setvbuf+0xf4>
 8009cd2:	4638      	mov	r0, r7
 8009cd4:	f7ff ff36 	bl	8009b44 <__sinit>
 8009cd8:	f1b8 0f01 	cmp.w	r8, #1
 8009cdc:	bf08      	it	eq
 8009cde:	89a3      	ldrheq	r3, [r4, #12]
 8009ce0:	6026      	str	r6, [r4, #0]
 8009ce2:	bf04      	itt	eq
 8009ce4:	f043 0301 	orreq.w	r3, r3, #1
 8009ce8:	81a3      	strheq	r3, [r4, #12]
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	f013 0208 	ands.w	r2, r3, #8
 8009cf0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009cf4:	d01d      	beq.n	8009d32 <setvbuf+0x14e>
 8009cf6:	07da      	lsls	r2, r3, #31
 8009cf8:	bf41      	itttt	mi
 8009cfa:	2200      	movmi	r2, #0
 8009cfc:	426d      	negmi	r5, r5
 8009cfe:	60a2      	strmi	r2, [r4, #8]
 8009d00:	61a5      	strmi	r5, [r4, #24]
 8009d02:	bf58      	it	pl
 8009d04:	60a5      	strpl	r5, [r4, #8]
 8009d06:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009d08:	f015 0501 	ands.w	r5, r5, #1
 8009d0c:	d0d4      	beq.n	8009cb8 <setvbuf+0xd4>
 8009d0e:	2500      	movs	r5, #0
 8009d10:	e7d7      	b.n	8009cc2 <setvbuf+0xde>
 8009d12:	4648      	mov	r0, r9
 8009d14:	f000 ff40 	bl	800ab98 <malloc>
 8009d18:	4606      	mov	r6, r0
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d0ba      	beq.n	8009c94 <setvbuf+0xb0>
 8009d1e:	89a3      	ldrh	r3, [r4, #12]
 8009d20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d24:	81a3      	strh	r3, [r4, #12]
 8009d26:	464d      	mov	r5, r9
 8009d28:	e7d1      	b.n	8009cce <setvbuf+0xea>
 8009d2a:	2500      	movs	r5, #0
 8009d2c:	e7b4      	b.n	8009c98 <setvbuf+0xb4>
 8009d2e:	46a9      	mov	r9, r5
 8009d30:	e7f5      	b.n	8009d1e <setvbuf+0x13a>
 8009d32:	60a2      	str	r2, [r4, #8]
 8009d34:	e7e7      	b.n	8009d06 <setvbuf+0x122>
 8009d36:	f04f 35ff 	mov.w	r5, #4294967295
 8009d3a:	e7c2      	b.n	8009cc2 <setvbuf+0xde>
 8009d3c:	2000010c 	.word	0x2000010c

08009d40 <siprintf>:
 8009d40:	b40e      	push	{r1, r2, r3}
 8009d42:	b500      	push	{lr}
 8009d44:	b09c      	sub	sp, #112	; 0x70
 8009d46:	ab1d      	add	r3, sp, #116	; 0x74
 8009d48:	9002      	str	r0, [sp, #8]
 8009d4a:	9006      	str	r0, [sp, #24]
 8009d4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009d50:	4809      	ldr	r0, [pc, #36]	; (8009d78 <siprintf+0x38>)
 8009d52:	9107      	str	r1, [sp, #28]
 8009d54:	9104      	str	r1, [sp, #16]
 8009d56:	4909      	ldr	r1, [pc, #36]	; (8009d7c <siprintf+0x3c>)
 8009d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d5c:	9105      	str	r1, [sp, #20]
 8009d5e:	6800      	ldr	r0, [r0, #0]
 8009d60:	9301      	str	r3, [sp, #4]
 8009d62:	a902      	add	r1, sp, #8
 8009d64:	f001 fba2 	bl	800b4ac <_svfiprintf_r>
 8009d68:	9b02      	ldr	r3, [sp, #8]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	701a      	strb	r2, [r3, #0]
 8009d6e:	b01c      	add	sp, #112	; 0x70
 8009d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d74:	b003      	add	sp, #12
 8009d76:	4770      	bx	lr
 8009d78:	2000010c 	.word	0x2000010c
 8009d7c:	ffff0208 	.word	0xffff0208

08009d80 <__sread>:
 8009d80:	b510      	push	{r4, lr}
 8009d82:	460c      	mov	r4, r1
 8009d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d88:	f000 f86c 	bl	8009e64 <_read_r>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	bfab      	itete	ge
 8009d90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d92:	89a3      	ldrhlt	r3, [r4, #12]
 8009d94:	181b      	addge	r3, r3, r0
 8009d96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d9a:	bfac      	ite	ge
 8009d9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d9e:	81a3      	strhlt	r3, [r4, #12]
 8009da0:	bd10      	pop	{r4, pc}

08009da2 <__swrite>:
 8009da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da6:	461f      	mov	r7, r3
 8009da8:	898b      	ldrh	r3, [r1, #12]
 8009daa:	05db      	lsls	r3, r3, #23
 8009dac:	4605      	mov	r5, r0
 8009dae:	460c      	mov	r4, r1
 8009db0:	4616      	mov	r6, r2
 8009db2:	d505      	bpl.n	8009dc0 <__swrite+0x1e>
 8009db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009db8:	2302      	movs	r3, #2
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f000 f840 	bl	8009e40 <_lseek_r>
 8009dc0:	89a3      	ldrh	r3, [r4, #12]
 8009dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dca:	81a3      	strh	r3, [r4, #12]
 8009dcc:	4632      	mov	r2, r6
 8009dce:	463b      	mov	r3, r7
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dd6:	f000 b857 	b.w	8009e88 <_write_r>

08009dda <__sseek>:
 8009dda:	b510      	push	{r4, lr}
 8009ddc:	460c      	mov	r4, r1
 8009dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009de2:	f000 f82d 	bl	8009e40 <_lseek_r>
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	89a3      	ldrh	r3, [r4, #12]
 8009dea:	bf15      	itete	ne
 8009dec:	6560      	strne	r0, [r4, #84]	; 0x54
 8009dee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009df2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009df6:	81a3      	strheq	r3, [r4, #12]
 8009df8:	bf18      	it	ne
 8009dfa:	81a3      	strhne	r3, [r4, #12]
 8009dfc:	bd10      	pop	{r4, pc}

08009dfe <__sclose>:
 8009dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e02:	f000 b80d 	b.w	8009e20 <_close_r>

08009e06 <memset>:
 8009e06:	4402      	add	r2, r0
 8009e08:	4603      	mov	r3, r0
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d100      	bne.n	8009e10 <memset+0xa>
 8009e0e:	4770      	bx	lr
 8009e10:	f803 1b01 	strb.w	r1, [r3], #1
 8009e14:	e7f9      	b.n	8009e0a <memset+0x4>
	...

08009e18 <_localeconv_r>:
 8009e18:	4800      	ldr	r0, [pc, #0]	; (8009e1c <_localeconv_r+0x4>)
 8009e1a:	4770      	bx	lr
 8009e1c:	20000200 	.word	0x20000200

08009e20 <_close_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4d06      	ldr	r5, [pc, #24]	; (8009e3c <_close_r+0x1c>)
 8009e24:	2300      	movs	r3, #0
 8009e26:	4604      	mov	r4, r0
 8009e28:	4608      	mov	r0, r1
 8009e2a:	602b      	str	r3, [r5, #0]
 8009e2c:	f003 f87e 	bl	800cf2c <_close>
 8009e30:	1c43      	adds	r3, r0, #1
 8009e32:	d102      	bne.n	8009e3a <_close_r+0x1a>
 8009e34:	682b      	ldr	r3, [r5, #0]
 8009e36:	b103      	cbz	r3, 8009e3a <_close_r+0x1a>
 8009e38:	6023      	str	r3, [r4, #0]
 8009e3a:	bd38      	pop	{r3, r4, r5, pc}
 8009e3c:	20005574 	.word	0x20005574

08009e40 <_lseek_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4d07      	ldr	r5, [pc, #28]	; (8009e60 <_lseek_r+0x20>)
 8009e44:	4604      	mov	r4, r0
 8009e46:	4608      	mov	r0, r1
 8009e48:	4611      	mov	r1, r2
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	602a      	str	r2, [r5, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	f7fb f99a 	bl	8005188 <_lseek>
 8009e54:	1c43      	adds	r3, r0, #1
 8009e56:	d102      	bne.n	8009e5e <_lseek_r+0x1e>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	b103      	cbz	r3, 8009e5e <_lseek_r+0x1e>
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
 8009e60:	20005574 	.word	0x20005574

08009e64 <_read_r>:
 8009e64:	b538      	push	{r3, r4, r5, lr}
 8009e66:	4d07      	ldr	r5, [pc, #28]	; (8009e84 <_read_r+0x20>)
 8009e68:	4604      	mov	r4, r0
 8009e6a:	4608      	mov	r0, r1
 8009e6c:	4611      	mov	r1, r2
 8009e6e:	2200      	movs	r2, #0
 8009e70:	602a      	str	r2, [r5, #0]
 8009e72:	461a      	mov	r2, r3
 8009e74:	f7fb f97a 	bl	800516c <_read>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_read_r+0x1e>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_read_r+0x1e>
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	20005574 	.word	0x20005574

08009e88 <_write_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4d07      	ldr	r5, [pc, #28]	; (8009ea8 <_write_r+0x20>)
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	4608      	mov	r0, r1
 8009e90:	4611      	mov	r1, r2
 8009e92:	2200      	movs	r2, #0
 8009e94:	602a      	str	r2, [r5, #0]
 8009e96:	461a      	mov	r2, r3
 8009e98:	f7fb f95e 	bl	8005158 <_write>
 8009e9c:	1c43      	adds	r3, r0, #1
 8009e9e:	d102      	bne.n	8009ea6 <_write_r+0x1e>
 8009ea0:	682b      	ldr	r3, [r5, #0]
 8009ea2:	b103      	cbz	r3, 8009ea6 <_write_r+0x1e>
 8009ea4:	6023      	str	r3, [r4, #0]
 8009ea6:	bd38      	pop	{r3, r4, r5, pc}
 8009ea8:	20005574 	.word	0x20005574

08009eac <__libc_init_array>:
 8009eac:	b570      	push	{r4, r5, r6, lr}
 8009eae:	4d0d      	ldr	r5, [pc, #52]	; (8009ee4 <__libc_init_array+0x38>)
 8009eb0:	4c0d      	ldr	r4, [pc, #52]	; (8009ee8 <__libc_init_array+0x3c>)
 8009eb2:	1b64      	subs	r4, r4, r5
 8009eb4:	10a4      	asrs	r4, r4, #2
 8009eb6:	2600      	movs	r6, #0
 8009eb8:	42a6      	cmp	r6, r4
 8009eba:	d109      	bne.n	8009ed0 <__libc_init_array+0x24>
 8009ebc:	4d0b      	ldr	r5, [pc, #44]	; (8009eec <__libc_init_array+0x40>)
 8009ebe:	4c0c      	ldr	r4, [pc, #48]	; (8009ef0 <__libc_init_array+0x44>)
 8009ec0:	f003 f84c 	bl	800cf5c <_init>
 8009ec4:	1b64      	subs	r4, r4, r5
 8009ec6:	10a4      	asrs	r4, r4, #2
 8009ec8:	2600      	movs	r6, #0
 8009eca:	42a6      	cmp	r6, r4
 8009ecc:	d105      	bne.n	8009eda <__libc_init_array+0x2e>
 8009ece:	bd70      	pop	{r4, r5, r6, pc}
 8009ed0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ed4:	4798      	blx	r3
 8009ed6:	3601      	adds	r6, #1
 8009ed8:	e7ee      	b.n	8009eb8 <__libc_init_array+0xc>
 8009eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ede:	4798      	blx	r3
 8009ee0:	3601      	adds	r6, #1
 8009ee2:	e7f2      	b.n	8009eca <__libc_init_array+0x1e>
 8009ee4:	0800f318 	.word	0x0800f318
 8009ee8:	0800f318 	.word	0x0800f318
 8009eec:	0800f318 	.word	0x0800f318
 8009ef0:	0800f31c 	.word	0x0800f31c

08009ef4 <__retarget_lock_init_recursive>:
 8009ef4:	4770      	bx	lr

08009ef6 <__retarget_lock_acquire_recursive>:
 8009ef6:	4770      	bx	lr

08009ef8 <__retarget_lock_release_recursive>:
 8009ef8:	4770      	bx	lr

08009efa <memcpy>:
 8009efa:	440a      	add	r2, r1
 8009efc:	4291      	cmp	r1, r2
 8009efe:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f02:	d100      	bne.n	8009f06 <memcpy+0xc>
 8009f04:	4770      	bx	lr
 8009f06:	b510      	push	{r4, lr}
 8009f08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f10:	4291      	cmp	r1, r2
 8009f12:	d1f9      	bne.n	8009f08 <memcpy+0xe>
 8009f14:	bd10      	pop	{r4, pc}

08009f16 <quorem>:
 8009f16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f1a:	6903      	ldr	r3, [r0, #16]
 8009f1c:	690c      	ldr	r4, [r1, #16]
 8009f1e:	42a3      	cmp	r3, r4
 8009f20:	4607      	mov	r7, r0
 8009f22:	db7e      	blt.n	800a022 <quorem+0x10c>
 8009f24:	3c01      	subs	r4, #1
 8009f26:	f101 0814 	add.w	r8, r1, #20
 8009f2a:	f100 0514 	add.w	r5, r0, #20
 8009f2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f32:	9301      	str	r3, [sp, #4]
 8009f34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f48:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f4c:	d331      	bcc.n	8009fb2 <quorem+0x9c>
 8009f4e:	f04f 0e00 	mov.w	lr, #0
 8009f52:	4640      	mov	r0, r8
 8009f54:	46ac      	mov	ip, r5
 8009f56:	46f2      	mov	sl, lr
 8009f58:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f5c:	b293      	uxth	r3, r2
 8009f5e:	fb06 e303 	mla	r3, r6, r3, lr
 8009f62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009f66:	0c1a      	lsrs	r2, r3, #16
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	ebaa 0303 	sub.w	r3, sl, r3
 8009f6e:	f8dc a000 	ldr.w	sl, [ip]
 8009f72:	fa13 f38a 	uxtah	r3, r3, sl
 8009f76:	fb06 220e 	mla	r2, r6, lr, r2
 8009f7a:	9300      	str	r3, [sp, #0]
 8009f7c:	9b00      	ldr	r3, [sp, #0]
 8009f7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009f82:	b292      	uxth	r2, r2
 8009f84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009f88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f8c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009f90:	4581      	cmp	r9, r0
 8009f92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f96:	f84c 3b04 	str.w	r3, [ip], #4
 8009f9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009f9e:	d2db      	bcs.n	8009f58 <quorem+0x42>
 8009fa0:	f855 300b 	ldr.w	r3, [r5, fp]
 8009fa4:	b92b      	cbnz	r3, 8009fb2 <quorem+0x9c>
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	3b04      	subs	r3, #4
 8009faa:	429d      	cmp	r5, r3
 8009fac:	461a      	mov	r2, r3
 8009fae:	d32c      	bcc.n	800a00a <quorem+0xf4>
 8009fb0:	613c      	str	r4, [r7, #16]
 8009fb2:	4638      	mov	r0, r7
 8009fb4:	f001 f920 	bl	800b1f8 <__mcmp>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	db22      	blt.n	800a002 <quorem+0xec>
 8009fbc:	3601      	adds	r6, #1
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	f858 2b04 	ldr.w	r2, [r8], #4
 8009fc6:	f8d1 c000 	ldr.w	ip, [r1]
 8009fca:	b293      	uxth	r3, r2
 8009fcc:	1ac3      	subs	r3, r0, r3
 8009fce:	0c12      	lsrs	r2, r2, #16
 8009fd0:	fa13 f38c 	uxtah	r3, r3, ip
 8009fd4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009fd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fe2:	45c1      	cmp	r9, r8
 8009fe4:	f841 3b04 	str.w	r3, [r1], #4
 8009fe8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009fec:	d2e9      	bcs.n	8009fc2 <quorem+0xac>
 8009fee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ff2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ff6:	b922      	cbnz	r2, 800a002 <quorem+0xec>
 8009ff8:	3b04      	subs	r3, #4
 8009ffa:	429d      	cmp	r5, r3
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	d30a      	bcc.n	800a016 <quorem+0x100>
 800a000:	613c      	str	r4, [r7, #16]
 800a002:	4630      	mov	r0, r6
 800a004:	b003      	add	sp, #12
 800a006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a00a:	6812      	ldr	r2, [r2, #0]
 800a00c:	3b04      	subs	r3, #4
 800a00e:	2a00      	cmp	r2, #0
 800a010:	d1ce      	bne.n	8009fb0 <quorem+0x9a>
 800a012:	3c01      	subs	r4, #1
 800a014:	e7c9      	b.n	8009faa <quorem+0x94>
 800a016:	6812      	ldr	r2, [r2, #0]
 800a018:	3b04      	subs	r3, #4
 800a01a:	2a00      	cmp	r2, #0
 800a01c:	d1f0      	bne.n	800a000 <quorem+0xea>
 800a01e:	3c01      	subs	r4, #1
 800a020:	e7eb      	b.n	8009ffa <quorem+0xe4>
 800a022:	2000      	movs	r0, #0
 800a024:	e7ee      	b.n	800a004 <quorem+0xee>
	...

0800a028 <_dtoa_r>:
 800a028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02c:	ed2d 8b02 	vpush	{d8}
 800a030:	69c5      	ldr	r5, [r0, #28]
 800a032:	b091      	sub	sp, #68	; 0x44
 800a034:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a038:	ec59 8b10 	vmov	r8, r9, d0
 800a03c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800a03e:	9106      	str	r1, [sp, #24]
 800a040:	4606      	mov	r6, r0
 800a042:	9208      	str	r2, [sp, #32]
 800a044:	930c      	str	r3, [sp, #48]	; 0x30
 800a046:	b975      	cbnz	r5, 800a066 <_dtoa_r+0x3e>
 800a048:	2010      	movs	r0, #16
 800a04a:	f000 fda5 	bl	800ab98 <malloc>
 800a04e:	4602      	mov	r2, r0
 800a050:	61f0      	str	r0, [r6, #28]
 800a052:	b920      	cbnz	r0, 800a05e <_dtoa_r+0x36>
 800a054:	4ba6      	ldr	r3, [pc, #664]	; (800a2f0 <_dtoa_r+0x2c8>)
 800a056:	21ef      	movs	r1, #239	; 0xef
 800a058:	48a6      	ldr	r0, [pc, #664]	; (800a2f4 <_dtoa_r+0x2cc>)
 800a05a:	f001 fe5b 	bl	800bd14 <__assert_func>
 800a05e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a062:	6005      	str	r5, [r0, #0]
 800a064:	60c5      	str	r5, [r0, #12]
 800a066:	69f3      	ldr	r3, [r6, #28]
 800a068:	6819      	ldr	r1, [r3, #0]
 800a06a:	b151      	cbz	r1, 800a082 <_dtoa_r+0x5a>
 800a06c:	685a      	ldr	r2, [r3, #4]
 800a06e:	604a      	str	r2, [r1, #4]
 800a070:	2301      	movs	r3, #1
 800a072:	4093      	lsls	r3, r2
 800a074:	608b      	str	r3, [r1, #8]
 800a076:	4630      	mov	r0, r6
 800a078:	f000 fe82 	bl	800ad80 <_Bfree>
 800a07c:	69f3      	ldr	r3, [r6, #28]
 800a07e:	2200      	movs	r2, #0
 800a080:	601a      	str	r2, [r3, #0]
 800a082:	f1b9 0300 	subs.w	r3, r9, #0
 800a086:	bfbb      	ittet	lt
 800a088:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a08c:	9303      	strlt	r3, [sp, #12]
 800a08e:	2300      	movge	r3, #0
 800a090:	2201      	movlt	r2, #1
 800a092:	bfac      	ite	ge
 800a094:	6023      	strge	r3, [r4, #0]
 800a096:	6022      	strlt	r2, [r4, #0]
 800a098:	4b97      	ldr	r3, [pc, #604]	; (800a2f8 <_dtoa_r+0x2d0>)
 800a09a:	9c03      	ldr	r4, [sp, #12]
 800a09c:	43a3      	bics	r3, r4
 800a09e:	d11c      	bne.n	800a0da <_dtoa_r+0xb2>
 800a0a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0a2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0a6:	6013      	str	r3, [r2, #0]
 800a0a8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a0ac:	ea53 0308 	orrs.w	r3, r3, r8
 800a0b0:	f000 84fb 	beq.w	800aaaa <_dtoa_r+0xa82>
 800a0b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0b6:	b963      	cbnz	r3, 800a0d2 <_dtoa_r+0xaa>
 800a0b8:	4b90      	ldr	r3, [pc, #576]	; (800a2fc <_dtoa_r+0x2d4>)
 800a0ba:	e020      	b.n	800a0fe <_dtoa_r+0xd6>
 800a0bc:	4b90      	ldr	r3, [pc, #576]	; (800a300 <_dtoa_r+0x2d8>)
 800a0be:	9301      	str	r3, [sp, #4]
 800a0c0:	3308      	adds	r3, #8
 800a0c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a0c4:	6013      	str	r3, [r2, #0]
 800a0c6:	9801      	ldr	r0, [sp, #4]
 800a0c8:	b011      	add	sp, #68	; 0x44
 800a0ca:	ecbd 8b02 	vpop	{d8}
 800a0ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d2:	4b8a      	ldr	r3, [pc, #552]	; (800a2fc <_dtoa_r+0x2d4>)
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	3303      	adds	r3, #3
 800a0d8:	e7f3      	b.n	800a0c2 <_dtoa_r+0x9a>
 800a0da:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a0de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e6:	d10c      	bne.n	800a102 <_dtoa_r+0xda>
 800a0e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	6013      	str	r3, [r2, #0]
 800a0ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	f000 84d7 	beq.w	800aaa4 <_dtoa_r+0xa7c>
 800a0f6:	4b83      	ldr	r3, [pc, #524]	; (800a304 <_dtoa_r+0x2dc>)
 800a0f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a0fa:	6013      	str	r3, [r2, #0]
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	9301      	str	r3, [sp, #4]
 800a100:	e7e1      	b.n	800a0c6 <_dtoa_r+0x9e>
 800a102:	aa0e      	add	r2, sp, #56	; 0x38
 800a104:	a90f      	add	r1, sp, #60	; 0x3c
 800a106:	4630      	mov	r0, r6
 800a108:	eeb0 0b48 	vmov.f64	d0, d8
 800a10c:	f001 f91a 	bl	800b344 <__d2b>
 800a110:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800a114:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a116:	4605      	mov	r5, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d046      	beq.n	800a1aa <_dtoa_r+0x182>
 800a11c:	eeb0 7b48 	vmov.f64	d7, d8
 800a120:	ee18 1a90 	vmov	r1, s17
 800a124:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a128:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800a12c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a130:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a134:	2000      	movs	r0, #0
 800a136:	ee07 1a90 	vmov	s15, r1
 800a13a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800a13e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a2d8 <_dtoa_r+0x2b0>
 800a142:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a146:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800a2e0 <_dtoa_r+0x2b8>
 800a14a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a14e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a2e8 <_dtoa_r+0x2c0>
 800a152:	ee07 3a90 	vmov	s15, r3
 800a156:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a15a:	eeb0 7b46 	vmov.f64	d7, d6
 800a15e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a162:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a166:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a16e:	ee16 ba90 	vmov	fp, s13
 800a172:	9009      	str	r0, [sp, #36]	; 0x24
 800a174:	d508      	bpl.n	800a188 <_dtoa_r+0x160>
 800a176:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a17a:	eeb4 6b47 	vcmp.f64	d6, d7
 800a17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a182:	bf18      	it	ne
 800a184:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a188:	f1bb 0f16 	cmp.w	fp, #22
 800a18c:	d82b      	bhi.n	800a1e6 <_dtoa_r+0x1be>
 800a18e:	495e      	ldr	r1, [pc, #376]	; (800a308 <_dtoa_r+0x2e0>)
 800a190:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800a194:	ed91 7b00 	vldr	d7, [r1]
 800a198:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a19c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1a0:	d501      	bpl.n	800a1a6 <_dtoa_r+0x17e>
 800a1a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	e01e      	b.n	800a1e8 <_dtoa_r+0x1c0>
 800a1aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1ac:	4413      	add	r3, r2
 800a1ae:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800a1b2:	2920      	cmp	r1, #32
 800a1b4:	bfc1      	itttt	gt
 800a1b6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800a1ba:	408c      	lslgt	r4, r1
 800a1bc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800a1c0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800a1c4:	bfd6      	itet	le
 800a1c6:	f1c1 0120 	rsble	r1, r1, #32
 800a1ca:	4321      	orrgt	r1, r4
 800a1cc:	fa08 f101 	lslle.w	r1, r8, r1
 800a1d0:	ee07 1a90 	vmov	s15, r1
 800a1d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	ee17 1a90 	vmov	r1, s15
 800a1de:	2001      	movs	r0, #1
 800a1e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a1e4:	e7a7      	b.n	800a136 <_dtoa_r+0x10e>
 800a1e6:	2101      	movs	r1, #1
 800a1e8:	1ad2      	subs	r2, r2, r3
 800a1ea:	1e53      	subs	r3, r2, #1
 800a1ec:	9305      	str	r3, [sp, #20]
 800a1ee:	bf45      	ittet	mi
 800a1f0:	f1c2 0301 	rsbmi	r3, r2, #1
 800a1f4:	9304      	strmi	r3, [sp, #16]
 800a1f6:	2300      	movpl	r3, #0
 800a1f8:	2300      	movmi	r3, #0
 800a1fa:	bf4c      	ite	mi
 800a1fc:	9305      	strmi	r3, [sp, #20]
 800a1fe:	9304      	strpl	r3, [sp, #16]
 800a200:	f1bb 0f00 	cmp.w	fp, #0
 800a204:	910b      	str	r1, [sp, #44]	; 0x2c
 800a206:	db18      	blt.n	800a23a <_dtoa_r+0x212>
 800a208:	9b05      	ldr	r3, [sp, #20]
 800a20a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800a20e:	445b      	add	r3, fp
 800a210:	9305      	str	r3, [sp, #20]
 800a212:	2300      	movs	r3, #0
 800a214:	9a06      	ldr	r2, [sp, #24]
 800a216:	2a09      	cmp	r2, #9
 800a218:	d848      	bhi.n	800a2ac <_dtoa_r+0x284>
 800a21a:	2a05      	cmp	r2, #5
 800a21c:	bfc4      	itt	gt
 800a21e:	3a04      	subgt	r2, #4
 800a220:	9206      	strgt	r2, [sp, #24]
 800a222:	9a06      	ldr	r2, [sp, #24]
 800a224:	f1a2 0202 	sub.w	r2, r2, #2
 800a228:	bfcc      	ite	gt
 800a22a:	2400      	movgt	r4, #0
 800a22c:	2401      	movle	r4, #1
 800a22e:	2a03      	cmp	r2, #3
 800a230:	d847      	bhi.n	800a2c2 <_dtoa_r+0x29a>
 800a232:	e8df f002 	tbb	[pc, r2]
 800a236:	2d0b      	.short	0x2d0b
 800a238:	392b      	.short	0x392b
 800a23a:	9b04      	ldr	r3, [sp, #16]
 800a23c:	2200      	movs	r2, #0
 800a23e:	eba3 030b 	sub.w	r3, r3, fp
 800a242:	9304      	str	r3, [sp, #16]
 800a244:	920a      	str	r2, [sp, #40]	; 0x28
 800a246:	f1cb 0300 	rsb	r3, fp, #0
 800a24a:	e7e3      	b.n	800a214 <_dtoa_r+0x1ec>
 800a24c:	2200      	movs	r2, #0
 800a24e:	9207      	str	r2, [sp, #28]
 800a250:	9a08      	ldr	r2, [sp, #32]
 800a252:	2a00      	cmp	r2, #0
 800a254:	dc38      	bgt.n	800a2c8 <_dtoa_r+0x2a0>
 800a256:	f04f 0a01 	mov.w	sl, #1
 800a25a:	46d1      	mov	r9, sl
 800a25c:	4652      	mov	r2, sl
 800a25e:	f8cd a020 	str.w	sl, [sp, #32]
 800a262:	69f7      	ldr	r7, [r6, #28]
 800a264:	2100      	movs	r1, #0
 800a266:	2004      	movs	r0, #4
 800a268:	f100 0c14 	add.w	ip, r0, #20
 800a26c:	4594      	cmp	ip, r2
 800a26e:	d930      	bls.n	800a2d2 <_dtoa_r+0x2aa>
 800a270:	6079      	str	r1, [r7, #4]
 800a272:	4630      	mov	r0, r6
 800a274:	930d      	str	r3, [sp, #52]	; 0x34
 800a276:	f000 fd43 	bl	800ad00 <_Balloc>
 800a27a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a27c:	9001      	str	r0, [sp, #4]
 800a27e:	4602      	mov	r2, r0
 800a280:	2800      	cmp	r0, #0
 800a282:	d145      	bne.n	800a310 <_dtoa_r+0x2e8>
 800a284:	4b21      	ldr	r3, [pc, #132]	; (800a30c <_dtoa_r+0x2e4>)
 800a286:	f240 11af 	movw	r1, #431	; 0x1af
 800a28a:	e6e5      	b.n	800a058 <_dtoa_r+0x30>
 800a28c:	2201      	movs	r2, #1
 800a28e:	e7de      	b.n	800a24e <_dtoa_r+0x226>
 800a290:	2200      	movs	r2, #0
 800a292:	9207      	str	r2, [sp, #28]
 800a294:	9a08      	ldr	r2, [sp, #32]
 800a296:	eb0b 0a02 	add.w	sl, fp, r2
 800a29a:	f10a 0901 	add.w	r9, sl, #1
 800a29e:	464a      	mov	r2, r9
 800a2a0:	2a01      	cmp	r2, #1
 800a2a2:	bfb8      	it	lt
 800a2a4:	2201      	movlt	r2, #1
 800a2a6:	e7dc      	b.n	800a262 <_dtoa_r+0x23a>
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	e7f2      	b.n	800a292 <_dtoa_r+0x26a>
 800a2ac:	2401      	movs	r4, #1
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800a2b4:	f04f 3aff 	mov.w	sl, #4294967295
 800a2b8:	2100      	movs	r1, #0
 800a2ba:	46d1      	mov	r9, sl
 800a2bc:	2212      	movs	r2, #18
 800a2be:	9108      	str	r1, [sp, #32]
 800a2c0:	e7cf      	b.n	800a262 <_dtoa_r+0x23a>
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	9207      	str	r2, [sp, #28]
 800a2c6:	e7f5      	b.n	800a2b4 <_dtoa_r+0x28c>
 800a2c8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a2cc:	46d1      	mov	r9, sl
 800a2ce:	4652      	mov	r2, sl
 800a2d0:	e7c7      	b.n	800a262 <_dtoa_r+0x23a>
 800a2d2:	3101      	adds	r1, #1
 800a2d4:	0040      	lsls	r0, r0, #1
 800a2d6:	e7c7      	b.n	800a268 <_dtoa_r+0x240>
 800a2d8:	636f4361 	.word	0x636f4361
 800a2dc:	3fd287a7 	.word	0x3fd287a7
 800a2e0:	8b60c8b3 	.word	0x8b60c8b3
 800a2e4:	3fc68a28 	.word	0x3fc68a28
 800a2e8:	509f79fb 	.word	0x509f79fb
 800a2ec:	3fd34413 	.word	0x3fd34413
 800a2f0:	0800ed92 	.word	0x0800ed92
 800a2f4:	0800eda9 	.word	0x0800eda9
 800a2f8:	7ff00000 	.word	0x7ff00000
 800a2fc:	0800ed8e 	.word	0x0800ed8e
 800a300:	0800ed85 	.word	0x0800ed85
 800a304:	0800ed62 	.word	0x0800ed62
 800a308:	0800ee98 	.word	0x0800ee98
 800a30c:	0800ee01 	.word	0x0800ee01
 800a310:	69f2      	ldr	r2, [r6, #28]
 800a312:	9901      	ldr	r1, [sp, #4]
 800a314:	6011      	str	r1, [r2, #0]
 800a316:	f1b9 0f0e 	cmp.w	r9, #14
 800a31a:	d86c      	bhi.n	800a3f6 <_dtoa_r+0x3ce>
 800a31c:	2c00      	cmp	r4, #0
 800a31e:	d06a      	beq.n	800a3f6 <_dtoa_r+0x3ce>
 800a320:	f1bb 0f00 	cmp.w	fp, #0
 800a324:	f340 80a0 	ble.w	800a468 <_dtoa_r+0x440>
 800a328:	4ac1      	ldr	r2, [pc, #772]	; (800a630 <_dtoa_r+0x608>)
 800a32a:	f00b 010f 	and.w	r1, fp, #15
 800a32e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a332:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a336:	ed92 7b00 	vldr	d7, [r2]
 800a33a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800a33e:	f000 8087 	beq.w	800a450 <_dtoa_r+0x428>
 800a342:	49bc      	ldr	r1, [pc, #752]	; (800a634 <_dtoa_r+0x60c>)
 800a344:	ed91 6b08 	vldr	d6, [r1, #32]
 800a348:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a34c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a350:	f002 020f 	and.w	r2, r2, #15
 800a354:	2103      	movs	r1, #3
 800a356:	48b7      	ldr	r0, [pc, #732]	; (800a634 <_dtoa_r+0x60c>)
 800a358:	2a00      	cmp	r2, #0
 800a35a:	d17b      	bne.n	800a454 <_dtoa_r+0x42c>
 800a35c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a360:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a364:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a368:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a36a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a36e:	2a00      	cmp	r2, #0
 800a370:	f000 80a0 	beq.w	800a4b4 <_dtoa_r+0x48c>
 800a374:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a378:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a380:	f140 8098 	bpl.w	800a4b4 <_dtoa_r+0x48c>
 800a384:	f1b9 0f00 	cmp.w	r9, #0
 800a388:	f000 8094 	beq.w	800a4b4 <_dtoa_r+0x48c>
 800a38c:	f1ba 0f00 	cmp.w	sl, #0
 800a390:	dd2f      	ble.n	800a3f2 <_dtoa_r+0x3ca>
 800a392:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a396:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a39a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a39e:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a3a2:	3101      	adds	r1, #1
 800a3a4:	4654      	mov	r4, sl
 800a3a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a3aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a3ae:	ee07 1a90 	vmov	s15, r1
 800a3b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a3b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a3ba:	ee15 7a90 	vmov	r7, s11
 800a3be:	ec51 0b15 	vmov	r0, r1, d5
 800a3c2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800a3c6:	2c00      	cmp	r4, #0
 800a3c8:	d177      	bne.n	800a4ba <_dtoa_r+0x492>
 800a3ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a3ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a3d2:	ec41 0b17 	vmov	d7, r0, r1
 800a3d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3de:	f300 826a 	bgt.w	800a8b6 <_dtoa_r+0x88e>
 800a3e2:	eeb1 7b47 	vneg.f64	d7, d7
 800a3e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ee:	f100 8260 	bmi.w	800a8b2 <_dtoa_r+0x88a>
 800a3f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a3f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a3f8:	2a00      	cmp	r2, #0
 800a3fa:	f2c0 811d 	blt.w	800a638 <_dtoa_r+0x610>
 800a3fe:	f1bb 0f0e 	cmp.w	fp, #14
 800a402:	f300 8119 	bgt.w	800a638 <_dtoa_r+0x610>
 800a406:	4b8a      	ldr	r3, [pc, #552]	; (800a630 <_dtoa_r+0x608>)
 800a408:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a40c:	ed93 6b00 	vldr	d6, [r3]
 800a410:	9b08      	ldr	r3, [sp, #32]
 800a412:	2b00      	cmp	r3, #0
 800a414:	f280 80b7 	bge.w	800a586 <_dtoa_r+0x55e>
 800a418:	f1b9 0f00 	cmp.w	r9, #0
 800a41c:	f300 80b3 	bgt.w	800a586 <_dtoa_r+0x55e>
 800a420:	f040 8246 	bne.w	800a8b0 <_dtoa_r+0x888>
 800a424:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a428:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a42c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a430:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a438:	464c      	mov	r4, r9
 800a43a:	464f      	mov	r7, r9
 800a43c:	f280 821c 	bge.w	800a878 <_dtoa_r+0x850>
 800a440:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a444:	2331      	movs	r3, #49	; 0x31
 800a446:	f808 3b01 	strb.w	r3, [r8], #1
 800a44a:	f10b 0b01 	add.w	fp, fp, #1
 800a44e:	e218      	b.n	800a882 <_dtoa_r+0x85a>
 800a450:	2102      	movs	r1, #2
 800a452:	e780      	b.n	800a356 <_dtoa_r+0x32e>
 800a454:	07d4      	lsls	r4, r2, #31
 800a456:	d504      	bpl.n	800a462 <_dtoa_r+0x43a>
 800a458:	ed90 6b00 	vldr	d6, [r0]
 800a45c:	3101      	adds	r1, #1
 800a45e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a462:	1052      	asrs	r2, r2, #1
 800a464:	3008      	adds	r0, #8
 800a466:	e777      	b.n	800a358 <_dtoa_r+0x330>
 800a468:	d022      	beq.n	800a4b0 <_dtoa_r+0x488>
 800a46a:	f1cb 0200 	rsb	r2, fp, #0
 800a46e:	4970      	ldr	r1, [pc, #448]	; (800a630 <_dtoa_r+0x608>)
 800a470:	f002 000f 	and.w	r0, r2, #15
 800a474:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a478:	ed91 7b00 	vldr	d7, [r1]
 800a47c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a480:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a484:	486b      	ldr	r0, [pc, #428]	; (800a634 <_dtoa_r+0x60c>)
 800a486:	1112      	asrs	r2, r2, #4
 800a488:	2400      	movs	r4, #0
 800a48a:	2102      	movs	r1, #2
 800a48c:	b92a      	cbnz	r2, 800a49a <_dtoa_r+0x472>
 800a48e:	2c00      	cmp	r4, #0
 800a490:	f43f af6a 	beq.w	800a368 <_dtoa_r+0x340>
 800a494:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a498:	e766      	b.n	800a368 <_dtoa_r+0x340>
 800a49a:	07d7      	lsls	r7, r2, #31
 800a49c:	d505      	bpl.n	800a4aa <_dtoa_r+0x482>
 800a49e:	ed90 6b00 	vldr	d6, [r0]
 800a4a2:	3101      	adds	r1, #1
 800a4a4:	2401      	movs	r4, #1
 800a4a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4aa:	1052      	asrs	r2, r2, #1
 800a4ac:	3008      	adds	r0, #8
 800a4ae:	e7ed      	b.n	800a48c <_dtoa_r+0x464>
 800a4b0:	2102      	movs	r1, #2
 800a4b2:	e759      	b.n	800a368 <_dtoa_r+0x340>
 800a4b4:	465a      	mov	r2, fp
 800a4b6:	464c      	mov	r4, r9
 800a4b8:	e775      	b.n	800a3a6 <_dtoa_r+0x37e>
 800a4ba:	ec41 0b17 	vmov	d7, r0, r1
 800a4be:	495c      	ldr	r1, [pc, #368]	; (800a630 <_dtoa_r+0x608>)
 800a4c0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800a4c4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800a4c8:	9901      	ldr	r1, [sp, #4]
 800a4ca:	440c      	add	r4, r1
 800a4cc:	9907      	ldr	r1, [sp, #28]
 800a4ce:	b351      	cbz	r1, 800a526 <_dtoa_r+0x4fe>
 800a4d0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a4d4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a4d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a4dc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a4e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a4e4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a4e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a4ec:	ee14 1a90 	vmov	r1, s9
 800a4f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a4f4:	3130      	adds	r1, #48	; 0x30
 800a4f6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a4fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a502:	f808 1b01 	strb.w	r1, [r8], #1
 800a506:	d439      	bmi.n	800a57c <_dtoa_r+0x554>
 800a508:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a50c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a514:	d472      	bmi.n	800a5fc <_dtoa_r+0x5d4>
 800a516:	45a0      	cmp	r8, r4
 800a518:	f43f af6b 	beq.w	800a3f2 <_dtoa_r+0x3ca>
 800a51c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a520:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a524:	e7e0      	b.n	800a4e8 <_dtoa_r+0x4c0>
 800a526:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a52a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a52e:	4620      	mov	r0, r4
 800a530:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a534:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a538:	ee14 1a90 	vmov	r1, s9
 800a53c:	3130      	adds	r1, #48	; 0x30
 800a53e:	f808 1b01 	strb.w	r1, [r8], #1
 800a542:	45a0      	cmp	r8, r4
 800a544:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a548:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a54c:	d118      	bne.n	800a580 <_dtoa_r+0x558>
 800a54e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a552:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a556:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a55a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a55e:	dc4d      	bgt.n	800a5fc <_dtoa_r+0x5d4>
 800a560:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a564:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a56c:	f57f af41 	bpl.w	800a3f2 <_dtoa_r+0x3ca>
 800a570:	4680      	mov	r8, r0
 800a572:	3801      	subs	r0, #1
 800a574:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a578:	2b30      	cmp	r3, #48	; 0x30
 800a57a:	d0f9      	beq.n	800a570 <_dtoa_r+0x548>
 800a57c:	4693      	mov	fp, r2
 800a57e:	e02a      	b.n	800a5d6 <_dtoa_r+0x5ae>
 800a580:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a584:	e7d6      	b.n	800a534 <_dtoa_r+0x50c>
 800a586:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a58a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a58e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a592:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a596:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a59a:	ee15 3a10 	vmov	r3, s10
 800a59e:	3330      	adds	r3, #48	; 0x30
 800a5a0:	f808 3b01 	strb.w	r3, [r8], #1
 800a5a4:	9b01      	ldr	r3, [sp, #4]
 800a5a6:	eba8 0303 	sub.w	r3, r8, r3
 800a5aa:	4599      	cmp	r9, r3
 800a5ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a5b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a5b4:	d133      	bne.n	800a61e <_dtoa_r+0x5f6>
 800a5b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a5ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5c2:	dc1a      	bgt.n	800a5fa <_dtoa_r+0x5d2>
 800a5c4:	eeb4 7b46 	vcmp.f64	d7, d6
 800a5c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5cc:	d103      	bne.n	800a5d6 <_dtoa_r+0x5ae>
 800a5ce:	ee15 3a10 	vmov	r3, s10
 800a5d2:	07d9      	lsls	r1, r3, #31
 800a5d4:	d411      	bmi.n	800a5fa <_dtoa_r+0x5d2>
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	4630      	mov	r0, r6
 800a5da:	f000 fbd1 	bl	800ad80 <_Bfree>
 800a5de:	2300      	movs	r3, #0
 800a5e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5e2:	f888 3000 	strb.w	r3, [r8]
 800a5e6:	f10b 0301 	add.w	r3, fp, #1
 800a5ea:	6013      	str	r3, [r2, #0]
 800a5ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f43f ad69 	beq.w	800a0c6 <_dtoa_r+0x9e>
 800a5f4:	f8c3 8000 	str.w	r8, [r3]
 800a5f8:	e565      	b.n	800a0c6 <_dtoa_r+0x9e>
 800a5fa:	465a      	mov	r2, fp
 800a5fc:	4643      	mov	r3, r8
 800a5fe:	4698      	mov	r8, r3
 800a600:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800a604:	2939      	cmp	r1, #57	; 0x39
 800a606:	d106      	bne.n	800a616 <_dtoa_r+0x5ee>
 800a608:	9901      	ldr	r1, [sp, #4]
 800a60a:	4299      	cmp	r1, r3
 800a60c:	d1f7      	bne.n	800a5fe <_dtoa_r+0x5d6>
 800a60e:	9801      	ldr	r0, [sp, #4]
 800a610:	2130      	movs	r1, #48	; 0x30
 800a612:	3201      	adds	r2, #1
 800a614:	7001      	strb	r1, [r0, #0]
 800a616:	7819      	ldrb	r1, [r3, #0]
 800a618:	3101      	adds	r1, #1
 800a61a:	7019      	strb	r1, [r3, #0]
 800a61c:	e7ae      	b.n	800a57c <_dtoa_r+0x554>
 800a61e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a622:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a62a:	d1b2      	bne.n	800a592 <_dtoa_r+0x56a>
 800a62c:	e7d3      	b.n	800a5d6 <_dtoa_r+0x5ae>
 800a62e:	bf00      	nop
 800a630:	0800ee98 	.word	0x0800ee98
 800a634:	0800ee70 	.word	0x0800ee70
 800a638:	9907      	ldr	r1, [sp, #28]
 800a63a:	2900      	cmp	r1, #0
 800a63c:	f000 80d0 	beq.w	800a7e0 <_dtoa_r+0x7b8>
 800a640:	9906      	ldr	r1, [sp, #24]
 800a642:	2901      	cmp	r1, #1
 800a644:	f300 80b4 	bgt.w	800a7b0 <_dtoa_r+0x788>
 800a648:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a64a:	2900      	cmp	r1, #0
 800a64c:	f000 80ac 	beq.w	800a7a8 <_dtoa_r+0x780>
 800a650:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a654:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a658:	461c      	mov	r4, r3
 800a65a:	9309      	str	r3, [sp, #36]	; 0x24
 800a65c:	9b04      	ldr	r3, [sp, #16]
 800a65e:	4413      	add	r3, r2
 800a660:	9304      	str	r3, [sp, #16]
 800a662:	9b05      	ldr	r3, [sp, #20]
 800a664:	2101      	movs	r1, #1
 800a666:	4413      	add	r3, r2
 800a668:	4630      	mov	r0, r6
 800a66a:	9305      	str	r3, [sp, #20]
 800a66c:	f000 fc3e 	bl	800aeec <__i2b>
 800a670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a672:	4607      	mov	r7, r0
 800a674:	f1b8 0f00 	cmp.w	r8, #0
 800a678:	d00d      	beq.n	800a696 <_dtoa_r+0x66e>
 800a67a:	9a05      	ldr	r2, [sp, #20]
 800a67c:	2a00      	cmp	r2, #0
 800a67e:	dd0a      	ble.n	800a696 <_dtoa_r+0x66e>
 800a680:	4542      	cmp	r2, r8
 800a682:	9904      	ldr	r1, [sp, #16]
 800a684:	bfa8      	it	ge
 800a686:	4642      	movge	r2, r8
 800a688:	1a89      	subs	r1, r1, r2
 800a68a:	9104      	str	r1, [sp, #16]
 800a68c:	9905      	ldr	r1, [sp, #20]
 800a68e:	eba8 0802 	sub.w	r8, r8, r2
 800a692:	1a8a      	subs	r2, r1, r2
 800a694:	9205      	str	r2, [sp, #20]
 800a696:	b303      	cbz	r3, 800a6da <_dtoa_r+0x6b2>
 800a698:	9a07      	ldr	r2, [sp, #28]
 800a69a:	2a00      	cmp	r2, #0
 800a69c:	f000 80a5 	beq.w	800a7ea <_dtoa_r+0x7c2>
 800a6a0:	2c00      	cmp	r4, #0
 800a6a2:	dd13      	ble.n	800a6cc <_dtoa_r+0x6a4>
 800a6a4:	4639      	mov	r1, r7
 800a6a6:	4622      	mov	r2, r4
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	930d      	str	r3, [sp, #52]	; 0x34
 800a6ac:	f000 fcde 	bl	800b06c <__pow5mult>
 800a6b0:	462a      	mov	r2, r5
 800a6b2:	4601      	mov	r1, r0
 800a6b4:	4607      	mov	r7, r0
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	f000 fc2e 	bl	800af18 <__multiply>
 800a6bc:	4629      	mov	r1, r5
 800a6be:	9009      	str	r0, [sp, #36]	; 0x24
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	f000 fb5d 	bl	800ad80 <_Bfree>
 800a6c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6ca:	4615      	mov	r5, r2
 800a6cc:	1b1a      	subs	r2, r3, r4
 800a6ce:	d004      	beq.n	800a6da <_dtoa_r+0x6b2>
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f000 fcca 	bl	800b06c <__pow5mult>
 800a6d8:	4605      	mov	r5, r0
 800a6da:	2101      	movs	r1, #1
 800a6dc:	4630      	mov	r0, r6
 800a6de:	f000 fc05 	bl	800aeec <__i2b>
 800a6e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	f340 8081 	ble.w	800a7ee <_dtoa_r+0x7c6>
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	4601      	mov	r1, r0
 800a6f0:	4630      	mov	r0, r6
 800a6f2:	f000 fcbb 	bl	800b06c <__pow5mult>
 800a6f6:	9b06      	ldr	r3, [sp, #24]
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	dd7a      	ble.n	800a7f4 <_dtoa_r+0x7cc>
 800a6fe:	2300      	movs	r3, #0
 800a700:	9309      	str	r3, [sp, #36]	; 0x24
 800a702:	6922      	ldr	r2, [r4, #16]
 800a704:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a708:	6910      	ldr	r0, [r2, #16]
 800a70a:	f000 fba1 	bl	800ae50 <__hi0bits>
 800a70e:	f1c0 0020 	rsb	r0, r0, #32
 800a712:	9b05      	ldr	r3, [sp, #20]
 800a714:	4418      	add	r0, r3
 800a716:	f010 001f 	ands.w	r0, r0, #31
 800a71a:	f000 8093 	beq.w	800a844 <_dtoa_r+0x81c>
 800a71e:	f1c0 0220 	rsb	r2, r0, #32
 800a722:	2a04      	cmp	r2, #4
 800a724:	f340 8085 	ble.w	800a832 <_dtoa_r+0x80a>
 800a728:	9b04      	ldr	r3, [sp, #16]
 800a72a:	f1c0 001c 	rsb	r0, r0, #28
 800a72e:	4403      	add	r3, r0
 800a730:	9304      	str	r3, [sp, #16]
 800a732:	9b05      	ldr	r3, [sp, #20]
 800a734:	4480      	add	r8, r0
 800a736:	4403      	add	r3, r0
 800a738:	9305      	str	r3, [sp, #20]
 800a73a:	9b04      	ldr	r3, [sp, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	dd05      	ble.n	800a74c <_dtoa_r+0x724>
 800a740:	4629      	mov	r1, r5
 800a742:	461a      	mov	r2, r3
 800a744:	4630      	mov	r0, r6
 800a746:	f000 fceb 	bl	800b120 <__lshift>
 800a74a:	4605      	mov	r5, r0
 800a74c:	9b05      	ldr	r3, [sp, #20]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	dd05      	ble.n	800a75e <_dtoa_r+0x736>
 800a752:	4621      	mov	r1, r4
 800a754:	461a      	mov	r2, r3
 800a756:	4630      	mov	r0, r6
 800a758:	f000 fce2 	bl	800b120 <__lshift>
 800a75c:	4604      	mov	r4, r0
 800a75e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a760:	2b00      	cmp	r3, #0
 800a762:	d071      	beq.n	800a848 <_dtoa_r+0x820>
 800a764:	4621      	mov	r1, r4
 800a766:	4628      	mov	r0, r5
 800a768:	f000 fd46 	bl	800b1f8 <__mcmp>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	da6b      	bge.n	800a848 <_dtoa_r+0x820>
 800a770:	2300      	movs	r3, #0
 800a772:	4629      	mov	r1, r5
 800a774:	220a      	movs	r2, #10
 800a776:	4630      	mov	r0, r6
 800a778:	f000 fb24 	bl	800adc4 <__multadd>
 800a77c:	9b07      	ldr	r3, [sp, #28]
 800a77e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a782:	4605      	mov	r5, r0
 800a784:	2b00      	cmp	r3, #0
 800a786:	f000 8197 	beq.w	800aab8 <_dtoa_r+0xa90>
 800a78a:	4639      	mov	r1, r7
 800a78c:	2300      	movs	r3, #0
 800a78e:	220a      	movs	r2, #10
 800a790:	4630      	mov	r0, r6
 800a792:	f000 fb17 	bl	800adc4 <__multadd>
 800a796:	f1ba 0f00 	cmp.w	sl, #0
 800a79a:	4607      	mov	r7, r0
 800a79c:	f300 8093 	bgt.w	800a8c6 <_dtoa_r+0x89e>
 800a7a0:	9b06      	ldr	r3, [sp, #24]
 800a7a2:	2b02      	cmp	r3, #2
 800a7a4:	dc57      	bgt.n	800a856 <_dtoa_r+0x82e>
 800a7a6:	e08e      	b.n	800a8c6 <_dtoa_r+0x89e>
 800a7a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a7aa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a7ae:	e751      	b.n	800a654 <_dtoa_r+0x62c>
 800a7b0:	f109 34ff 	add.w	r4, r9, #4294967295
 800a7b4:	42a3      	cmp	r3, r4
 800a7b6:	bfbf      	itttt	lt
 800a7b8:	1ae2      	sublt	r2, r4, r3
 800a7ba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a7bc:	189b      	addlt	r3, r3, r2
 800a7be:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a7c0:	bfae      	itee	ge
 800a7c2:	1b1c      	subge	r4, r3, r4
 800a7c4:	4623      	movlt	r3, r4
 800a7c6:	2400      	movlt	r4, #0
 800a7c8:	f1b9 0f00 	cmp.w	r9, #0
 800a7cc:	bfb5      	itete	lt
 800a7ce:	9a04      	ldrlt	r2, [sp, #16]
 800a7d0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800a7d4:	eba2 0809 	sublt.w	r8, r2, r9
 800a7d8:	464a      	movge	r2, r9
 800a7da:	bfb8      	it	lt
 800a7dc:	2200      	movlt	r2, #0
 800a7de:	e73c      	b.n	800a65a <_dtoa_r+0x632>
 800a7e0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a7e4:	9f07      	ldr	r7, [sp, #28]
 800a7e6:	461c      	mov	r4, r3
 800a7e8:	e744      	b.n	800a674 <_dtoa_r+0x64c>
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	e770      	b.n	800a6d0 <_dtoa_r+0x6a8>
 800a7ee:	9b06      	ldr	r3, [sp, #24]
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	dc18      	bgt.n	800a826 <_dtoa_r+0x7fe>
 800a7f4:	9b02      	ldr	r3, [sp, #8]
 800a7f6:	b9b3      	cbnz	r3, 800a826 <_dtoa_r+0x7fe>
 800a7f8:	9b03      	ldr	r3, [sp, #12]
 800a7fa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a7fe:	b9a2      	cbnz	r2, 800a82a <_dtoa_r+0x802>
 800a800:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a804:	0d12      	lsrs	r2, r2, #20
 800a806:	0512      	lsls	r2, r2, #20
 800a808:	b18a      	cbz	r2, 800a82e <_dtoa_r+0x806>
 800a80a:	9b04      	ldr	r3, [sp, #16]
 800a80c:	3301      	adds	r3, #1
 800a80e:	9304      	str	r3, [sp, #16]
 800a810:	9b05      	ldr	r3, [sp, #20]
 800a812:	3301      	adds	r3, #1
 800a814:	9305      	str	r3, [sp, #20]
 800a816:	2301      	movs	r3, #1
 800a818:	9309      	str	r3, [sp, #36]	; 0x24
 800a81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f47f af70 	bne.w	800a702 <_dtoa_r+0x6da>
 800a822:	2001      	movs	r0, #1
 800a824:	e775      	b.n	800a712 <_dtoa_r+0x6ea>
 800a826:	2300      	movs	r3, #0
 800a828:	e7f6      	b.n	800a818 <_dtoa_r+0x7f0>
 800a82a:	9b02      	ldr	r3, [sp, #8]
 800a82c:	e7f4      	b.n	800a818 <_dtoa_r+0x7f0>
 800a82e:	9209      	str	r2, [sp, #36]	; 0x24
 800a830:	e7f3      	b.n	800a81a <_dtoa_r+0x7f2>
 800a832:	d082      	beq.n	800a73a <_dtoa_r+0x712>
 800a834:	9b04      	ldr	r3, [sp, #16]
 800a836:	321c      	adds	r2, #28
 800a838:	4413      	add	r3, r2
 800a83a:	9304      	str	r3, [sp, #16]
 800a83c:	9b05      	ldr	r3, [sp, #20]
 800a83e:	4490      	add	r8, r2
 800a840:	4413      	add	r3, r2
 800a842:	e779      	b.n	800a738 <_dtoa_r+0x710>
 800a844:	4602      	mov	r2, r0
 800a846:	e7f5      	b.n	800a834 <_dtoa_r+0x80c>
 800a848:	f1b9 0f00 	cmp.w	r9, #0
 800a84c:	dc36      	bgt.n	800a8bc <_dtoa_r+0x894>
 800a84e:	9b06      	ldr	r3, [sp, #24]
 800a850:	2b02      	cmp	r3, #2
 800a852:	dd33      	ble.n	800a8bc <_dtoa_r+0x894>
 800a854:	46ca      	mov	sl, r9
 800a856:	f1ba 0f00 	cmp.w	sl, #0
 800a85a:	d10d      	bne.n	800a878 <_dtoa_r+0x850>
 800a85c:	4621      	mov	r1, r4
 800a85e:	4653      	mov	r3, sl
 800a860:	2205      	movs	r2, #5
 800a862:	4630      	mov	r0, r6
 800a864:	f000 faae 	bl	800adc4 <__multadd>
 800a868:	4601      	mov	r1, r0
 800a86a:	4604      	mov	r4, r0
 800a86c:	4628      	mov	r0, r5
 800a86e:	f000 fcc3 	bl	800b1f8 <__mcmp>
 800a872:	2800      	cmp	r0, #0
 800a874:	f73f ade4 	bgt.w	800a440 <_dtoa_r+0x418>
 800a878:	9b08      	ldr	r3, [sp, #32]
 800a87a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a87e:	ea6f 0b03 	mvn.w	fp, r3
 800a882:	f04f 0900 	mov.w	r9, #0
 800a886:	4621      	mov	r1, r4
 800a888:	4630      	mov	r0, r6
 800a88a:	f000 fa79 	bl	800ad80 <_Bfree>
 800a88e:	2f00      	cmp	r7, #0
 800a890:	f43f aea1 	beq.w	800a5d6 <_dtoa_r+0x5ae>
 800a894:	f1b9 0f00 	cmp.w	r9, #0
 800a898:	d005      	beq.n	800a8a6 <_dtoa_r+0x87e>
 800a89a:	45b9      	cmp	r9, r7
 800a89c:	d003      	beq.n	800a8a6 <_dtoa_r+0x87e>
 800a89e:	4649      	mov	r1, r9
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f000 fa6d 	bl	800ad80 <_Bfree>
 800a8a6:	4639      	mov	r1, r7
 800a8a8:	4630      	mov	r0, r6
 800a8aa:	f000 fa69 	bl	800ad80 <_Bfree>
 800a8ae:	e692      	b.n	800a5d6 <_dtoa_r+0x5ae>
 800a8b0:	2400      	movs	r4, #0
 800a8b2:	4627      	mov	r7, r4
 800a8b4:	e7e0      	b.n	800a878 <_dtoa_r+0x850>
 800a8b6:	4693      	mov	fp, r2
 800a8b8:	4627      	mov	r7, r4
 800a8ba:	e5c1      	b.n	800a440 <_dtoa_r+0x418>
 800a8bc:	9b07      	ldr	r3, [sp, #28]
 800a8be:	46ca      	mov	sl, r9
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f000 8100 	beq.w	800aac6 <_dtoa_r+0xa9e>
 800a8c6:	f1b8 0f00 	cmp.w	r8, #0
 800a8ca:	dd05      	ble.n	800a8d8 <_dtoa_r+0x8b0>
 800a8cc:	4639      	mov	r1, r7
 800a8ce:	4642      	mov	r2, r8
 800a8d0:	4630      	mov	r0, r6
 800a8d2:	f000 fc25 	bl	800b120 <__lshift>
 800a8d6:	4607      	mov	r7, r0
 800a8d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d05d      	beq.n	800a99a <_dtoa_r+0x972>
 800a8de:	6879      	ldr	r1, [r7, #4]
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	f000 fa0d 	bl	800ad00 <_Balloc>
 800a8e6:	4680      	mov	r8, r0
 800a8e8:	b928      	cbnz	r0, 800a8f6 <_dtoa_r+0x8ce>
 800a8ea:	4b82      	ldr	r3, [pc, #520]	; (800aaf4 <_dtoa_r+0xacc>)
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a8f2:	f7ff bbb1 	b.w	800a058 <_dtoa_r+0x30>
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	3202      	adds	r2, #2
 800a8fa:	0092      	lsls	r2, r2, #2
 800a8fc:	f107 010c 	add.w	r1, r7, #12
 800a900:	300c      	adds	r0, #12
 800a902:	f7ff fafa 	bl	8009efa <memcpy>
 800a906:	2201      	movs	r2, #1
 800a908:	4641      	mov	r1, r8
 800a90a:	4630      	mov	r0, r6
 800a90c:	f000 fc08 	bl	800b120 <__lshift>
 800a910:	9b01      	ldr	r3, [sp, #4]
 800a912:	3301      	adds	r3, #1
 800a914:	9304      	str	r3, [sp, #16]
 800a916:	9b01      	ldr	r3, [sp, #4]
 800a918:	4453      	add	r3, sl
 800a91a:	9308      	str	r3, [sp, #32]
 800a91c:	9b02      	ldr	r3, [sp, #8]
 800a91e:	f003 0301 	and.w	r3, r3, #1
 800a922:	46b9      	mov	r9, r7
 800a924:	9307      	str	r3, [sp, #28]
 800a926:	4607      	mov	r7, r0
 800a928:	9b04      	ldr	r3, [sp, #16]
 800a92a:	4621      	mov	r1, r4
 800a92c:	3b01      	subs	r3, #1
 800a92e:	4628      	mov	r0, r5
 800a930:	9302      	str	r3, [sp, #8]
 800a932:	f7ff faf0 	bl	8009f16 <quorem>
 800a936:	4603      	mov	r3, r0
 800a938:	3330      	adds	r3, #48	; 0x30
 800a93a:	9005      	str	r0, [sp, #20]
 800a93c:	4649      	mov	r1, r9
 800a93e:	4628      	mov	r0, r5
 800a940:	9309      	str	r3, [sp, #36]	; 0x24
 800a942:	f000 fc59 	bl	800b1f8 <__mcmp>
 800a946:	463a      	mov	r2, r7
 800a948:	4682      	mov	sl, r0
 800a94a:	4621      	mov	r1, r4
 800a94c:	4630      	mov	r0, r6
 800a94e:	f000 fc6f 	bl	800b230 <__mdiff>
 800a952:	68c2      	ldr	r2, [r0, #12]
 800a954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a956:	4680      	mov	r8, r0
 800a958:	bb0a      	cbnz	r2, 800a99e <_dtoa_r+0x976>
 800a95a:	4601      	mov	r1, r0
 800a95c:	4628      	mov	r0, r5
 800a95e:	f000 fc4b 	bl	800b1f8 <__mcmp>
 800a962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a964:	4602      	mov	r2, r0
 800a966:	4641      	mov	r1, r8
 800a968:	4630      	mov	r0, r6
 800a96a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800a96e:	f000 fa07 	bl	800ad80 <_Bfree>
 800a972:	9b06      	ldr	r3, [sp, #24]
 800a974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a976:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a97a:	ea43 0102 	orr.w	r1, r3, r2
 800a97e:	9b07      	ldr	r3, [sp, #28]
 800a980:	4319      	orrs	r1, r3
 800a982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a984:	d10d      	bne.n	800a9a2 <_dtoa_r+0x97a>
 800a986:	2b39      	cmp	r3, #57	; 0x39
 800a988:	d029      	beq.n	800a9de <_dtoa_r+0x9b6>
 800a98a:	f1ba 0f00 	cmp.w	sl, #0
 800a98e:	dd01      	ble.n	800a994 <_dtoa_r+0x96c>
 800a990:	9b05      	ldr	r3, [sp, #20]
 800a992:	3331      	adds	r3, #49	; 0x31
 800a994:	9a02      	ldr	r2, [sp, #8]
 800a996:	7013      	strb	r3, [r2, #0]
 800a998:	e775      	b.n	800a886 <_dtoa_r+0x85e>
 800a99a:	4638      	mov	r0, r7
 800a99c:	e7b8      	b.n	800a910 <_dtoa_r+0x8e8>
 800a99e:	2201      	movs	r2, #1
 800a9a0:	e7e1      	b.n	800a966 <_dtoa_r+0x93e>
 800a9a2:	f1ba 0f00 	cmp.w	sl, #0
 800a9a6:	db06      	blt.n	800a9b6 <_dtoa_r+0x98e>
 800a9a8:	9906      	ldr	r1, [sp, #24]
 800a9aa:	ea41 0a0a 	orr.w	sl, r1, sl
 800a9ae:	9907      	ldr	r1, [sp, #28]
 800a9b0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800a9b4:	d120      	bne.n	800a9f8 <_dtoa_r+0x9d0>
 800a9b6:	2a00      	cmp	r2, #0
 800a9b8:	ddec      	ble.n	800a994 <_dtoa_r+0x96c>
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	2201      	movs	r2, #1
 800a9be:	4630      	mov	r0, r6
 800a9c0:	9304      	str	r3, [sp, #16]
 800a9c2:	f000 fbad 	bl	800b120 <__lshift>
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	f000 fc15 	bl	800b1f8 <__mcmp>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	9b04      	ldr	r3, [sp, #16]
 800a9d2:	dc02      	bgt.n	800a9da <_dtoa_r+0x9b2>
 800a9d4:	d1de      	bne.n	800a994 <_dtoa_r+0x96c>
 800a9d6:	07da      	lsls	r2, r3, #31
 800a9d8:	d5dc      	bpl.n	800a994 <_dtoa_r+0x96c>
 800a9da:	2b39      	cmp	r3, #57	; 0x39
 800a9dc:	d1d8      	bne.n	800a990 <_dtoa_r+0x968>
 800a9de:	9a02      	ldr	r2, [sp, #8]
 800a9e0:	2339      	movs	r3, #57	; 0x39
 800a9e2:	7013      	strb	r3, [r2, #0]
 800a9e4:	4643      	mov	r3, r8
 800a9e6:	4698      	mov	r8, r3
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a9ee:	2a39      	cmp	r2, #57	; 0x39
 800a9f0:	d051      	beq.n	800aa96 <_dtoa_r+0xa6e>
 800a9f2:	3201      	adds	r2, #1
 800a9f4:	701a      	strb	r2, [r3, #0]
 800a9f6:	e746      	b.n	800a886 <_dtoa_r+0x85e>
 800a9f8:	2a00      	cmp	r2, #0
 800a9fa:	dd03      	ble.n	800aa04 <_dtoa_r+0x9dc>
 800a9fc:	2b39      	cmp	r3, #57	; 0x39
 800a9fe:	d0ee      	beq.n	800a9de <_dtoa_r+0x9b6>
 800aa00:	3301      	adds	r3, #1
 800aa02:	e7c7      	b.n	800a994 <_dtoa_r+0x96c>
 800aa04:	9a04      	ldr	r2, [sp, #16]
 800aa06:	9908      	ldr	r1, [sp, #32]
 800aa08:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aa0c:	428a      	cmp	r2, r1
 800aa0e:	d02b      	beq.n	800aa68 <_dtoa_r+0xa40>
 800aa10:	4629      	mov	r1, r5
 800aa12:	2300      	movs	r3, #0
 800aa14:	220a      	movs	r2, #10
 800aa16:	4630      	mov	r0, r6
 800aa18:	f000 f9d4 	bl	800adc4 <__multadd>
 800aa1c:	45b9      	cmp	r9, r7
 800aa1e:	4605      	mov	r5, r0
 800aa20:	f04f 0300 	mov.w	r3, #0
 800aa24:	f04f 020a 	mov.w	r2, #10
 800aa28:	4649      	mov	r1, r9
 800aa2a:	4630      	mov	r0, r6
 800aa2c:	d107      	bne.n	800aa3e <_dtoa_r+0xa16>
 800aa2e:	f000 f9c9 	bl	800adc4 <__multadd>
 800aa32:	4681      	mov	r9, r0
 800aa34:	4607      	mov	r7, r0
 800aa36:	9b04      	ldr	r3, [sp, #16]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	9304      	str	r3, [sp, #16]
 800aa3c:	e774      	b.n	800a928 <_dtoa_r+0x900>
 800aa3e:	f000 f9c1 	bl	800adc4 <__multadd>
 800aa42:	4639      	mov	r1, r7
 800aa44:	4681      	mov	r9, r0
 800aa46:	2300      	movs	r3, #0
 800aa48:	220a      	movs	r2, #10
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f000 f9ba 	bl	800adc4 <__multadd>
 800aa50:	4607      	mov	r7, r0
 800aa52:	e7f0      	b.n	800aa36 <_dtoa_r+0xa0e>
 800aa54:	f1ba 0f00 	cmp.w	sl, #0
 800aa58:	9a01      	ldr	r2, [sp, #4]
 800aa5a:	bfcc      	ite	gt
 800aa5c:	46d0      	movgt	r8, sl
 800aa5e:	f04f 0801 	movle.w	r8, #1
 800aa62:	4490      	add	r8, r2
 800aa64:	f04f 0900 	mov.w	r9, #0
 800aa68:	4629      	mov	r1, r5
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	4630      	mov	r0, r6
 800aa6e:	9302      	str	r3, [sp, #8]
 800aa70:	f000 fb56 	bl	800b120 <__lshift>
 800aa74:	4621      	mov	r1, r4
 800aa76:	4605      	mov	r5, r0
 800aa78:	f000 fbbe 	bl	800b1f8 <__mcmp>
 800aa7c:	2800      	cmp	r0, #0
 800aa7e:	dcb1      	bgt.n	800a9e4 <_dtoa_r+0x9bc>
 800aa80:	d102      	bne.n	800aa88 <_dtoa_r+0xa60>
 800aa82:	9b02      	ldr	r3, [sp, #8]
 800aa84:	07db      	lsls	r3, r3, #31
 800aa86:	d4ad      	bmi.n	800a9e4 <_dtoa_r+0x9bc>
 800aa88:	4643      	mov	r3, r8
 800aa8a:	4698      	mov	r8, r3
 800aa8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa90:	2a30      	cmp	r2, #48	; 0x30
 800aa92:	d0fa      	beq.n	800aa8a <_dtoa_r+0xa62>
 800aa94:	e6f7      	b.n	800a886 <_dtoa_r+0x85e>
 800aa96:	9a01      	ldr	r2, [sp, #4]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d1a4      	bne.n	800a9e6 <_dtoa_r+0x9be>
 800aa9c:	f10b 0b01 	add.w	fp, fp, #1
 800aaa0:	2331      	movs	r3, #49	; 0x31
 800aaa2:	e778      	b.n	800a996 <_dtoa_r+0x96e>
 800aaa4:	4b14      	ldr	r3, [pc, #80]	; (800aaf8 <_dtoa_r+0xad0>)
 800aaa6:	f7ff bb2a 	b.w	800a0fe <_dtoa_r+0xd6>
 800aaaa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f47f ab05 	bne.w	800a0bc <_dtoa_r+0x94>
 800aab2:	4b12      	ldr	r3, [pc, #72]	; (800aafc <_dtoa_r+0xad4>)
 800aab4:	f7ff bb23 	b.w	800a0fe <_dtoa_r+0xd6>
 800aab8:	f1ba 0f00 	cmp.w	sl, #0
 800aabc:	dc03      	bgt.n	800aac6 <_dtoa_r+0xa9e>
 800aabe:	9b06      	ldr	r3, [sp, #24]
 800aac0:	2b02      	cmp	r3, #2
 800aac2:	f73f aec8 	bgt.w	800a856 <_dtoa_r+0x82e>
 800aac6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aaca:	4621      	mov	r1, r4
 800aacc:	4628      	mov	r0, r5
 800aace:	f7ff fa22 	bl	8009f16 <quorem>
 800aad2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aad6:	f808 3b01 	strb.w	r3, [r8], #1
 800aada:	9a01      	ldr	r2, [sp, #4]
 800aadc:	eba8 0202 	sub.w	r2, r8, r2
 800aae0:	4592      	cmp	sl, r2
 800aae2:	ddb7      	ble.n	800aa54 <_dtoa_r+0xa2c>
 800aae4:	4629      	mov	r1, r5
 800aae6:	2300      	movs	r3, #0
 800aae8:	220a      	movs	r2, #10
 800aaea:	4630      	mov	r0, r6
 800aaec:	f000 f96a 	bl	800adc4 <__multadd>
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	e7ea      	b.n	800aaca <_dtoa_r+0xaa2>
 800aaf4:	0800ee01 	.word	0x0800ee01
 800aaf8:	0800ed61 	.word	0x0800ed61
 800aafc:	0800ed85 	.word	0x0800ed85

0800ab00 <_free_r>:
 800ab00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab02:	2900      	cmp	r1, #0
 800ab04:	d044      	beq.n	800ab90 <_free_r+0x90>
 800ab06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab0a:	9001      	str	r0, [sp, #4]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f1a1 0404 	sub.w	r4, r1, #4
 800ab12:	bfb8      	it	lt
 800ab14:	18e4      	addlt	r4, r4, r3
 800ab16:	f000 f8e7 	bl	800ace8 <__malloc_lock>
 800ab1a:	4a1e      	ldr	r2, [pc, #120]	; (800ab94 <_free_r+0x94>)
 800ab1c:	9801      	ldr	r0, [sp, #4]
 800ab1e:	6813      	ldr	r3, [r2, #0]
 800ab20:	b933      	cbnz	r3, 800ab30 <_free_r+0x30>
 800ab22:	6063      	str	r3, [r4, #4]
 800ab24:	6014      	str	r4, [r2, #0]
 800ab26:	b003      	add	sp, #12
 800ab28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab2c:	f000 b8e2 	b.w	800acf4 <__malloc_unlock>
 800ab30:	42a3      	cmp	r3, r4
 800ab32:	d908      	bls.n	800ab46 <_free_r+0x46>
 800ab34:	6825      	ldr	r5, [r4, #0]
 800ab36:	1961      	adds	r1, r4, r5
 800ab38:	428b      	cmp	r3, r1
 800ab3a:	bf01      	itttt	eq
 800ab3c:	6819      	ldreq	r1, [r3, #0]
 800ab3e:	685b      	ldreq	r3, [r3, #4]
 800ab40:	1949      	addeq	r1, r1, r5
 800ab42:	6021      	streq	r1, [r4, #0]
 800ab44:	e7ed      	b.n	800ab22 <_free_r+0x22>
 800ab46:	461a      	mov	r2, r3
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	b10b      	cbz	r3, 800ab50 <_free_r+0x50>
 800ab4c:	42a3      	cmp	r3, r4
 800ab4e:	d9fa      	bls.n	800ab46 <_free_r+0x46>
 800ab50:	6811      	ldr	r1, [r2, #0]
 800ab52:	1855      	adds	r5, r2, r1
 800ab54:	42a5      	cmp	r5, r4
 800ab56:	d10b      	bne.n	800ab70 <_free_r+0x70>
 800ab58:	6824      	ldr	r4, [r4, #0]
 800ab5a:	4421      	add	r1, r4
 800ab5c:	1854      	adds	r4, r2, r1
 800ab5e:	42a3      	cmp	r3, r4
 800ab60:	6011      	str	r1, [r2, #0]
 800ab62:	d1e0      	bne.n	800ab26 <_free_r+0x26>
 800ab64:	681c      	ldr	r4, [r3, #0]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	6053      	str	r3, [r2, #4]
 800ab6a:	440c      	add	r4, r1
 800ab6c:	6014      	str	r4, [r2, #0]
 800ab6e:	e7da      	b.n	800ab26 <_free_r+0x26>
 800ab70:	d902      	bls.n	800ab78 <_free_r+0x78>
 800ab72:	230c      	movs	r3, #12
 800ab74:	6003      	str	r3, [r0, #0]
 800ab76:	e7d6      	b.n	800ab26 <_free_r+0x26>
 800ab78:	6825      	ldr	r5, [r4, #0]
 800ab7a:	1961      	adds	r1, r4, r5
 800ab7c:	428b      	cmp	r3, r1
 800ab7e:	bf04      	itt	eq
 800ab80:	6819      	ldreq	r1, [r3, #0]
 800ab82:	685b      	ldreq	r3, [r3, #4]
 800ab84:	6063      	str	r3, [r4, #4]
 800ab86:	bf04      	itt	eq
 800ab88:	1949      	addeq	r1, r1, r5
 800ab8a:	6021      	streq	r1, [r4, #0]
 800ab8c:	6054      	str	r4, [r2, #4]
 800ab8e:	e7ca      	b.n	800ab26 <_free_r+0x26>
 800ab90:	b003      	add	sp, #12
 800ab92:	bd30      	pop	{r4, r5, pc}
 800ab94:	2000557c 	.word	0x2000557c

0800ab98 <malloc>:
 800ab98:	4b02      	ldr	r3, [pc, #8]	; (800aba4 <malloc+0xc>)
 800ab9a:	4601      	mov	r1, r0
 800ab9c:	6818      	ldr	r0, [r3, #0]
 800ab9e:	f000 b823 	b.w	800abe8 <_malloc_r>
 800aba2:	bf00      	nop
 800aba4:	2000010c 	.word	0x2000010c

0800aba8 <sbrk_aligned>:
 800aba8:	b570      	push	{r4, r5, r6, lr}
 800abaa:	4e0e      	ldr	r6, [pc, #56]	; (800abe4 <sbrk_aligned+0x3c>)
 800abac:	460c      	mov	r4, r1
 800abae:	6831      	ldr	r1, [r6, #0]
 800abb0:	4605      	mov	r5, r0
 800abb2:	b911      	cbnz	r1, 800abba <sbrk_aligned+0x12>
 800abb4:	f001 f89e 	bl	800bcf4 <_sbrk_r>
 800abb8:	6030      	str	r0, [r6, #0]
 800abba:	4621      	mov	r1, r4
 800abbc:	4628      	mov	r0, r5
 800abbe:	f001 f899 	bl	800bcf4 <_sbrk_r>
 800abc2:	1c43      	adds	r3, r0, #1
 800abc4:	d00a      	beq.n	800abdc <sbrk_aligned+0x34>
 800abc6:	1cc4      	adds	r4, r0, #3
 800abc8:	f024 0403 	bic.w	r4, r4, #3
 800abcc:	42a0      	cmp	r0, r4
 800abce:	d007      	beq.n	800abe0 <sbrk_aligned+0x38>
 800abd0:	1a21      	subs	r1, r4, r0
 800abd2:	4628      	mov	r0, r5
 800abd4:	f001 f88e 	bl	800bcf4 <_sbrk_r>
 800abd8:	3001      	adds	r0, #1
 800abda:	d101      	bne.n	800abe0 <sbrk_aligned+0x38>
 800abdc:	f04f 34ff 	mov.w	r4, #4294967295
 800abe0:	4620      	mov	r0, r4
 800abe2:	bd70      	pop	{r4, r5, r6, pc}
 800abe4:	20005580 	.word	0x20005580

0800abe8 <_malloc_r>:
 800abe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abec:	1ccd      	adds	r5, r1, #3
 800abee:	f025 0503 	bic.w	r5, r5, #3
 800abf2:	3508      	adds	r5, #8
 800abf4:	2d0c      	cmp	r5, #12
 800abf6:	bf38      	it	cc
 800abf8:	250c      	movcc	r5, #12
 800abfa:	2d00      	cmp	r5, #0
 800abfc:	4607      	mov	r7, r0
 800abfe:	db01      	blt.n	800ac04 <_malloc_r+0x1c>
 800ac00:	42a9      	cmp	r1, r5
 800ac02:	d905      	bls.n	800ac10 <_malloc_r+0x28>
 800ac04:	230c      	movs	r3, #12
 800ac06:	603b      	str	r3, [r7, #0]
 800ac08:	2600      	movs	r6, #0
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac10:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ace4 <_malloc_r+0xfc>
 800ac14:	f000 f868 	bl	800ace8 <__malloc_lock>
 800ac18:	f8d8 3000 	ldr.w	r3, [r8]
 800ac1c:	461c      	mov	r4, r3
 800ac1e:	bb5c      	cbnz	r4, 800ac78 <_malloc_r+0x90>
 800ac20:	4629      	mov	r1, r5
 800ac22:	4638      	mov	r0, r7
 800ac24:	f7ff ffc0 	bl	800aba8 <sbrk_aligned>
 800ac28:	1c43      	adds	r3, r0, #1
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	d155      	bne.n	800acda <_malloc_r+0xf2>
 800ac2e:	f8d8 4000 	ldr.w	r4, [r8]
 800ac32:	4626      	mov	r6, r4
 800ac34:	2e00      	cmp	r6, #0
 800ac36:	d145      	bne.n	800acc4 <_malloc_r+0xdc>
 800ac38:	2c00      	cmp	r4, #0
 800ac3a:	d048      	beq.n	800acce <_malloc_r+0xe6>
 800ac3c:	6823      	ldr	r3, [r4, #0]
 800ac3e:	4631      	mov	r1, r6
 800ac40:	4638      	mov	r0, r7
 800ac42:	eb04 0903 	add.w	r9, r4, r3
 800ac46:	f001 f855 	bl	800bcf4 <_sbrk_r>
 800ac4a:	4581      	cmp	r9, r0
 800ac4c:	d13f      	bne.n	800acce <_malloc_r+0xe6>
 800ac4e:	6821      	ldr	r1, [r4, #0]
 800ac50:	1a6d      	subs	r5, r5, r1
 800ac52:	4629      	mov	r1, r5
 800ac54:	4638      	mov	r0, r7
 800ac56:	f7ff ffa7 	bl	800aba8 <sbrk_aligned>
 800ac5a:	3001      	adds	r0, #1
 800ac5c:	d037      	beq.n	800acce <_malloc_r+0xe6>
 800ac5e:	6823      	ldr	r3, [r4, #0]
 800ac60:	442b      	add	r3, r5
 800ac62:	6023      	str	r3, [r4, #0]
 800ac64:	f8d8 3000 	ldr.w	r3, [r8]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d038      	beq.n	800acde <_malloc_r+0xf6>
 800ac6c:	685a      	ldr	r2, [r3, #4]
 800ac6e:	42a2      	cmp	r2, r4
 800ac70:	d12b      	bne.n	800acca <_malloc_r+0xe2>
 800ac72:	2200      	movs	r2, #0
 800ac74:	605a      	str	r2, [r3, #4]
 800ac76:	e00f      	b.n	800ac98 <_malloc_r+0xb0>
 800ac78:	6822      	ldr	r2, [r4, #0]
 800ac7a:	1b52      	subs	r2, r2, r5
 800ac7c:	d41f      	bmi.n	800acbe <_malloc_r+0xd6>
 800ac7e:	2a0b      	cmp	r2, #11
 800ac80:	d917      	bls.n	800acb2 <_malloc_r+0xca>
 800ac82:	1961      	adds	r1, r4, r5
 800ac84:	42a3      	cmp	r3, r4
 800ac86:	6025      	str	r5, [r4, #0]
 800ac88:	bf18      	it	ne
 800ac8a:	6059      	strne	r1, [r3, #4]
 800ac8c:	6863      	ldr	r3, [r4, #4]
 800ac8e:	bf08      	it	eq
 800ac90:	f8c8 1000 	streq.w	r1, [r8]
 800ac94:	5162      	str	r2, [r4, r5]
 800ac96:	604b      	str	r3, [r1, #4]
 800ac98:	4638      	mov	r0, r7
 800ac9a:	f104 060b 	add.w	r6, r4, #11
 800ac9e:	f000 f829 	bl	800acf4 <__malloc_unlock>
 800aca2:	f026 0607 	bic.w	r6, r6, #7
 800aca6:	1d23      	adds	r3, r4, #4
 800aca8:	1af2      	subs	r2, r6, r3
 800acaa:	d0ae      	beq.n	800ac0a <_malloc_r+0x22>
 800acac:	1b9b      	subs	r3, r3, r6
 800acae:	50a3      	str	r3, [r4, r2]
 800acb0:	e7ab      	b.n	800ac0a <_malloc_r+0x22>
 800acb2:	42a3      	cmp	r3, r4
 800acb4:	6862      	ldr	r2, [r4, #4]
 800acb6:	d1dd      	bne.n	800ac74 <_malloc_r+0x8c>
 800acb8:	f8c8 2000 	str.w	r2, [r8]
 800acbc:	e7ec      	b.n	800ac98 <_malloc_r+0xb0>
 800acbe:	4623      	mov	r3, r4
 800acc0:	6864      	ldr	r4, [r4, #4]
 800acc2:	e7ac      	b.n	800ac1e <_malloc_r+0x36>
 800acc4:	4634      	mov	r4, r6
 800acc6:	6876      	ldr	r6, [r6, #4]
 800acc8:	e7b4      	b.n	800ac34 <_malloc_r+0x4c>
 800acca:	4613      	mov	r3, r2
 800accc:	e7cc      	b.n	800ac68 <_malloc_r+0x80>
 800acce:	230c      	movs	r3, #12
 800acd0:	603b      	str	r3, [r7, #0]
 800acd2:	4638      	mov	r0, r7
 800acd4:	f000 f80e 	bl	800acf4 <__malloc_unlock>
 800acd8:	e797      	b.n	800ac0a <_malloc_r+0x22>
 800acda:	6025      	str	r5, [r4, #0]
 800acdc:	e7dc      	b.n	800ac98 <_malloc_r+0xb0>
 800acde:	605b      	str	r3, [r3, #4]
 800ace0:	deff      	udf	#255	; 0xff
 800ace2:	bf00      	nop
 800ace4:	2000557c 	.word	0x2000557c

0800ace8 <__malloc_lock>:
 800ace8:	4801      	ldr	r0, [pc, #4]	; (800acf0 <__malloc_lock+0x8>)
 800acea:	f7ff b904 	b.w	8009ef6 <__retarget_lock_acquire_recursive>
 800acee:	bf00      	nop
 800acf0:	20005578 	.word	0x20005578

0800acf4 <__malloc_unlock>:
 800acf4:	4801      	ldr	r0, [pc, #4]	; (800acfc <__malloc_unlock+0x8>)
 800acf6:	f7ff b8ff 	b.w	8009ef8 <__retarget_lock_release_recursive>
 800acfa:	bf00      	nop
 800acfc:	20005578 	.word	0x20005578

0800ad00 <_Balloc>:
 800ad00:	b570      	push	{r4, r5, r6, lr}
 800ad02:	69c6      	ldr	r6, [r0, #28]
 800ad04:	4604      	mov	r4, r0
 800ad06:	460d      	mov	r5, r1
 800ad08:	b976      	cbnz	r6, 800ad28 <_Balloc+0x28>
 800ad0a:	2010      	movs	r0, #16
 800ad0c:	f7ff ff44 	bl	800ab98 <malloc>
 800ad10:	4602      	mov	r2, r0
 800ad12:	61e0      	str	r0, [r4, #28]
 800ad14:	b920      	cbnz	r0, 800ad20 <_Balloc+0x20>
 800ad16:	4b18      	ldr	r3, [pc, #96]	; (800ad78 <_Balloc+0x78>)
 800ad18:	4818      	ldr	r0, [pc, #96]	; (800ad7c <_Balloc+0x7c>)
 800ad1a:	216b      	movs	r1, #107	; 0x6b
 800ad1c:	f000 fffa 	bl	800bd14 <__assert_func>
 800ad20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad24:	6006      	str	r6, [r0, #0]
 800ad26:	60c6      	str	r6, [r0, #12]
 800ad28:	69e6      	ldr	r6, [r4, #28]
 800ad2a:	68f3      	ldr	r3, [r6, #12]
 800ad2c:	b183      	cbz	r3, 800ad50 <_Balloc+0x50>
 800ad2e:	69e3      	ldr	r3, [r4, #28]
 800ad30:	68db      	ldr	r3, [r3, #12]
 800ad32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ad36:	b9b8      	cbnz	r0, 800ad68 <_Balloc+0x68>
 800ad38:	2101      	movs	r1, #1
 800ad3a:	fa01 f605 	lsl.w	r6, r1, r5
 800ad3e:	1d72      	adds	r2, r6, #5
 800ad40:	0092      	lsls	r2, r2, #2
 800ad42:	4620      	mov	r0, r4
 800ad44:	f001 f804 	bl	800bd50 <_calloc_r>
 800ad48:	b160      	cbz	r0, 800ad64 <_Balloc+0x64>
 800ad4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ad4e:	e00e      	b.n	800ad6e <_Balloc+0x6e>
 800ad50:	2221      	movs	r2, #33	; 0x21
 800ad52:	2104      	movs	r1, #4
 800ad54:	4620      	mov	r0, r4
 800ad56:	f000 fffb 	bl	800bd50 <_calloc_r>
 800ad5a:	69e3      	ldr	r3, [r4, #28]
 800ad5c:	60f0      	str	r0, [r6, #12]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1e4      	bne.n	800ad2e <_Balloc+0x2e>
 800ad64:	2000      	movs	r0, #0
 800ad66:	bd70      	pop	{r4, r5, r6, pc}
 800ad68:	6802      	ldr	r2, [r0, #0]
 800ad6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad6e:	2300      	movs	r3, #0
 800ad70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad74:	e7f7      	b.n	800ad66 <_Balloc+0x66>
 800ad76:	bf00      	nop
 800ad78:	0800ed92 	.word	0x0800ed92
 800ad7c:	0800ee12 	.word	0x0800ee12

0800ad80 <_Bfree>:
 800ad80:	b570      	push	{r4, r5, r6, lr}
 800ad82:	69c6      	ldr	r6, [r0, #28]
 800ad84:	4605      	mov	r5, r0
 800ad86:	460c      	mov	r4, r1
 800ad88:	b976      	cbnz	r6, 800ada8 <_Bfree+0x28>
 800ad8a:	2010      	movs	r0, #16
 800ad8c:	f7ff ff04 	bl	800ab98 <malloc>
 800ad90:	4602      	mov	r2, r0
 800ad92:	61e8      	str	r0, [r5, #28]
 800ad94:	b920      	cbnz	r0, 800ada0 <_Bfree+0x20>
 800ad96:	4b09      	ldr	r3, [pc, #36]	; (800adbc <_Bfree+0x3c>)
 800ad98:	4809      	ldr	r0, [pc, #36]	; (800adc0 <_Bfree+0x40>)
 800ad9a:	218f      	movs	r1, #143	; 0x8f
 800ad9c:	f000 ffba 	bl	800bd14 <__assert_func>
 800ada0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ada4:	6006      	str	r6, [r0, #0]
 800ada6:	60c6      	str	r6, [r0, #12]
 800ada8:	b13c      	cbz	r4, 800adba <_Bfree+0x3a>
 800adaa:	69eb      	ldr	r3, [r5, #28]
 800adac:	6862      	ldr	r2, [r4, #4]
 800adae:	68db      	ldr	r3, [r3, #12]
 800adb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800adb4:	6021      	str	r1, [r4, #0]
 800adb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800adba:	bd70      	pop	{r4, r5, r6, pc}
 800adbc:	0800ed92 	.word	0x0800ed92
 800adc0:	0800ee12 	.word	0x0800ee12

0800adc4 <__multadd>:
 800adc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc8:	690d      	ldr	r5, [r1, #16]
 800adca:	4607      	mov	r7, r0
 800adcc:	460c      	mov	r4, r1
 800adce:	461e      	mov	r6, r3
 800add0:	f101 0c14 	add.w	ip, r1, #20
 800add4:	2000      	movs	r0, #0
 800add6:	f8dc 3000 	ldr.w	r3, [ip]
 800adda:	b299      	uxth	r1, r3
 800addc:	fb02 6101 	mla	r1, r2, r1, r6
 800ade0:	0c1e      	lsrs	r6, r3, #16
 800ade2:	0c0b      	lsrs	r3, r1, #16
 800ade4:	fb02 3306 	mla	r3, r2, r6, r3
 800ade8:	b289      	uxth	r1, r1
 800adea:	3001      	adds	r0, #1
 800adec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800adf0:	4285      	cmp	r5, r0
 800adf2:	f84c 1b04 	str.w	r1, [ip], #4
 800adf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800adfa:	dcec      	bgt.n	800add6 <__multadd+0x12>
 800adfc:	b30e      	cbz	r6, 800ae42 <__multadd+0x7e>
 800adfe:	68a3      	ldr	r3, [r4, #8]
 800ae00:	42ab      	cmp	r3, r5
 800ae02:	dc19      	bgt.n	800ae38 <__multadd+0x74>
 800ae04:	6861      	ldr	r1, [r4, #4]
 800ae06:	4638      	mov	r0, r7
 800ae08:	3101      	adds	r1, #1
 800ae0a:	f7ff ff79 	bl	800ad00 <_Balloc>
 800ae0e:	4680      	mov	r8, r0
 800ae10:	b928      	cbnz	r0, 800ae1e <__multadd+0x5a>
 800ae12:	4602      	mov	r2, r0
 800ae14:	4b0c      	ldr	r3, [pc, #48]	; (800ae48 <__multadd+0x84>)
 800ae16:	480d      	ldr	r0, [pc, #52]	; (800ae4c <__multadd+0x88>)
 800ae18:	21ba      	movs	r1, #186	; 0xba
 800ae1a:	f000 ff7b 	bl	800bd14 <__assert_func>
 800ae1e:	6922      	ldr	r2, [r4, #16]
 800ae20:	3202      	adds	r2, #2
 800ae22:	f104 010c 	add.w	r1, r4, #12
 800ae26:	0092      	lsls	r2, r2, #2
 800ae28:	300c      	adds	r0, #12
 800ae2a:	f7ff f866 	bl	8009efa <memcpy>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4638      	mov	r0, r7
 800ae32:	f7ff ffa5 	bl	800ad80 <_Bfree>
 800ae36:	4644      	mov	r4, r8
 800ae38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ae3c:	3501      	adds	r5, #1
 800ae3e:	615e      	str	r6, [r3, #20]
 800ae40:	6125      	str	r5, [r4, #16]
 800ae42:	4620      	mov	r0, r4
 800ae44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae48:	0800ee01 	.word	0x0800ee01
 800ae4c:	0800ee12 	.word	0x0800ee12

0800ae50 <__hi0bits>:
 800ae50:	0c03      	lsrs	r3, r0, #16
 800ae52:	041b      	lsls	r3, r3, #16
 800ae54:	b9d3      	cbnz	r3, 800ae8c <__hi0bits+0x3c>
 800ae56:	0400      	lsls	r0, r0, #16
 800ae58:	2310      	movs	r3, #16
 800ae5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ae5e:	bf04      	itt	eq
 800ae60:	0200      	lsleq	r0, r0, #8
 800ae62:	3308      	addeq	r3, #8
 800ae64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ae68:	bf04      	itt	eq
 800ae6a:	0100      	lsleq	r0, r0, #4
 800ae6c:	3304      	addeq	r3, #4
 800ae6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ae72:	bf04      	itt	eq
 800ae74:	0080      	lsleq	r0, r0, #2
 800ae76:	3302      	addeq	r3, #2
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	db05      	blt.n	800ae88 <__hi0bits+0x38>
 800ae7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ae80:	f103 0301 	add.w	r3, r3, #1
 800ae84:	bf08      	it	eq
 800ae86:	2320      	moveq	r3, #32
 800ae88:	4618      	mov	r0, r3
 800ae8a:	4770      	bx	lr
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	e7e4      	b.n	800ae5a <__hi0bits+0xa>

0800ae90 <__lo0bits>:
 800ae90:	6803      	ldr	r3, [r0, #0]
 800ae92:	f013 0207 	ands.w	r2, r3, #7
 800ae96:	d00c      	beq.n	800aeb2 <__lo0bits+0x22>
 800ae98:	07d9      	lsls	r1, r3, #31
 800ae9a:	d422      	bmi.n	800aee2 <__lo0bits+0x52>
 800ae9c:	079a      	lsls	r2, r3, #30
 800ae9e:	bf49      	itett	mi
 800aea0:	085b      	lsrmi	r3, r3, #1
 800aea2:	089b      	lsrpl	r3, r3, #2
 800aea4:	6003      	strmi	r3, [r0, #0]
 800aea6:	2201      	movmi	r2, #1
 800aea8:	bf5c      	itt	pl
 800aeaa:	6003      	strpl	r3, [r0, #0]
 800aeac:	2202      	movpl	r2, #2
 800aeae:	4610      	mov	r0, r2
 800aeb0:	4770      	bx	lr
 800aeb2:	b299      	uxth	r1, r3
 800aeb4:	b909      	cbnz	r1, 800aeba <__lo0bits+0x2a>
 800aeb6:	0c1b      	lsrs	r3, r3, #16
 800aeb8:	2210      	movs	r2, #16
 800aeba:	b2d9      	uxtb	r1, r3
 800aebc:	b909      	cbnz	r1, 800aec2 <__lo0bits+0x32>
 800aebe:	3208      	adds	r2, #8
 800aec0:	0a1b      	lsrs	r3, r3, #8
 800aec2:	0719      	lsls	r1, r3, #28
 800aec4:	bf04      	itt	eq
 800aec6:	091b      	lsreq	r3, r3, #4
 800aec8:	3204      	addeq	r2, #4
 800aeca:	0799      	lsls	r1, r3, #30
 800aecc:	bf04      	itt	eq
 800aece:	089b      	lsreq	r3, r3, #2
 800aed0:	3202      	addeq	r2, #2
 800aed2:	07d9      	lsls	r1, r3, #31
 800aed4:	d403      	bmi.n	800aede <__lo0bits+0x4e>
 800aed6:	085b      	lsrs	r3, r3, #1
 800aed8:	f102 0201 	add.w	r2, r2, #1
 800aedc:	d003      	beq.n	800aee6 <__lo0bits+0x56>
 800aede:	6003      	str	r3, [r0, #0]
 800aee0:	e7e5      	b.n	800aeae <__lo0bits+0x1e>
 800aee2:	2200      	movs	r2, #0
 800aee4:	e7e3      	b.n	800aeae <__lo0bits+0x1e>
 800aee6:	2220      	movs	r2, #32
 800aee8:	e7e1      	b.n	800aeae <__lo0bits+0x1e>
	...

0800aeec <__i2b>:
 800aeec:	b510      	push	{r4, lr}
 800aeee:	460c      	mov	r4, r1
 800aef0:	2101      	movs	r1, #1
 800aef2:	f7ff ff05 	bl	800ad00 <_Balloc>
 800aef6:	4602      	mov	r2, r0
 800aef8:	b928      	cbnz	r0, 800af06 <__i2b+0x1a>
 800aefa:	4b05      	ldr	r3, [pc, #20]	; (800af10 <__i2b+0x24>)
 800aefc:	4805      	ldr	r0, [pc, #20]	; (800af14 <__i2b+0x28>)
 800aefe:	f240 1145 	movw	r1, #325	; 0x145
 800af02:	f000 ff07 	bl	800bd14 <__assert_func>
 800af06:	2301      	movs	r3, #1
 800af08:	6144      	str	r4, [r0, #20]
 800af0a:	6103      	str	r3, [r0, #16]
 800af0c:	bd10      	pop	{r4, pc}
 800af0e:	bf00      	nop
 800af10:	0800ee01 	.word	0x0800ee01
 800af14:	0800ee12 	.word	0x0800ee12

0800af18 <__multiply>:
 800af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af1c:	4691      	mov	r9, r2
 800af1e:	690a      	ldr	r2, [r1, #16]
 800af20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af24:	429a      	cmp	r2, r3
 800af26:	bfb8      	it	lt
 800af28:	460b      	movlt	r3, r1
 800af2a:	460c      	mov	r4, r1
 800af2c:	bfbc      	itt	lt
 800af2e:	464c      	movlt	r4, r9
 800af30:	4699      	movlt	r9, r3
 800af32:	6927      	ldr	r7, [r4, #16]
 800af34:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800af38:	68a3      	ldr	r3, [r4, #8]
 800af3a:	6861      	ldr	r1, [r4, #4]
 800af3c:	eb07 060a 	add.w	r6, r7, sl
 800af40:	42b3      	cmp	r3, r6
 800af42:	b085      	sub	sp, #20
 800af44:	bfb8      	it	lt
 800af46:	3101      	addlt	r1, #1
 800af48:	f7ff feda 	bl	800ad00 <_Balloc>
 800af4c:	b930      	cbnz	r0, 800af5c <__multiply+0x44>
 800af4e:	4602      	mov	r2, r0
 800af50:	4b44      	ldr	r3, [pc, #272]	; (800b064 <__multiply+0x14c>)
 800af52:	4845      	ldr	r0, [pc, #276]	; (800b068 <__multiply+0x150>)
 800af54:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800af58:	f000 fedc 	bl	800bd14 <__assert_func>
 800af5c:	f100 0514 	add.w	r5, r0, #20
 800af60:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800af64:	462b      	mov	r3, r5
 800af66:	2200      	movs	r2, #0
 800af68:	4543      	cmp	r3, r8
 800af6a:	d321      	bcc.n	800afb0 <__multiply+0x98>
 800af6c:	f104 0314 	add.w	r3, r4, #20
 800af70:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800af74:	f109 0314 	add.w	r3, r9, #20
 800af78:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800af7c:	9202      	str	r2, [sp, #8]
 800af7e:	1b3a      	subs	r2, r7, r4
 800af80:	3a15      	subs	r2, #21
 800af82:	f022 0203 	bic.w	r2, r2, #3
 800af86:	3204      	adds	r2, #4
 800af88:	f104 0115 	add.w	r1, r4, #21
 800af8c:	428f      	cmp	r7, r1
 800af8e:	bf38      	it	cc
 800af90:	2204      	movcc	r2, #4
 800af92:	9201      	str	r2, [sp, #4]
 800af94:	9a02      	ldr	r2, [sp, #8]
 800af96:	9303      	str	r3, [sp, #12]
 800af98:	429a      	cmp	r2, r3
 800af9a:	d80c      	bhi.n	800afb6 <__multiply+0x9e>
 800af9c:	2e00      	cmp	r6, #0
 800af9e:	dd03      	ble.n	800afa8 <__multiply+0x90>
 800afa0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d05b      	beq.n	800b060 <__multiply+0x148>
 800afa8:	6106      	str	r6, [r0, #16]
 800afaa:	b005      	add	sp, #20
 800afac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb0:	f843 2b04 	str.w	r2, [r3], #4
 800afb4:	e7d8      	b.n	800af68 <__multiply+0x50>
 800afb6:	f8b3 a000 	ldrh.w	sl, [r3]
 800afba:	f1ba 0f00 	cmp.w	sl, #0
 800afbe:	d024      	beq.n	800b00a <__multiply+0xf2>
 800afc0:	f104 0e14 	add.w	lr, r4, #20
 800afc4:	46a9      	mov	r9, r5
 800afc6:	f04f 0c00 	mov.w	ip, #0
 800afca:	f85e 2b04 	ldr.w	r2, [lr], #4
 800afce:	f8d9 1000 	ldr.w	r1, [r9]
 800afd2:	fa1f fb82 	uxth.w	fp, r2
 800afd6:	b289      	uxth	r1, r1
 800afd8:	fb0a 110b 	mla	r1, sl, fp, r1
 800afdc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800afe0:	f8d9 2000 	ldr.w	r2, [r9]
 800afe4:	4461      	add	r1, ip
 800afe6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800afea:	fb0a c20b 	mla	r2, sl, fp, ip
 800afee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aff2:	b289      	uxth	r1, r1
 800aff4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aff8:	4577      	cmp	r7, lr
 800affa:	f849 1b04 	str.w	r1, [r9], #4
 800affe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b002:	d8e2      	bhi.n	800afca <__multiply+0xb2>
 800b004:	9a01      	ldr	r2, [sp, #4]
 800b006:	f845 c002 	str.w	ip, [r5, r2]
 800b00a:	9a03      	ldr	r2, [sp, #12]
 800b00c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b010:	3304      	adds	r3, #4
 800b012:	f1b9 0f00 	cmp.w	r9, #0
 800b016:	d021      	beq.n	800b05c <__multiply+0x144>
 800b018:	6829      	ldr	r1, [r5, #0]
 800b01a:	f104 0c14 	add.w	ip, r4, #20
 800b01e:	46ae      	mov	lr, r5
 800b020:	f04f 0a00 	mov.w	sl, #0
 800b024:	f8bc b000 	ldrh.w	fp, [ip]
 800b028:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b02c:	fb09 220b 	mla	r2, r9, fp, r2
 800b030:	4452      	add	r2, sl
 800b032:	b289      	uxth	r1, r1
 800b034:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b038:	f84e 1b04 	str.w	r1, [lr], #4
 800b03c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b040:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b044:	f8be 1000 	ldrh.w	r1, [lr]
 800b048:	fb09 110a 	mla	r1, r9, sl, r1
 800b04c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b050:	4567      	cmp	r7, ip
 800b052:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b056:	d8e5      	bhi.n	800b024 <__multiply+0x10c>
 800b058:	9a01      	ldr	r2, [sp, #4]
 800b05a:	50a9      	str	r1, [r5, r2]
 800b05c:	3504      	adds	r5, #4
 800b05e:	e799      	b.n	800af94 <__multiply+0x7c>
 800b060:	3e01      	subs	r6, #1
 800b062:	e79b      	b.n	800af9c <__multiply+0x84>
 800b064:	0800ee01 	.word	0x0800ee01
 800b068:	0800ee12 	.word	0x0800ee12

0800b06c <__pow5mult>:
 800b06c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b070:	4615      	mov	r5, r2
 800b072:	f012 0203 	ands.w	r2, r2, #3
 800b076:	4606      	mov	r6, r0
 800b078:	460f      	mov	r7, r1
 800b07a:	d007      	beq.n	800b08c <__pow5mult+0x20>
 800b07c:	4c25      	ldr	r4, [pc, #148]	; (800b114 <__pow5mult+0xa8>)
 800b07e:	3a01      	subs	r2, #1
 800b080:	2300      	movs	r3, #0
 800b082:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b086:	f7ff fe9d 	bl	800adc4 <__multadd>
 800b08a:	4607      	mov	r7, r0
 800b08c:	10ad      	asrs	r5, r5, #2
 800b08e:	d03d      	beq.n	800b10c <__pow5mult+0xa0>
 800b090:	69f4      	ldr	r4, [r6, #28]
 800b092:	b97c      	cbnz	r4, 800b0b4 <__pow5mult+0x48>
 800b094:	2010      	movs	r0, #16
 800b096:	f7ff fd7f 	bl	800ab98 <malloc>
 800b09a:	4602      	mov	r2, r0
 800b09c:	61f0      	str	r0, [r6, #28]
 800b09e:	b928      	cbnz	r0, 800b0ac <__pow5mult+0x40>
 800b0a0:	4b1d      	ldr	r3, [pc, #116]	; (800b118 <__pow5mult+0xac>)
 800b0a2:	481e      	ldr	r0, [pc, #120]	; (800b11c <__pow5mult+0xb0>)
 800b0a4:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b0a8:	f000 fe34 	bl	800bd14 <__assert_func>
 800b0ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0b0:	6004      	str	r4, [r0, #0]
 800b0b2:	60c4      	str	r4, [r0, #12]
 800b0b4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b0b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b0bc:	b94c      	cbnz	r4, 800b0d2 <__pow5mult+0x66>
 800b0be:	f240 2171 	movw	r1, #625	; 0x271
 800b0c2:	4630      	mov	r0, r6
 800b0c4:	f7ff ff12 	bl	800aeec <__i2b>
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	6003      	str	r3, [r0, #0]
 800b0d2:	f04f 0900 	mov.w	r9, #0
 800b0d6:	07eb      	lsls	r3, r5, #31
 800b0d8:	d50a      	bpl.n	800b0f0 <__pow5mult+0x84>
 800b0da:	4639      	mov	r1, r7
 800b0dc:	4622      	mov	r2, r4
 800b0de:	4630      	mov	r0, r6
 800b0e0:	f7ff ff1a 	bl	800af18 <__multiply>
 800b0e4:	4639      	mov	r1, r7
 800b0e6:	4680      	mov	r8, r0
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7ff fe49 	bl	800ad80 <_Bfree>
 800b0ee:	4647      	mov	r7, r8
 800b0f0:	106d      	asrs	r5, r5, #1
 800b0f2:	d00b      	beq.n	800b10c <__pow5mult+0xa0>
 800b0f4:	6820      	ldr	r0, [r4, #0]
 800b0f6:	b938      	cbnz	r0, 800b108 <__pow5mult+0x9c>
 800b0f8:	4622      	mov	r2, r4
 800b0fa:	4621      	mov	r1, r4
 800b0fc:	4630      	mov	r0, r6
 800b0fe:	f7ff ff0b 	bl	800af18 <__multiply>
 800b102:	6020      	str	r0, [r4, #0]
 800b104:	f8c0 9000 	str.w	r9, [r0]
 800b108:	4604      	mov	r4, r0
 800b10a:	e7e4      	b.n	800b0d6 <__pow5mult+0x6a>
 800b10c:	4638      	mov	r0, r7
 800b10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b112:	bf00      	nop
 800b114:	0800ef60 	.word	0x0800ef60
 800b118:	0800ed92 	.word	0x0800ed92
 800b11c:	0800ee12 	.word	0x0800ee12

0800b120 <__lshift>:
 800b120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b124:	460c      	mov	r4, r1
 800b126:	6849      	ldr	r1, [r1, #4]
 800b128:	6923      	ldr	r3, [r4, #16]
 800b12a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b12e:	68a3      	ldr	r3, [r4, #8]
 800b130:	4607      	mov	r7, r0
 800b132:	4691      	mov	r9, r2
 800b134:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b138:	f108 0601 	add.w	r6, r8, #1
 800b13c:	42b3      	cmp	r3, r6
 800b13e:	db0b      	blt.n	800b158 <__lshift+0x38>
 800b140:	4638      	mov	r0, r7
 800b142:	f7ff fddd 	bl	800ad00 <_Balloc>
 800b146:	4605      	mov	r5, r0
 800b148:	b948      	cbnz	r0, 800b15e <__lshift+0x3e>
 800b14a:	4602      	mov	r2, r0
 800b14c:	4b28      	ldr	r3, [pc, #160]	; (800b1f0 <__lshift+0xd0>)
 800b14e:	4829      	ldr	r0, [pc, #164]	; (800b1f4 <__lshift+0xd4>)
 800b150:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b154:	f000 fdde 	bl	800bd14 <__assert_func>
 800b158:	3101      	adds	r1, #1
 800b15a:	005b      	lsls	r3, r3, #1
 800b15c:	e7ee      	b.n	800b13c <__lshift+0x1c>
 800b15e:	2300      	movs	r3, #0
 800b160:	f100 0114 	add.w	r1, r0, #20
 800b164:	f100 0210 	add.w	r2, r0, #16
 800b168:	4618      	mov	r0, r3
 800b16a:	4553      	cmp	r3, sl
 800b16c:	db33      	blt.n	800b1d6 <__lshift+0xb6>
 800b16e:	6920      	ldr	r0, [r4, #16]
 800b170:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b174:	f104 0314 	add.w	r3, r4, #20
 800b178:	f019 091f 	ands.w	r9, r9, #31
 800b17c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b180:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b184:	d02b      	beq.n	800b1de <__lshift+0xbe>
 800b186:	f1c9 0e20 	rsb	lr, r9, #32
 800b18a:	468a      	mov	sl, r1
 800b18c:	2200      	movs	r2, #0
 800b18e:	6818      	ldr	r0, [r3, #0]
 800b190:	fa00 f009 	lsl.w	r0, r0, r9
 800b194:	4310      	orrs	r0, r2
 800b196:	f84a 0b04 	str.w	r0, [sl], #4
 800b19a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19e:	459c      	cmp	ip, r3
 800b1a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b1a4:	d8f3      	bhi.n	800b18e <__lshift+0x6e>
 800b1a6:	ebac 0304 	sub.w	r3, ip, r4
 800b1aa:	3b15      	subs	r3, #21
 800b1ac:	f023 0303 	bic.w	r3, r3, #3
 800b1b0:	3304      	adds	r3, #4
 800b1b2:	f104 0015 	add.w	r0, r4, #21
 800b1b6:	4584      	cmp	ip, r0
 800b1b8:	bf38      	it	cc
 800b1ba:	2304      	movcc	r3, #4
 800b1bc:	50ca      	str	r2, [r1, r3]
 800b1be:	b10a      	cbz	r2, 800b1c4 <__lshift+0xa4>
 800b1c0:	f108 0602 	add.w	r6, r8, #2
 800b1c4:	3e01      	subs	r6, #1
 800b1c6:	4638      	mov	r0, r7
 800b1c8:	612e      	str	r6, [r5, #16]
 800b1ca:	4621      	mov	r1, r4
 800b1cc:	f7ff fdd8 	bl	800ad80 <_Bfree>
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b1da:	3301      	adds	r3, #1
 800b1dc:	e7c5      	b.n	800b16a <__lshift+0x4a>
 800b1de:	3904      	subs	r1, #4
 800b1e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b1e8:	459c      	cmp	ip, r3
 800b1ea:	d8f9      	bhi.n	800b1e0 <__lshift+0xc0>
 800b1ec:	e7ea      	b.n	800b1c4 <__lshift+0xa4>
 800b1ee:	bf00      	nop
 800b1f0:	0800ee01 	.word	0x0800ee01
 800b1f4:	0800ee12 	.word	0x0800ee12

0800b1f8 <__mcmp>:
 800b1f8:	b530      	push	{r4, r5, lr}
 800b1fa:	6902      	ldr	r2, [r0, #16]
 800b1fc:	690c      	ldr	r4, [r1, #16]
 800b1fe:	1b12      	subs	r2, r2, r4
 800b200:	d10e      	bne.n	800b220 <__mcmp+0x28>
 800b202:	f100 0314 	add.w	r3, r0, #20
 800b206:	3114      	adds	r1, #20
 800b208:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b20c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b210:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b214:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b218:	42a5      	cmp	r5, r4
 800b21a:	d003      	beq.n	800b224 <__mcmp+0x2c>
 800b21c:	d305      	bcc.n	800b22a <__mcmp+0x32>
 800b21e:	2201      	movs	r2, #1
 800b220:	4610      	mov	r0, r2
 800b222:	bd30      	pop	{r4, r5, pc}
 800b224:	4283      	cmp	r3, r0
 800b226:	d3f3      	bcc.n	800b210 <__mcmp+0x18>
 800b228:	e7fa      	b.n	800b220 <__mcmp+0x28>
 800b22a:	f04f 32ff 	mov.w	r2, #4294967295
 800b22e:	e7f7      	b.n	800b220 <__mcmp+0x28>

0800b230 <__mdiff>:
 800b230:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b234:	460c      	mov	r4, r1
 800b236:	4606      	mov	r6, r0
 800b238:	4611      	mov	r1, r2
 800b23a:	4620      	mov	r0, r4
 800b23c:	4690      	mov	r8, r2
 800b23e:	f7ff ffdb 	bl	800b1f8 <__mcmp>
 800b242:	1e05      	subs	r5, r0, #0
 800b244:	d110      	bne.n	800b268 <__mdiff+0x38>
 800b246:	4629      	mov	r1, r5
 800b248:	4630      	mov	r0, r6
 800b24a:	f7ff fd59 	bl	800ad00 <_Balloc>
 800b24e:	b930      	cbnz	r0, 800b25e <__mdiff+0x2e>
 800b250:	4b3a      	ldr	r3, [pc, #232]	; (800b33c <__mdiff+0x10c>)
 800b252:	4602      	mov	r2, r0
 800b254:	f240 2137 	movw	r1, #567	; 0x237
 800b258:	4839      	ldr	r0, [pc, #228]	; (800b340 <__mdiff+0x110>)
 800b25a:	f000 fd5b 	bl	800bd14 <__assert_func>
 800b25e:	2301      	movs	r3, #1
 800b260:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b264:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b268:	bfa4      	itt	ge
 800b26a:	4643      	movge	r3, r8
 800b26c:	46a0      	movge	r8, r4
 800b26e:	4630      	mov	r0, r6
 800b270:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b274:	bfa6      	itte	ge
 800b276:	461c      	movge	r4, r3
 800b278:	2500      	movge	r5, #0
 800b27a:	2501      	movlt	r5, #1
 800b27c:	f7ff fd40 	bl	800ad00 <_Balloc>
 800b280:	b920      	cbnz	r0, 800b28c <__mdiff+0x5c>
 800b282:	4b2e      	ldr	r3, [pc, #184]	; (800b33c <__mdiff+0x10c>)
 800b284:	4602      	mov	r2, r0
 800b286:	f240 2145 	movw	r1, #581	; 0x245
 800b28a:	e7e5      	b.n	800b258 <__mdiff+0x28>
 800b28c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b290:	6926      	ldr	r6, [r4, #16]
 800b292:	60c5      	str	r5, [r0, #12]
 800b294:	f104 0914 	add.w	r9, r4, #20
 800b298:	f108 0514 	add.w	r5, r8, #20
 800b29c:	f100 0e14 	add.w	lr, r0, #20
 800b2a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b2a4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b2a8:	f108 0210 	add.w	r2, r8, #16
 800b2ac:	46f2      	mov	sl, lr
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	f859 3b04 	ldr.w	r3, [r9], #4
 800b2b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b2b8:	fa11 f88b 	uxtah	r8, r1, fp
 800b2bc:	b299      	uxth	r1, r3
 800b2be:	0c1b      	lsrs	r3, r3, #16
 800b2c0:	eba8 0801 	sub.w	r8, r8, r1
 800b2c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b2c8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b2cc:	fa1f f888 	uxth.w	r8, r8
 800b2d0:	1419      	asrs	r1, r3, #16
 800b2d2:	454e      	cmp	r6, r9
 800b2d4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b2d8:	f84a 3b04 	str.w	r3, [sl], #4
 800b2dc:	d8e8      	bhi.n	800b2b0 <__mdiff+0x80>
 800b2de:	1b33      	subs	r3, r6, r4
 800b2e0:	3b15      	subs	r3, #21
 800b2e2:	f023 0303 	bic.w	r3, r3, #3
 800b2e6:	3304      	adds	r3, #4
 800b2e8:	3415      	adds	r4, #21
 800b2ea:	42a6      	cmp	r6, r4
 800b2ec:	bf38      	it	cc
 800b2ee:	2304      	movcc	r3, #4
 800b2f0:	441d      	add	r5, r3
 800b2f2:	4473      	add	r3, lr
 800b2f4:	469e      	mov	lr, r3
 800b2f6:	462e      	mov	r6, r5
 800b2f8:	4566      	cmp	r6, ip
 800b2fa:	d30e      	bcc.n	800b31a <__mdiff+0xea>
 800b2fc:	f10c 0203 	add.w	r2, ip, #3
 800b300:	1b52      	subs	r2, r2, r5
 800b302:	f022 0203 	bic.w	r2, r2, #3
 800b306:	3d03      	subs	r5, #3
 800b308:	45ac      	cmp	ip, r5
 800b30a:	bf38      	it	cc
 800b30c:	2200      	movcc	r2, #0
 800b30e:	4413      	add	r3, r2
 800b310:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b314:	b17a      	cbz	r2, 800b336 <__mdiff+0x106>
 800b316:	6107      	str	r7, [r0, #16]
 800b318:	e7a4      	b.n	800b264 <__mdiff+0x34>
 800b31a:	f856 8b04 	ldr.w	r8, [r6], #4
 800b31e:	fa11 f288 	uxtah	r2, r1, r8
 800b322:	1414      	asrs	r4, r2, #16
 800b324:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b328:	b292      	uxth	r2, r2
 800b32a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b32e:	f84e 2b04 	str.w	r2, [lr], #4
 800b332:	1421      	asrs	r1, r4, #16
 800b334:	e7e0      	b.n	800b2f8 <__mdiff+0xc8>
 800b336:	3f01      	subs	r7, #1
 800b338:	e7ea      	b.n	800b310 <__mdiff+0xe0>
 800b33a:	bf00      	nop
 800b33c:	0800ee01 	.word	0x0800ee01
 800b340:	0800ee12 	.word	0x0800ee12

0800b344 <__d2b>:
 800b344:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b348:	460f      	mov	r7, r1
 800b34a:	2101      	movs	r1, #1
 800b34c:	ec59 8b10 	vmov	r8, r9, d0
 800b350:	4616      	mov	r6, r2
 800b352:	f7ff fcd5 	bl	800ad00 <_Balloc>
 800b356:	4604      	mov	r4, r0
 800b358:	b930      	cbnz	r0, 800b368 <__d2b+0x24>
 800b35a:	4602      	mov	r2, r0
 800b35c:	4b24      	ldr	r3, [pc, #144]	; (800b3f0 <__d2b+0xac>)
 800b35e:	4825      	ldr	r0, [pc, #148]	; (800b3f4 <__d2b+0xb0>)
 800b360:	f240 310f 	movw	r1, #783	; 0x30f
 800b364:	f000 fcd6 	bl	800bd14 <__assert_func>
 800b368:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b36c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b370:	bb2d      	cbnz	r5, 800b3be <__d2b+0x7a>
 800b372:	9301      	str	r3, [sp, #4]
 800b374:	f1b8 0300 	subs.w	r3, r8, #0
 800b378:	d026      	beq.n	800b3c8 <__d2b+0x84>
 800b37a:	4668      	mov	r0, sp
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	f7ff fd87 	bl	800ae90 <__lo0bits>
 800b382:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b386:	b1e8      	cbz	r0, 800b3c4 <__d2b+0x80>
 800b388:	f1c0 0320 	rsb	r3, r0, #32
 800b38c:	fa02 f303 	lsl.w	r3, r2, r3
 800b390:	430b      	orrs	r3, r1
 800b392:	40c2      	lsrs	r2, r0
 800b394:	6163      	str	r3, [r4, #20]
 800b396:	9201      	str	r2, [sp, #4]
 800b398:	9b01      	ldr	r3, [sp, #4]
 800b39a:	61a3      	str	r3, [r4, #24]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	bf14      	ite	ne
 800b3a0:	2202      	movne	r2, #2
 800b3a2:	2201      	moveq	r2, #1
 800b3a4:	6122      	str	r2, [r4, #16]
 800b3a6:	b1bd      	cbz	r5, 800b3d8 <__d2b+0x94>
 800b3a8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b3ac:	4405      	add	r5, r0
 800b3ae:	603d      	str	r5, [r7, #0]
 800b3b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b3b4:	6030      	str	r0, [r6, #0]
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	b003      	add	sp, #12
 800b3ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3c2:	e7d6      	b.n	800b372 <__d2b+0x2e>
 800b3c4:	6161      	str	r1, [r4, #20]
 800b3c6:	e7e7      	b.n	800b398 <__d2b+0x54>
 800b3c8:	a801      	add	r0, sp, #4
 800b3ca:	f7ff fd61 	bl	800ae90 <__lo0bits>
 800b3ce:	9b01      	ldr	r3, [sp, #4]
 800b3d0:	6163      	str	r3, [r4, #20]
 800b3d2:	3020      	adds	r0, #32
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	e7e5      	b.n	800b3a4 <__d2b+0x60>
 800b3d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b3dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b3e0:	6038      	str	r0, [r7, #0]
 800b3e2:	6918      	ldr	r0, [r3, #16]
 800b3e4:	f7ff fd34 	bl	800ae50 <__hi0bits>
 800b3e8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b3ec:	e7e2      	b.n	800b3b4 <__d2b+0x70>
 800b3ee:	bf00      	nop
 800b3f0:	0800ee01 	.word	0x0800ee01
 800b3f4:	0800ee12 	.word	0x0800ee12

0800b3f8 <__ssputs_r>:
 800b3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3fc:	688e      	ldr	r6, [r1, #8]
 800b3fe:	461f      	mov	r7, r3
 800b400:	42be      	cmp	r6, r7
 800b402:	680b      	ldr	r3, [r1, #0]
 800b404:	4682      	mov	sl, r0
 800b406:	460c      	mov	r4, r1
 800b408:	4690      	mov	r8, r2
 800b40a:	d82c      	bhi.n	800b466 <__ssputs_r+0x6e>
 800b40c:	898a      	ldrh	r2, [r1, #12]
 800b40e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b412:	d026      	beq.n	800b462 <__ssputs_r+0x6a>
 800b414:	6965      	ldr	r5, [r4, #20]
 800b416:	6909      	ldr	r1, [r1, #16]
 800b418:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b41c:	eba3 0901 	sub.w	r9, r3, r1
 800b420:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b424:	1c7b      	adds	r3, r7, #1
 800b426:	444b      	add	r3, r9
 800b428:	106d      	asrs	r5, r5, #1
 800b42a:	429d      	cmp	r5, r3
 800b42c:	bf38      	it	cc
 800b42e:	461d      	movcc	r5, r3
 800b430:	0553      	lsls	r3, r2, #21
 800b432:	d527      	bpl.n	800b484 <__ssputs_r+0x8c>
 800b434:	4629      	mov	r1, r5
 800b436:	f7ff fbd7 	bl	800abe8 <_malloc_r>
 800b43a:	4606      	mov	r6, r0
 800b43c:	b360      	cbz	r0, 800b498 <__ssputs_r+0xa0>
 800b43e:	6921      	ldr	r1, [r4, #16]
 800b440:	464a      	mov	r2, r9
 800b442:	f7fe fd5a 	bl	8009efa <memcpy>
 800b446:	89a3      	ldrh	r3, [r4, #12]
 800b448:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b44c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b450:	81a3      	strh	r3, [r4, #12]
 800b452:	6126      	str	r6, [r4, #16]
 800b454:	6165      	str	r5, [r4, #20]
 800b456:	444e      	add	r6, r9
 800b458:	eba5 0509 	sub.w	r5, r5, r9
 800b45c:	6026      	str	r6, [r4, #0]
 800b45e:	60a5      	str	r5, [r4, #8]
 800b460:	463e      	mov	r6, r7
 800b462:	42be      	cmp	r6, r7
 800b464:	d900      	bls.n	800b468 <__ssputs_r+0x70>
 800b466:	463e      	mov	r6, r7
 800b468:	6820      	ldr	r0, [r4, #0]
 800b46a:	4632      	mov	r2, r6
 800b46c:	4641      	mov	r1, r8
 800b46e:	f000 fc05 	bl	800bc7c <memmove>
 800b472:	68a3      	ldr	r3, [r4, #8]
 800b474:	1b9b      	subs	r3, r3, r6
 800b476:	60a3      	str	r3, [r4, #8]
 800b478:	6823      	ldr	r3, [r4, #0]
 800b47a:	4433      	add	r3, r6
 800b47c:	6023      	str	r3, [r4, #0]
 800b47e:	2000      	movs	r0, #0
 800b480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b484:	462a      	mov	r2, r5
 800b486:	f000 fc8b 	bl	800bda0 <_realloc_r>
 800b48a:	4606      	mov	r6, r0
 800b48c:	2800      	cmp	r0, #0
 800b48e:	d1e0      	bne.n	800b452 <__ssputs_r+0x5a>
 800b490:	6921      	ldr	r1, [r4, #16]
 800b492:	4650      	mov	r0, sl
 800b494:	f7ff fb34 	bl	800ab00 <_free_r>
 800b498:	230c      	movs	r3, #12
 800b49a:	f8ca 3000 	str.w	r3, [sl]
 800b49e:	89a3      	ldrh	r3, [r4, #12]
 800b4a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4a4:	81a3      	strh	r3, [r4, #12]
 800b4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4aa:	e7e9      	b.n	800b480 <__ssputs_r+0x88>

0800b4ac <_svfiprintf_r>:
 800b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b0:	4698      	mov	r8, r3
 800b4b2:	898b      	ldrh	r3, [r1, #12]
 800b4b4:	061b      	lsls	r3, r3, #24
 800b4b6:	b09d      	sub	sp, #116	; 0x74
 800b4b8:	4607      	mov	r7, r0
 800b4ba:	460d      	mov	r5, r1
 800b4bc:	4614      	mov	r4, r2
 800b4be:	d50e      	bpl.n	800b4de <_svfiprintf_r+0x32>
 800b4c0:	690b      	ldr	r3, [r1, #16]
 800b4c2:	b963      	cbnz	r3, 800b4de <_svfiprintf_r+0x32>
 800b4c4:	2140      	movs	r1, #64	; 0x40
 800b4c6:	f7ff fb8f 	bl	800abe8 <_malloc_r>
 800b4ca:	6028      	str	r0, [r5, #0]
 800b4cc:	6128      	str	r0, [r5, #16]
 800b4ce:	b920      	cbnz	r0, 800b4da <_svfiprintf_r+0x2e>
 800b4d0:	230c      	movs	r3, #12
 800b4d2:	603b      	str	r3, [r7, #0]
 800b4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d8:	e0d0      	b.n	800b67c <_svfiprintf_r+0x1d0>
 800b4da:	2340      	movs	r3, #64	; 0x40
 800b4dc:	616b      	str	r3, [r5, #20]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	9309      	str	r3, [sp, #36]	; 0x24
 800b4e2:	2320      	movs	r3, #32
 800b4e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4ec:	2330      	movs	r3, #48	; 0x30
 800b4ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b694 <_svfiprintf_r+0x1e8>
 800b4f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4f6:	f04f 0901 	mov.w	r9, #1
 800b4fa:	4623      	mov	r3, r4
 800b4fc:	469a      	mov	sl, r3
 800b4fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b502:	b10a      	cbz	r2, 800b508 <_svfiprintf_r+0x5c>
 800b504:	2a25      	cmp	r2, #37	; 0x25
 800b506:	d1f9      	bne.n	800b4fc <_svfiprintf_r+0x50>
 800b508:	ebba 0b04 	subs.w	fp, sl, r4
 800b50c:	d00b      	beq.n	800b526 <_svfiprintf_r+0x7a>
 800b50e:	465b      	mov	r3, fp
 800b510:	4622      	mov	r2, r4
 800b512:	4629      	mov	r1, r5
 800b514:	4638      	mov	r0, r7
 800b516:	f7ff ff6f 	bl	800b3f8 <__ssputs_r>
 800b51a:	3001      	adds	r0, #1
 800b51c:	f000 80a9 	beq.w	800b672 <_svfiprintf_r+0x1c6>
 800b520:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b522:	445a      	add	r2, fp
 800b524:	9209      	str	r2, [sp, #36]	; 0x24
 800b526:	f89a 3000 	ldrb.w	r3, [sl]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 80a1 	beq.w	800b672 <_svfiprintf_r+0x1c6>
 800b530:	2300      	movs	r3, #0
 800b532:	f04f 32ff 	mov.w	r2, #4294967295
 800b536:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b53a:	f10a 0a01 	add.w	sl, sl, #1
 800b53e:	9304      	str	r3, [sp, #16]
 800b540:	9307      	str	r3, [sp, #28]
 800b542:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b546:	931a      	str	r3, [sp, #104]	; 0x68
 800b548:	4654      	mov	r4, sl
 800b54a:	2205      	movs	r2, #5
 800b54c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b550:	4850      	ldr	r0, [pc, #320]	; (800b694 <_svfiprintf_r+0x1e8>)
 800b552:	f7f4 fe75 	bl	8000240 <memchr>
 800b556:	9a04      	ldr	r2, [sp, #16]
 800b558:	b9d8      	cbnz	r0, 800b592 <_svfiprintf_r+0xe6>
 800b55a:	06d0      	lsls	r0, r2, #27
 800b55c:	bf44      	itt	mi
 800b55e:	2320      	movmi	r3, #32
 800b560:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b564:	0711      	lsls	r1, r2, #28
 800b566:	bf44      	itt	mi
 800b568:	232b      	movmi	r3, #43	; 0x2b
 800b56a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b56e:	f89a 3000 	ldrb.w	r3, [sl]
 800b572:	2b2a      	cmp	r3, #42	; 0x2a
 800b574:	d015      	beq.n	800b5a2 <_svfiprintf_r+0xf6>
 800b576:	9a07      	ldr	r2, [sp, #28]
 800b578:	4654      	mov	r4, sl
 800b57a:	2000      	movs	r0, #0
 800b57c:	f04f 0c0a 	mov.w	ip, #10
 800b580:	4621      	mov	r1, r4
 800b582:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b586:	3b30      	subs	r3, #48	; 0x30
 800b588:	2b09      	cmp	r3, #9
 800b58a:	d94d      	bls.n	800b628 <_svfiprintf_r+0x17c>
 800b58c:	b1b0      	cbz	r0, 800b5bc <_svfiprintf_r+0x110>
 800b58e:	9207      	str	r2, [sp, #28]
 800b590:	e014      	b.n	800b5bc <_svfiprintf_r+0x110>
 800b592:	eba0 0308 	sub.w	r3, r0, r8
 800b596:	fa09 f303 	lsl.w	r3, r9, r3
 800b59a:	4313      	orrs	r3, r2
 800b59c:	9304      	str	r3, [sp, #16]
 800b59e:	46a2      	mov	sl, r4
 800b5a0:	e7d2      	b.n	800b548 <_svfiprintf_r+0x9c>
 800b5a2:	9b03      	ldr	r3, [sp, #12]
 800b5a4:	1d19      	adds	r1, r3, #4
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	9103      	str	r1, [sp, #12]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	bfbb      	ittet	lt
 800b5ae:	425b      	neglt	r3, r3
 800b5b0:	f042 0202 	orrlt.w	r2, r2, #2
 800b5b4:	9307      	strge	r3, [sp, #28]
 800b5b6:	9307      	strlt	r3, [sp, #28]
 800b5b8:	bfb8      	it	lt
 800b5ba:	9204      	strlt	r2, [sp, #16]
 800b5bc:	7823      	ldrb	r3, [r4, #0]
 800b5be:	2b2e      	cmp	r3, #46	; 0x2e
 800b5c0:	d10c      	bne.n	800b5dc <_svfiprintf_r+0x130>
 800b5c2:	7863      	ldrb	r3, [r4, #1]
 800b5c4:	2b2a      	cmp	r3, #42	; 0x2a
 800b5c6:	d134      	bne.n	800b632 <_svfiprintf_r+0x186>
 800b5c8:	9b03      	ldr	r3, [sp, #12]
 800b5ca:	1d1a      	adds	r2, r3, #4
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	9203      	str	r2, [sp, #12]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	bfb8      	it	lt
 800b5d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5d8:	3402      	adds	r4, #2
 800b5da:	9305      	str	r3, [sp, #20]
 800b5dc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b6a4 <_svfiprintf_r+0x1f8>
 800b5e0:	7821      	ldrb	r1, [r4, #0]
 800b5e2:	2203      	movs	r2, #3
 800b5e4:	4650      	mov	r0, sl
 800b5e6:	f7f4 fe2b 	bl	8000240 <memchr>
 800b5ea:	b138      	cbz	r0, 800b5fc <_svfiprintf_r+0x150>
 800b5ec:	9b04      	ldr	r3, [sp, #16]
 800b5ee:	eba0 000a 	sub.w	r0, r0, sl
 800b5f2:	2240      	movs	r2, #64	; 0x40
 800b5f4:	4082      	lsls	r2, r0
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	3401      	adds	r4, #1
 800b5fa:	9304      	str	r3, [sp, #16]
 800b5fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b600:	4825      	ldr	r0, [pc, #148]	; (800b698 <_svfiprintf_r+0x1ec>)
 800b602:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b606:	2206      	movs	r2, #6
 800b608:	f7f4 fe1a 	bl	8000240 <memchr>
 800b60c:	2800      	cmp	r0, #0
 800b60e:	d038      	beq.n	800b682 <_svfiprintf_r+0x1d6>
 800b610:	4b22      	ldr	r3, [pc, #136]	; (800b69c <_svfiprintf_r+0x1f0>)
 800b612:	bb1b      	cbnz	r3, 800b65c <_svfiprintf_r+0x1b0>
 800b614:	9b03      	ldr	r3, [sp, #12]
 800b616:	3307      	adds	r3, #7
 800b618:	f023 0307 	bic.w	r3, r3, #7
 800b61c:	3308      	adds	r3, #8
 800b61e:	9303      	str	r3, [sp, #12]
 800b620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b622:	4433      	add	r3, r6
 800b624:	9309      	str	r3, [sp, #36]	; 0x24
 800b626:	e768      	b.n	800b4fa <_svfiprintf_r+0x4e>
 800b628:	fb0c 3202 	mla	r2, ip, r2, r3
 800b62c:	460c      	mov	r4, r1
 800b62e:	2001      	movs	r0, #1
 800b630:	e7a6      	b.n	800b580 <_svfiprintf_r+0xd4>
 800b632:	2300      	movs	r3, #0
 800b634:	3401      	adds	r4, #1
 800b636:	9305      	str	r3, [sp, #20]
 800b638:	4619      	mov	r1, r3
 800b63a:	f04f 0c0a 	mov.w	ip, #10
 800b63e:	4620      	mov	r0, r4
 800b640:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b644:	3a30      	subs	r2, #48	; 0x30
 800b646:	2a09      	cmp	r2, #9
 800b648:	d903      	bls.n	800b652 <_svfiprintf_r+0x1a6>
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d0c6      	beq.n	800b5dc <_svfiprintf_r+0x130>
 800b64e:	9105      	str	r1, [sp, #20]
 800b650:	e7c4      	b.n	800b5dc <_svfiprintf_r+0x130>
 800b652:	fb0c 2101 	mla	r1, ip, r1, r2
 800b656:	4604      	mov	r4, r0
 800b658:	2301      	movs	r3, #1
 800b65a:	e7f0      	b.n	800b63e <_svfiprintf_r+0x192>
 800b65c:	ab03      	add	r3, sp, #12
 800b65e:	9300      	str	r3, [sp, #0]
 800b660:	462a      	mov	r2, r5
 800b662:	4b0f      	ldr	r3, [pc, #60]	; (800b6a0 <_svfiprintf_r+0x1f4>)
 800b664:	a904      	add	r1, sp, #16
 800b666:	4638      	mov	r0, r7
 800b668:	f7fd fe36 	bl	80092d8 <_printf_float>
 800b66c:	1c42      	adds	r2, r0, #1
 800b66e:	4606      	mov	r6, r0
 800b670:	d1d6      	bne.n	800b620 <_svfiprintf_r+0x174>
 800b672:	89ab      	ldrh	r3, [r5, #12]
 800b674:	065b      	lsls	r3, r3, #25
 800b676:	f53f af2d 	bmi.w	800b4d4 <_svfiprintf_r+0x28>
 800b67a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b67c:	b01d      	add	sp, #116	; 0x74
 800b67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b682:	ab03      	add	r3, sp, #12
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	462a      	mov	r2, r5
 800b688:	4b05      	ldr	r3, [pc, #20]	; (800b6a0 <_svfiprintf_r+0x1f4>)
 800b68a:	a904      	add	r1, sp, #16
 800b68c:	4638      	mov	r0, r7
 800b68e:	f7fe f8ab 	bl	80097e8 <_printf_i>
 800b692:	e7eb      	b.n	800b66c <_svfiprintf_r+0x1c0>
 800b694:	0800ef6c 	.word	0x0800ef6c
 800b698:	0800ef76 	.word	0x0800ef76
 800b69c:	080092d9 	.word	0x080092d9
 800b6a0:	0800b3f9 	.word	0x0800b3f9
 800b6a4:	0800ef72 	.word	0x0800ef72

0800b6a8 <__sfputc_r>:
 800b6a8:	6893      	ldr	r3, [r2, #8]
 800b6aa:	3b01      	subs	r3, #1
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	b410      	push	{r4}
 800b6b0:	6093      	str	r3, [r2, #8]
 800b6b2:	da08      	bge.n	800b6c6 <__sfputc_r+0x1e>
 800b6b4:	6994      	ldr	r4, [r2, #24]
 800b6b6:	42a3      	cmp	r3, r4
 800b6b8:	db01      	blt.n	800b6be <__sfputc_r+0x16>
 800b6ba:	290a      	cmp	r1, #10
 800b6bc:	d103      	bne.n	800b6c6 <__sfputc_r+0x1e>
 800b6be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6c2:	f000 ba45 	b.w	800bb50 <__swbuf_r>
 800b6c6:	6813      	ldr	r3, [r2, #0]
 800b6c8:	1c58      	adds	r0, r3, #1
 800b6ca:	6010      	str	r0, [r2, #0]
 800b6cc:	7019      	strb	r1, [r3, #0]
 800b6ce:	4608      	mov	r0, r1
 800b6d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6d4:	4770      	bx	lr

0800b6d6 <__sfputs_r>:
 800b6d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d8:	4606      	mov	r6, r0
 800b6da:	460f      	mov	r7, r1
 800b6dc:	4614      	mov	r4, r2
 800b6de:	18d5      	adds	r5, r2, r3
 800b6e0:	42ac      	cmp	r4, r5
 800b6e2:	d101      	bne.n	800b6e8 <__sfputs_r+0x12>
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	e007      	b.n	800b6f8 <__sfputs_r+0x22>
 800b6e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6ec:	463a      	mov	r2, r7
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	f7ff ffda 	bl	800b6a8 <__sfputc_r>
 800b6f4:	1c43      	adds	r3, r0, #1
 800b6f6:	d1f3      	bne.n	800b6e0 <__sfputs_r+0xa>
 800b6f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6fc <_vfiprintf_r>:
 800b6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b700:	460d      	mov	r5, r1
 800b702:	b09d      	sub	sp, #116	; 0x74
 800b704:	4614      	mov	r4, r2
 800b706:	4698      	mov	r8, r3
 800b708:	4606      	mov	r6, r0
 800b70a:	b118      	cbz	r0, 800b714 <_vfiprintf_r+0x18>
 800b70c:	6a03      	ldr	r3, [r0, #32]
 800b70e:	b90b      	cbnz	r3, 800b714 <_vfiprintf_r+0x18>
 800b710:	f7fe fa18 	bl	8009b44 <__sinit>
 800b714:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b716:	07d9      	lsls	r1, r3, #31
 800b718:	d405      	bmi.n	800b726 <_vfiprintf_r+0x2a>
 800b71a:	89ab      	ldrh	r3, [r5, #12]
 800b71c:	059a      	lsls	r2, r3, #22
 800b71e:	d402      	bmi.n	800b726 <_vfiprintf_r+0x2a>
 800b720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b722:	f7fe fbe8 	bl	8009ef6 <__retarget_lock_acquire_recursive>
 800b726:	89ab      	ldrh	r3, [r5, #12]
 800b728:	071b      	lsls	r3, r3, #28
 800b72a:	d501      	bpl.n	800b730 <_vfiprintf_r+0x34>
 800b72c:	692b      	ldr	r3, [r5, #16]
 800b72e:	b99b      	cbnz	r3, 800b758 <_vfiprintf_r+0x5c>
 800b730:	4629      	mov	r1, r5
 800b732:	4630      	mov	r0, r6
 800b734:	f000 fa4a 	bl	800bbcc <__swsetup_r>
 800b738:	b170      	cbz	r0, 800b758 <_vfiprintf_r+0x5c>
 800b73a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b73c:	07dc      	lsls	r4, r3, #31
 800b73e:	d504      	bpl.n	800b74a <_vfiprintf_r+0x4e>
 800b740:	f04f 30ff 	mov.w	r0, #4294967295
 800b744:	b01d      	add	sp, #116	; 0x74
 800b746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b74a:	89ab      	ldrh	r3, [r5, #12]
 800b74c:	0598      	lsls	r0, r3, #22
 800b74e:	d4f7      	bmi.n	800b740 <_vfiprintf_r+0x44>
 800b750:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b752:	f7fe fbd1 	bl	8009ef8 <__retarget_lock_release_recursive>
 800b756:	e7f3      	b.n	800b740 <_vfiprintf_r+0x44>
 800b758:	2300      	movs	r3, #0
 800b75a:	9309      	str	r3, [sp, #36]	; 0x24
 800b75c:	2320      	movs	r3, #32
 800b75e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b762:	f8cd 800c 	str.w	r8, [sp, #12]
 800b766:	2330      	movs	r3, #48	; 0x30
 800b768:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b91c <_vfiprintf_r+0x220>
 800b76c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b770:	f04f 0901 	mov.w	r9, #1
 800b774:	4623      	mov	r3, r4
 800b776:	469a      	mov	sl, r3
 800b778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b77c:	b10a      	cbz	r2, 800b782 <_vfiprintf_r+0x86>
 800b77e:	2a25      	cmp	r2, #37	; 0x25
 800b780:	d1f9      	bne.n	800b776 <_vfiprintf_r+0x7a>
 800b782:	ebba 0b04 	subs.w	fp, sl, r4
 800b786:	d00b      	beq.n	800b7a0 <_vfiprintf_r+0xa4>
 800b788:	465b      	mov	r3, fp
 800b78a:	4622      	mov	r2, r4
 800b78c:	4629      	mov	r1, r5
 800b78e:	4630      	mov	r0, r6
 800b790:	f7ff ffa1 	bl	800b6d6 <__sfputs_r>
 800b794:	3001      	adds	r0, #1
 800b796:	f000 80a9 	beq.w	800b8ec <_vfiprintf_r+0x1f0>
 800b79a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b79c:	445a      	add	r2, fp
 800b79e:	9209      	str	r2, [sp, #36]	; 0x24
 800b7a0:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	f000 80a1 	beq.w	800b8ec <_vfiprintf_r+0x1f0>
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b7b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7b4:	f10a 0a01 	add.w	sl, sl, #1
 800b7b8:	9304      	str	r3, [sp, #16]
 800b7ba:	9307      	str	r3, [sp, #28]
 800b7bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b7c0:	931a      	str	r3, [sp, #104]	; 0x68
 800b7c2:	4654      	mov	r4, sl
 800b7c4:	2205      	movs	r2, #5
 800b7c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7ca:	4854      	ldr	r0, [pc, #336]	; (800b91c <_vfiprintf_r+0x220>)
 800b7cc:	f7f4 fd38 	bl	8000240 <memchr>
 800b7d0:	9a04      	ldr	r2, [sp, #16]
 800b7d2:	b9d8      	cbnz	r0, 800b80c <_vfiprintf_r+0x110>
 800b7d4:	06d1      	lsls	r1, r2, #27
 800b7d6:	bf44      	itt	mi
 800b7d8:	2320      	movmi	r3, #32
 800b7da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7de:	0713      	lsls	r3, r2, #28
 800b7e0:	bf44      	itt	mi
 800b7e2:	232b      	movmi	r3, #43	; 0x2b
 800b7e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b7ec:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ee:	d015      	beq.n	800b81c <_vfiprintf_r+0x120>
 800b7f0:	9a07      	ldr	r2, [sp, #28]
 800b7f2:	4654      	mov	r4, sl
 800b7f4:	2000      	movs	r0, #0
 800b7f6:	f04f 0c0a 	mov.w	ip, #10
 800b7fa:	4621      	mov	r1, r4
 800b7fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b800:	3b30      	subs	r3, #48	; 0x30
 800b802:	2b09      	cmp	r3, #9
 800b804:	d94d      	bls.n	800b8a2 <_vfiprintf_r+0x1a6>
 800b806:	b1b0      	cbz	r0, 800b836 <_vfiprintf_r+0x13a>
 800b808:	9207      	str	r2, [sp, #28]
 800b80a:	e014      	b.n	800b836 <_vfiprintf_r+0x13a>
 800b80c:	eba0 0308 	sub.w	r3, r0, r8
 800b810:	fa09 f303 	lsl.w	r3, r9, r3
 800b814:	4313      	orrs	r3, r2
 800b816:	9304      	str	r3, [sp, #16]
 800b818:	46a2      	mov	sl, r4
 800b81a:	e7d2      	b.n	800b7c2 <_vfiprintf_r+0xc6>
 800b81c:	9b03      	ldr	r3, [sp, #12]
 800b81e:	1d19      	adds	r1, r3, #4
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	9103      	str	r1, [sp, #12]
 800b824:	2b00      	cmp	r3, #0
 800b826:	bfbb      	ittet	lt
 800b828:	425b      	neglt	r3, r3
 800b82a:	f042 0202 	orrlt.w	r2, r2, #2
 800b82e:	9307      	strge	r3, [sp, #28]
 800b830:	9307      	strlt	r3, [sp, #28]
 800b832:	bfb8      	it	lt
 800b834:	9204      	strlt	r2, [sp, #16]
 800b836:	7823      	ldrb	r3, [r4, #0]
 800b838:	2b2e      	cmp	r3, #46	; 0x2e
 800b83a:	d10c      	bne.n	800b856 <_vfiprintf_r+0x15a>
 800b83c:	7863      	ldrb	r3, [r4, #1]
 800b83e:	2b2a      	cmp	r3, #42	; 0x2a
 800b840:	d134      	bne.n	800b8ac <_vfiprintf_r+0x1b0>
 800b842:	9b03      	ldr	r3, [sp, #12]
 800b844:	1d1a      	adds	r2, r3, #4
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	9203      	str	r2, [sp, #12]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	bfb8      	it	lt
 800b84e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b852:	3402      	adds	r4, #2
 800b854:	9305      	str	r3, [sp, #20]
 800b856:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b92c <_vfiprintf_r+0x230>
 800b85a:	7821      	ldrb	r1, [r4, #0]
 800b85c:	2203      	movs	r2, #3
 800b85e:	4650      	mov	r0, sl
 800b860:	f7f4 fcee 	bl	8000240 <memchr>
 800b864:	b138      	cbz	r0, 800b876 <_vfiprintf_r+0x17a>
 800b866:	9b04      	ldr	r3, [sp, #16]
 800b868:	eba0 000a 	sub.w	r0, r0, sl
 800b86c:	2240      	movs	r2, #64	; 0x40
 800b86e:	4082      	lsls	r2, r0
 800b870:	4313      	orrs	r3, r2
 800b872:	3401      	adds	r4, #1
 800b874:	9304      	str	r3, [sp, #16]
 800b876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b87a:	4829      	ldr	r0, [pc, #164]	; (800b920 <_vfiprintf_r+0x224>)
 800b87c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b880:	2206      	movs	r2, #6
 800b882:	f7f4 fcdd 	bl	8000240 <memchr>
 800b886:	2800      	cmp	r0, #0
 800b888:	d03f      	beq.n	800b90a <_vfiprintf_r+0x20e>
 800b88a:	4b26      	ldr	r3, [pc, #152]	; (800b924 <_vfiprintf_r+0x228>)
 800b88c:	bb1b      	cbnz	r3, 800b8d6 <_vfiprintf_r+0x1da>
 800b88e:	9b03      	ldr	r3, [sp, #12]
 800b890:	3307      	adds	r3, #7
 800b892:	f023 0307 	bic.w	r3, r3, #7
 800b896:	3308      	adds	r3, #8
 800b898:	9303      	str	r3, [sp, #12]
 800b89a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b89c:	443b      	add	r3, r7
 800b89e:	9309      	str	r3, [sp, #36]	; 0x24
 800b8a0:	e768      	b.n	800b774 <_vfiprintf_r+0x78>
 800b8a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8a6:	460c      	mov	r4, r1
 800b8a8:	2001      	movs	r0, #1
 800b8aa:	e7a6      	b.n	800b7fa <_vfiprintf_r+0xfe>
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	3401      	adds	r4, #1
 800b8b0:	9305      	str	r3, [sp, #20]
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	f04f 0c0a 	mov.w	ip, #10
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8be:	3a30      	subs	r2, #48	; 0x30
 800b8c0:	2a09      	cmp	r2, #9
 800b8c2:	d903      	bls.n	800b8cc <_vfiprintf_r+0x1d0>
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d0c6      	beq.n	800b856 <_vfiprintf_r+0x15a>
 800b8c8:	9105      	str	r1, [sp, #20]
 800b8ca:	e7c4      	b.n	800b856 <_vfiprintf_r+0x15a>
 800b8cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8d0:	4604      	mov	r4, r0
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e7f0      	b.n	800b8b8 <_vfiprintf_r+0x1bc>
 800b8d6:	ab03      	add	r3, sp, #12
 800b8d8:	9300      	str	r3, [sp, #0]
 800b8da:	462a      	mov	r2, r5
 800b8dc:	4b12      	ldr	r3, [pc, #72]	; (800b928 <_vfiprintf_r+0x22c>)
 800b8de:	a904      	add	r1, sp, #16
 800b8e0:	4630      	mov	r0, r6
 800b8e2:	f7fd fcf9 	bl	80092d8 <_printf_float>
 800b8e6:	4607      	mov	r7, r0
 800b8e8:	1c78      	adds	r0, r7, #1
 800b8ea:	d1d6      	bne.n	800b89a <_vfiprintf_r+0x19e>
 800b8ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8ee:	07d9      	lsls	r1, r3, #31
 800b8f0:	d405      	bmi.n	800b8fe <_vfiprintf_r+0x202>
 800b8f2:	89ab      	ldrh	r3, [r5, #12]
 800b8f4:	059a      	lsls	r2, r3, #22
 800b8f6:	d402      	bmi.n	800b8fe <_vfiprintf_r+0x202>
 800b8f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8fa:	f7fe fafd 	bl	8009ef8 <__retarget_lock_release_recursive>
 800b8fe:	89ab      	ldrh	r3, [r5, #12]
 800b900:	065b      	lsls	r3, r3, #25
 800b902:	f53f af1d 	bmi.w	800b740 <_vfiprintf_r+0x44>
 800b906:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b908:	e71c      	b.n	800b744 <_vfiprintf_r+0x48>
 800b90a:	ab03      	add	r3, sp, #12
 800b90c:	9300      	str	r3, [sp, #0]
 800b90e:	462a      	mov	r2, r5
 800b910:	4b05      	ldr	r3, [pc, #20]	; (800b928 <_vfiprintf_r+0x22c>)
 800b912:	a904      	add	r1, sp, #16
 800b914:	4630      	mov	r0, r6
 800b916:	f7fd ff67 	bl	80097e8 <_printf_i>
 800b91a:	e7e4      	b.n	800b8e6 <_vfiprintf_r+0x1ea>
 800b91c:	0800ef6c 	.word	0x0800ef6c
 800b920:	0800ef76 	.word	0x0800ef76
 800b924:	080092d9 	.word	0x080092d9
 800b928:	0800b6d7 	.word	0x0800b6d7
 800b92c:	0800ef72 	.word	0x0800ef72

0800b930 <__sflush_r>:
 800b930:	898a      	ldrh	r2, [r1, #12]
 800b932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b936:	4605      	mov	r5, r0
 800b938:	0710      	lsls	r0, r2, #28
 800b93a:	460c      	mov	r4, r1
 800b93c:	d458      	bmi.n	800b9f0 <__sflush_r+0xc0>
 800b93e:	684b      	ldr	r3, [r1, #4]
 800b940:	2b00      	cmp	r3, #0
 800b942:	dc05      	bgt.n	800b950 <__sflush_r+0x20>
 800b944:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b946:	2b00      	cmp	r3, #0
 800b948:	dc02      	bgt.n	800b950 <__sflush_r+0x20>
 800b94a:	2000      	movs	r0, #0
 800b94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b950:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b952:	2e00      	cmp	r6, #0
 800b954:	d0f9      	beq.n	800b94a <__sflush_r+0x1a>
 800b956:	2300      	movs	r3, #0
 800b958:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b95c:	682f      	ldr	r7, [r5, #0]
 800b95e:	6a21      	ldr	r1, [r4, #32]
 800b960:	602b      	str	r3, [r5, #0]
 800b962:	d032      	beq.n	800b9ca <__sflush_r+0x9a>
 800b964:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b966:	89a3      	ldrh	r3, [r4, #12]
 800b968:	075a      	lsls	r2, r3, #29
 800b96a:	d505      	bpl.n	800b978 <__sflush_r+0x48>
 800b96c:	6863      	ldr	r3, [r4, #4]
 800b96e:	1ac0      	subs	r0, r0, r3
 800b970:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b972:	b10b      	cbz	r3, 800b978 <__sflush_r+0x48>
 800b974:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b976:	1ac0      	subs	r0, r0, r3
 800b978:	2300      	movs	r3, #0
 800b97a:	4602      	mov	r2, r0
 800b97c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b97e:	6a21      	ldr	r1, [r4, #32]
 800b980:	4628      	mov	r0, r5
 800b982:	47b0      	blx	r6
 800b984:	1c43      	adds	r3, r0, #1
 800b986:	89a3      	ldrh	r3, [r4, #12]
 800b988:	d106      	bne.n	800b998 <__sflush_r+0x68>
 800b98a:	6829      	ldr	r1, [r5, #0]
 800b98c:	291d      	cmp	r1, #29
 800b98e:	d82b      	bhi.n	800b9e8 <__sflush_r+0xb8>
 800b990:	4a29      	ldr	r2, [pc, #164]	; (800ba38 <__sflush_r+0x108>)
 800b992:	410a      	asrs	r2, r1
 800b994:	07d6      	lsls	r6, r2, #31
 800b996:	d427      	bmi.n	800b9e8 <__sflush_r+0xb8>
 800b998:	2200      	movs	r2, #0
 800b99a:	6062      	str	r2, [r4, #4]
 800b99c:	04d9      	lsls	r1, r3, #19
 800b99e:	6922      	ldr	r2, [r4, #16]
 800b9a0:	6022      	str	r2, [r4, #0]
 800b9a2:	d504      	bpl.n	800b9ae <__sflush_r+0x7e>
 800b9a4:	1c42      	adds	r2, r0, #1
 800b9a6:	d101      	bne.n	800b9ac <__sflush_r+0x7c>
 800b9a8:	682b      	ldr	r3, [r5, #0]
 800b9aa:	b903      	cbnz	r3, 800b9ae <__sflush_r+0x7e>
 800b9ac:	6560      	str	r0, [r4, #84]	; 0x54
 800b9ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b9b0:	602f      	str	r7, [r5, #0]
 800b9b2:	2900      	cmp	r1, #0
 800b9b4:	d0c9      	beq.n	800b94a <__sflush_r+0x1a>
 800b9b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b9ba:	4299      	cmp	r1, r3
 800b9bc:	d002      	beq.n	800b9c4 <__sflush_r+0x94>
 800b9be:	4628      	mov	r0, r5
 800b9c0:	f7ff f89e 	bl	800ab00 <_free_r>
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	6360      	str	r0, [r4, #52]	; 0x34
 800b9c8:	e7c0      	b.n	800b94c <__sflush_r+0x1c>
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	47b0      	blx	r6
 800b9d0:	1c41      	adds	r1, r0, #1
 800b9d2:	d1c8      	bne.n	800b966 <__sflush_r+0x36>
 800b9d4:	682b      	ldr	r3, [r5, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d0c5      	beq.n	800b966 <__sflush_r+0x36>
 800b9da:	2b1d      	cmp	r3, #29
 800b9dc:	d001      	beq.n	800b9e2 <__sflush_r+0xb2>
 800b9de:	2b16      	cmp	r3, #22
 800b9e0:	d101      	bne.n	800b9e6 <__sflush_r+0xb6>
 800b9e2:	602f      	str	r7, [r5, #0]
 800b9e4:	e7b1      	b.n	800b94a <__sflush_r+0x1a>
 800b9e6:	89a3      	ldrh	r3, [r4, #12]
 800b9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9ec:	81a3      	strh	r3, [r4, #12]
 800b9ee:	e7ad      	b.n	800b94c <__sflush_r+0x1c>
 800b9f0:	690f      	ldr	r7, [r1, #16]
 800b9f2:	2f00      	cmp	r7, #0
 800b9f4:	d0a9      	beq.n	800b94a <__sflush_r+0x1a>
 800b9f6:	0793      	lsls	r3, r2, #30
 800b9f8:	680e      	ldr	r6, [r1, #0]
 800b9fa:	bf08      	it	eq
 800b9fc:	694b      	ldreq	r3, [r1, #20]
 800b9fe:	600f      	str	r7, [r1, #0]
 800ba00:	bf18      	it	ne
 800ba02:	2300      	movne	r3, #0
 800ba04:	eba6 0807 	sub.w	r8, r6, r7
 800ba08:	608b      	str	r3, [r1, #8]
 800ba0a:	f1b8 0f00 	cmp.w	r8, #0
 800ba0e:	dd9c      	ble.n	800b94a <__sflush_r+0x1a>
 800ba10:	6a21      	ldr	r1, [r4, #32]
 800ba12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ba14:	4643      	mov	r3, r8
 800ba16:	463a      	mov	r2, r7
 800ba18:	4628      	mov	r0, r5
 800ba1a:	47b0      	blx	r6
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	dc06      	bgt.n	800ba2e <__sflush_r+0xfe>
 800ba20:	89a3      	ldrh	r3, [r4, #12]
 800ba22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba26:	81a3      	strh	r3, [r4, #12]
 800ba28:	f04f 30ff 	mov.w	r0, #4294967295
 800ba2c:	e78e      	b.n	800b94c <__sflush_r+0x1c>
 800ba2e:	4407      	add	r7, r0
 800ba30:	eba8 0800 	sub.w	r8, r8, r0
 800ba34:	e7e9      	b.n	800ba0a <__sflush_r+0xda>
 800ba36:	bf00      	nop
 800ba38:	dfbffffe 	.word	0xdfbffffe

0800ba3c <_fflush_r>:
 800ba3c:	b538      	push	{r3, r4, r5, lr}
 800ba3e:	690b      	ldr	r3, [r1, #16]
 800ba40:	4605      	mov	r5, r0
 800ba42:	460c      	mov	r4, r1
 800ba44:	b913      	cbnz	r3, 800ba4c <_fflush_r+0x10>
 800ba46:	2500      	movs	r5, #0
 800ba48:	4628      	mov	r0, r5
 800ba4a:	bd38      	pop	{r3, r4, r5, pc}
 800ba4c:	b118      	cbz	r0, 800ba56 <_fflush_r+0x1a>
 800ba4e:	6a03      	ldr	r3, [r0, #32]
 800ba50:	b90b      	cbnz	r3, 800ba56 <_fflush_r+0x1a>
 800ba52:	f7fe f877 	bl	8009b44 <__sinit>
 800ba56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d0f3      	beq.n	800ba46 <_fflush_r+0xa>
 800ba5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba60:	07d0      	lsls	r0, r2, #31
 800ba62:	d404      	bmi.n	800ba6e <_fflush_r+0x32>
 800ba64:	0599      	lsls	r1, r3, #22
 800ba66:	d402      	bmi.n	800ba6e <_fflush_r+0x32>
 800ba68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba6a:	f7fe fa44 	bl	8009ef6 <__retarget_lock_acquire_recursive>
 800ba6e:	4628      	mov	r0, r5
 800ba70:	4621      	mov	r1, r4
 800ba72:	f7ff ff5d 	bl	800b930 <__sflush_r>
 800ba76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba78:	07da      	lsls	r2, r3, #31
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	d4e4      	bmi.n	800ba48 <_fflush_r+0xc>
 800ba7e:	89a3      	ldrh	r3, [r4, #12]
 800ba80:	059b      	lsls	r3, r3, #22
 800ba82:	d4e1      	bmi.n	800ba48 <_fflush_r+0xc>
 800ba84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba86:	f7fe fa37 	bl	8009ef8 <__retarget_lock_release_recursive>
 800ba8a:	e7dd      	b.n	800ba48 <_fflush_r+0xc>

0800ba8c <__swhatbuf_r>:
 800ba8c:	b570      	push	{r4, r5, r6, lr}
 800ba8e:	460c      	mov	r4, r1
 800ba90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba94:	2900      	cmp	r1, #0
 800ba96:	b096      	sub	sp, #88	; 0x58
 800ba98:	4615      	mov	r5, r2
 800ba9a:	461e      	mov	r6, r3
 800ba9c:	da0d      	bge.n	800baba <__swhatbuf_r+0x2e>
 800ba9e:	89a3      	ldrh	r3, [r4, #12]
 800baa0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800baa4:	f04f 0100 	mov.w	r1, #0
 800baa8:	bf0c      	ite	eq
 800baaa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800baae:	2340      	movne	r3, #64	; 0x40
 800bab0:	2000      	movs	r0, #0
 800bab2:	6031      	str	r1, [r6, #0]
 800bab4:	602b      	str	r3, [r5, #0]
 800bab6:	b016      	add	sp, #88	; 0x58
 800bab8:	bd70      	pop	{r4, r5, r6, pc}
 800baba:	466a      	mov	r2, sp
 800babc:	f000 f8f8 	bl	800bcb0 <_fstat_r>
 800bac0:	2800      	cmp	r0, #0
 800bac2:	dbec      	blt.n	800ba9e <__swhatbuf_r+0x12>
 800bac4:	9901      	ldr	r1, [sp, #4]
 800bac6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800baca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bace:	4259      	negs	r1, r3
 800bad0:	4159      	adcs	r1, r3
 800bad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bad6:	e7eb      	b.n	800bab0 <__swhatbuf_r+0x24>

0800bad8 <__smakebuf_r>:
 800bad8:	898b      	ldrh	r3, [r1, #12]
 800bada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800badc:	079d      	lsls	r5, r3, #30
 800bade:	4606      	mov	r6, r0
 800bae0:	460c      	mov	r4, r1
 800bae2:	d507      	bpl.n	800baf4 <__smakebuf_r+0x1c>
 800bae4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bae8:	6023      	str	r3, [r4, #0]
 800baea:	6123      	str	r3, [r4, #16]
 800baec:	2301      	movs	r3, #1
 800baee:	6163      	str	r3, [r4, #20]
 800baf0:	b002      	add	sp, #8
 800baf2:	bd70      	pop	{r4, r5, r6, pc}
 800baf4:	ab01      	add	r3, sp, #4
 800baf6:	466a      	mov	r2, sp
 800baf8:	f7ff ffc8 	bl	800ba8c <__swhatbuf_r>
 800bafc:	9900      	ldr	r1, [sp, #0]
 800bafe:	4605      	mov	r5, r0
 800bb00:	4630      	mov	r0, r6
 800bb02:	f7ff f871 	bl	800abe8 <_malloc_r>
 800bb06:	b948      	cbnz	r0, 800bb1c <__smakebuf_r+0x44>
 800bb08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb0c:	059a      	lsls	r2, r3, #22
 800bb0e:	d4ef      	bmi.n	800baf0 <__smakebuf_r+0x18>
 800bb10:	f023 0303 	bic.w	r3, r3, #3
 800bb14:	f043 0302 	orr.w	r3, r3, #2
 800bb18:	81a3      	strh	r3, [r4, #12]
 800bb1a:	e7e3      	b.n	800bae4 <__smakebuf_r+0xc>
 800bb1c:	89a3      	ldrh	r3, [r4, #12]
 800bb1e:	6020      	str	r0, [r4, #0]
 800bb20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb24:	81a3      	strh	r3, [r4, #12]
 800bb26:	9b00      	ldr	r3, [sp, #0]
 800bb28:	6163      	str	r3, [r4, #20]
 800bb2a:	9b01      	ldr	r3, [sp, #4]
 800bb2c:	6120      	str	r0, [r4, #16]
 800bb2e:	b15b      	cbz	r3, 800bb48 <__smakebuf_r+0x70>
 800bb30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb34:	4630      	mov	r0, r6
 800bb36:	f000 f8cd 	bl	800bcd4 <_isatty_r>
 800bb3a:	b128      	cbz	r0, 800bb48 <__smakebuf_r+0x70>
 800bb3c:	89a3      	ldrh	r3, [r4, #12]
 800bb3e:	f023 0303 	bic.w	r3, r3, #3
 800bb42:	f043 0301 	orr.w	r3, r3, #1
 800bb46:	81a3      	strh	r3, [r4, #12]
 800bb48:	89a3      	ldrh	r3, [r4, #12]
 800bb4a:	431d      	orrs	r5, r3
 800bb4c:	81a5      	strh	r5, [r4, #12]
 800bb4e:	e7cf      	b.n	800baf0 <__smakebuf_r+0x18>

0800bb50 <__swbuf_r>:
 800bb50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb52:	460e      	mov	r6, r1
 800bb54:	4614      	mov	r4, r2
 800bb56:	4605      	mov	r5, r0
 800bb58:	b118      	cbz	r0, 800bb62 <__swbuf_r+0x12>
 800bb5a:	6a03      	ldr	r3, [r0, #32]
 800bb5c:	b90b      	cbnz	r3, 800bb62 <__swbuf_r+0x12>
 800bb5e:	f7fd fff1 	bl	8009b44 <__sinit>
 800bb62:	69a3      	ldr	r3, [r4, #24]
 800bb64:	60a3      	str	r3, [r4, #8]
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	071a      	lsls	r2, r3, #28
 800bb6a:	d525      	bpl.n	800bbb8 <__swbuf_r+0x68>
 800bb6c:	6923      	ldr	r3, [r4, #16]
 800bb6e:	b31b      	cbz	r3, 800bbb8 <__swbuf_r+0x68>
 800bb70:	6823      	ldr	r3, [r4, #0]
 800bb72:	6922      	ldr	r2, [r4, #16]
 800bb74:	1a98      	subs	r0, r3, r2
 800bb76:	6963      	ldr	r3, [r4, #20]
 800bb78:	b2f6      	uxtb	r6, r6
 800bb7a:	4283      	cmp	r3, r0
 800bb7c:	4637      	mov	r7, r6
 800bb7e:	dc04      	bgt.n	800bb8a <__swbuf_r+0x3a>
 800bb80:	4621      	mov	r1, r4
 800bb82:	4628      	mov	r0, r5
 800bb84:	f7ff ff5a 	bl	800ba3c <_fflush_r>
 800bb88:	b9e0      	cbnz	r0, 800bbc4 <__swbuf_r+0x74>
 800bb8a:	68a3      	ldr	r3, [r4, #8]
 800bb8c:	3b01      	subs	r3, #1
 800bb8e:	60a3      	str	r3, [r4, #8]
 800bb90:	6823      	ldr	r3, [r4, #0]
 800bb92:	1c5a      	adds	r2, r3, #1
 800bb94:	6022      	str	r2, [r4, #0]
 800bb96:	701e      	strb	r6, [r3, #0]
 800bb98:	6962      	ldr	r2, [r4, #20]
 800bb9a:	1c43      	adds	r3, r0, #1
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d004      	beq.n	800bbaa <__swbuf_r+0x5a>
 800bba0:	89a3      	ldrh	r3, [r4, #12]
 800bba2:	07db      	lsls	r3, r3, #31
 800bba4:	d506      	bpl.n	800bbb4 <__swbuf_r+0x64>
 800bba6:	2e0a      	cmp	r6, #10
 800bba8:	d104      	bne.n	800bbb4 <__swbuf_r+0x64>
 800bbaa:	4621      	mov	r1, r4
 800bbac:	4628      	mov	r0, r5
 800bbae:	f7ff ff45 	bl	800ba3c <_fflush_r>
 800bbb2:	b938      	cbnz	r0, 800bbc4 <__swbuf_r+0x74>
 800bbb4:	4638      	mov	r0, r7
 800bbb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbb8:	4621      	mov	r1, r4
 800bbba:	4628      	mov	r0, r5
 800bbbc:	f000 f806 	bl	800bbcc <__swsetup_r>
 800bbc0:	2800      	cmp	r0, #0
 800bbc2:	d0d5      	beq.n	800bb70 <__swbuf_r+0x20>
 800bbc4:	f04f 37ff 	mov.w	r7, #4294967295
 800bbc8:	e7f4      	b.n	800bbb4 <__swbuf_r+0x64>
	...

0800bbcc <__swsetup_r>:
 800bbcc:	b538      	push	{r3, r4, r5, lr}
 800bbce:	4b2a      	ldr	r3, [pc, #168]	; (800bc78 <__swsetup_r+0xac>)
 800bbd0:	4605      	mov	r5, r0
 800bbd2:	6818      	ldr	r0, [r3, #0]
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	b118      	cbz	r0, 800bbe0 <__swsetup_r+0x14>
 800bbd8:	6a03      	ldr	r3, [r0, #32]
 800bbda:	b90b      	cbnz	r3, 800bbe0 <__swsetup_r+0x14>
 800bbdc:	f7fd ffb2 	bl	8009b44 <__sinit>
 800bbe0:	89a3      	ldrh	r3, [r4, #12]
 800bbe2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbe6:	0718      	lsls	r0, r3, #28
 800bbe8:	d422      	bmi.n	800bc30 <__swsetup_r+0x64>
 800bbea:	06d9      	lsls	r1, r3, #27
 800bbec:	d407      	bmi.n	800bbfe <__swsetup_r+0x32>
 800bbee:	2309      	movs	r3, #9
 800bbf0:	602b      	str	r3, [r5, #0]
 800bbf2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bbf6:	81a3      	strh	r3, [r4, #12]
 800bbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbfc:	e034      	b.n	800bc68 <__swsetup_r+0x9c>
 800bbfe:	0758      	lsls	r0, r3, #29
 800bc00:	d512      	bpl.n	800bc28 <__swsetup_r+0x5c>
 800bc02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc04:	b141      	cbz	r1, 800bc18 <__swsetup_r+0x4c>
 800bc06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc0a:	4299      	cmp	r1, r3
 800bc0c:	d002      	beq.n	800bc14 <__swsetup_r+0x48>
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f7fe ff76 	bl	800ab00 <_free_r>
 800bc14:	2300      	movs	r3, #0
 800bc16:	6363      	str	r3, [r4, #52]	; 0x34
 800bc18:	89a3      	ldrh	r3, [r4, #12]
 800bc1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc1e:	81a3      	strh	r3, [r4, #12]
 800bc20:	2300      	movs	r3, #0
 800bc22:	6063      	str	r3, [r4, #4]
 800bc24:	6923      	ldr	r3, [r4, #16]
 800bc26:	6023      	str	r3, [r4, #0]
 800bc28:	89a3      	ldrh	r3, [r4, #12]
 800bc2a:	f043 0308 	orr.w	r3, r3, #8
 800bc2e:	81a3      	strh	r3, [r4, #12]
 800bc30:	6923      	ldr	r3, [r4, #16]
 800bc32:	b94b      	cbnz	r3, 800bc48 <__swsetup_r+0x7c>
 800bc34:	89a3      	ldrh	r3, [r4, #12]
 800bc36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc3e:	d003      	beq.n	800bc48 <__swsetup_r+0x7c>
 800bc40:	4621      	mov	r1, r4
 800bc42:	4628      	mov	r0, r5
 800bc44:	f7ff ff48 	bl	800bad8 <__smakebuf_r>
 800bc48:	89a0      	ldrh	r0, [r4, #12]
 800bc4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc4e:	f010 0301 	ands.w	r3, r0, #1
 800bc52:	d00a      	beq.n	800bc6a <__swsetup_r+0x9e>
 800bc54:	2300      	movs	r3, #0
 800bc56:	60a3      	str	r3, [r4, #8]
 800bc58:	6963      	ldr	r3, [r4, #20]
 800bc5a:	425b      	negs	r3, r3
 800bc5c:	61a3      	str	r3, [r4, #24]
 800bc5e:	6923      	ldr	r3, [r4, #16]
 800bc60:	b943      	cbnz	r3, 800bc74 <__swsetup_r+0xa8>
 800bc62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc66:	d1c4      	bne.n	800bbf2 <__swsetup_r+0x26>
 800bc68:	bd38      	pop	{r3, r4, r5, pc}
 800bc6a:	0781      	lsls	r1, r0, #30
 800bc6c:	bf58      	it	pl
 800bc6e:	6963      	ldrpl	r3, [r4, #20]
 800bc70:	60a3      	str	r3, [r4, #8]
 800bc72:	e7f4      	b.n	800bc5e <__swsetup_r+0x92>
 800bc74:	2000      	movs	r0, #0
 800bc76:	e7f7      	b.n	800bc68 <__swsetup_r+0x9c>
 800bc78:	2000010c 	.word	0x2000010c

0800bc7c <memmove>:
 800bc7c:	4288      	cmp	r0, r1
 800bc7e:	b510      	push	{r4, lr}
 800bc80:	eb01 0402 	add.w	r4, r1, r2
 800bc84:	d902      	bls.n	800bc8c <memmove+0x10>
 800bc86:	4284      	cmp	r4, r0
 800bc88:	4623      	mov	r3, r4
 800bc8a:	d807      	bhi.n	800bc9c <memmove+0x20>
 800bc8c:	1e43      	subs	r3, r0, #1
 800bc8e:	42a1      	cmp	r1, r4
 800bc90:	d008      	beq.n	800bca4 <memmove+0x28>
 800bc92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc9a:	e7f8      	b.n	800bc8e <memmove+0x12>
 800bc9c:	4402      	add	r2, r0
 800bc9e:	4601      	mov	r1, r0
 800bca0:	428a      	cmp	r2, r1
 800bca2:	d100      	bne.n	800bca6 <memmove+0x2a>
 800bca4:	bd10      	pop	{r4, pc}
 800bca6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bcaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcae:	e7f7      	b.n	800bca0 <memmove+0x24>

0800bcb0 <_fstat_r>:
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	4d07      	ldr	r5, [pc, #28]	; (800bcd0 <_fstat_r+0x20>)
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	4604      	mov	r4, r0
 800bcb8:	4608      	mov	r0, r1
 800bcba:	4611      	mov	r1, r2
 800bcbc:	602b      	str	r3, [r5, #0]
 800bcbe:	f7f9 fa64 	bl	800518a <_fstat>
 800bcc2:	1c43      	adds	r3, r0, #1
 800bcc4:	d102      	bne.n	800bccc <_fstat_r+0x1c>
 800bcc6:	682b      	ldr	r3, [r5, #0]
 800bcc8:	b103      	cbz	r3, 800bccc <_fstat_r+0x1c>
 800bcca:	6023      	str	r3, [r4, #0]
 800bccc:	bd38      	pop	{r3, r4, r5, pc}
 800bcce:	bf00      	nop
 800bcd0:	20005574 	.word	0x20005574

0800bcd4 <_isatty_r>:
 800bcd4:	b538      	push	{r3, r4, r5, lr}
 800bcd6:	4d06      	ldr	r5, [pc, #24]	; (800bcf0 <_isatty_r+0x1c>)
 800bcd8:	2300      	movs	r3, #0
 800bcda:	4604      	mov	r4, r0
 800bcdc:	4608      	mov	r0, r1
 800bcde:	602b      	str	r3, [r5, #0]
 800bce0:	f7f9 fa56 	bl	8005190 <_isatty>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d102      	bne.n	800bcee <_isatty_r+0x1a>
 800bce8:	682b      	ldr	r3, [r5, #0]
 800bcea:	b103      	cbz	r3, 800bcee <_isatty_r+0x1a>
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	bd38      	pop	{r3, r4, r5, pc}
 800bcf0:	20005574 	.word	0x20005574

0800bcf4 <_sbrk_r>:
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	4d06      	ldr	r5, [pc, #24]	; (800bd10 <_sbrk_r+0x1c>)
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	4608      	mov	r0, r1
 800bcfe:	602b      	str	r3, [r5, #0]
 800bd00:	f001 f91c 	bl	800cf3c <_sbrk>
 800bd04:	1c43      	adds	r3, r0, #1
 800bd06:	d102      	bne.n	800bd0e <_sbrk_r+0x1a>
 800bd08:	682b      	ldr	r3, [r5, #0]
 800bd0a:	b103      	cbz	r3, 800bd0e <_sbrk_r+0x1a>
 800bd0c:	6023      	str	r3, [r4, #0]
 800bd0e:	bd38      	pop	{r3, r4, r5, pc}
 800bd10:	20005574 	.word	0x20005574

0800bd14 <__assert_func>:
 800bd14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd16:	4614      	mov	r4, r2
 800bd18:	461a      	mov	r2, r3
 800bd1a:	4b09      	ldr	r3, [pc, #36]	; (800bd40 <__assert_func+0x2c>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4605      	mov	r5, r0
 800bd20:	68d8      	ldr	r0, [r3, #12]
 800bd22:	b14c      	cbz	r4, 800bd38 <__assert_func+0x24>
 800bd24:	4b07      	ldr	r3, [pc, #28]	; (800bd44 <__assert_func+0x30>)
 800bd26:	9100      	str	r1, [sp, #0]
 800bd28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd2c:	4906      	ldr	r1, [pc, #24]	; (800bd48 <__assert_func+0x34>)
 800bd2e:	462b      	mov	r3, r5
 800bd30:	f000 f872 	bl	800be18 <fiprintf>
 800bd34:	f000 f882 	bl	800be3c <abort>
 800bd38:	4b04      	ldr	r3, [pc, #16]	; (800bd4c <__assert_func+0x38>)
 800bd3a:	461c      	mov	r4, r3
 800bd3c:	e7f3      	b.n	800bd26 <__assert_func+0x12>
 800bd3e:	bf00      	nop
 800bd40:	2000010c 	.word	0x2000010c
 800bd44:	0800ef87 	.word	0x0800ef87
 800bd48:	0800ef94 	.word	0x0800ef94
 800bd4c:	0800efc2 	.word	0x0800efc2

0800bd50 <_calloc_r>:
 800bd50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd52:	fba1 2402 	umull	r2, r4, r1, r2
 800bd56:	b94c      	cbnz	r4, 800bd6c <_calloc_r+0x1c>
 800bd58:	4611      	mov	r1, r2
 800bd5a:	9201      	str	r2, [sp, #4]
 800bd5c:	f7fe ff44 	bl	800abe8 <_malloc_r>
 800bd60:	9a01      	ldr	r2, [sp, #4]
 800bd62:	4605      	mov	r5, r0
 800bd64:	b930      	cbnz	r0, 800bd74 <_calloc_r+0x24>
 800bd66:	4628      	mov	r0, r5
 800bd68:	b003      	add	sp, #12
 800bd6a:	bd30      	pop	{r4, r5, pc}
 800bd6c:	220c      	movs	r2, #12
 800bd6e:	6002      	str	r2, [r0, #0]
 800bd70:	2500      	movs	r5, #0
 800bd72:	e7f8      	b.n	800bd66 <_calloc_r+0x16>
 800bd74:	4621      	mov	r1, r4
 800bd76:	f7fe f846 	bl	8009e06 <memset>
 800bd7a:	e7f4      	b.n	800bd66 <_calloc_r+0x16>

0800bd7c <__ascii_mbtowc>:
 800bd7c:	b082      	sub	sp, #8
 800bd7e:	b901      	cbnz	r1, 800bd82 <__ascii_mbtowc+0x6>
 800bd80:	a901      	add	r1, sp, #4
 800bd82:	b142      	cbz	r2, 800bd96 <__ascii_mbtowc+0x1a>
 800bd84:	b14b      	cbz	r3, 800bd9a <__ascii_mbtowc+0x1e>
 800bd86:	7813      	ldrb	r3, [r2, #0]
 800bd88:	600b      	str	r3, [r1, #0]
 800bd8a:	7812      	ldrb	r2, [r2, #0]
 800bd8c:	1e10      	subs	r0, r2, #0
 800bd8e:	bf18      	it	ne
 800bd90:	2001      	movne	r0, #1
 800bd92:	b002      	add	sp, #8
 800bd94:	4770      	bx	lr
 800bd96:	4610      	mov	r0, r2
 800bd98:	e7fb      	b.n	800bd92 <__ascii_mbtowc+0x16>
 800bd9a:	f06f 0001 	mvn.w	r0, #1
 800bd9e:	e7f8      	b.n	800bd92 <__ascii_mbtowc+0x16>

0800bda0 <_realloc_r>:
 800bda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bda4:	4680      	mov	r8, r0
 800bda6:	4614      	mov	r4, r2
 800bda8:	460e      	mov	r6, r1
 800bdaa:	b921      	cbnz	r1, 800bdb6 <_realloc_r+0x16>
 800bdac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdb0:	4611      	mov	r1, r2
 800bdb2:	f7fe bf19 	b.w	800abe8 <_malloc_r>
 800bdb6:	b92a      	cbnz	r2, 800bdc4 <_realloc_r+0x24>
 800bdb8:	f7fe fea2 	bl	800ab00 <_free_r>
 800bdbc:	4625      	mov	r5, r4
 800bdbe:	4628      	mov	r0, r5
 800bdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdc4:	f000 f841 	bl	800be4a <_malloc_usable_size_r>
 800bdc8:	4284      	cmp	r4, r0
 800bdca:	4607      	mov	r7, r0
 800bdcc:	d802      	bhi.n	800bdd4 <_realloc_r+0x34>
 800bdce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdd2:	d812      	bhi.n	800bdfa <_realloc_r+0x5a>
 800bdd4:	4621      	mov	r1, r4
 800bdd6:	4640      	mov	r0, r8
 800bdd8:	f7fe ff06 	bl	800abe8 <_malloc_r>
 800bddc:	4605      	mov	r5, r0
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d0ed      	beq.n	800bdbe <_realloc_r+0x1e>
 800bde2:	42bc      	cmp	r4, r7
 800bde4:	4622      	mov	r2, r4
 800bde6:	4631      	mov	r1, r6
 800bde8:	bf28      	it	cs
 800bdea:	463a      	movcs	r2, r7
 800bdec:	f7fe f885 	bl	8009efa <memcpy>
 800bdf0:	4631      	mov	r1, r6
 800bdf2:	4640      	mov	r0, r8
 800bdf4:	f7fe fe84 	bl	800ab00 <_free_r>
 800bdf8:	e7e1      	b.n	800bdbe <_realloc_r+0x1e>
 800bdfa:	4635      	mov	r5, r6
 800bdfc:	e7df      	b.n	800bdbe <_realloc_r+0x1e>

0800bdfe <__ascii_wctomb>:
 800bdfe:	b149      	cbz	r1, 800be14 <__ascii_wctomb+0x16>
 800be00:	2aff      	cmp	r2, #255	; 0xff
 800be02:	bf85      	ittet	hi
 800be04:	238a      	movhi	r3, #138	; 0x8a
 800be06:	6003      	strhi	r3, [r0, #0]
 800be08:	700a      	strbls	r2, [r1, #0]
 800be0a:	f04f 30ff 	movhi.w	r0, #4294967295
 800be0e:	bf98      	it	ls
 800be10:	2001      	movls	r0, #1
 800be12:	4770      	bx	lr
 800be14:	4608      	mov	r0, r1
 800be16:	4770      	bx	lr

0800be18 <fiprintf>:
 800be18:	b40e      	push	{r1, r2, r3}
 800be1a:	b503      	push	{r0, r1, lr}
 800be1c:	4601      	mov	r1, r0
 800be1e:	ab03      	add	r3, sp, #12
 800be20:	4805      	ldr	r0, [pc, #20]	; (800be38 <fiprintf+0x20>)
 800be22:	f853 2b04 	ldr.w	r2, [r3], #4
 800be26:	6800      	ldr	r0, [r0, #0]
 800be28:	9301      	str	r3, [sp, #4]
 800be2a:	f7ff fc67 	bl	800b6fc <_vfiprintf_r>
 800be2e:	b002      	add	sp, #8
 800be30:	f85d eb04 	ldr.w	lr, [sp], #4
 800be34:	b003      	add	sp, #12
 800be36:	4770      	bx	lr
 800be38:	2000010c 	.word	0x2000010c

0800be3c <abort>:
 800be3c:	b508      	push	{r3, lr}
 800be3e:	2006      	movs	r0, #6
 800be40:	f000 f834 	bl	800beac <raise>
 800be44:	2001      	movs	r0, #1
 800be46:	f001 f887 	bl	800cf58 <_exit>

0800be4a <_malloc_usable_size_r>:
 800be4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be4e:	1f18      	subs	r0, r3, #4
 800be50:	2b00      	cmp	r3, #0
 800be52:	bfbc      	itt	lt
 800be54:	580b      	ldrlt	r3, [r1, r0]
 800be56:	18c0      	addlt	r0, r0, r3
 800be58:	4770      	bx	lr

0800be5a <_raise_r>:
 800be5a:	291f      	cmp	r1, #31
 800be5c:	b538      	push	{r3, r4, r5, lr}
 800be5e:	4604      	mov	r4, r0
 800be60:	460d      	mov	r5, r1
 800be62:	d904      	bls.n	800be6e <_raise_r+0x14>
 800be64:	2316      	movs	r3, #22
 800be66:	6003      	str	r3, [r0, #0]
 800be68:	f04f 30ff 	mov.w	r0, #4294967295
 800be6c:	bd38      	pop	{r3, r4, r5, pc}
 800be6e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800be70:	b112      	cbz	r2, 800be78 <_raise_r+0x1e>
 800be72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be76:	b94b      	cbnz	r3, 800be8c <_raise_r+0x32>
 800be78:	4620      	mov	r0, r4
 800be7a:	f000 f831 	bl	800bee0 <_getpid_r>
 800be7e:	462a      	mov	r2, r5
 800be80:	4601      	mov	r1, r0
 800be82:	4620      	mov	r0, r4
 800be84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be88:	f000 b818 	b.w	800bebc <_kill_r>
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d00a      	beq.n	800bea6 <_raise_r+0x4c>
 800be90:	1c59      	adds	r1, r3, #1
 800be92:	d103      	bne.n	800be9c <_raise_r+0x42>
 800be94:	2316      	movs	r3, #22
 800be96:	6003      	str	r3, [r0, #0]
 800be98:	2001      	movs	r0, #1
 800be9a:	e7e7      	b.n	800be6c <_raise_r+0x12>
 800be9c:	2400      	movs	r4, #0
 800be9e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bea2:	4628      	mov	r0, r5
 800bea4:	4798      	blx	r3
 800bea6:	2000      	movs	r0, #0
 800bea8:	e7e0      	b.n	800be6c <_raise_r+0x12>
	...

0800beac <raise>:
 800beac:	4b02      	ldr	r3, [pc, #8]	; (800beb8 <raise+0xc>)
 800beae:	4601      	mov	r1, r0
 800beb0:	6818      	ldr	r0, [r3, #0]
 800beb2:	f7ff bfd2 	b.w	800be5a <_raise_r>
 800beb6:	bf00      	nop
 800beb8:	2000010c 	.word	0x2000010c

0800bebc <_kill_r>:
 800bebc:	b538      	push	{r3, r4, r5, lr}
 800bebe:	4d07      	ldr	r5, [pc, #28]	; (800bedc <_kill_r+0x20>)
 800bec0:	2300      	movs	r3, #0
 800bec2:	4604      	mov	r4, r0
 800bec4:	4608      	mov	r0, r1
 800bec6:	4611      	mov	r1, r2
 800bec8:	602b      	str	r3, [r5, #0]
 800beca:	f7f9 f960 	bl	800518e <_kill>
 800bece:	1c43      	adds	r3, r0, #1
 800bed0:	d102      	bne.n	800bed8 <_kill_r+0x1c>
 800bed2:	682b      	ldr	r3, [r5, #0]
 800bed4:	b103      	cbz	r3, 800bed8 <_kill_r+0x1c>
 800bed6:	6023      	str	r3, [r4, #0]
 800bed8:	bd38      	pop	{r3, r4, r5, pc}
 800beda:	bf00      	nop
 800bedc:	20005574 	.word	0x20005574

0800bee0 <_getpid_r>:
 800bee0:	f7f9 b954 	b.w	800518c <_getpid>

0800bee4 <atan2>:
 800bee4:	f000 ba88 	b.w	800c3f8 <__ieee754_atan2>

0800bee8 <sqrt>:
 800bee8:	b508      	push	{r3, lr}
 800beea:	ed2d 8b04 	vpush	{d8-d9}
 800beee:	eeb0 8b40 	vmov.f64	d8, d0
 800bef2:	f000 f9b9 	bl	800c268 <__ieee754_sqrt>
 800bef6:	eeb4 8b48 	vcmp.f64	d8, d8
 800befa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800befe:	d60c      	bvs.n	800bf1a <sqrt+0x32>
 800bf00:	ed9f 9b07 	vldr	d9, [pc, #28]	; 800bf20 <sqrt+0x38>
 800bf04:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800bf08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf0c:	d505      	bpl.n	800bf1a <sqrt+0x32>
 800bf0e:	f001 f807 	bl	800cf20 <__errno>
 800bf12:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800bf16:	2321      	movs	r3, #33	; 0x21
 800bf18:	6003      	str	r3, [r0, #0]
 800bf1a:	ecbd 8b04 	vpop	{d8-d9}
 800bf1e:	bd08      	pop	{r3, pc}
	...

0800bf28 <atan>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	eeb0 7b40 	vmov.f64	d7, d0
 800bf2e:	ee17 5a90 	vmov	r5, s15
 800bf32:	4b73      	ldr	r3, [pc, #460]	; (800c100 <atan+0x1d8>)
 800bf34:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800bf38:	429c      	cmp	r4, r3
 800bf3a:	dd13      	ble.n	800bf64 <atan+0x3c>
 800bf3c:	4b71      	ldr	r3, [pc, #452]	; (800c104 <atan+0x1dc>)
 800bf3e:	429c      	cmp	r4, r3
 800bf40:	dc03      	bgt.n	800bf4a <atan+0x22>
 800bf42:	d107      	bne.n	800bf54 <atan+0x2c>
 800bf44:	ee10 3a10 	vmov	r3, s0
 800bf48:	b123      	cbz	r3, 800bf54 <atan+0x2c>
 800bf4a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800bf4e:	eeb0 0b47 	vmov.f64	d0, d7
 800bf52:	bd38      	pop	{r3, r4, r5, pc}
 800bf54:	ed9f 7b4e 	vldr	d7, [pc, #312]	; 800c090 <atan+0x168>
 800bf58:	ed9f 6b4f 	vldr	d6, [pc, #316]	; 800c098 <atan+0x170>
 800bf5c:	2d00      	cmp	r5, #0
 800bf5e:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800bf62:	e7f4      	b.n	800bf4e <atan+0x26>
 800bf64:	4b68      	ldr	r3, [pc, #416]	; (800c108 <atan+0x1e0>)
 800bf66:	429c      	cmp	r4, r3
 800bf68:	dc11      	bgt.n	800bf8e <atan+0x66>
 800bf6a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bf6e:	429c      	cmp	r4, r3
 800bf70:	dc0a      	bgt.n	800bf88 <atan+0x60>
 800bf72:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800bf76:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 800c0a0 <atan+0x178>
 800bf7a:	ee30 6b06 	vadd.f64	d6, d0, d6
 800bf7e:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800bf82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf86:	dce2      	bgt.n	800bf4e <atan+0x26>
 800bf88:	f04f 33ff 	mov.w	r3, #4294967295
 800bf8c:	e013      	b.n	800bfb6 <atan+0x8e>
 800bf8e:	f000 f913 	bl	800c1b8 <fabs>
 800bf92:	4b5e      	ldr	r3, [pc, #376]	; (800c10c <atan+0x1e4>)
 800bf94:	429c      	cmp	r4, r3
 800bf96:	dc4f      	bgt.n	800c038 <atan+0x110>
 800bf98:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bf9c:	429c      	cmp	r4, r3
 800bf9e:	dc41      	bgt.n	800c024 <atan+0xfc>
 800bfa0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800bfa4:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	eea0 5b07 	vfma.f64	d5, d0, d7
 800bfae:	ee30 0b07 	vadd.f64	d0, d0, d7
 800bfb2:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800bfb6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c0a8 <atan+0x180>
 800bfba:	ee27 4b07 	vmul.f64	d4, d7, d7
 800bfbe:	ee24 5b04 	vmul.f64	d5, d4, d4
 800bfc2:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c0b0 <atan+0x188>
 800bfc6:	eea5 3b06 	vfma.f64	d3, d5, d6
 800bfca:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800c0b8 <atan+0x190>
 800bfce:	eea3 6b05 	vfma.f64	d6, d3, d5
 800bfd2:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c0c0 <atan+0x198>
 800bfd6:	eea6 3b05 	vfma.f64	d3, d6, d5
 800bfda:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800c0c8 <atan+0x1a0>
 800bfde:	eea3 6b05 	vfma.f64	d6, d3, d5
 800bfe2:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 800c0d0 <atan+0x1a8>
 800bfe6:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 800c0d8 <atan+0x1b0>
 800bfea:	eea6 3b05 	vfma.f64	d3, d6, d5
 800bfee:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c0e0 <atan+0x1b8>
 800bff2:	eea5 2b06 	vfma.f64	d2, d5, d6
 800bff6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c0e8 <atan+0x1c0>
 800bffa:	eea2 6b05 	vfma.f64	d6, d2, d5
 800bffe:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 800c0f0 <atan+0x1c8>
 800c002:	eea6 2b05 	vfma.f64	d2, d6, d5
 800c006:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800c0f8 <atan+0x1d0>
 800c00a:	1c5a      	adds	r2, r3, #1
 800c00c:	eea2 6b05 	vfma.f64	d6, d2, d5
 800c010:	ee26 6b05 	vmul.f64	d6, d6, d5
 800c014:	eea3 6b04 	vfma.f64	d6, d3, d4
 800c018:	ee27 6b06 	vmul.f64	d6, d7, d6
 800c01c:	d121      	bne.n	800c062 <atan+0x13a>
 800c01e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c022:	e794      	b.n	800bf4e <atan+0x26>
 800c024:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c028:	2301      	movs	r3, #1
 800c02a:	ee30 5b47 	vsub.f64	d5, d0, d7
 800c02e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800c032:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800c036:	e7be      	b.n	800bfb6 <atan+0x8e>
 800c038:	4b35      	ldr	r3, [pc, #212]	; (800c110 <atan+0x1e8>)
 800c03a:	429c      	cmp	r4, r3
 800c03c:	da0b      	bge.n	800c056 <atan+0x12e>
 800c03e:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800c042:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c046:	ee30 5b47 	vsub.f64	d5, d0, d7
 800c04a:	eea0 6b07 	vfma.f64	d6, d0, d7
 800c04e:	2302      	movs	r3, #2
 800c050:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800c054:	e7af      	b.n	800bfb6 <atan+0x8e>
 800c056:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c05a:	2303      	movs	r3, #3
 800c05c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800c060:	e7a9      	b.n	800bfb6 <atan+0x8e>
 800c062:	4a2c      	ldr	r2, [pc, #176]	; (800c114 <atan+0x1ec>)
 800c064:	492c      	ldr	r1, [pc, #176]	; (800c118 <atan+0x1f0>)
 800c066:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c06a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800c06e:	ed93 5b00 	vldr	d5, [r3]
 800c072:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c076:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c07a:	ed92 7b00 	vldr	d7, [r2]
 800c07e:	2d00      	cmp	r5, #0
 800c080:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c084:	bfb8      	it	lt
 800c086:	eeb1 7b47 	vneglt.f64	d7, d7
 800c08a:	e760      	b.n	800bf4e <atan+0x26>
 800c08c:	f3af 8000 	nop.w
 800c090:	54442d18 	.word	0x54442d18
 800c094:	3ff921fb 	.word	0x3ff921fb
 800c098:	54442d18 	.word	0x54442d18
 800c09c:	bff921fb 	.word	0xbff921fb
 800c0a0:	8800759c 	.word	0x8800759c
 800c0a4:	7e37e43c 	.word	0x7e37e43c
 800c0a8:	e322da11 	.word	0xe322da11
 800c0ac:	3f90ad3a 	.word	0x3f90ad3a
 800c0b0:	24760deb 	.word	0x24760deb
 800c0b4:	3fa97b4b 	.word	0x3fa97b4b
 800c0b8:	a0d03d51 	.word	0xa0d03d51
 800c0bc:	3fb10d66 	.word	0x3fb10d66
 800c0c0:	c54c206e 	.word	0xc54c206e
 800c0c4:	3fb745cd 	.word	0x3fb745cd
 800c0c8:	920083ff 	.word	0x920083ff
 800c0cc:	3fc24924 	.word	0x3fc24924
 800c0d0:	5555550d 	.word	0x5555550d
 800c0d4:	3fd55555 	.word	0x3fd55555
 800c0d8:	52defd9a 	.word	0x52defd9a
 800c0dc:	bfadde2d 	.word	0xbfadde2d
 800c0e0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c0e4:	bfa2b444 	.word	0xbfa2b444
 800c0e8:	af749a6d 	.word	0xaf749a6d
 800c0ec:	bfb3b0f2 	.word	0xbfb3b0f2
 800c0f0:	fe231671 	.word	0xfe231671
 800c0f4:	bfbc71c6 	.word	0xbfbc71c6
 800c0f8:	9998ebc4 	.word	0x9998ebc4
 800c0fc:	bfc99999 	.word	0xbfc99999
 800c100:	440fffff 	.word	0x440fffff
 800c104:	7ff00000 	.word	0x7ff00000
 800c108:	3fdbffff 	.word	0x3fdbffff
 800c10c:	3ff2ffff 	.word	0x3ff2ffff
 800c110:	40038000 	.word	0x40038000
 800c114:	0800f0c8 	.word	0x0800f0c8
 800c118:	0800f0e8 	.word	0x0800f0e8
 800c11c:	00000000 	.word	0x00000000

0800c120 <cos>:
 800c120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c122:	eeb0 7b40 	vmov.f64	d7, d0
 800c126:	ee17 3a90 	vmov	r3, s15
 800c12a:	4a21      	ldr	r2, [pc, #132]	; (800c1b0 <cos+0x90>)
 800c12c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c130:	4293      	cmp	r3, r2
 800c132:	dc06      	bgt.n	800c142 <cos+0x22>
 800c134:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800c1a8 <cos+0x88>
 800c138:	b005      	add	sp, #20
 800c13a:	f85d eb04 	ldr.w	lr, [sp], #4
 800c13e:	f000 b897 	b.w	800c270 <__kernel_cos>
 800c142:	4a1c      	ldr	r2, [pc, #112]	; (800c1b4 <cos+0x94>)
 800c144:	4293      	cmp	r3, r2
 800c146:	dd04      	ble.n	800c152 <cos+0x32>
 800c148:	ee30 0b40 	vsub.f64	d0, d0, d0
 800c14c:	b005      	add	sp, #20
 800c14e:	f85d fb04 	ldr.w	pc, [sp], #4
 800c152:	4668      	mov	r0, sp
 800c154:	f000 fa14 	bl	800c580 <__ieee754_rem_pio2>
 800c158:	f000 0003 	and.w	r0, r0, #3
 800c15c:	2801      	cmp	r0, #1
 800c15e:	d009      	beq.n	800c174 <cos+0x54>
 800c160:	2802      	cmp	r0, #2
 800c162:	d010      	beq.n	800c186 <cos+0x66>
 800c164:	b9b0      	cbnz	r0, 800c194 <cos+0x74>
 800c166:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c16a:	ed9d 0b00 	vldr	d0, [sp]
 800c16e:	f000 f87f 	bl	800c270 <__kernel_cos>
 800c172:	e7eb      	b.n	800c14c <cos+0x2c>
 800c174:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c178:	ed9d 0b00 	vldr	d0, [sp]
 800c17c:	f000 f8e4 	bl	800c348 <__kernel_sin>
 800c180:	eeb1 0b40 	vneg.f64	d0, d0
 800c184:	e7e2      	b.n	800c14c <cos+0x2c>
 800c186:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c18a:	ed9d 0b00 	vldr	d0, [sp]
 800c18e:	f000 f86f 	bl	800c270 <__kernel_cos>
 800c192:	e7f5      	b.n	800c180 <cos+0x60>
 800c194:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c198:	ed9d 0b00 	vldr	d0, [sp]
 800c19c:	2001      	movs	r0, #1
 800c19e:	f000 f8d3 	bl	800c348 <__kernel_sin>
 800c1a2:	e7d3      	b.n	800c14c <cos+0x2c>
 800c1a4:	f3af 8000 	nop.w
	...
 800c1b0:	3fe921fb 	.word	0x3fe921fb
 800c1b4:	7fefffff 	.word	0x7fefffff

0800c1b8 <fabs>:
 800c1b8:	ec51 0b10 	vmov	r0, r1, d0
 800c1bc:	ee10 2a10 	vmov	r2, s0
 800c1c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1c4:	ec43 2b10 	vmov	d0, r2, r3
 800c1c8:	4770      	bx	lr
 800c1ca:	0000      	movs	r0, r0
 800c1cc:	0000      	movs	r0, r0
	...

0800c1d0 <sin>:
 800c1d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1d2:	eeb0 7b40 	vmov.f64	d7, d0
 800c1d6:	ee17 3a90 	vmov	r3, s15
 800c1da:	4a21      	ldr	r2, [pc, #132]	; (800c260 <sin+0x90>)
 800c1dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	dc07      	bgt.n	800c1f4 <sin+0x24>
 800c1e4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800c258 <sin+0x88>
 800c1e8:	2000      	movs	r0, #0
 800c1ea:	b005      	add	sp, #20
 800c1ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1f0:	f000 b8aa 	b.w	800c348 <__kernel_sin>
 800c1f4:	4a1b      	ldr	r2, [pc, #108]	; (800c264 <sin+0x94>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	dd04      	ble.n	800c204 <sin+0x34>
 800c1fa:	ee30 0b40 	vsub.f64	d0, d0, d0
 800c1fe:	b005      	add	sp, #20
 800c200:	f85d fb04 	ldr.w	pc, [sp], #4
 800c204:	4668      	mov	r0, sp
 800c206:	f000 f9bb 	bl	800c580 <__ieee754_rem_pio2>
 800c20a:	f000 0003 	and.w	r0, r0, #3
 800c20e:	2801      	cmp	r0, #1
 800c210:	d00a      	beq.n	800c228 <sin+0x58>
 800c212:	2802      	cmp	r0, #2
 800c214:	d00f      	beq.n	800c236 <sin+0x66>
 800c216:	b9c0      	cbnz	r0, 800c24a <sin+0x7a>
 800c218:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c21c:	ed9d 0b00 	vldr	d0, [sp]
 800c220:	2001      	movs	r0, #1
 800c222:	f000 f891 	bl	800c348 <__kernel_sin>
 800c226:	e7ea      	b.n	800c1fe <sin+0x2e>
 800c228:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c22c:	ed9d 0b00 	vldr	d0, [sp]
 800c230:	f000 f81e 	bl	800c270 <__kernel_cos>
 800c234:	e7e3      	b.n	800c1fe <sin+0x2e>
 800c236:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c23a:	ed9d 0b00 	vldr	d0, [sp]
 800c23e:	2001      	movs	r0, #1
 800c240:	f000 f882 	bl	800c348 <__kernel_sin>
 800c244:	eeb1 0b40 	vneg.f64	d0, d0
 800c248:	e7d9      	b.n	800c1fe <sin+0x2e>
 800c24a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c24e:	ed9d 0b00 	vldr	d0, [sp]
 800c252:	f000 f80d 	bl	800c270 <__kernel_cos>
 800c256:	e7f5      	b.n	800c244 <sin+0x74>
	...
 800c260:	3fe921fb 	.word	0x3fe921fb
 800c264:	7fefffff 	.word	0x7fefffff

0800c268 <__ieee754_sqrt>:
 800c268:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800c26c:	4770      	bx	lr
	...

0800c270 <__kernel_cos>:
 800c270:	ee10 1a90 	vmov	r1, s1
 800c274:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c278:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c27c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800c280:	da05      	bge.n	800c28e <__kernel_cos+0x1e>
 800c282:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800c286:	ee17 3a90 	vmov	r3, s15
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d03d      	beq.n	800c30a <__kernel_cos+0x9a>
 800c28e:	ee20 5b00 	vmul.f64	d5, d0, d0
 800c292:	ee21 1b40 	vnmul.f64	d1, d1, d0
 800c296:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 800c310 <__kernel_cos+0xa0>
 800c29a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 800c318 <__kernel_cos+0xa8>
 800c29e:	eea5 4b07 	vfma.f64	d4, d5, d7
 800c2a2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800c320 <__kernel_cos+0xb0>
 800c2a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c2aa:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 800c328 <__kernel_cos+0xb8>
 800c2ae:	eea7 4b05 	vfma.f64	d4, d7, d5
 800c2b2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800c330 <__kernel_cos+0xc0>
 800c2b6:	4b22      	ldr	r3, [pc, #136]	; (800c340 <__kernel_cos+0xd0>)
 800c2b8:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c2bc:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 800c338 <__kernel_cos+0xc8>
 800c2c0:	4299      	cmp	r1, r3
 800c2c2:	eea7 4b05 	vfma.f64	d4, d7, d5
 800c2c6:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c2ca:	ee24 4b05 	vmul.f64	d4, d4, d5
 800c2ce:	ee25 7b07 	vmul.f64	d7, d5, d7
 800c2d2:	eea5 1b04 	vfma.f64	d1, d5, d4
 800c2d6:	dc04      	bgt.n	800c2e2 <__kernel_cos+0x72>
 800c2d8:	ee37 7b41 	vsub.f64	d7, d7, d1
 800c2dc:	ee36 0b47 	vsub.f64	d0, d6, d7
 800c2e0:	4770      	bx	lr
 800c2e2:	4b18      	ldr	r3, [pc, #96]	; (800c344 <__kernel_cos+0xd4>)
 800c2e4:	4299      	cmp	r1, r3
 800c2e6:	dc0d      	bgt.n	800c304 <__kernel_cos+0x94>
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800c2ee:	ec43 2b15 	vmov	d5, r2, r3
 800c2f2:	ee36 0b45 	vsub.f64	d0, d6, d5
 800c2f6:	ee37 7b45 	vsub.f64	d7, d7, d5
 800c2fa:	ee37 7b41 	vsub.f64	d7, d7, d1
 800c2fe:	ee30 0b47 	vsub.f64	d0, d0, d7
 800c302:	4770      	bx	lr
 800c304:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800c308:	e7f3      	b.n	800c2f2 <__kernel_cos+0x82>
 800c30a:	eeb0 0b46 	vmov.f64	d0, d6
 800c30e:	4770      	bx	lr
 800c310:	be8838d4 	.word	0xbe8838d4
 800c314:	bda8fae9 	.word	0xbda8fae9
 800c318:	bdb4b1c4 	.word	0xbdb4b1c4
 800c31c:	3e21ee9e 	.word	0x3e21ee9e
 800c320:	809c52ad 	.word	0x809c52ad
 800c324:	be927e4f 	.word	0xbe927e4f
 800c328:	19cb1590 	.word	0x19cb1590
 800c32c:	3efa01a0 	.word	0x3efa01a0
 800c330:	16c15177 	.word	0x16c15177
 800c334:	bf56c16c 	.word	0xbf56c16c
 800c338:	5555554c 	.word	0x5555554c
 800c33c:	3fa55555 	.word	0x3fa55555
 800c340:	3fd33332 	.word	0x3fd33332
 800c344:	3fe90000 	.word	0x3fe90000

0800c348 <__kernel_sin>:
 800c348:	ee10 3a90 	vmov	r3, s1
 800c34c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c350:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c354:	da04      	bge.n	800c360 <__kernel_sin+0x18>
 800c356:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800c35a:	ee17 3a90 	vmov	r3, s15
 800c35e:	b35b      	cbz	r3, 800c3b8 <__kernel_sin+0x70>
 800c360:	ee20 6b00 	vmul.f64	d6, d0, d0
 800c364:	ee20 5b06 	vmul.f64	d5, d0, d6
 800c368:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800c3c0 <__kernel_sin+0x78>
 800c36c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800c3c8 <__kernel_sin+0x80>
 800c370:	eea6 4b07 	vfma.f64	d4, d6, d7
 800c374:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800c3d0 <__kernel_sin+0x88>
 800c378:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c37c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800c3d8 <__kernel_sin+0x90>
 800c380:	eea7 4b06 	vfma.f64	d4, d7, d6
 800c384:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800c3e0 <__kernel_sin+0x98>
 800c388:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c38c:	b930      	cbnz	r0, 800c39c <__kernel_sin+0x54>
 800c38e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800c3e8 <__kernel_sin+0xa0>
 800c392:	eea6 4b07 	vfma.f64	d4, d6, d7
 800c396:	eea4 0b05 	vfma.f64	d0, d4, d5
 800c39a:	4770      	bx	lr
 800c39c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800c3a0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800c3a4:	eea1 7b04 	vfma.f64	d7, d1, d4
 800c3a8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800c3ac:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800c3f0 <__kernel_sin+0xa8>
 800c3b0:	eea5 1b07 	vfma.f64	d1, d5, d7
 800c3b4:	ee30 0b41 	vsub.f64	d0, d0, d1
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	f3af 8000 	nop.w
 800c3c0:	5acfd57c 	.word	0x5acfd57c
 800c3c4:	3de5d93a 	.word	0x3de5d93a
 800c3c8:	8a2b9ceb 	.word	0x8a2b9ceb
 800c3cc:	be5ae5e6 	.word	0xbe5ae5e6
 800c3d0:	57b1fe7d 	.word	0x57b1fe7d
 800c3d4:	3ec71de3 	.word	0x3ec71de3
 800c3d8:	19c161d5 	.word	0x19c161d5
 800c3dc:	bf2a01a0 	.word	0xbf2a01a0
 800c3e0:	1110f8a6 	.word	0x1110f8a6
 800c3e4:	3f811111 	.word	0x3f811111
 800c3e8:	55555549 	.word	0x55555549
 800c3ec:	bfc55555 	.word	0xbfc55555
 800c3f0:	55555549 	.word	0x55555549
 800c3f4:	3fc55555 	.word	0x3fc55555

0800c3f8 <__ieee754_atan2>:
 800c3f8:	ee11 1a10 	vmov	r1, s2
 800c3fc:	eeb0 7b40 	vmov.f64	d7, d0
 800c400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c402:	ee11 5a90 	vmov	r5, s3
 800c406:	424b      	negs	r3, r1
 800c408:	4f59      	ldr	r7, [pc, #356]	; (800c570 <__ieee754_atan2+0x178>)
 800c40a:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800c40e:	430b      	orrs	r3, r1
 800c410:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c414:	42bb      	cmp	r3, r7
 800c416:	d80d      	bhi.n	800c434 <__ieee754_atan2+0x3c>
 800c418:	ee10 ca10 	vmov	ip, s0
 800c41c:	ee17 6a90 	vmov	r6, s15
 800c420:	f1cc 0000 	rsb	r0, ip, #0
 800c424:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800c428:	ea40 000c 	orr.w	r0, r0, ip
 800c42c:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 800c430:	42b8      	cmp	r0, r7
 800c432:	d904      	bls.n	800c43e <__ieee754_atan2+0x46>
 800c434:	ee37 7b01 	vadd.f64	d7, d7, d1
 800c438:	eeb0 0b47 	vmov.f64	d0, d7
 800c43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c43e:	f105 4040 	add.w	r0, r5, #3221225472	; 0xc0000000
 800c442:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c446:	4308      	orrs	r0, r1
 800c448:	d103      	bne.n	800c452 <__ieee754_atan2+0x5a>
 800c44a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c44e:	f7ff bd6b 	b.w	800bf28 <atan>
 800c452:	17ac      	asrs	r4, r5, #30
 800c454:	f004 0402 	and.w	r4, r4, #2
 800c458:	ea53 0c0c 	orrs.w	ip, r3, ip
 800c45c:	ea44 74d6 	orr.w	r4, r4, r6, lsr #31
 800c460:	d107      	bne.n	800c472 <__ieee754_atan2+0x7a>
 800c462:	2c02      	cmp	r4, #2
 800c464:	d05c      	beq.n	800c520 <__ieee754_atan2+0x128>
 800c466:	ed9f 6b34 	vldr	d6, [pc, #208]	; 800c538 <__ieee754_atan2+0x140>
 800c46a:	2c03      	cmp	r4, #3
 800c46c:	fe06 7b00 	vseleq.f64	d7, d6, d0
 800c470:	e7e2      	b.n	800c438 <__ieee754_atan2+0x40>
 800c472:	4311      	orrs	r1, r2
 800c474:	d107      	bne.n	800c486 <__ieee754_atan2+0x8e>
 800c476:	ed9f 7b32 	vldr	d7, [pc, #200]	; 800c540 <__ieee754_atan2+0x148>
 800c47a:	ed9f 6b33 	vldr	d6, [pc, #204]	; 800c548 <__ieee754_atan2+0x150>
 800c47e:	2e00      	cmp	r6, #0
 800c480:	fe27 7b06 	vselge.f64	d7, d7, d6
 800c484:	e7d8      	b.n	800c438 <__ieee754_atan2+0x40>
 800c486:	42ba      	cmp	r2, r7
 800c488:	d10f      	bne.n	800c4aa <__ieee754_atan2+0xb2>
 800c48a:	4293      	cmp	r3, r2
 800c48c:	f104 34ff 	add.w	r4, r4, #4294967295
 800c490:	d107      	bne.n	800c4a2 <__ieee754_atan2+0xaa>
 800c492:	2c02      	cmp	r4, #2
 800c494:	d847      	bhi.n	800c526 <__ieee754_atan2+0x12e>
 800c496:	4b37      	ldr	r3, [pc, #220]	; (800c574 <__ieee754_atan2+0x17c>)
 800c498:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c49c:	ed93 7b00 	vldr	d7, [r3]
 800c4a0:	e7ca      	b.n	800c438 <__ieee754_atan2+0x40>
 800c4a2:	2c02      	cmp	r4, #2
 800c4a4:	d842      	bhi.n	800c52c <__ieee754_atan2+0x134>
 800c4a6:	4b34      	ldr	r3, [pc, #208]	; (800c578 <__ieee754_atan2+0x180>)
 800c4a8:	e7f6      	b.n	800c498 <__ieee754_atan2+0xa0>
 800c4aa:	42bb      	cmp	r3, r7
 800c4ac:	d0e3      	beq.n	800c476 <__ieee754_atan2+0x7e>
 800c4ae:	1a9b      	subs	r3, r3, r2
 800c4b0:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c4b4:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c4b8:	da1a      	bge.n	800c4f0 <__ieee754_atan2+0xf8>
 800c4ba:	2d00      	cmp	r5, #0
 800c4bc:	da01      	bge.n	800c4c2 <__ieee754_atan2+0xca>
 800c4be:	323c      	adds	r2, #60	; 0x3c
 800c4c0:	db19      	blt.n	800c4f6 <__ieee754_atan2+0xfe>
 800c4c2:	ee87 0b01 	vdiv.f64	d0, d7, d1
 800c4c6:	f7ff fe77 	bl	800c1b8 <fabs>
 800c4ca:	f7ff fd2d 	bl	800bf28 <atan>
 800c4ce:	eeb0 7b40 	vmov.f64	d7, d0
 800c4d2:	2c01      	cmp	r4, #1
 800c4d4:	d012      	beq.n	800c4fc <__ieee754_atan2+0x104>
 800c4d6:	2c02      	cmp	r4, #2
 800c4d8:	d019      	beq.n	800c50e <__ieee754_atan2+0x116>
 800c4da:	2c00      	cmp	r4, #0
 800c4dc:	d0ac      	beq.n	800c438 <__ieee754_atan2+0x40>
 800c4de:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 800c550 <__ieee754_atan2+0x158>
 800c4e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c4e6:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 800c558 <__ieee754_atan2+0x160>
 800c4ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c4ee:	e7a3      	b.n	800c438 <__ieee754_atan2+0x40>
 800c4f0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c540 <__ieee754_atan2+0x148>
 800c4f4:	e7ed      	b.n	800c4d2 <__ieee754_atan2+0xda>
 800c4f6:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 800c560 <__ieee754_atan2+0x168>
 800c4fa:	e7ea      	b.n	800c4d2 <__ieee754_atan2+0xda>
 800c4fc:	ee17 1a90 	vmov	r1, s15
 800c500:	ec53 2b17 	vmov	r2, r3, d7
 800c504:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c508:	ec43 2b17 	vmov	d7, r2, r3
 800c50c:	e794      	b.n	800c438 <__ieee754_atan2+0x40>
 800c50e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 800c550 <__ieee754_atan2+0x158>
 800c512:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c516:	ed9f 6b10 	vldr	d6, [pc, #64]	; 800c558 <__ieee754_atan2+0x160>
 800c51a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c51e:	e78b      	b.n	800c438 <__ieee754_atan2+0x40>
 800c520:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800c558 <__ieee754_atan2+0x160>
 800c524:	e788      	b.n	800c438 <__ieee754_atan2+0x40>
 800c526:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800c568 <__ieee754_atan2+0x170>
 800c52a:	e785      	b.n	800c438 <__ieee754_atan2+0x40>
 800c52c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800c560 <__ieee754_atan2+0x168>
 800c530:	e782      	b.n	800c438 <__ieee754_atan2+0x40>
 800c532:	bf00      	nop
 800c534:	f3af 8000 	nop.w
 800c538:	54442d18 	.word	0x54442d18
 800c53c:	c00921fb 	.word	0xc00921fb
 800c540:	54442d18 	.word	0x54442d18
 800c544:	3ff921fb 	.word	0x3ff921fb
 800c548:	54442d18 	.word	0x54442d18
 800c54c:	bff921fb 	.word	0xbff921fb
 800c550:	33145c07 	.word	0x33145c07
 800c554:	3ca1a626 	.word	0x3ca1a626
 800c558:	54442d18 	.word	0x54442d18
 800c55c:	400921fb 	.word	0x400921fb
	...
 800c568:	54442d18 	.word	0x54442d18
 800c56c:	3fe921fb 	.word	0x3fe921fb
 800c570:	7ff00000 	.word	0x7ff00000
 800c574:	0800f108 	.word	0x0800f108
 800c578:	0800f120 	.word	0x0800f120
 800c57c:	00000000 	.word	0x00000000

0800c580 <__ieee754_rem_pio2>:
 800c580:	b570      	push	{r4, r5, r6, lr}
 800c582:	eeb0 7b40 	vmov.f64	d7, d0
 800c586:	ee17 5a90 	vmov	r5, s15
 800c58a:	4b99      	ldr	r3, [pc, #612]	; (800c7f0 <__ieee754_rem_pio2+0x270>)
 800c58c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c590:	429e      	cmp	r6, r3
 800c592:	b088      	sub	sp, #32
 800c594:	4604      	mov	r4, r0
 800c596:	dc07      	bgt.n	800c5a8 <__ieee754_rem_pio2+0x28>
 800c598:	2200      	movs	r2, #0
 800c59a:	2300      	movs	r3, #0
 800c59c:	ed84 0b00 	vstr	d0, [r4]
 800c5a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	e01b      	b.n	800c5e0 <__ieee754_rem_pio2+0x60>
 800c5a8:	4b92      	ldr	r3, [pc, #584]	; (800c7f4 <__ieee754_rem_pio2+0x274>)
 800c5aa:	429e      	cmp	r6, r3
 800c5ac:	dc3b      	bgt.n	800c626 <__ieee754_rem_pio2+0xa6>
 800c5ae:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800c5b2:	2d00      	cmp	r5, #0
 800c5b4:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 800c7b0 <__ieee754_rem_pio2+0x230>
 800c5b8:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800c5bc:	dd19      	ble.n	800c5f2 <__ieee754_rem_pio2+0x72>
 800c5be:	ee30 7b46 	vsub.f64	d7, d0, d6
 800c5c2:	429e      	cmp	r6, r3
 800c5c4:	d00e      	beq.n	800c5e4 <__ieee754_rem_pio2+0x64>
 800c5c6:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 800c7b8 <__ieee754_rem_pio2+0x238>
 800c5ca:	ee37 5b46 	vsub.f64	d5, d7, d6
 800c5ce:	ee37 7b45 	vsub.f64	d7, d7, d5
 800c5d2:	ed84 5b00 	vstr	d5, [r4]
 800c5d6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c5da:	ed84 7b02 	vstr	d7, [r4, #8]
 800c5de:	2001      	movs	r0, #1
 800c5e0:	b008      	add	sp, #32
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800c7c0 <__ieee754_rem_pio2+0x240>
 800c5e8:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c5ec:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800c7c8 <__ieee754_rem_pio2+0x248>
 800c5f0:	e7eb      	b.n	800c5ca <__ieee754_rem_pio2+0x4a>
 800c5f2:	429e      	cmp	r6, r3
 800c5f4:	ee30 7b06 	vadd.f64	d7, d0, d6
 800c5f8:	d00e      	beq.n	800c618 <__ieee754_rem_pio2+0x98>
 800c5fa:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 800c7b8 <__ieee754_rem_pio2+0x238>
 800c5fe:	ee37 5b06 	vadd.f64	d5, d7, d6
 800c602:	ee37 7b45 	vsub.f64	d7, d7, d5
 800c606:	ed84 5b00 	vstr	d5, [r4]
 800c60a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800c60e:	f04f 30ff 	mov.w	r0, #4294967295
 800c612:	ed84 7b02 	vstr	d7, [r4, #8]
 800c616:	e7e3      	b.n	800c5e0 <__ieee754_rem_pio2+0x60>
 800c618:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800c7c0 <__ieee754_rem_pio2+0x240>
 800c61c:	ee37 7b06 	vadd.f64	d7, d7, d6
 800c620:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800c7c8 <__ieee754_rem_pio2+0x248>
 800c624:	e7eb      	b.n	800c5fe <__ieee754_rem_pio2+0x7e>
 800c626:	4b74      	ldr	r3, [pc, #464]	; (800c7f8 <__ieee754_rem_pio2+0x278>)
 800c628:	429e      	cmp	r6, r3
 800c62a:	dc70      	bgt.n	800c70e <__ieee754_rem_pio2+0x18e>
 800c62c:	f7ff fdc4 	bl	800c1b8 <fabs>
 800c630:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c634:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800c7d0 <__ieee754_rem_pio2+0x250>
 800c638:	eea0 7b06 	vfma.f64	d7, d0, d6
 800c63c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800c640:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800c644:	ee17 0a90 	vmov	r0, s15
 800c648:	eeb1 4b45 	vneg.f64	d4, d5
 800c64c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800c7b0 <__ieee754_rem_pio2+0x230>
 800c650:	eea5 0b47 	vfms.f64	d0, d5, d7
 800c654:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800c7b8 <__ieee754_rem_pio2+0x238>
 800c658:	281f      	cmp	r0, #31
 800c65a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800c65e:	ee30 6b47 	vsub.f64	d6, d0, d7
 800c662:	dc08      	bgt.n	800c676 <__ieee754_rem_pio2+0xf6>
 800c664:	4b65      	ldr	r3, [pc, #404]	; (800c7fc <__ieee754_rem_pio2+0x27c>)
 800c666:	1e42      	subs	r2, r0, #1
 800c668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c66c:	42b3      	cmp	r3, r6
 800c66e:	d002      	beq.n	800c676 <__ieee754_rem_pio2+0xf6>
 800c670:	ed84 6b00 	vstr	d6, [r4]
 800c674:	e024      	b.n	800c6c0 <__ieee754_rem_pio2+0x140>
 800c676:	ee16 3a90 	vmov	r3, s13
 800c67a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800c67e:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800c682:	2b10      	cmp	r3, #16
 800c684:	ea4f 5226 	mov.w	r2, r6, asr #20
 800c688:	ddf2      	ble.n	800c670 <__ieee754_rem_pio2+0xf0>
 800c68a:	eeb0 6b40 	vmov.f64	d6, d0
 800c68e:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 800c7c0 <__ieee754_rem_pio2+0x240>
 800c692:	eea4 6b03 	vfma.f64	d6, d4, d3
 800c696:	ee30 7b46 	vsub.f64	d7, d0, d6
 800c69a:	eea4 7b03 	vfma.f64	d7, d4, d3
 800c69e:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 800c7c8 <__ieee754_rem_pio2+0x248>
 800c6a2:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800c6a6:	ee36 3b47 	vsub.f64	d3, d6, d7
 800c6aa:	ee13 3a90 	vmov	r3, s7
 800c6ae:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800c6b2:	1ad3      	subs	r3, r2, r3
 800c6b4:	2b31      	cmp	r3, #49	; 0x31
 800c6b6:	dc17      	bgt.n	800c6e8 <__ieee754_rem_pio2+0x168>
 800c6b8:	eeb0 0b46 	vmov.f64	d0, d6
 800c6bc:	ed84 3b00 	vstr	d3, [r4]
 800c6c0:	ed94 6b00 	vldr	d6, [r4]
 800c6c4:	2d00      	cmp	r5, #0
 800c6c6:	ee30 0b46 	vsub.f64	d0, d0, d6
 800c6ca:	ee30 0b47 	vsub.f64	d0, d0, d7
 800c6ce:	ed84 0b02 	vstr	d0, [r4, #8]
 800c6d2:	da85      	bge.n	800c5e0 <__ieee754_rem_pio2+0x60>
 800c6d4:	eeb1 6b46 	vneg.f64	d6, d6
 800c6d8:	eeb1 0b40 	vneg.f64	d0, d0
 800c6dc:	ed84 6b00 	vstr	d6, [r4]
 800c6e0:	ed84 0b02 	vstr	d0, [r4, #8]
 800c6e4:	4240      	negs	r0, r0
 800c6e6:	e77b      	b.n	800c5e0 <__ieee754_rem_pio2+0x60>
 800c6e8:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 800c7d8 <__ieee754_rem_pio2+0x258>
 800c6ec:	eeb0 0b46 	vmov.f64	d0, d6
 800c6f0:	eea4 0b07 	vfma.f64	d0, d4, d7
 800c6f4:	ee36 6b40 	vsub.f64	d6, d6, d0
 800c6f8:	eea4 6b07 	vfma.f64	d6, d4, d7
 800c6fc:	ed9f 4b38 	vldr	d4, [pc, #224]	; 800c7e0 <__ieee754_rem_pio2+0x260>
 800c700:	eeb0 7b46 	vmov.f64	d7, d6
 800c704:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800c708:	ee30 6b47 	vsub.f64	d6, d0, d7
 800c70c:	e7b0      	b.n	800c670 <__ieee754_rem_pio2+0xf0>
 800c70e:	4b3c      	ldr	r3, [pc, #240]	; (800c800 <__ieee754_rem_pio2+0x280>)
 800c710:	429e      	cmp	r6, r3
 800c712:	dd06      	ble.n	800c722 <__ieee754_rem_pio2+0x1a2>
 800c714:	ee30 7b40 	vsub.f64	d7, d0, d0
 800c718:	ed80 7b02 	vstr	d7, [r0, #8]
 800c71c:	ed80 7b00 	vstr	d7, [r0]
 800c720:	e740      	b.n	800c5a4 <__ieee754_rem_pio2+0x24>
 800c722:	1532      	asrs	r2, r6, #20
 800c724:	ee10 0a10 	vmov	r0, s0
 800c728:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800c72c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800c730:	ec41 0b17 	vmov	d7, r0, r1
 800c734:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800c738:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 800c7e8 <__ieee754_rem_pio2+0x268>
 800c73c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800c740:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c744:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c748:	ee27 7b05 	vmul.f64	d7, d7, d5
 800c74c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800c750:	a808      	add	r0, sp, #32
 800c752:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800c756:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c75a:	ed8d 6b04 	vstr	d6, [sp, #16]
 800c75e:	ee27 7b05 	vmul.f64	d7, d7, d5
 800c762:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c766:	2103      	movs	r1, #3
 800c768:	ed30 7b02 	vldmdb	r0!, {d7}
 800c76c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c774:	460b      	mov	r3, r1
 800c776:	f101 31ff 	add.w	r1, r1, #4294967295
 800c77a:	d0f5      	beq.n	800c768 <__ieee754_rem_pio2+0x1e8>
 800c77c:	4921      	ldr	r1, [pc, #132]	; (800c804 <__ieee754_rem_pio2+0x284>)
 800c77e:	9101      	str	r1, [sp, #4]
 800c780:	2102      	movs	r1, #2
 800c782:	9100      	str	r1, [sp, #0]
 800c784:	a802      	add	r0, sp, #8
 800c786:	4621      	mov	r1, r4
 800c788:	f000 f83e 	bl	800c808 <__kernel_rem_pio2>
 800c78c:	2d00      	cmp	r5, #0
 800c78e:	f6bf af27 	bge.w	800c5e0 <__ieee754_rem_pio2+0x60>
 800c792:	ed94 7b00 	vldr	d7, [r4]
 800c796:	eeb1 7b47 	vneg.f64	d7, d7
 800c79a:	ed84 7b00 	vstr	d7, [r4]
 800c79e:	ed94 7b02 	vldr	d7, [r4, #8]
 800c7a2:	eeb1 7b47 	vneg.f64	d7, d7
 800c7a6:	ed84 7b02 	vstr	d7, [r4, #8]
 800c7aa:	e79b      	b.n	800c6e4 <__ieee754_rem_pio2+0x164>
 800c7ac:	f3af 8000 	nop.w
 800c7b0:	54400000 	.word	0x54400000
 800c7b4:	3ff921fb 	.word	0x3ff921fb
 800c7b8:	1a626331 	.word	0x1a626331
 800c7bc:	3dd0b461 	.word	0x3dd0b461
 800c7c0:	1a600000 	.word	0x1a600000
 800c7c4:	3dd0b461 	.word	0x3dd0b461
 800c7c8:	2e037073 	.word	0x2e037073
 800c7cc:	3ba3198a 	.word	0x3ba3198a
 800c7d0:	6dc9c883 	.word	0x6dc9c883
 800c7d4:	3fe45f30 	.word	0x3fe45f30
 800c7d8:	2e000000 	.word	0x2e000000
 800c7dc:	3ba3198a 	.word	0x3ba3198a
 800c7e0:	252049c1 	.word	0x252049c1
 800c7e4:	397b839a 	.word	0x397b839a
 800c7e8:	00000000 	.word	0x00000000
 800c7ec:	41700000 	.word	0x41700000
 800c7f0:	3fe921fb 	.word	0x3fe921fb
 800c7f4:	4002d97b 	.word	0x4002d97b
 800c7f8:	413921fb 	.word	0x413921fb
 800c7fc:	0800f138 	.word	0x0800f138
 800c800:	7fefffff 	.word	0x7fefffff
 800c804:	0800f1b8 	.word	0x0800f1b8

0800c808 <__kernel_rem_pio2>:
 800c808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c80c:	ed2d 8b06 	vpush	{d8-d10}
 800c810:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800c814:	460f      	mov	r7, r1
 800c816:	9002      	str	r0, [sp, #8]
 800c818:	49c3      	ldr	r1, [pc, #780]	; (800cb28 <__kernel_rem_pio2+0x320>)
 800c81a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 800c81c:	9301      	str	r3, [sp, #4]
 800c81e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 800c822:	9901      	ldr	r1, [sp, #4]
 800c824:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c826:	f112 0f14 	cmn.w	r2, #20
 800c82a:	bfa8      	it	ge
 800c82c:	1ed0      	subge	r0, r2, #3
 800c82e:	f101 3aff 	add.w	sl, r1, #4294967295
 800c832:	bfaa      	itet	ge
 800c834:	2418      	movge	r4, #24
 800c836:	2000      	movlt	r0, #0
 800c838:	fb90 f0f4 	sdivge	r0, r0, r4
 800c83c:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 800cb10 <__kernel_rem_pio2+0x308>
 800c840:	f06f 0417 	mvn.w	r4, #23
 800c844:	fb00 4404 	mla	r4, r0, r4, r4
 800c848:	eba0 060a 	sub.w	r6, r0, sl
 800c84c:	4414      	add	r4, r2
 800c84e:	eb09 0c0a 	add.w	ip, r9, sl
 800c852:	ad1a      	add	r5, sp, #104	; 0x68
 800c854:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 800c858:	2200      	movs	r2, #0
 800c85a:	4562      	cmp	r2, ip
 800c85c:	dd10      	ble.n	800c880 <__kernel_rem_pio2+0x78>
 800c85e:	9a01      	ldr	r2, [sp, #4]
 800c860:	a91a      	add	r1, sp, #104	; 0x68
 800c862:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800c866:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 800c86a:	f04f 0c00 	mov.w	ip, #0
 800c86e:	45cc      	cmp	ip, r9
 800c870:	dc26      	bgt.n	800c8c0 <__kernel_rem_pio2+0xb8>
 800c872:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 800cb10 <__kernel_rem_pio2+0x308>
 800c876:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c87a:	4616      	mov	r6, r2
 800c87c:	2500      	movs	r5, #0
 800c87e:	e015      	b.n	800c8ac <__kernel_rem_pio2+0xa4>
 800c880:	42d6      	cmn	r6, r2
 800c882:	d409      	bmi.n	800c898 <__kernel_rem_pio2+0x90>
 800c884:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 800c888:	ee07 1a90 	vmov	s15, r1
 800c88c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c890:	eca5 7b02 	vstmia	r5!, {d7}
 800c894:	3201      	adds	r2, #1
 800c896:	e7e0      	b.n	800c85a <__kernel_rem_pio2+0x52>
 800c898:	eeb0 7b46 	vmov.f64	d7, d6
 800c89c:	e7f8      	b.n	800c890 <__kernel_rem_pio2+0x88>
 800c89e:	ecbe 5b02 	vldmia	lr!, {d5}
 800c8a2:	ed96 6b00 	vldr	d6, [r6]
 800c8a6:	3501      	adds	r5, #1
 800c8a8:	eea5 7b06 	vfma.f64	d7, d5, d6
 800c8ac:	4555      	cmp	r5, sl
 800c8ae:	f1a6 0608 	sub.w	r6, r6, #8
 800c8b2:	ddf4      	ble.n	800c89e <__kernel_rem_pio2+0x96>
 800c8b4:	eca8 7b02 	vstmia	r8!, {d7}
 800c8b8:	f10c 0c01 	add.w	ip, ip, #1
 800c8bc:	3208      	adds	r2, #8
 800c8be:	e7d6      	b.n	800c86e <__kernel_rem_pio2+0x66>
 800c8c0:	aa06      	add	r2, sp, #24
 800c8c2:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800cb18 <__kernel_rem_pio2+0x310>
 800c8c6:	ed9f ab96 	vldr	d10, [pc, #600]	; 800cb20 <__kernel_rem_pio2+0x318>
 800c8ca:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800c8ce:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800c8d2:	9204      	str	r2, [sp, #16]
 800c8d4:	9303      	str	r3, [sp, #12]
 800c8d6:	464d      	mov	r5, r9
 800c8d8:	00eb      	lsls	r3, r5, #3
 800c8da:	9305      	str	r3, [sp, #20]
 800c8dc:	ab92      	add	r3, sp, #584	; 0x248
 800c8de:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800c8e2:	f10d 0b18 	add.w	fp, sp, #24
 800c8e6:	ab6a      	add	r3, sp, #424	; 0x1a8
 800c8e8:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 800c8ec:	465e      	mov	r6, fp
 800c8ee:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	2800      	cmp	r0, #0
 800c8f6:	f1a2 0208 	sub.w	r2, r2, #8
 800c8fa:	dc48      	bgt.n	800c98e <__kernel_rem_pio2+0x186>
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	f000 fa17 	bl	800cd30 <scalbn>
 800c902:	eeb0 8b40 	vmov.f64	d8, d0
 800c906:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800c90a:	ee28 0b00 	vmul.f64	d0, d8, d0
 800c90e:	f000 fa8f 	bl	800ce30 <floor>
 800c912:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800c916:	eea0 8b47 	vfms.f64	d8, d0, d7
 800c91a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800c91e:	2c00      	cmp	r4, #0
 800c920:	ee17 8a90 	vmov	r8, s15
 800c924:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c928:	ee38 8b47 	vsub.f64	d8, d8, d7
 800c92c:	dd41      	ble.n	800c9b2 <__kernel_rem_pio2+0x1aa>
 800c92e:	1e68      	subs	r0, r5, #1
 800c930:	ab06      	add	r3, sp, #24
 800c932:	f1c4 0c18 	rsb	ip, r4, #24
 800c936:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 800c93a:	fa46 f20c 	asr.w	r2, r6, ip
 800c93e:	4490      	add	r8, r2
 800c940:	fa02 f20c 	lsl.w	r2, r2, ip
 800c944:	1ab6      	subs	r6, r6, r2
 800c946:	f1c4 0217 	rsb	r2, r4, #23
 800c94a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800c94e:	4116      	asrs	r6, r2
 800c950:	2e00      	cmp	r6, #0
 800c952:	dd3d      	ble.n	800c9d0 <__kernel_rem_pio2+0x1c8>
 800c954:	f04f 0c00 	mov.w	ip, #0
 800c958:	f108 0801 	add.w	r8, r8, #1
 800c95c:	4660      	mov	r0, ip
 800c95e:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 800c962:	4565      	cmp	r5, ip
 800c964:	dc6a      	bgt.n	800ca3c <__kernel_rem_pio2+0x234>
 800c966:	2c00      	cmp	r4, #0
 800c968:	dd04      	ble.n	800c974 <__kernel_rem_pio2+0x16c>
 800c96a:	2c01      	cmp	r4, #1
 800c96c:	d07b      	beq.n	800ca66 <__kernel_rem_pio2+0x25e>
 800c96e:	2c02      	cmp	r4, #2
 800c970:	f000 8083 	beq.w	800ca7a <__kernel_rem_pio2+0x272>
 800c974:	2e02      	cmp	r6, #2
 800c976:	d12b      	bne.n	800c9d0 <__kernel_rem_pio2+0x1c8>
 800c978:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800c97c:	ee30 8b48 	vsub.f64	d8, d0, d8
 800c980:	b330      	cbz	r0, 800c9d0 <__kernel_rem_pio2+0x1c8>
 800c982:	4620      	mov	r0, r4
 800c984:	f000 f9d4 	bl	800cd30 <scalbn>
 800c988:	ee38 8b40 	vsub.f64	d8, d8, d0
 800c98c:	e020      	b.n	800c9d0 <__kernel_rem_pio2+0x1c8>
 800c98e:	ee20 7b09 	vmul.f64	d7, d0, d9
 800c992:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800c996:	3801      	subs	r0, #1
 800c998:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800c99c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800c9a0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800c9a4:	eca6 0a01 	vstmia	r6!, {s0}
 800c9a8:	ed92 0b00 	vldr	d0, [r2]
 800c9ac:	ee37 0b00 	vadd.f64	d0, d7, d0
 800c9b0:	e7a0      	b.n	800c8f4 <__kernel_rem_pio2+0xec>
 800c9b2:	d105      	bne.n	800c9c0 <__kernel_rem_pio2+0x1b8>
 800c9b4:	1e6a      	subs	r2, r5, #1
 800c9b6:	ab06      	add	r3, sp, #24
 800c9b8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800c9bc:	15f6      	asrs	r6, r6, #23
 800c9be:	e7c7      	b.n	800c950 <__kernel_rem_pio2+0x148>
 800c9c0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c9c4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c9c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9cc:	da34      	bge.n	800ca38 <__kernel_rem_pio2+0x230>
 800c9ce:	2600      	movs	r6, #0
 800c9d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9d8:	f040 80aa 	bne.w	800cb30 <__kernel_rem_pio2+0x328>
 800c9dc:	f105 3bff 	add.w	fp, r5, #4294967295
 800c9e0:	4658      	mov	r0, fp
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	4548      	cmp	r0, r9
 800c9e6:	da50      	bge.n	800ca8a <__kernel_rem_pio2+0x282>
 800c9e8:	2a00      	cmp	r2, #0
 800c9ea:	d06b      	beq.n	800cac4 <__kernel_rem_pio2+0x2bc>
 800c9ec:	ab06      	add	r3, sp, #24
 800c9ee:	3c18      	subs	r4, #24
 800c9f0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f000 8087 	beq.w	800cb08 <__kernel_rem_pio2+0x300>
 800c9fa:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800c9fe:	4620      	mov	r0, r4
 800ca00:	f000 f996 	bl	800cd30 <scalbn>
 800ca04:	ed9f 6b44 	vldr	d6, [pc, #272]	; 800cb18 <__kernel_rem_pio2+0x310>
 800ca08:	f10b 0201 	add.w	r2, fp, #1
 800ca0c:	a96a      	add	r1, sp, #424	; 0x1a8
 800ca0e:	00d3      	lsls	r3, r2, #3
 800ca10:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ca14:	465a      	mov	r2, fp
 800ca16:	2a00      	cmp	r2, #0
 800ca18:	f280 80b8 	bge.w	800cb8c <__kernel_rem_pio2+0x384>
 800ca1c:	465a      	mov	r2, fp
 800ca1e:	2a00      	cmp	r2, #0
 800ca20:	f2c0 80d6 	blt.w	800cbd0 <__kernel_rem_pio2+0x3c8>
 800ca24:	a96a      	add	r1, sp, #424	; 0x1a8
 800ca26:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 800ca2a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800cb10 <__kernel_rem_pio2+0x308>
 800ca2e:	4d3f      	ldr	r5, [pc, #252]	; (800cb2c <__kernel_rem_pio2+0x324>)
 800ca30:	2000      	movs	r0, #0
 800ca32:	ebab 0102 	sub.w	r1, fp, r2
 800ca36:	e0c0      	b.n	800cbba <__kernel_rem_pio2+0x3b2>
 800ca38:	2602      	movs	r6, #2
 800ca3a:	e78b      	b.n	800c954 <__kernel_rem_pio2+0x14c>
 800ca3c:	f8db 2000 	ldr.w	r2, [fp]
 800ca40:	b958      	cbnz	r0, 800ca5a <__kernel_rem_pio2+0x252>
 800ca42:	b122      	cbz	r2, 800ca4e <__kernel_rem_pio2+0x246>
 800ca44:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800ca48:	f8cb 2000 	str.w	r2, [fp]
 800ca4c:	2201      	movs	r2, #1
 800ca4e:	f10c 0c01 	add.w	ip, ip, #1
 800ca52:	f10b 0b04 	add.w	fp, fp, #4
 800ca56:	4610      	mov	r0, r2
 800ca58:	e783      	b.n	800c962 <__kernel_rem_pio2+0x15a>
 800ca5a:	ebae 0202 	sub.w	r2, lr, r2
 800ca5e:	f8cb 2000 	str.w	r2, [fp]
 800ca62:	4602      	mov	r2, r0
 800ca64:	e7f3      	b.n	800ca4e <__kernel_rem_pio2+0x246>
 800ca66:	f105 3cff 	add.w	ip, r5, #4294967295
 800ca6a:	ab06      	add	r3, sp, #24
 800ca6c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800ca70:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800ca74:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 800ca78:	e77c      	b.n	800c974 <__kernel_rem_pio2+0x16c>
 800ca7a:	f105 3cff 	add.w	ip, r5, #4294967295
 800ca7e:	ab06      	add	r3, sp, #24
 800ca80:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800ca84:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800ca88:	e7f4      	b.n	800ca74 <__kernel_rem_pio2+0x26c>
 800ca8a:	ab06      	add	r3, sp, #24
 800ca8c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ca90:	3801      	subs	r0, #1
 800ca92:	431a      	orrs	r2, r3
 800ca94:	e7a6      	b.n	800c9e4 <__kernel_rem_pio2+0x1dc>
 800ca96:	3201      	adds	r2, #1
 800ca98:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ca9c:	2e00      	cmp	r6, #0
 800ca9e:	d0fa      	beq.n	800ca96 <__kernel_rem_pio2+0x28e>
 800caa0:	9b05      	ldr	r3, [sp, #20]
 800caa2:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800caa6:	eb0d 0003 	add.w	r0, sp, r3
 800caaa:	9b01      	ldr	r3, [sp, #4]
 800caac:	18ee      	adds	r6, r5, r3
 800caae:	ab1a      	add	r3, sp, #104	; 0x68
 800cab0:	f105 0c01 	add.w	ip, r5, #1
 800cab4:	3898      	subs	r0, #152	; 0x98
 800cab6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800caba:	442a      	add	r2, r5
 800cabc:	4562      	cmp	r2, ip
 800cabe:	da04      	bge.n	800caca <__kernel_rem_pio2+0x2c2>
 800cac0:	4615      	mov	r5, r2
 800cac2:	e709      	b.n	800c8d8 <__kernel_rem_pio2+0xd0>
 800cac4:	9804      	ldr	r0, [sp, #16]
 800cac6:	2201      	movs	r2, #1
 800cac8:	e7e6      	b.n	800ca98 <__kernel_rem_pio2+0x290>
 800caca:	9b03      	ldr	r3, [sp, #12]
 800cacc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800cad0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800cad4:	9305      	str	r3, [sp, #20]
 800cad6:	ee07 3a90 	vmov	s15, r3
 800cada:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cade:	2500      	movs	r5, #0
 800cae0:	eca6 7b02 	vstmia	r6!, {d7}
 800cae4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 800cb10 <__kernel_rem_pio2+0x308>
 800cae8:	46b0      	mov	r8, r6
 800caea:	4555      	cmp	r5, sl
 800caec:	dd04      	ble.n	800caf8 <__kernel_rem_pio2+0x2f0>
 800caee:	eca0 7b02 	vstmia	r0!, {d7}
 800caf2:	f10c 0c01 	add.w	ip, ip, #1
 800caf6:	e7e1      	b.n	800cabc <__kernel_rem_pio2+0x2b4>
 800caf8:	ecbe 5b02 	vldmia	lr!, {d5}
 800cafc:	ed38 6b02 	vldmdb	r8!, {d6}
 800cb00:	3501      	adds	r5, #1
 800cb02:	eea5 7b06 	vfma.f64	d7, d5, d6
 800cb06:	e7f0      	b.n	800caea <__kernel_rem_pio2+0x2e2>
 800cb08:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb0c:	e76e      	b.n	800c9ec <__kernel_rem_pio2+0x1e4>
 800cb0e:	bf00      	nop
	...
 800cb1c:	3e700000 	.word	0x3e700000
 800cb20:	00000000 	.word	0x00000000
 800cb24:	41700000 	.word	0x41700000
 800cb28:	0800f300 	.word	0x0800f300
 800cb2c:	0800f2c0 	.word	0x0800f2c0
 800cb30:	4260      	negs	r0, r4
 800cb32:	eeb0 0b48 	vmov.f64	d0, d8
 800cb36:	f000 f8fb 	bl	800cd30 <scalbn>
 800cb3a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800cd18 <__kernel_rem_pio2+0x510>
 800cb3e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800cb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb46:	db18      	blt.n	800cb7a <__kernel_rem_pio2+0x372>
 800cb48:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800cd20 <__kernel_rem_pio2+0x518>
 800cb4c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800cb50:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800cb54:	aa06      	add	r2, sp, #24
 800cb56:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800cb5a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800cb5e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800cb62:	f105 0b01 	add.w	fp, r5, #1
 800cb66:	ee10 3a10 	vmov	r3, s0
 800cb6a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800cb6e:	ee17 3a10 	vmov	r3, s14
 800cb72:	3418      	adds	r4, #24
 800cb74:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 800cb78:	e73f      	b.n	800c9fa <__kernel_rem_pio2+0x1f2>
 800cb7a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800cb7e:	aa06      	add	r2, sp, #24
 800cb80:	ee10 3a10 	vmov	r3, s0
 800cb84:	46ab      	mov	fp, r5
 800cb86:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800cb8a:	e736      	b.n	800c9fa <__kernel_rem_pio2+0x1f2>
 800cb8c:	a806      	add	r0, sp, #24
 800cb8e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800cb92:	9001      	str	r0, [sp, #4]
 800cb94:	ee07 0a90 	vmov	s15, r0
 800cb98:	3a01      	subs	r2, #1
 800cb9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cb9e:	ee27 7b00 	vmul.f64	d7, d7, d0
 800cba2:	ee20 0b06 	vmul.f64	d0, d0, d6
 800cba6:	ed21 7b02 	vstmdb	r1!, {d7}
 800cbaa:	e734      	b.n	800ca16 <__kernel_rem_pio2+0x20e>
 800cbac:	ecb5 5b02 	vldmia	r5!, {d5}
 800cbb0:	ecb4 6b02 	vldmia	r4!, {d6}
 800cbb4:	3001      	adds	r0, #1
 800cbb6:	eea5 7b06 	vfma.f64	d7, d5, d6
 800cbba:	4548      	cmp	r0, r9
 800cbbc:	dc01      	bgt.n	800cbc2 <__kernel_rem_pio2+0x3ba>
 800cbbe:	4288      	cmp	r0, r1
 800cbc0:	ddf4      	ble.n	800cbac <__kernel_rem_pio2+0x3a4>
 800cbc2:	a842      	add	r0, sp, #264	; 0x108
 800cbc4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800cbc8:	ed81 7b00 	vstr	d7, [r1]
 800cbcc:	3a01      	subs	r2, #1
 800cbce:	e726      	b.n	800ca1e <__kernel_rem_pio2+0x216>
 800cbd0:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800cbd2:	2a02      	cmp	r2, #2
 800cbd4:	dc0a      	bgt.n	800cbec <__kernel_rem_pio2+0x3e4>
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	dc2e      	bgt.n	800cc38 <__kernel_rem_pio2+0x430>
 800cbda:	d047      	beq.n	800cc6c <__kernel_rem_pio2+0x464>
 800cbdc:	f008 0007 	and.w	r0, r8, #7
 800cbe0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800cbe4:	ecbd 8b06 	vpop	{d8-d10}
 800cbe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbec:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800cbee:	2a03      	cmp	r2, #3
 800cbf0:	d1f4      	bne.n	800cbdc <__kernel_rem_pio2+0x3d4>
 800cbf2:	a942      	add	r1, sp, #264	; 0x108
 800cbf4:	f1a3 0208 	sub.w	r2, r3, #8
 800cbf8:	440a      	add	r2, r1
 800cbfa:	4611      	mov	r1, r2
 800cbfc:	4658      	mov	r0, fp
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	f1a1 0108 	sub.w	r1, r1, #8
 800cc04:	dc55      	bgt.n	800ccb2 <__kernel_rem_pio2+0x4aa>
 800cc06:	4659      	mov	r1, fp
 800cc08:	2901      	cmp	r1, #1
 800cc0a:	f1a2 0208 	sub.w	r2, r2, #8
 800cc0e:	dc60      	bgt.n	800ccd2 <__kernel_rem_pio2+0x4ca>
 800cc10:	ed9f 7b45 	vldr	d7, [pc, #276]	; 800cd28 <__kernel_rem_pio2+0x520>
 800cc14:	aa42      	add	r2, sp, #264	; 0x108
 800cc16:	4413      	add	r3, r2
 800cc18:	f1bb 0f01 	cmp.w	fp, #1
 800cc1c:	dc69      	bgt.n	800ccf2 <__kernel_rem_pio2+0x4ea>
 800cc1e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800cc22:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800cc26:	2e00      	cmp	r6, #0
 800cc28:	d16a      	bne.n	800cd00 <__kernel_rem_pio2+0x4f8>
 800cc2a:	ed87 5b00 	vstr	d5, [r7]
 800cc2e:	ed87 6b02 	vstr	d6, [r7, #8]
 800cc32:	ed87 7b04 	vstr	d7, [r7, #16]
 800cc36:	e7d1      	b.n	800cbdc <__kernel_rem_pio2+0x3d4>
 800cc38:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 800cd28 <__kernel_rem_pio2+0x520>
 800cc3c:	aa42      	add	r2, sp, #264	; 0x108
 800cc3e:	4413      	add	r3, r2
 800cc40:	465a      	mov	r2, fp
 800cc42:	2a00      	cmp	r2, #0
 800cc44:	da26      	bge.n	800cc94 <__kernel_rem_pio2+0x48c>
 800cc46:	b35e      	cbz	r6, 800cca0 <__kernel_rem_pio2+0x498>
 800cc48:	eeb1 7b46 	vneg.f64	d7, d6
 800cc4c:	ed87 7b00 	vstr	d7, [r7]
 800cc50:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800cc54:	aa44      	add	r2, sp, #272	; 0x110
 800cc56:	2301      	movs	r3, #1
 800cc58:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cc5c:	459b      	cmp	fp, r3
 800cc5e:	da22      	bge.n	800cca6 <__kernel_rem_pio2+0x49e>
 800cc60:	b10e      	cbz	r6, 800cc66 <__kernel_rem_pio2+0x45e>
 800cc62:	eeb1 7b47 	vneg.f64	d7, d7
 800cc66:	ed87 7b02 	vstr	d7, [r7, #8]
 800cc6a:	e7b7      	b.n	800cbdc <__kernel_rem_pio2+0x3d4>
 800cc6c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800cd28 <__kernel_rem_pio2+0x520>
 800cc70:	aa42      	add	r2, sp, #264	; 0x108
 800cc72:	4413      	add	r3, r2
 800cc74:	f1bb 0f00 	cmp.w	fp, #0
 800cc78:	da05      	bge.n	800cc86 <__kernel_rem_pio2+0x47e>
 800cc7a:	b10e      	cbz	r6, 800cc80 <__kernel_rem_pio2+0x478>
 800cc7c:	eeb1 7b47 	vneg.f64	d7, d7
 800cc80:	ed87 7b00 	vstr	d7, [r7]
 800cc84:	e7aa      	b.n	800cbdc <__kernel_rem_pio2+0x3d4>
 800cc86:	ed33 6b02 	vldmdb	r3!, {d6}
 800cc8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cc8e:	ee37 7b06 	vadd.f64	d7, d7, d6
 800cc92:	e7ef      	b.n	800cc74 <__kernel_rem_pio2+0x46c>
 800cc94:	ed33 7b02 	vldmdb	r3!, {d7}
 800cc98:	3a01      	subs	r2, #1
 800cc9a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800cc9e:	e7d0      	b.n	800cc42 <__kernel_rem_pio2+0x43a>
 800cca0:	eeb0 7b46 	vmov.f64	d7, d6
 800cca4:	e7d2      	b.n	800cc4c <__kernel_rem_pio2+0x444>
 800cca6:	ecb2 6b02 	vldmia	r2!, {d6}
 800ccaa:	3301      	adds	r3, #1
 800ccac:	ee37 7b06 	vadd.f64	d7, d7, d6
 800ccb0:	e7d4      	b.n	800cc5c <__kernel_rem_pio2+0x454>
 800ccb2:	ed91 7b00 	vldr	d7, [r1]
 800ccb6:	ed91 5b02 	vldr	d5, [r1, #8]
 800ccba:	3801      	subs	r0, #1
 800ccbc:	ee37 6b05 	vadd.f64	d6, d7, d5
 800ccc0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ccc4:	ed81 6b00 	vstr	d6, [r1]
 800ccc8:	ee37 7b05 	vadd.f64	d7, d7, d5
 800cccc:	ed81 7b02 	vstr	d7, [r1, #8]
 800ccd0:	e795      	b.n	800cbfe <__kernel_rem_pio2+0x3f6>
 800ccd2:	ed92 7b00 	vldr	d7, [r2]
 800ccd6:	ed92 5b02 	vldr	d5, [r2, #8]
 800ccda:	3901      	subs	r1, #1
 800ccdc:	ee37 6b05 	vadd.f64	d6, d7, d5
 800cce0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cce4:	ed82 6b00 	vstr	d6, [r2]
 800cce8:	ee37 7b05 	vadd.f64	d7, d7, d5
 800ccec:	ed82 7b02 	vstr	d7, [r2, #8]
 800ccf0:	e78a      	b.n	800cc08 <__kernel_rem_pio2+0x400>
 800ccf2:	ed33 6b02 	vldmdb	r3!, {d6}
 800ccf6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ccfa:	ee37 7b06 	vadd.f64	d7, d7, d6
 800ccfe:	e78b      	b.n	800cc18 <__kernel_rem_pio2+0x410>
 800cd00:	eeb1 5b45 	vneg.f64	d5, d5
 800cd04:	eeb1 6b46 	vneg.f64	d6, d6
 800cd08:	ed87 5b00 	vstr	d5, [r7]
 800cd0c:	eeb1 7b47 	vneg.f64	d7, d7
 800cd10:	ed87 6b02 	vstr	d6, [r7, #8]
 800cd14:	e78d      	b.n	800cc32 <__kernel_rem_pio2+0x42a>
 800cd16:	bf00      	nop
 800cd18:	00000000 	.word	0x00000000
 800cd1c:	41700000 	.word	0x41700000
 800cd20:	00000000 	.word	0x00000000
 800cd24:	3e700000 	.word	0x3e700000
	...

0800cd30 <scalbn>:
 800cd30:	ee10 1a90 	vmov	r1, s1
 800cd34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cd38:	b98b      	cbnz	r3, 800cd5e <scalbn+0x2e>
 800cd3a:	ee10 3a10 	vmov	r3, s0
 800cd3e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cd42:	4319      	orrs	r1, r3
 800cd44:	d00a      	beq.n	800cd5c <scalbn+0x2c>
 800cd46:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800cdf8 <scalbn+0xc8>
 800cd4a:	4b37      	ldr	r3, [pc, #220]	; (800ce28 <scalbn+0xf8>)
 800cd4c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cd50:	4298      	cmp	r0, r3
 800cd52:	da0b      	bge.n	800cd6c <scalbn+0x3c>
 800cd54:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 800ce00 <scalbn+0xd0>
 800cd58:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cd5c:	4770      	bx	lr
 800cd5e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d107      	bne.n	800cd76 <scalbn+0x46>
 800cd66:	ee30 0b00 	vadd.f64	d0, d0, d0
 800cd6a:	4770      	bx	lr
 800cd6c:	ee10 1a90 	vmov	r1, s1
 800cd70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cd74:	3b36      	subs	r3, #54	; 0x36
 800cd76:	f24c 3250 	movw	r2, #50000	; 0xc350
 800cd7a:	4290      	cmp	r0, r2
 800cd7c:	dd0d      	ble.n	800cd9a <scalbn+0x6a>
 800cd7e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800ce08 <scalbn+0xd8>
 800cd82:	ee10 3a90 	vmov	r3, s1
 800cd86:	eeb0 6b47 	vmov.f64	d6, d7
 800cd8a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 800ce10 <scalbn+0xe0>
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	fe27 7b05 	vselge.f64	d7, d7, d5
 800cd94:	ee27 0b06 	vmul.f64	d0, d7, d6
 800cd98:	4770      	bx	lr
 800cd9a:	4418      	add	r0, r3
 800cd9c:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800cda0:	4298      	cmp	r0, r3
 800cda2:	dcec      	bgt.n	800cd7e <scalbn+0x4e>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	dd0a      	ble.n	800cdbe <scalbn+0x8e>
 800cda8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800cdac:	ec53 2b10 	vmov	r2, r3, d0
 800cdb0:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800cdb4:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800cdb8:	ec43 2b10 	vmov	d0, r2, r3
 800cdbc:	4770      	bx	lr
 800cdbe:	f110 0f35 	cmn.w	r0, #53	; 0x35
 800cdc2:	da09      	bge.n	800cdd8 <scalbn+0xa8>
 800cdc4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 800ce00 <scalbn+0xd0>
 800cdc8:	ee10 3a90 	vmov	r3, s1
 800cdcc:	eeb0 6b47 	vmov.f64	d6, d7
 800cdd0:	ed9f 5b11 	vldr	d5, [pc, #68]	; 800ce18 <scalbn+0xe8>
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	e7db      	b.n	800cd90 <scalbn+0x60>
 800cdd8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800cddc:	ec53 2b10 	vmov	r2, r3, d0
 800cde0:	3036      	adds	r0, #54	; 0x36
 800cde2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800cde6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800cdea:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800ce20 <scalbn+0xf0>
 800cdee:	ec43 2b10 	vmov	d0, r2, r3
 800cdf2:	e7b1      	b.n	800cd58 <scalbn+0x28>
 800cdf4:	f3af 8000 	nop.w
 800cdf8:	00000000 	.word	0x00000000
 800cdfc:	43500000 	.word	0x43500000
 800ce00:	c2f8f359 	.word	0xc2f8f359
 800ce04:	01a56e1f 	.word	0x01a56e1f
 800ce08:	8800759c 	.word	0x8800759c
 800ce0c:	7e37e43c 	.word	0x7e37e43c
 800ce10:	8800759c 	.word	0x8800759c
 800ce14:	fe37e43c 	.word	0xfe37e43c
 800ce18:	c2f8f359 	.word	0xc2f8f359
 800ce1c:	81a56e1f 	.word	0x81a56e1f
 800ce20:	00000000 	.word	0x00000000
 800ce24:	3c900000 	.word	0x3c900000
 800ce28:	ffff3cb0 	.word	0xffff3cb0
 800ce2c:	00000000 	.word	0x00000000

0800ce30 <floor>:
 800ce30:	ee10 1a90 	vmov	r1, s1
 800ce34:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ce38:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800ce3c:	2b13      	cmp	r3, #19
 800ce3e:	b530      	push	{r4, r5, lr}
 800ce40:	ee10 0a10 	vmov	r0, s0
 800ce44:	ee10 5a10 	vmov	r5, s0
 800ce48:	dc31      	bgt.n	800ceae <floor+0x7e>
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	da15      	bge.n	800ce7a <floor+0x4a>
 800ce4e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800cf10 <floor+0xe0>
 800ce52:	ee30 0b07 	vadd.f64	d0, d0, d7
 800ce56:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ce5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce5e:	dd07      	ble.n	800ce70 <floor+0x40>
 800ce60:	2900      	cmp	r1, #0
 800ce62:	da4e      	bge.n	800cf02 <floor+0xd2>
 800ce64:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ce68:	4308      	orrs	r0, r1
 800ce6a:	d04d      	beq.n	800cf08 <floor+0xd8>
 800ce6c:	492a      	ldr	r1, [pc, #168]	; (800cf18 <floor+0xe8>)
 800ce6e:	2000      	movs	r0, #0
 800ce70:	460b      	mov	r3, r1
 800ce72:	4602      	mov	r2, r0
 800ce74:	ec43 2b10 	vmov	d0, r2, r3
 800ce78:	e020      	b.n	800cebc <floor+0x8c>
 800ce7a:	4a28      	ldr	r2, [pc, #160]	; (800cf1c <floor+0xec>)
 800ce7c:	411a      	asrs	r2, r3
 800ce7e:	ea01 0402 	and.w	r4, r1, r2
 800ce82:	4304      	orrs	r4, r0
 800ce84:	d01a      	beq.n	800cebc <floor+0x8c>
 800ce86:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800cf10 <floor+0xe0>
 800ce8a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800ce8e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ce92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce96:	ddeb      	ble.n	800ce70 <floor+0x40>
 800ce98:	2900      	cmp	r1, #0
 800ce9a:	bfbe      	ittt	lt
 800ce9c:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800cea0:	fa40 f303 	asrlt.w	r3, r0, r3
 800cea4:	18c9      	addlt	r1, r1, r3
 800cea6:	ea21 0102 	bic.w	r1, r1, r2
 800ceaa:	2000      	movs	r0, #0
 800ceac:	e7e0      	b.n	800ce70 <floor+0x40>
 800ceae:	2b33      	cmp	r3, #51	; 0x33
 800ceb0:	dd05      	ble.n	800cebe <floor+0x8e>
 800ceb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ceb6:	d101      	bne.n	800cebc <floor+0x8c>
 800ceb8:	ee30 0b00 	vadd.f64	d0, d0, d0
 800cebc:	bd30      	pop	{r4, r5, pc}
 800cebe:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800cec2:	f04f 32ff 	mov.w	r2, #4294967295
 800cec6:	40e2      	lsrs	r2, r4
 800cec8:	4210      	tst	r0, r2
 800ceca:	d0f7      	beq.n	800cebc <floor+0x8c>
 800cecc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800cf10 <floor+0xe0>
 800ced0:	ee30 0b07 	vadd.f64	d0, d0, d7
 800ced4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ced8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cedc:	ddc8      	ble.n	800ce70 <floor+0x40>
 800cede:	2900      	cmp	r1, #0
 800cee0:	da02      	bge.n	800cee8 <floor+0xb8>
 800cee2:	2b14      	cmp	r3, #20
 800cee4:	d103      	bne.n	800ceee <floor+0xbe>
 800cee6:	3101      	adds	r1, #1
 800cee8:	ea20 0002 	bic.w	r0, r0, r2
 800ceec:	e7c0      	b.n	800ce70 <floor+0x40>
 800ceee:	2401      	movs	r4, #1
 800cef0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cef4:	fa04 f303 	lsl.w	r3, r4, r3
 800cef8:	4418      	add	r0, r3
 800cefa:	4285      	cmp	r5, r0
 800cefc:	bf88      	it	hi
 800cefe:	1909      	addhi	r1, r1, r4
 800cf00:	e7f2      	b.n	800cee8 <floor+0xb8>
 800cf02:	2000      	movs	r0, #0
 800cf04:	4601      	mov	r1, r0
 800cf06:	e7b3      	b.n	800ce70 <floor+0x40>
 800cf08:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800cf0c:	e7b0      	b.n	800ce70 <floor+0x40>
 800cf0e:	bf00      	nop
 800cf10:	8800759c 	.word	0x8800759c
 800cf14:	7e37e43c 	.word	0x7e37e43c
 800cf18:	bff00000 	.word	0xbff00000
 800cf1c:	000fffff 	.word	0x000fffff

0800cf20 <__errno>:
 800cf20:	4b01      	ldr	r3, [pc, #4]	; (800cf28 <__errno+0x8>)
 800cf22:	6818      	ldr	r0, [r3, #0]
 800cf24:	4770      	bx	lr
 800cf26:	bf00      	nop
 800cf28:	2000010c 	.word	0x2000010c

0800cf2c <_close>:
 800cf2c:	4b02      	ldr	r3, [pc, #8]	; (800cf38 <_close+0xc>)
 800cf2e:	2258      	movs	r2, #88	; 0x58
 800cf30:	601a      	str	r2, [r3, #0]
 800cf32:	f04f 30ff 	mov.w	r0, #4294967295
 800cf36:	4770      	bx	lr
 800cf38:	20005574 	.word	0x20005574

0800cf3c <_sbrk>:
 800cf3c:	4a04      	ldr	r2, [pc, #16]	; (800cf50 <_sbrk+0x14>)
 800cf3e:	6811      	ldr	r1, [r2, #0]
 800cf40:	4603      	mov	r3, r0
 800cf42:	b909      	cbnz	r1, 800cf48 <_sbrk+0xc>
 800cf44:	4903      	ldr	r1, [pc, #12]	; (800cf54 <_sbrk+0x18>)
 800cf46:	6011      	str	r1, [r2, #0]
 800cf48:	6810      	ldr	r0, [r2, #0]
 800cf4a:	4403      	add	r3, r0
 800cf4c:	6013      	str	r3, [r2, #0]
 800cf4e:	4770      	bx	lr
 800cf50:	20005584 	.word	0x20005584
 800cf54:	20005588 	.word	0x20005588

0800cf58 <_exit>:
 800cf58:	e7fe      	b.n	800cf58 <_exit>
	...

0800cf5c <_init>:
 800cf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf5e:	bf00      	nop
 800cf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf62:	bc08      	pop	{r3}
 800cf64:	469e      	mov	lr, r3
 800cf66:	4770      	bx	lr

0800cf68 <_fini>:
 800cf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf6a:	bf00      	nop
 800cf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf6e:	bc08      	pop	{r3}
 800cf70:	469e      	mov	lr, r3
 800cf72:	4770      	bx	lr
