
RegulatorTemperatury.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c880  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800ca50  0800ca50  0001ca50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf04  0800cf04  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf04  0800cf04  0001cf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf0c  0800cf0c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf0c  0800cf0c  0001cf0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf10  0800cf10  0001cf10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cf14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  200001e0  0800d0f4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa0  0800d0f4  00020aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018441  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003290  00000000  00000000  00038694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003b928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000109d  00000000  00000000  0003ce68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000286cb  00000000  00000000  0003df05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ad8c  00000000  00000000  000665d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f655b  00000000  00000000  0008135c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006fa0  00000000  00000000  001778b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0017e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ca38 	.word	0x0800ca38

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800ca38 	.word	0x0800ca38

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9f1 	b.w	80010cc <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a6 	b.w	80010cc <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9e08      	ldr	r6, [sp, #32]
 8000e0a:	460d      	mov	r5, r1
 8000e0c:	4604      	mov	r4, r0
 8000e0e:	460f      	mov	r7, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d14a      	bne.n	8000eaa <__udivmoddi4+0xa6>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4694      	mov	ip, r2
 8000e18:	d965      	bls.n	8000ee6 <__udivmoddi4+0xe2>
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	b143      	cbz	r3, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e24:	f1c3 0220 	rsb	r2, r3, #32
 8000e28:	409f      	lsls	r7, r3
 8000e2a:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	409c      	lsls	r4, r3
 8000e32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e36:	fa1f f58c 	uxth.w	r5, ip
 8000e3a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e3e:	0c22      	lsrs	r2, r4, #16
 8000e40:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e44:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e48:	fb01 f005 	mul.w	r0, r1, r5
 8000e4c:	4290      	cmp	r0, r2
 8000e4e:	d90a      	bls.n	8000e66 <__udivmoddi4+0x62>
 8000e50:	eb1c 0202 	adds.w	r2, ip, r2
 8000e54:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e58:	f080 811c 	bcs.w	8001094 <__udivmoddi4+0x290>
 8000e5c:	4290      	cmp	r0, r2
 8000e5e:	f240 8119 	bls.w	8001094 <__udivmoddi4+0x290>
 8000e62:	3902      	subs	r1, #2
 8000e64:	4462      	add	r2, ip
 8000e66:	1a12      	subs	r2, r2, r0
 8000e68:	b2a4      	uxth	r4, r4
 8000e6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e72:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e76:	fb00 f505 	mul.w	r5, r0, r5
 8000e7a:	42a5      	cmp	r5, r4
 8000e7c:	d90a      	bls.n	8000e94 <__udivmoddi4+0x90>
 8000e7e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e82:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e86:	f080 8107 	bcs.w	8001098 <__udivmoddi4+0x294>
 8000e8a:	42a5      	cmp	r5, r4
 8000e8c:	f240 8104 	bls.w	8001098 <__udivmoddi4+0x294>
 8000e90:	4464      	add	r4, ip
 8000e92:	3802      	subs	r0, #2
 8000e94:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e98:	1b64      	subs	r4, r4, r5
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	b11e      	cbz	r6, 8000ea6 <__udivmoddi4+0xa2>
 8000e9e:	40dc      	lsrs	r4, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0xbc>
 8000eae:	2e00      	cmp	r6, #0
 8000eb0:	f000 80ed 	beq.w	800108e <__udivmoddi4+0x28a>
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	e9c6 0500 	strd	r0, r5, [r6]
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec0:	fab3 f183 	clz	r1, r3
 8000ec4:	2900      	cmp	r1, #0
 8000ec6:	d149      	bne.n	8000f5c <__udivmoddi4+0x158>
 8000ec8:	42ab      	cmp	r3, r5
 8000eca:	d302      	bcc.n	8000ed2 <__udivmoddi4+0xce>
 8000ecc:	4282      	cmp	r2, r0
 8000ece:	f200 80f8 	bhi.w	80010c2 <__udivmoddi4+0x2be>
 8000ed2:	1a84      	subs	r4, r0, r2
 8000ed4:	eb65 0203 	sbc.w	r2, r5, r3
 8000ed8:	2001      	movs	r0, #1
 8000eda:	4617      	mov	r7, r2
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d0e2      	beq.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ee4:	e7df      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee6:	b902      	cbnz	r2, 8000eea <__udivmoddi4+0xe6>
 8000ee8:	deff      	udf	#255	; 0xff
 8000eea:	fab2 f382 	clz	r3, r2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8090 	bne.w	8001014 <__udivmoddi4+0x210>
 8000ef4:	1a8a      	subs	r2, r1, r2
 8000ef6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efa:	fa1f fe8c 	uxth.w	lr, ip
 8000efe:	2101      	movs	r1, #1
 8000f00:	fbb2 f5f7 	udiv	r5, r2, r7
 8000f04:	fb07 2015 	mls	r0, r7, r5, r2
 8000f08:	0c22      	lsrs	r2, r4, #16
 8000f0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000f0e:	fb0e f005 	mul.w	r0, lr, r5
 8000f12:	4290      	cmp	r0, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x124>
 8000f16:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x122>
 8000f20:	4290      	cmp	r0, r2
 8000f22:	f200 80cb 	bhi.w	80010bc <__udivmoddi4+0x2b8>
 8000f26:	4645      	mov	r5, r8
 8000f28:	1a12      	subs	r2, r2, r0
 8000f2a:	b2a4      	uxth	r4, r4
 8000f2c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f30:	fb07 2210 	mls	r2, r7, r0, r2
 8000f34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f38:	fb0e fe00 	mul.w	lr, lr, r0
 8000f3c:	45a6      	cmp	lr, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x14e>
 8000f40:	eb1c 0404 	adds.w	r4, ip, r4
 8000f44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f48:	d202      	bcs.n	8000f50 <__udivmoddi4+0x14c>
 8000f4a:	45a6      	cmp	lr, r4
 8000f4c:	f200 80bb 	bhi.w	80010c6 <__udivmoddi4+0x2c2>
 8000f50:	4610      	mov	r0, r2
 8000f52:	eba4 040e 	sub.w	r4, r4, lr
 8000f56:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f5a:	e79f      	b.n	8000e9c <__udivmoddi4+0x98>
 8000f5c:	f1c1 0720 	rsb	r7, r1, #32
 8000f60:	408b      	lsls	r3, r1
 8000f62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f6a:	fa05 f401 	lsl.w	r4, r5, r1
 8000f6e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f72:	40fd      	lsrs	r5, r7
 8000f74:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f78:	4323      	orrs	r3, r4
 8000f7a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f7e:	fa1f fe8c 	uxth.w	lr, ip
 8000f82:	fb09 5518 	mls	r5, r9, r8, r5
 8000f86:	0c1c      	lsrs	r4, r3, #16
 8000f88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f8c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f90:	42a5      	cmp	r5, r4
 8000f92:	fa02 f201 	lsl.w	r2, r2, r1
 8000f96:	fa00 f001 	lsl.w	r0, r0, r1
 8000f9a:	d90b      	bls.n	8000fb4 <__udivmoddi4+0x1b0>
 8000f9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000fa0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fa4:	f080 8088 	bcs.w	80010b8 <__udivmoddi4+0x2b4>
 8000fa8:	42a5      	cmp	r5, r4
 8000faa:	f240 8085 	bls.w	80010b8 <__udivmoddi4+0x2b4>
 8000fae:	f1a8 0802 	sub.w	r8, r8, #2
 8000fb2:	4464      	add	r4, ip
 8000fb4:	1b64      	subs	r4, r4, r5
 8000fb6:	b29d      	uxth	r5, r3
 8000fb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000fc0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fc4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fc8:	45a6      	cmp	lr, r4
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x1da>
 8000fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fd0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000fd4:	d26c      	bcs.n	80010b0 <__udivmoddi4+0x2ac>
 8000fd6:	45a6      	cmp	lr, r4
 8000fd8:	d96a      	bls.n	80010b0 <__udivmoddi4+0x2ac>
 8000fda:	3b02      	subs	r3, #2
 8000fdc:	4464      	add	r4, ip
 8000fde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fe2:	fba3 9502 	umull	r9, r5, r3, r2
 8000fe6:	eba4 040e 	sub.w	r4, r4, lr
 8000fea:	42ac      	cmp	r4, r5
 8000fec:	46c8      	mov	r8, r9
 8000fee:	46ae      	mov	lr, r5
 8000ff0:	d356      	bcc.n	80010a0 <__udivmoddi4+0x29c>
 8000ff2:	d053      	beq.n	800109c <__udivmoddi4+0x298>
 8000ff4:	b156      	cbz	r6, 800100c <__udivmoddi4+0x208>
 8000ff6:	ebb0 0208 	subs.w	r2, r0, r8
 8000ffa:	eb64 040e 	sbc.w	r4, r4, lr
 8000ffe:	fa04 f707 	lsl.w	r7, r4, r7
 8001002:	40ca      	lsrs	r2, r1
 8001004:	40cc      	lsrs	r4, r1
 8001006:	4317      	orrs	r7, r2
 8001008:	e9c6 7400 	strd	r7, r4, [r6]
 800100c:	4618      	mov	r0, r3
 800100e:	2100      	movs	r1, #0
 8001010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001014:	f1c3 0120 	rsb	r1, r3, #32
 8001018:	fa02 fc03 	lsl.w	ip, r2, r3
 800101c:	fa20 f201 	lsr.w	r2, r0, r1
 8001020:	fa25 f101 	lsr.w	r1, r5, r1
 8001024:	409d      	lsls	r5, r3
 8001026:	432a      	orrs	r2, r5
 8001028:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800102c:	fa1f fe8c 	uxth.w	lr, ip
 8001030:	fbb1 f0f7 	udiv	r0, r1, r7
 8001034:	fb07 1510 	mls	r5, r7, r0, r1
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800103e:	fb00 f50e 	mul.w	r5, r0, lr
 8001042:	428d      	cmp	r5, r1
 8001044:	fa04 f403 	lsl.w	r4, r4, r3
 8001048:	d908      	bls.n	800105c <__udivmoddi4+0x258>
 800104a:	eb1c 0101 	adds.w	r1, ip, r1
 800104e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001052:	d22f      	bcs.n	80010b4 <__udivmoddi4+0x2b0>
 8001054:	428d      	cmp	r5, r1
 8001056:	d92d      	bls.n	80010b4 <__udivmoddi4+0x2b0>
 8001058:	3802      	subs	r0, #2
 800105a:	4461      	add	r1, ip
 800105c:	1b49      	subs	r1, r1, r5
 800105e:	b292      	uxth	r2, r2
 8001060:	fbb1 f5f7 	udiv	r5, r1, r7
 8001064:	fb07 1115 	mls	r1, r7, r5, r1
 8001068:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800106c:	fb05 f10e 	mul.w	r1, r5, lr
 8001070:	4291      	cmp	r1, r2
 8001072:	d908      	bls.n	8001086 <__udivmoddi4+0x282>
 8001074:	eb1c 0202 	adds.w	r2, ip, r2
 8001078:	f105 38ff 	add.w	r8, r5, #4294967295
 800107c:	d216      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800107e:	4291      	cmp	r1, r2
 8001080:	d914      	bls.n	80010ac <__udivmoddi4+0x2a8>
 8001082:	3d02      	subs	r5, #2
 8001084:	4462      	add	r2, ip
 8001086:	1a52      	subs	r2, r2, r1
 8001088:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800108c:	e738      	b.n	8000f00 <__udivmoddi4+0xfc>
 800108e:	4631      	mov	r1, r6
 8001090:	4630      	mov	r0, r6
 8001092:	e708      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8001094:	4639      	mov	r1, r7
 8001096:	e6e6      	b.n	8000e66 <__udivmoddi4+0x62>
 8001098:	4610      	mov	r0, r2
 800109a:	e6fb      	b.n	8000e94 <__udivmoddi4+0x90>
 800109c:	4548      	cmp	r0, r9
 800109e:	d2a9      	bcs.n	8000ff4 <__udivmoddi4+0x1f0>
 80010a0:	ebb9 0802 	subs.w	r8, r9, r2
 80010a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80010a8:	3b01      	subs	r3, #1
 80010aa:	e7a3      	b.n	8000ff4 <__udivmoddi4+0x1f0>
 80010ac:	4645      	mov	r5, r8
 80010ae:	e7ea      	b.n	8001086 <__udivmoddi4+0x282>
 80010b0:	462b      	mov	r3, r5
 80010b2:	e794      	b.n	8000fde <__udivmoddi4+0x1da>
 80010b4:	4640      	mov	r0, r8
 80010b6:	e7d1      	b.n	800105c <__udivmoddi4+0x258>
 80010b8:	46d0      	mov	r8, sl
 80010ba:	e77b      	b.n	8000fb4 <__udivmoddi4+0x1b0>
 80010bc:	3d02      	subs	r5, #2
 80010be:	4462      	add	r2, ip
 80010c0:	e732      	b.n	8000f28 <__udivmoddi4+0x124>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e70a      	b.n	8000edc <__udivmoddi4+0xd8>
 80010c6:	4464      	add	r4, ip
 80010c8:	3802      	subs	r0, #2
 80010ca:	e742      	b.n	8000f52 <__udivmoddi4+0x14e>

080010cc <__aeabi_idiv0>:
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af04      	add	r7, sp, #16
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <BMP280_Read8+0x38>)
 80010e0:	6818      	ldr	r0, [r3, #0]
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	230a      	movs	r3, #10
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2301      	movs	r3, #1
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f107 030f 	add.w	r3, r7, #15
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	21ec      	movs	r1, #236	; 0xec
 80010f8:	f002 fe1c 	bl	8003d34 <HAL_I2C_Mem_Read>
  return tmp;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001fc 	.word	0x200001fc

0800110c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b088      	sub	sp, #32
 8001110:	af04      	add	r7, sp, #16
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8001116:	4b0d      	ldr	r3, [pc, #52]	; (800114c <BMP280_Read16+0x40>)
 8001118:	6818      	ldr	r0, [r3, #0]
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	b29a      	uxth	r2, r3
 800111e:	230a      	movs	r3, #10
 8001120:	9302      	str	r3, [sp, #8]
 8001122:	2302      	movs	r3, #2
 8001124:	9301      	str	r3, [sp, #4]
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21ec      	movs	r1, #236	; 0xec
 8001130:	f002 fe00 	bl	8003d34 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001134:	7b3b      	ldrb	r3, [r7, #12]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21a      	sxth	r2, r3
 800113a:	7b7b      	ldrb	r3, [r7, #13]
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200001fc 	.word	0x200001fc

08001150 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ffd5 	bl	800110c <BMP280_Read16>
 8001162:	4603      	mov	r3, r0
 8001164:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8001166:	89fb      	ldrh	r3, [r7, #14]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	b29b      	uxth	r3, r3
 800116c:	b21a      	sxth	r2, r3
 800116e:	89fb      	ldrh	r3, [r7, #14]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	b29b      	uxth	r3, r3
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af04      	add	r7, sp, #16
 800118a:	4603      	mov	r3, r0
 800118c:	460a      	mov	r2, r1
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	4613      	mov	r3, r2
 8001192:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <BMP280_Write8+0x34>)
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	b29a      	uxth	r2, r3
 800119c:	230a      	movs	r3, #10
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2301      	movs	r3, #1
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	1dbb      	adds	r3, r7, #6
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	21ec      	movs	r1, #236	; 0xec
 80011ac:	f002 fcae 	bl	8003b0c <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200001fc 	.word	0x200001fc

080011bc <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <BMP280_Read24+0x40>)
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	230a      	movs	r3, #10
 80011d0:	9302      	str	r3, [sp, #8]
 80011d2:	2303      	movs	r3, #3
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	f107 030c 	add.w	r3, r7, #12
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	21ec      	movs	r1, #236	; 0xec
 80011e0:	f002 fda8 	bl	8003d34 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 80011e4:	7b3b      	ldrb	r3, [r7, #12]
 80011e6:	041a      	lsls	r2, r3, #16
 80011e8:	7b7b      	ldrb	r3, [r7, #13]
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	4313      	orrs	r3, r2
 80011ee:	7bba      	ldrb	r2, [r7, #14]
 80011f0:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200001fc 	.word	0x200001fc

08001200 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	4608      	mov	r0, r1
 800120a:	4611      	mov	r1, r2
 800120c:	461a      	mov	r2, r3
 800120e:	4603      	mov	r3, r0
 8001210:	70fb      	strb	r3, [r7, #3]
 8001212:	460b      	mov	r3, r1
 8001214:	70bb      	strb	r3, [r7, #2]
 8001216:	4613      	mov	r3, r2
 8001218:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800121a:	4a48      	ldr	r2, [pc, #288]	; (800133c <BMP280_Init+0x13c>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001220:	787b      	ldrb	r3, [r7, #1]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d901      	bls.n	800122a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001226:	2303      	movs	r3, #3
 8001228:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800122a:	4a45      	ldr	r2, [pc, #276]	; (8001340 <BMP280_Init+0x140>)
 800122c:	787b      	ldrb	r3, [r7, #1]
 800122e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001230:	787b      	ldrb	r3, [r7, #1]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d101      	bne.n	800123a <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8001236:	2300      	movs	r3, #0
 8001238:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800123a:	78fb      	ldrb	r3, [r7, #3]
 800123c:	2b05      	cmp	r3, #5
 800123e:	d901      	bls.n	8001244 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001240:	2305      	movs	r3, #5
 8001242:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001244:	4a3f      	ldr	r2, [pc, #252]	; (8001344 <BMP280_Init+0x144>)
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800124a:	78bb      	ldrb	r3, [r7, #2]
 800124c:	2b05      	cmp	r3, #5
 800124e:	d901      	bls.n	8001254 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8001250:	2305      	movs	r3, #5
 8001252:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001254:	4a3c      	ldr	r2, [pc, #240]	; (8001348 <BMP280_Init+0x148>)
 8001256:	78bb      	ldrb	r3, [r7, #2]
 8001258:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 800125a:	bf00      	nop
 800125c:	20d0      	movs	r0, #208	; 0xd0
 800125e:	f7ff ff37 	bl	80010d0 <BMP280_Read8>
 8001262:	4603      	mov	r3, r0
 8001264:	2b58      	cmp	r3, #88	; 0x58
 8001266:	d1f9      	bne.n	800125c <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8001268:	2088      	movs	r0, #136	; 0x88
 800126a:	f7ff ff71 	bl	8001150 <BMP280_Read16LE>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	4b36      	ldr	r3, [pc, #216]	; (800134c <BMP280_Init+0x14c>)
 8001274:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8001276:	208a      	movs	r0, #138	; 0x8a
 8001278:	f7ff ff6a 	bl	8001150 <BMP280_Read16LE>
 800127c:	4603      	mov	r3, r0
 800127e:	b21a      	sxth	r2, r3
 8001280:	4b33      	ldr	r3, [pc, #204]	; (8001350 <BMP280_Init+0x150>)
 8001282:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001284:	208c      	movs	r0, #140	; 0x8c
 8001286:	f7ff ff63 	bl	8001150 <BMP280_Read16LE>
 800128a:	4603      	mov	r3, r0
 800128c:	b21a      	sxth	r2, r3
 800128e:	4b31      	ldr	r3, [pc, #196]	; (8001354 <BMP280_Init+0x154>)
 8001290:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001292:	208e      	movs	r0, #142	; 0x8e
 8001294:	f7ff ff5c 	bl	8001150 <BMP280_Read16LE>
 8001298:	4603      	mov	r3, r0
 800129a:	461a      	mov	r2, r3
 800129c:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <BMP280_Init+0x158>)
 800129e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80012a0:	2090      	movs	r0, #144	; 0x90
 80012a2:	f7ff ff55 	bl	8001150 <BMP280_Read16LE>
 80012a6:	4603      	mov	r3, r0
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	4b2c      	ldr	r3, [pc, #176]	; (800135c <BMP280_Init+0x15c>)
 80012ac:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80012ae:	2092      	movs	r0, #146	; 0x92
 80012b0:	f7ff ff4e 	bl	8001150 <BMP280_Read16LE>
 80012b4:	4603      	mov	r3, r0
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	4b29      	ldr	r3, [pc, #164]	; (8001360 <BMP280_Init+0x160>)
 80012ba:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 80012bc:	2094      	movs	r0, #148	; 0x94
 80012be:	f7ff ff47 	bl	8001150 <BMP280_Read16LE>
 80012c2:	4603      	mov	r3, r0
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <BMP280_Init+0x164>)
 80012c8:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 80012ca:	2096      	movs	r0, #150	; 0x96
 80012cc:	f7ff ff40 	bl	8001150 <BMP280_Read16LE>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	4b24      	ldr	r3, [pc, #144]	; (8001368 <BMP280_Init+0x168>)
 80012d6:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 80012d8:	2098      	movs	r0, #152	; 0x98
 80012da:	f7ff ff39 	bl	8001150 <BMP280_Read16LE>
 80012de:	4603      	mov	r3, r0
 80012e0:	b21a      	sxth	r2, r3
 80012e2:	4b22      	ldr	r3, [pc, #136]	; (800136c <BMP280_Init+0x16c>)
 80012e4:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 80012e6:	209a      	movs	r0, #154	; 0x9a
 80012e8:	f7ff ff32 	bl	8001150 <BMP280_Read16LE>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <BMP280_Init+0x170>)
 80012f2:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80012f4:	209c      	movs	r0, #156	; 0x9c
 80012f6:	f7ff ff2b 	bl	8001150 <BMP280_Read16LE>
 80012fa:	4603      	mov	r3, r0
 80012fc:	b21a      	sxth	r2, r3
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <BMP280_Init+0x174>)
 8001300:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001302:	209e      	movs	r0, #158	; 0x9e
 8001304:	f7ff ff24 	bl	8001150 <BMP280_Read16LE>
 8001308:	4603      	mov	r3, r0
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <BMP280_Init+0x178>)
 800130e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	015b      	lsls	r3, r3, #5
 8001314:	b25a      	sxtb	r2, r3
 8001316:	78bb      	ldrb	r3, [r7, #2]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b25a      	sxtb	r2, r3
 8001320:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001324:	4313      	orrs	r3, r2
 8001326:	b25b      	sxtb	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4619      	mov	r1, r3
 800132c:	20f4      	movs	r0, #244	; 0xf4
 800132e:	f7ff ff29 	bl	8001184 <BMP280_Write8>
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200001fc 	.word	0x200001fc
 8001340:	20000202 	.word	0x20000202
 8001344:	20000200 	.word	0x20000200
 8001348:	20000201 	.word	0x20000201
 800134c:	20000218 	.word	0x20000218
 8001350:	20000204 	.word	0x20000204
 8001354:	20000206 	.word	0x20000206
 8001358:	2000021a 	.word	0x2000021a
 800135c:	20000208 	.word	0x20000208
 8001360:	2000020a 	.word	0x2000020a
 8001364:	2000020c 	.word	0x2000020c
 8001368:	2000020e 	.word	0x2000020e
 800136c:	20000210 	.word	0x20000210
 8001370:	20000212 	.word	0x20000212
 8001374:	20000214 	.word	0x20000214
 8001378:	20000216 	.word	0x20000216

0800137c <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8001382:	4b3d      	ldr	r3, [pc, #244]	; (8001478 <BMP280_ReadTemperature+0xfc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d16d      	bne.n	8001466 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 800138a:	20f4      	movs	r0, #244	; 0xf4
 800138c:	f7ff fea0 	bl	80010d0 <BMP280_Read8>
 8001390:	4603      	mov	r3, r0
 8001392:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	f023 0303 	bic.w	r3, r3, #3
 800139a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
 80013a6:	4619      	mov	r1, r3
 80013a8:	20f4      	movs	r0, #244	; 0xf4
 80013aa:	f7ff feeb 	bl	8001184 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80013ae:	20f4      	movs	r0, #244	; 0xf4
 80013b0:	f7ff fe8e 	bl	80010d0 <BMP280_Read8>
 80013b4:	4603      	mov	r3, r0
 80013b6:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 80013b8:	7dbb      	ldrb	r3, [r7, #22]
 80013ba:	f003 0303 	and.w	r3, r3, #3
 80013be:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 80013c0:	7dbb      	ldrb	r3, [r7, #22]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d14f      	bne.n	8001466 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013c6:	20f4      	movs	r0, #244	; 0xf4
 80013c8:	f7ff fe82 	bl	80010d0 <BMP280_Read8>
 80013cc:	4603      	mov	r3, r0
 80013ce:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 80013d0:	7dbb      	ldrb	r3, [r7, #22]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 80013d8:	7dbb      	ldrb	r3, [r7, #22]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d000      	beq.n	80013e0 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013de:	e7f2      	b.n	80013c6 <BMP280_ReadTemperature+0x4a>
				  break;
 80013e0:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 80013e2:	20fa      	movs	r0, #250	; 0xfa
 80013e4:	f7ff feea 	bl	80011bc <BMP280_Read24>
 80013e8:	4603      	mov	r3, r0
 80013ea:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	111b      	asrs	r3, r3, #4
 80013f0:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	10da      	asrs	r2, r3, #3
 80013f6:	4b21      	ldr	r3, [pc, #132]	; (800147c <BMP280_ReadTemperature+0x100>)
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80013fe:	4a20      	ldr	r2, [pc, #128]	; (8001480 <BMP280_ReadTemperature+0x104>)
 8001400:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	12db      	asrs	r3, r3, #11
 800140a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	111b      	asrs	r3, r3, #4
 8001410:	4a1a      	ldr	r2, [pc, #104]	; (800147c <BMP280_ReadTemperature+0x100>)
 8001412:	8812      	ldrh	r2, [r2, #0]
 8001414:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	1112      	asrs	r2, r2, #4
 800141a:	4918      	ldr	r1, [pc, #96]	; (800147c <BMP280_ReadTemperature+0x100>)
 800141c:	8809      	ldrh	r1, [r1, #0]
 800141e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001420:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001424:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001426:	4a17      	ldr	r2, [pc, #92]	; (8001484 <BMP280_ReadTemperature+0x108>)
 8001428:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800142c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001430:	139b      	asrs	r3, r3, #14
 8001432:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	4413      	add	r3, r2
 800143a:	4a13      	ldr	r2, [pc, #76]	; (8001488 <BMP280_ReadTemperature+0x10c>)
 800143c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 800143e:	4b12      	ldr	r3, [pc, #72]	; (8001488 <BMP280_ReadTemperature+0x10c>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	3380      	adds	r3, #128	; 0x80
 800144a:	121b      	asrs	r3, r3, #8
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001454:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8001458:	edd7 7a01 	vldr	s15, [r7, #4]
 800145c:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800148c <BMP280_ReadTemperature+0x110>
 8001460:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001464:	e001      	b.n	800146a <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8001466:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001490 <BMP280_ReadTemperature+0x114>
}
 800146a:	eef0 7a47 	vmov.f32	s15, s14
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000202 	.word	0x20000202
 800147c:	20000218 	.word	0x20000218
 8001480:	20000204 	.word	0x20000204
 8001484:	20000206 	.word	0x20000206
 8001488:	2000021c 	.word	0x2000021c
 800148c:	42c80000 	.word	0x42c80000
 8001490:	c2c60000 	.word	0xc2c60000

08001494 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8001494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001498:	b0cc      	sub	sp, #304	; 0x130
 800149a:	af00      	add	r7, sp, #0
 800149c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 80014a0:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 80014a4:	f7ff ff6a 	bl	800137c <BMP280_ReadTemperature>
 80014a8:	eef0 7a40 	vmov.f32	s15, s0
 80014ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80014b0:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 80014b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 800178c <BMP280_ReadTemperatureAndPressure+0x2f8>
 80014c0:	eef4 7a47 	vcmp.f32	s15, s14
 80014c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c8:	d101      	bne.n	80014ce <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 80014ca:	23ff      	movs	r3, #255	; 0xff
 80014cc:	e2bf      	b.n	8001a4e <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 80014ce:	20f7      	movs	r0, #247	; 0xf7
 80014d0:	f7ff fe74 	bl	80011bc <BMP280_Read24>
 80014d4:	4603      	mov	r3, r0
 80014d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  adc_P >>= 4;
 80014da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80014de:	111b      	asrs	r3, r3, #4
 80014e0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 80014e4:	4baa      	ldr	r3, [pc, #680]	; (8001790 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	17da      	asrs	r2, r3, #31
 80014ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80014ee:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80014f2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80014f6:	460b      	mov	r3, r1
 80014f8:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80014fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80014fe:	4613      	mov	r3, r2
 8001500:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001504:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001506:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800150a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 800150e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001512:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001516:	fb03 f102 	mul.w	r1, r3, r2
 800151a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800151e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001522:	fb02 f303 	mul.w	r3, r2, r3
 8001526:	18ca      	adds	r2, r1, r3
 8001528:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800152c:	fba3 4503 	umull	r4, r5, r3, r3
 8001530:	1953      	adds	r3, r2, r5
 8001532:	461d      	mov	r5, r3
 8001534:	4b97      	ldr	r3, [pc, #604]	; (8001794 <BMP280_ReadTemperatureAndPressure+0x300>)
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	b21b      	sxth	r3, r3
 800153c:	17da      	asrs	r2, r3, #31
 800153e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001542:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001546:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800154a:	4603      	mov	r3, r0
 800154c:	fb03 f205 	mul.w	r2, r3, r5
 8001550:	460b      	mov	r3, r1
 8001552:	fb04 f303 	mul.w	r3, r4, r3
 8001556:	4413      	add	r3, r2
 8001558:	4602      	mov	r2, r0
 800155a:	fba4 8902 	umull	r8, r9, r4, r2
 800155e:	444b      	add	r3, r9
 8001560:	4699      	mov	r9, r3
 8001562:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8001566:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 800156a:	4b8b      	ldr	r3, [pc, #556]	; (8001798 <BMP280_ReadTemperatureAndPressure+0x304>)
 800156c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001570:	b21b      	sxth	r3, r3
 8001572:	17da      	asrs	r2, r3, #31
 8001574:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001578:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800157c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001580:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001584:	462a      	mov	r2, r5
 8001586:	fb02 f203 	mul.w	r2, r2, r3
 800158a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800158e:	4621      	mov	r1, r4
 8001590:	fb01 f303 	mul.w	r3, r1, r3
 8001594:	441a      	add	r2, r3
 8001596:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800159a:	4621      	mov	r1, r4
 800159c:	fba3 ab01 	umull	sl, fp, r3, r1
 80015a0:	eb02 030b 	add.w	r3, r2, fp
 80015a4:	469b      	mov	fp, r3
 80015a6:	f04f 0000 	mov.w	r0, #0
 80015aa:	f04f 0100 	mov.w	r1, #0
 80015ae:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80015b2:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80015b6:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80015ba:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80015be:	1814      	adds	r4, r2, r0
 80015c0:	643c      	str	r4, [r7, #64]	; 0x40
 80015c2:	414b      	adcs	r3, r1
 80015c4:	647b      	str	r3, [r7, #68]	; 0x44
 80015c6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80015ca:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 80015ce:	4b73      	ldr	r3, [pc, #460]	; (800179c <BMP280_ReadTemperatureAndPressure+0x308>)
 80015d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	17da      	asrs	r2, r3, #31
 80015d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80015dc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80015e0:	f04f 0000 	mov.w	r0, #0
 80015e4:	f04f 0100 	mov.w	r1, #0
 80015e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80015ec:	00d9      	lsls	r1, r3, #3
 80015ee:	2000      	movs	r0, #0
 80015f0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80015f4:	1814      	adds	r4, r2, r0
 80015f6:	63bc      	str	r4, [r7, #56]	; 0x38
 80015f8:	414b      	adcs	r3, r1
 80015fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015fc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001600:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001604:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001608:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800160c:	fb03 f102 	mul.w	r1, r3, r2
 8001610:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001614:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001618:	fb02 f303 	mul.w	r3, r2, r3
 800161c:	18ca      	adds	r2, r1, r3
 800161e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001622:	fba3 1303 	umull	r1, r3, r3, r3
 8001626:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800162a:	460b      	mov	r3, r1
 800162c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001634:	18d3      	adds	r3, r2, r3
 8001636:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800163a:	4b59      	ldr	r3, [pc, #356]	; (80017a0 <BMP280_ReadTemperatureAndPressure+0x30c>)
 800163c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001640:	b21b      	sxth	r3, r3
 8001642:	17da      	asrs	r2, r3, #31
 8001644:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001648:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800164c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001650:	462b      	mov	r3, r5
 8001652:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001656:	4642      	mov	r2, r8
 8001658:	fb02 f203 	mul.w	r2, r2, r3
 800165c:	464b      	mov	r3, r9
 800165e:	4621      	mov	r1, r4
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	4413      	add	r3, r2
 8001666:	4622      	mov	r2, r4
 8001668:	4641      	mov	r1, r8
 800166a:	fba2 1201 	umull	r1, r2, r2, r1
 800166e:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8001672:	460a      	mov	r2, r1
 8001674:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001678:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800167c:	4413      	add	r3, r2
 800167e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001682:	f04f 0000 	mov.w	r0, #0
 8001686:	f04f 0100 	mov.w	r1, #0
 800168a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800168e:	4623      	mov	r3, r4
 8001690:	0a18      	lsrs	r0, r3, #8
 8001692:	462b      	mov	r3, r5
 8001694:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001698:	462b      	mov	r3, r5
 800169a:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 800169c:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <BMP280_ReadTemperatureAndPressure+0x310>)
 800169e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	17da      	asrs	r2, r3, #31
 80016a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80016aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80016ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80016b6:	464a      	mov	r2, r9
 80016b8:	fb02 f203 	mul.w	r2, r2, r3
 80016bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80016c0:	4644      	mov	r4, r8
 80016c2:	fb04 f303 	mul.w	r3, r4, r3
 80016c6:	441a      	add	r2, r3
 80016c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016cc:	4644      	mov	r4, r8
 80016ce:	fba3 4304 	umull	r4, r3, r3, r4
 80016d2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016d6:	4623      	mov	r3, r4
 80016d8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80016dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016e0:	18d3      	adds	r3, r2, r3
 80016e2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80016f2:	464c      	mov	r4, r9
 80016f4:	0323      	lsls	r3, r4, #12
 80016f6:	4644      	mov	r4, r8
 80016f8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016fc:	4644      	mov	r4, r8
 80016fe:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001700:	1884      	adds	r4, r0, r2
 8001702:	633c      	str	r4, [r7, #48]	; 0x30
 8001704:	eb41 0303 	adc.w	r3, r1, r3
 8001708:	637b      	str	r3, [r7, #52]	; 0x34
 800170a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800170e:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001712:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001716:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 800171a:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800171e:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8001722:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <BMP280_ReadTemperatureAndPressure+0x314>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	b29b      	uxth	r3, r3
 8001728:	2200      	movs	r2, #0
 800172a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800172e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001732:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8001736:	462b      	mov	r3, r5
 8001738:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800173c:	4642      	mov	r2, r8
 800173e:	fb02 f203 	mul.w	r2, r2, r3
 8001742:	464b      	mov	r3, r9
 8001744:	4621      	mov	r1, r4
 8001746:	fb01 f303 	mul.w	r3, r1, r3
 800174a:	4413      	add	r3, r2
 800174c:	4622      	mov	r2, r4
 800174e:	4641      	mov	r1, r8
 8001750:	fba2 1201 	umull	r1, r2, r2, r1
 8001754:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001758:	460a      	mov	r2, r1
 800175a:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800175e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001762:	4413      	add	r3, r2
 8001764:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001774:	4629      	mov	r1, r5
 8001776:	104a      	asrs	r2, r1, #1
 8001778:	4629      	mov	r1, r5
 800177a:	17cb      	asrs	r3, r1, #31
 800177c:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	  if (var1 == 0) {
 8001780:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001784:	4313      	orrs	r3, r2
 8001786:	d111      	bne.n	80017ac <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 8001788:	2300      	movs	r3, #0
 800178a:	e160      	b.n	8001a4e <BMP280_ReadTemperatureAndPressure+0x5ba>
 800178c:	c2c60000 	.word	0xc2c60000
 8001790:	2000021c 	.word	0x2000021c
 8001794:	20000210 	.word	0x20000210
 8001798:	2000020e 	.word	0x2000020e
 800179c:	2000020c 	.word	0x2000020c
 80017a0:	2000020a 	.word	0x2000020a
 80017a4:	20000208 	.word	0x20000208
 80017a8:	2000021a 	.word	0x2000021a
	  }
	  p = 1048576 - adc_P;
 80017ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80017b0:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80017b4:	17da      	asrs	r2, r3, #31
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80017b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80017ba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80017be:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 80017c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017c6:	105b      	asrs	r3, r3, #1
 80017c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80017cc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017d0:	07db      	lsls	r3, r3, #31
 80017d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80017da:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 80017de:	4621      	mov	r1, r4
 80017e0:	1a89      	subs	r1, r1, r2
 80017e2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80017e6:	4629      	mov	r1, r5
 80017e8:	eb61 0303 	sbc.w	r3, r1, r3
 80017ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80017f0:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80017f4:	4622      	mov	r2, r4
 80017f6:	462b      	mov	r3, r5
 80017f8:	1891      	adds	r1, r2, r2
 80017fa:	6239      	str	r1, [r7, #32]
 80017fc:	415b      	adcs	r3, r3
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001800:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001804:	4621      	mov	r1, r4
 8001806:	1851      	adds	r1, r2, r1
 8001808:	61b9      	str	r1, [r7, #24]
 800180a:	4629      	mov	r1, r5
 800180c:	414b      	adcs	r3, r1
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	f04f 0300 	mov.w	r3, #0
 8001818:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800181c:	4649      	mov	r1, r9
 800181e:	018b      	lsls	r3, r1, #6
 8001820:	4641      	mov	r1, r8
 8001822:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001826:	4641      	mov	r1, r8
 8001828:	018a      	lsls	r2, r1, #6
 800182a:	4641      	mov	r1, r8
 800182c:	1889      	adds	r1, r1, r2
 800182e:	6139      	str	r1, [r7, #16]
 8001830:	4649      	mov	r1, r9
 8001832:	eb43 0101 	adc.w	r1, r3, r1
 8001836:	6179      	str	r1, [r7, #20]
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001844:	4649      	mov	r1, r9
 8001846:	008b      	lsls	r3, r1, #2
 8001848:	4641      	mov	r1, r8
 800184a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800184e:	4641      	mov	r1, r8
 8001850:	008a      	lsls	r2, r1, #2
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	4603      	mov	r3, r0
 8001858:	4622      	mov	r2, r4
 800185a:	189b      	adds	r3, r3, r2
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	460b      	mov	r3, r1
 8001860:	462a      	mov	r2, r5
 8001862:	eb42 0303 	adc.w	r3, r2, r3
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001874:	4649      	mov	r1, r9
 8001876:	008b      	lsls	r3, r1, #2
 8001878:	4641      	mov	r1, r8
 800187a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800187e:	4641      	mov	r1, r8
 8001880:	008a      	lsls	r2, r1, #2
 8001882:	4610      	mov	r0, r2
 8001884:	4619      	mov	r1, r3
 8001886:	4603      	mov	r3, r0
 8001888:	4622      	mov	r2, r4
 800188a:	189b      	adds	r3, r3, r2
 800188c:	67bb      	str	r3, [r7, #120]	; 0x78
 800188e:	462b      	mov	r3, r5
 8001890:	460a      	mov	r2, r1
 8001892:	eb42 0303 	adc.w	r3, r2, r3
 8001896:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001898:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800189c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80018a0:	f7ff fa12 	bl	8000cc8 <__aeabi_ldivmod>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 80018ac:	4b6b      	ldr	r3, [pc, #428]	; (8001a5c <BMP280_ReadTemperatureAndPressure+0x5c8>)
 80018ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	17da      	asrs	r2, r3, #31
 80018b6:	673b      	str	r3, [r7, #112]	; 0x70
 80018b8:	677a      	str	r2, [r7, #116]	; 0x74
 80018ba:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80018be:	f04f 0000 	mov.w	r0, #0
 80018c2:	f04f 0100 	mov.w	r1, #0
 80018c6:	0b50      	lsrs	r0, r2, #13
 80018c8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018cc:	1359      	asrs	r1, r3, #13
 80018ce:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 80018d2:	462b      	mov	r3, r5
 80018d4:	fb00 f203 	mul.w	r2, r0, r3
 80018d8:	4623      	mov	r3, r4
 80018da:	fb03 f301 	mul.w	r3, r3, r1
 80018de:	4413      	add	r3, r2
 80018e0:	4622      	mov	r2, r4
 80018e2:	fba2 1200 	umull	r1, r2, r2, r0
 80018e6:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80018ea:	460a      	mov	r2, r1
 80018ec:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80018f0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80018f4:	4413      	add	r3, r2
 80018f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80018fa:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80018fe:	f04f 0000 	mov.w	r0, #0
 8001902:	f04f 0100 	mov.w	r1, #0
 8001906:	0b50      	lsrs	r0, r2, #13
 8001908:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800190c:	1359      	asrs	r1, r3, #13
 800190e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001912:	462b      	mov	r3, r5
 8001914:	fb00 f203 	mul.w	r2, r0, r3
 8001918:	4623      	mov	r3, r4
 800191a:	fb03 f301 	mul.w	r3, r3, r1
 800191e:	4413      	add	r3, r2
 8001920:	4622      	mov	r2, r4
 8001922:	fba2 1200 	umull	r1, r2, r2, r0
 8001926:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800192a:	460a      	mov	r2, r1
 800192c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001930:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001934:	4413      	add	r3, r2
 8001936:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001946:	4621      	mov	r1, r4
 8001948:	0e4a      	lsrs	r2, r1, #25
 800194a:	4629      	mov	r1, r5
 800194c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001950:	4629      	mov	r1, r5
 8001952:	164b      	asrs	r3, r1, #25
 8001954:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 8001958:	4b41      	ldr	r3, [pc, #260]	; (8001a60 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 800195a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800195e:	b21b      	sxth	r3, r3
 8001960:	17da      	asrs	r2, r3, #31
 8001962:	66bb      	str	r3, [r7, #104]	; 0x68
 8001964:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001966:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800196a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 800196e:	462a      	mov	r2, r5
 8001970:	fb02 f203 	mul.w	r2, r2, r3
 8001974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001978:	4621      	mov	r1, r4
 800197a:	fb01 f303 	mul.w	r3, r1, r3
 800197e:	4413      	add	r3, r2
 8001980:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001984:	4621      	mov	r1, r4
 8001986:	fba2 1201 	umull	r1, r2, r2, r1
 800198a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800198e:	460a      	mov	r2, r1
 8001990:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001994:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001998:	4413      	add	r3, r2
 800199a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	f04f 0300 	mov.w	r3, #0
 80019a6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80019aa:	4621      	mov	r1, r4
 80019ac:	0cca      	lsrs	r2, r1, #19
 80019ae:	4629      	mov	r1, r5
 80019b0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80019b4:	4629      	mov	r1, r5
 80019b6:	14cb      	asrs	r3, r1, #19
 80019b8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 80019bc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80019c0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80019c4:	1884      	adds	r4, r0, r2
 80019c6:	663c      	str	r4, [r7, #96]	; 0x60
 80019c8:	eb41 0303 	adc.w	r3, r1, r3
 80019cc:	667b      	str	r3, [r7, #100]	; 0x64
 80019ce:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80019d2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80019d6:	4621      	mov	r1, r4
 80019d8:	1889      	adds	r1, r1, r2
 80019da:	65b9      	str	r1, [r7, #88]	; 0x58
 80019dc:	4629      	mov	r1, r5
 80019de:	eb43 0101 	adc.w	r1, r3, r1
 80019e2:	65f9      	str	r1, [r7, #92]	; 0x5c
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	f04f 0100 	mov.w	r1, #0
 80019ec:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80019f0:	4623      	mov	r3, r4
 80019f2:	0a18      	lsrs	r0, r3, #8
 80019f4:	462b      	mov	r3, r5
 80019f6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019fa:	462b      	mov	r3, r5
 80019fc:	1219      	asrs	r1, r3, #8
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 8001a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	17da      	asrs	r2, r3, #31
 8001a08:	653b      	str	r3, [r7, #80]	; 0x50
 8001a0a:	657a      	str	r2, [r7, #84]	; 0x54
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	f04f 0300 	mov.w	r3, #0
 8001a14:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001a18:	464c      	mov	r4, r9
 8001a1a:	0123      	lsls	r3, r4, #4
 8001a1c:	4644      	mov	r4, r8
 8001a1e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a22:	4644      	mov	r4, r8
 8001a24:	0122      	lsls	r2, r4, #4
 8001a26:	1884      	adds	r4, r0, r2
 8001a28:	603c      	str	r4, [r7, #0]
 8001a2a:	eb41 0303 	adc.w	r3, r1, r3
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a34:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  *pressure = (int32_t)p/256;
 8001a38:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	da00      	bge.n	8001a42 <BMP280_ReadTemperatureAndPressure+0x5ae>
 8001a40:	33ff      	adds	r3, #255	; 0xff
 8001a42:	121b      	asrs	r3, r3, #8
 8001a44:	461a      	mov	r2, r3
 8001a46:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a4a:	601a      	str	r2, [r3, #0]

	  return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001a54:	46bd      	mov	sp, r7
 8001a56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000216 	.word	0x20000216
 8001a60:	20000214 	.word	0x20000214
 8001a64:	20000212 	.word	0x20000212

08001a68 <lcd_send_cmd>:

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
//#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f023 030f 	bic.w	r3, r3, #15
 8001a78:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	f043 030c 	orr.w	r3, r3, #12
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	f043 0308 	orr.w	r3, r3, #8
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001a94:	7bbb      	ldrb	r3, [r7, #14]
 8001a96:	f043 030c 	orr.w	r3, r3, #12
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001a9e:	7bbb      	ldrb	r3, [r7, #14]
 8001aa0:	f043 0308 	orr.w	r3, r3, #8
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001aa8:	f107 0208 	add.w	r2, r7, #8
 8001aac:	2364      	movs	r3, #100	; 0x64
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	214e      	movs	r1, #78	; 0x4e
 8001ab4:	4803      	ldr	r0, [pc, #12]	; (8001ac4 <lcd_send_cmd+0x5c>)
 8001ab6:	f001 ff35 	bl	8003924 <HAL_I2C_Master_Transmit>
}
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000220 	.word	0x20000220

08001ac8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af02      	add	r7, sp, #8
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	f023 030f 	bic.w	r3, r3, #15
 8001ad8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	f043 030d 	orr.w	r3, r3, #13
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	f043 0309 	orr.w	r3, r3, #9
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001af4:	7bbb      	ldrb	r3, [r7, #14]
 8001af6:	f043 030d 	orr.w	r3, r3, #13
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001afe:	7bbb      	ldrb	r3, [r7, #14]
 8001b00:	f043 0309 	orr.w	r3, r3, #9
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001b08:	f107 0208 	add.w	r2, r7, #8
 8001b0c:	2364      	movs	r3, #100	; 0x64
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2304      	movs	r3, #4
 8001b12:	214e      	movs	r1, #78	; 0x4e
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <lcd_send_data+0x5c>)
 8001b16:	f001 ff05 	bl	8003924 <HAL_I2C_Master_Transmit>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000220 	.word	0x20000220

08001b28 <lcd_clear>:

void lcd_clear (void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001b2e:	2080      	movs	r0, #128	; 0x80
 8001b30:	f7ff ff9a 	bl	8001a68 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	e005      	b.n	8001b46 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001b3a:	2020      	movs	r0, #32
 8001b3c:	f7ff ffc4 	bl	8001ac8 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3301      	adds	r3, #1
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b45      	cmp	r3, #69	; 0x45
 8001b4a:	ddf6      	ble.n	8001b3a <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f000 f804 	bl	8001b5c <lcd_put_cur>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
    switch (row)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <lcd_put_cur+0x18>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d005      	beq.n	8001b7e <lcd_put_cur+0x22>
 8001b72:	e009      	b.n	8001b88 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b7a:	603b      	str	r3, [r7, #0]
            break;
 8001b7c:	e004      	b.n	8001b88 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b84:	603b      	str	r3, [r7, #0]
            break;
 8001b86:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff6b 	bl	8001a68 <lcd_send_cmd>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <lcd_init>:


void lcd_init (void)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001b9e:	2032      	movs	r0, #50	; 0x32
 8001ba0:	f001 fa8a 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001ba4:	2030      	movs	r0, #48	; 0x30
 8001ba6:	f7ff ff5f 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001baa:	2005      	movs	r0, #5
 8001bac:	f001 fa84 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001bb0:	2030      	movs	r0, #48	; 0x30
 8001bb2:	f7ff ff59 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f001 fa7e 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001bbc:	2030      	movs	r0, #48	; 0x30
 8001bbe:	f7ff ff53 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(10);
 8001bc2:	200a      	movs	r0, #10
 8001bc4:	f001 fa78 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001bc8:	2020      	movs	r0, #32
 8001bca:	f7ff ff4d 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(10);
 8001bce:	200a      	movs	r0, #10
 8001bd0:	f001 fa72 	bl	80030b8 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001bd4:	2028      	movs	r0, #40	; 0x28
 8001bd6:	f7ff ff47 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f001 fa6c 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001be0:	2008      	movs	r0, #8
 8001be2:	f7ff ff41 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001be6:	2001      	movs	r0, #1
 8001be8:	f001 fa66 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001bec:	2001      	movs	r0, #1
 8001bee:	f7ff ff3b 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	f001 fa60 	bl	80030b8 <HAL_Delay>
	HAL_Delay(1);
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f001 fa5d 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001bfe:	2006      	movs	r0, #6
 8001c00:	f7ff ff32 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001c04:	2001      	movs	r0, #1
 8001c06:	f001 fa57 	bl	80030b8 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001c0a:	200c      	movs	r0, #12
 8001c0c:	f7ff ff2c 	bl	8001a68 <lcd_send_cmd>
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	while (*str)
 8001c1c:	e006      	b.n	8001c2c <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	607a      	str	r2, [r7, #4]
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff ff4e 	bl	8001ac8 <lcd_send_data>
	while (*str)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1f4      	bne.n	8001c1e <lcd_send_string+0xa>
	}
}
 8001c34:	bf00      	nop
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <calculate_pid>:
	float Kd;
	float dt;
	float previous_error, previous_integral;
}pid_t;

float calculate_pid(pid_t* pid, float yr, float y){
 8001c40:	b5b0      	push	{r4, r5, r7, lr}
 8001c42:	b08c      	sub	sp, #48	; 0x30
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c4c:	edc7 0a01 	vstr	s1, [r7, #4]
	float u=0, P, I, D, e, integral, derivative;
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	62fb      	str	r3, [r7, #44]	; 0x2c

	e = yr-y;
 8001c56:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c62:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	//proportional part
	P = pid->Kp * e;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c74:	edc7 7a08 	vstr	s15, [r7, #32]

	//integral part
	integral = pid->previous_integral + (e+pid->previous_error);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	edd3 6a04 	vldr	s13, [r3, #16]
 8001c84:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c90:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if(integral > 500.0) integral = 500.0;
 8001c94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c98:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001d9c <calculate_pid+0x15c>
 8001c9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca4:	dd01      	ble.n	8001caa <calculate_pid+0x6a>
 8001ca6:	4b3e      	ldr	r3, [pc, #248]	; (8001da0 <calculate_pid+0x160>)
 8001ca8:	62bb      	str	r3, [r7, #40]	; 0x28
	if(integral < -500.0) integral = -500.0;
 8001caa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001cae:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001da4 <calculate_pid+0x164>
 8001cb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cba:	d501      	bpl.n	8001cc0 <calculate_pid+0x80>
 8001cbc:	4b3a      	ldr	r3, [pc, #232]	; (8001da8 <calculate_pid+0x168>)
 8001cbe:	62bb      	str	r3, [r7, #40]	; 0x28
	pid->previous_integral = integral;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cc4:	615a      	str	r2, [r3, #20]
	I = pid->Ki*integral*(pid->dt/2.0);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ccc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd4:	ee17 0a90 	vmov	r0, s15
 8001cd8:	f7fe fc56 	bl	8000588 <__aeabi_f2d>
 8001cdc:	4604      	mov	r4, r0
 8001cde:	460d      	mov	r5, r1
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fc4f 	bl	8000588 <__aeabi_f2d>
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf2:	f7fe fdcb 	bl	800088c <__aeabi_ddiv>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	4629      	mov	r1, r5
 8001cfe:	f7fe fc9b 	bl	8000638 <__aeabi_dmul>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4610      	mov	r0, r2
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f7fe ff8d 	bl	8000c28 <__aeabi_d2f>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	61fb      	str	r3, [r7, #28]

	//derivative part
	derivative = (e - pid->previous_error)/pid->dt;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d18:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001d1c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d2a:	edc7 7a06 	vstr	s15, [r7, #24]
	pid->previous_error = e;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d32:	611a      	str	r2, [r3, #16]
	D = pid->Kd*derivative;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d3a:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d42:	edc7 7a05 	vstr	s15, [r7, #20]
	//sum of all parts
	u = (P  + I + D); //without saturation
 8001d46:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d52:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	if (u > 49.0)
 8001d5e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001d62:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001dac <calculate_pid+0x16c>
 8001d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6e:	dd02      	ble.n	8001d76 <calculate_pid+0x136>
	{
		u = 49.0;
 8001d70:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <calculate_pid+0x170>)
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d74:	e00a      	b.n	8001d8c <calculate_pid+0x14c>
	}
	else if (u < -49)
 8001d76:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001d7a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001db4 <calculate_pid+0x174>
 8001d7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d86:	d501      	bpl.n	8001d8c <calculate_pid+0x14c>
	{
		u = -49;
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <calculate_pid+0x178>)
 8001d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	return u;
 8001d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8e:	ee07 3a90 	vmov	s15, r3
}
 8001d92:	eeb0 0a67 	vmov.f32	s0, s15
 8001d96:	3730      	adds	r7, #48	; 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d9c:	43fa0000 	.word	0x43fa0000
 8001da0:	43fa0000 	.word	0x43fa0000
 8001da4:	c3fa0000 	.word	0xc3fa0000
 8001da8:	c3fa0000 	.word	0xc3fa0000
 8001dac:	42440000 	.word	0x42440000
 8001db0:	42440000 	.word	0x42440000
 8001db4:	c2440000 	.word	0xc2440000
 8001db8:	c2440000 	.word	0xc2440000

08001dbc <lcd_zakres>:

void lcd_zakres()
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	lcd_clear();
 8001dc0:	f7ff feb2 	bl	8001b28 <lcd_clear>
	lcd_put_cur(0, 0);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff fec8 	bl	8001b5c <lcd_put_cur>
	lcd_send_string("Wprowadz wartosc");
 8001dcc:	4809      	ldr	r0, [pc, #36]	; (8001df4 <lcd_zakres+0x38>)
 8001dce:	f7ff ff21 	bl	8001c14 <lcd_send_string>
	lcd_put_cur(1, 0);
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f7ff fec1 	bl	8001b5c <lcd_put_cur>
	lcd_send_string("z zakresu 25-55");
 8001dda:	4807      	ldr	r0, [pc, #28]	; (8001df8 <lcd_zakres+0x3c>)
 8001ddc:	f7ff ff1a 	bl	8001c14 <lcd_send_string>
	good_number = true;
 8001de0:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <lcd_zakres+0x40>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
	HAL_Delay(2000);
 8001de6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001dea:	f001 f965 	bl	80030b8 <HAL_Delay>
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	0800ca50 	.word	0x0800ca50
 8001df8:	0800ca64 	.word	0x0800ca64
 8001dfc:	20000005 	.word	0x20000005

08001e00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08e      	sub	sp, #56	; 0x38
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e06:	f001 f8fa 	bl	8002ffe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e0a:	f000 f953 	bl	80020b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e0e:	f000 fbdd 	bl	80025cc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001e12:	f000 fb7d 	bl	8002510 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001e16:	f000 fbab 	bl	8002570 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001e1a:	f000 f9b3 	bl	8002184 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001e1e:	f000 f9f1 	bl	8002204 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001e22:	f000 fa2f 	bl	8002284 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001e26:	f000 fa87 	bl	8002338 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001e2a:	f000 fafb 	bl	8002424 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  BMP280_Init(&hi2c2, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001e2e:	2301      	movs	r3, #1
 8001e30:	2203      	movs	r2, #3
 8001e32:	2101      	movs	r1, #1
 8001e34:	4889      	ldr	r0, [pc, #548]	; (800205c <main+0x25c>)
 8001e36:	f7ff f9e3 	bl	8001200 <BMP280_Init>
  lcd_init ();
 8001e3a:	f7ff feae 	bl	8001b9a <lcd_init>
  lcd_send_string ("Czujnik BMP280");
 8001e3e:	4888      	ldr	r0, [pc, #544]	; (8002060 <main+0x260>)
 8001e40:	f7ff fee8 	bl	8001c14 <lcd_send_string>
  HAL_Delay(100);
 8001e44:	2064      	movs	r0, #100	; 0x64
 8001e46:	f001 f937 	bl	80030b8 <HAL_Delay>
  lcd_put_cur(1, 0);
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	f7ff fe85 	bl	8001b5c <lcd_put_cur>
  lcd_send_string("I2C1-BMP,I2C4-LCD");
 8001e52:	4884      	ldr	r0, [pc, #528]	; (8002064 <main+0x264>)
 8001e54:	f7ff fede 	bl	8001c14 <lcd_send_string>
  HAL_Delay(2000);
 8001e58:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e5c:	f001 f92c 	bl	80030b8 <HAL_Delay>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001e60:	2100      	movs	r1, #0
 8001e62:	4881      	ldr	r0, [pc, #516]	; (8002068 <main+0x268>)
 8001e64:	f003 fe7c 	bl	8005b60 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4880      	ldr	r0, [pc, #512]	; (800206c <main+0x26c>)
 8001e6c:	f003 fe78 	bl	8005b60 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001e70:	213c      	movs	r1, #60	; 0x3c
 8001e72:	487f      	ldr	r0, [pc, #508]	; (8002070 <main+0x270>)
 8001e74:	f004 f814 	bl	8005ea0 <HAL_TIM_Encoder_Start>
  pid_t pid1 = { .Kp=42.71, .Ki=0.1323, .Kd=0.0, .dt=dt, .previous_error=0, .previous_integral=0};
 8001e78:	4b7e      	ldr	r3, [pc, #504]	; (8002074 <main+0x274>)
 8001e7a:	603b      	str	r3, [r7, #0]
 8001e7c:	4b7e      	ldr	r3, [pc, #504]	; (8002078 <main+0x278>)
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	4b7d      	ldr	r3, [pc, #500]	; (800207c <main+0x27c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	f04f 0300 	mov.w	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001e98:	4979      	ldr	r1, [pc, #484]	; (8002080 <main+0x280>)
 8001e9a:	487a      	ldr	r0, [pc, #488]	; (8002084 <main+0x284>)
 8001e9c:	f7ff fafa 	bl	8001494 <BMP280_ReadTemperatureAndPressure>
	sprintf((char*)text, "%.2f, ", temperature);
 8001ea0:	4b78      	ldr	r3, [pc, #480]	; (8002084 <main+0x284>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fb6f 	bl	8000588 <__aeabi_f2d>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	f107 0018 	add.w	r0, r7, #24
 8001eb2:	4975      	ldr	r1, [pc, #468]	; (8002088 <main+0x288>)
 8001eb4:	f007 ffc0 	bl	8009e38 <siprintf>
	//HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 1000);
	if (HAL_GPIO_ReadPin(Przycisk_GPIO_Port, Przycisk_Pin) == GPIO_PIN_RESET)
 8001eb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ebc:	4873      	ldr	r0, [pc, #460]	; (800208c <main+0x28c>)
 8001ebe:	f001 fc6f 	bl	80037a0 <HAL_GPIO_ReadPin>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d11b      	bne.n	8001f00 <main+0x100>
	{
		sterowanie = !sterowanie;
 8001ec8:	4b71      	ldr	r3, [pc, #452]	; (8002090 <main+0x290>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	bf14      	ite	ne
 8001ed0:	2301      	movne	r3, #1
 8001ed2:	2300      	moveq	r3, #0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	f083 0301 	eor.w	r3, r3, #1
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4b6b      	ldr	r3, [pc, #428]	; (8002090 <main+0x290>)
 8001ee4:	701a      	strb	r2, [r3, #0]
		while (HAL_GPIO_ReadPin(Przycisk_GPIO_Port, Przycisk_Pin) == GPIO_PIN_RESET)
 8001ee6:	e003      	b.n	8001ef0 <main+0xf0>
		{
			BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001ee8:	4965      	ldr	r1, [pc, #404]	; (8002080 <main+0x280>)
 8001eea:	4866      	ldr	r0, [pc, #408]	; (8002084 <main+0x284>)
 8001eec:	f7ff fad2 	bl	8001494 <BMP280_ReadTemperatureAndPressure>
		while (HAL_GPIO_ReadPin(Przycisk_GPIO_Port, Przycisk_Pin) == GPIO_PIN_RESET)
 8001ef0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ef4:	4865      	ldr	r0, [pc, #404]	; (800208c <main+0x28c>)
 8001ef6:	f001 fc53 	bl	80037a0 <HAL_GPIO_ReadPin>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d0f3      	beq.n	8001ee8 <main+0xe8>
	 	}
	}
	if(sterowanie)
 8001f00:	4b63      	ldr	r3, [pc, #396]	; (8002090 <main+0x290>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d027      	beq.n	8001f58 <main+0x158>
	{
		HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 800);
 8001f08:	f107 0318 	add.w	r3, r7, #24
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe f9cf 	bl	80002b0 <strlen>
 8001f12:	4603      	mov	r3, r0
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	f107 0118 	add.w	r1, r7, #24
 8001f1a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001f1e:	485d      	ldr	r0, [pc, #372]	; (8002094 <main+0x294>)
 8001f20:	f004 fec4 	bl	8006cac <HAL_UART_Transmit>
		temp_zadana = (float)__HAL_TIM_GET_COUNTER(&htim1) + 20.0;
 8001f24:	4b52      	ldr	r3, [pc, #328]	; (8002070 <main+0x270>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2a:	ee07 3a90 	vmov	s15, r3
 8001f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f32:	ee17 0a90 	vmov	r0, s15
 8001f36:	f7fe fb27 	bl	8000588 <__aeabi_f2d>
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	4b56      	ldr	r3, [pc, #344]	; (8002098 <main+0x298>)
 8001f40:	f7fe f9c4 	bl	80002cc <__adddf3>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f7fe fe6c 	bl	8000c28 <__aeabi_d2f>
 8001f50:	4603      	mov	r3, r0
 8001f52:	4a52      	ldr	r2, [pc, #328]	; (800209c <main+0x29c>)
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e00d      	b.n	8001f74 <main+0x174>
	}
	else
	{
		HAL_UART_Receive_IT(&huart3, (uint8_t*)tx_zadana, 2);
 8001f58:	2202      	movs	r2, #2
 8001f5a:	4951      	ldr	r1, [pc, #324]	; (80020a0 <main+0x2a0>)
 8001f5c:	484d      	ldr	r0, [pc, #308]	; (8002094 <main+0x294>)
 8001f5e:	f004 ff28 	bl	8006db2 <HAL_UART_Receive_IT>
		if (!good_number)
 8001f62:	4b50      	ldr	r3, [pc, #320]	; (80020a4 <main+0x2a4>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	f083 0301 	eor.w	r3, r3, #1
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <main+0x174>
		{
			lcd_zakres();
 8001f70:	f7ff ff24 	bl	8001dbc <lcd_zakres>
		}
	}
	lcd_clear ();
 8001f74:	f7ff fdd8 	bl	8001b28 <lcd_clear>
	lcd_put_cur(0, 0);
 8001f78:	2100      	movs	r1, #0
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f7ff fdee 	bl	8001b5c <lcd_put_cur>
	sprintf((char*)text, "Temp.  %.2f  C", temperature);
 8001f80:	4b40      	ldr	r3, [pc, #256]	; (8002084 <main+0x284>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe faff 	bl	8000588 <__aeabi_f2d>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	f107 0018 	add.w	r0, r7, #24
 8001f92:	4945      	ldr	r1, [pc, #276]	; (80020a8 <main+0x2a8>)
 8001f94:	f007 ff50 	bl	8009e38 <siprintf>
	lcd_send_string(text);
 8001f98:	f107 0318 	add.w	r3, r7, #24
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fe39 	bl	8001c14 <lcd_send_string>
	lcd_put_cur(1, 0);
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	f7ff fdd9 	bl	8001b5c <lcd_put_cur>

	sprintf((char*)text, "T_zad. %.2f  C", temp_zadana);
 8001faa:	4b3c      	ldr	r3, [pc, #240]	; (800209c <main+0x29c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe faea 	bl	8000588 <__aeabi_f2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	f107 0018 	add.w	r0, r7, #24
 8001fbc:	493b      	ldr	r1, [pc, #236]	; (80020ac <main+0x2ac>)
 8001fbe:	f007 ff3b 	bl	8009e38 <siprintf>
	lcd_send_string(text);
 8001fc2:	f107 0318 	add.w	r3, r7, #24
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fe24 	bl	8001c14 <lcd_send_string>

	pid_output = calculate_pid(&pid1, temp_zadana, temperature);
 8001fcc:	4b33      	ldr	r3, [pc, #204]	; (800209c <main+0x29c>)
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <main+0x284>)
 8001fd4:	ed93 7a00 	vldr	s14, [r3]
 8001fd8:	463b      	mov	r3, r7
 8001fda:	eef0 0a47 	vmov.f32	s1, s14
 8001fde:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fe2c 	bl	8001c40 <calculate_pid>
 8001fe8:	eef0 7a40 	vmov.f32	s15, s0
 8001fec:	4b30      	ldr	r3, [pc, #192]	; (80020b0 <main+0x2b0>)
 8001fee:	edc3 7a00 	vstr	s15, [r3]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (int)pid_output);
 8001ff2:	4b2f      	ldr	r3, [pc, #188]	; (80020b0 <main+0x2b0>)
 8001ff4:	edd3 7a00 	vldr	s15, [r3]
 8001ff8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ffc:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <main+0x268>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	ee17 2a90 	vmov	r2, s15
 8002004:	635a      	str	r2, [r3, #52]	; 0x34
	if(pid_output>0.0)
 8002006:	4b2a      	ldr	r3, [pc, #168]	; (80020b0 <main+0x2b0>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002014:	dd0e      	ble.n	8002034 <main+0x234>
	{

		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (int)pid_output);
 8002016:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <main+0x2b0>)
 8002018:	edd3 7a00 	vldr	s15, [r3]
 800201c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <main+0x268>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	ee17 2a90 	vmov	r2, s15
 8002028:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800202a:	4b10      	ldr	r3, [pc, #64]	; (800206c <main+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2200      	movs	r2, #0
 8002030:	635a      	str	r2, [r3, #52]	; 0x34
 8002032:	e00e      	b.n	8002052 <main+0x252>
	}
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (-1)*(int)pid_output);
 8002034:	4b1e      	ldr	r3, [pc, #120]	; (80020b0 <main+0x2b0>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800203e:	ee17 3a90 	vmov	r3, s15
 8002042:	425a      	negs	r2, r3
 8002044:	4b09      	ldr	r3, [pc, #36]	; (800206c <main+0x26c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800204a:	4b07      	ldr	r3, [pc, #28]	; (8002068 <main+0x268>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2200      	movs	r2, #0
 8002050:	635a      	str	r2, [r3, #52]	; 0x34
	}
	HAL_Delay(1000);
 8002052:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002056:	f001 f82f 	bl	80030b8 <HAL_Delay>
	BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 800205a:	e71d      	b.n	8001e98 <main+0x98>
 800205c:	20000274 	.word	0x20000274
 8002060:	0800ca74 	.word	0x0800ca74
 8002064:	0800ca84 	.word	0x0800ca84
 8002068:	20000314 	.word	0x20000314
 800206c:	20000360 	.word	0x20000360
 8002070:	200002c8 	.word	0x200002c8
 8002074:	422ad70a 	.word	0x422ad70a
 8002078:	3e0779a7 	.word	0x3e0779a7
 800207c:	20000008 	.word	0x20000008
 8002080:	20000940 	.word	0x20000940
 8002084:	2000093c 	.word	0x2000093c
 8002088:	0800ca98 	.word	0x0800ca98
 800208c:	40021400 	.word	0x40021400
 8002090:	20000004 	.word	0x20000004
 8002094:	200003ac 	.word	0x200003ac
 8002098:	40340000 	.word	0x40340000
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000944 	.word	0x20000944
 80020a4:	20000005 	.word	0x20000005
 80020a8:	0800caa0 	.word	0x0800caa0
 80020ac:	0800cab0 	.word	0x0800cab0
 80020b0:	20000948 	.word	0x20000948

080020b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	; 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 0320 	add.w	r3, r7, #32
 80020be:	2230      	movs	r2, #48	; 0x30
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f007 ff1b 	bl	8009efe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80020d8:	f002 fbc0 	bl	800485c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020dc:	4b27      	ldr	r3, [pc, #156]	; (800217c <SystemClock_Config+0xc8>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	4a26      	ldr	r2, [pc, #152]	; (800217c <SystemClock_Config+0xc8>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	; 0x40
 80020e8:	4b24      	ldr	r3, [pc, #144]	; (800217c <SystemClock_Config+0xc8>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020f4:	4b22      	ldr	r3, [pc, #136]	; (8002180 <SystemClock_Config+0xcc>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020fc:	4a20      	ldr	r2, [pc, #128]	; (8002180 <SystemClock_Config+0xcc>)
 80020fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b1e      	ldr	r3, [pc, #120]	; (8002180 <SystemClock_Config+0xcc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002110:	2301      	movs	r3, #1
 8002112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002114:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800211a:	2302      	movs	r3, #2
 800211c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800211e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002122:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002128:	2348      	movs	r3, #72	; 0x48
 800212a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800212c:	2302      	movs	r3, #2
 800212e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002130:	2303      	movs	r3, #3
 8002132:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002134:	f107 0320 	add.w	r3, r7, #32
 8002138:	4618      	mov	r0, r3
 800213a:	f002 fb9f 	bl	800487c <HAL_RCC_OscConfig>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002144:	f000 fba4 	bl	8002890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002148:	230f      	movs	r3, #15
 800214a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800214c:	2302      	movs	r3, #2
 800214e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002154:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800215e:	f107 030c 	add.w	r3, r7, #12
 8002162:	2102      	movs	r1, #2
 8002164:	4618      	mov	r0, r3
 8002166:	f002 fe2d 	bl	8004dc4 <HAL_RCC_ClockConfig>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002170:	f000 fb8e 	bl	8002890 <Error_Handler>
  }
}
 8002174:	bf00      	nop
 8002176:	3750      	adds	r7, #80	; 0x50
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40023800 	.word	0x40023800
 8002180:	40007000 	.word	0x40007000

08002184 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002188:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <MX_I2C1_Init+0x74>)
 800218a:	4a1c      	ldr	r2, [pc, #112]	; (80021fc <MX_I2C1_Init+0x78>)
 800218c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <MX_I2C1_Init+0x74>)
 8002190:	4a1b      	ldr	r2, [pc, #108]	; (8002200 <MX_I2C1_Init+0x7c>)
 8002192:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <MX_I2C1_Init+0x74>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800219a:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <MX_I2C1_Init+0x74>)
 800219c:	2201      	movs	r2, #1
 800219e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021a0:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80021a6:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021b2:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021be:	480e      	ldr	r0, [pc, #56]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021c0:	f001 fb20 	bl	8003804 <HAL_I2C_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021ca:	f000 fb61 	bl	8002890 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021ce:	2100      	movs	r1, #0
 80021d0:	4809      	ldr	r0, [pc, #36]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021d2:	f002 f963 	bl	800449c <HAL_I2CEx_ConfigAnalogFilter>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80021dc:	f000 fb58 	bl	8002890 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80021e0:	2100      	movs	r1, #0
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_I2C1_Init+0x74>)
 80021e4:	f002 f9a5 	bl	8004532 <HAL_I2CEx_ConfigDigitalFilter>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80021ee:	f000 fb4f 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000220 	.word	0x20000220
 80021fc:	40005400 	.word	0x40005400
 8002200:	00808cd2 	.word	0x00808cd2

08002204 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002208:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <MX_I2C2_Init+0x74>)
 800220a:	4a1c      	ldr	r2, [pc, #112]	; (800227c <MX_I2C2_Init+0x78>)
 800220c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 800220e:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <MX_I2C2_Init+0x74>)
 8002210:	4a1b      	ldr	r2, [pc, #108]	; (8002280 <MX_I2C2_Init+0x7c>)
 8002212:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002214:	4b18      	ldr	r3, [pc, #96]	; (8002278 <MX_I2C2_Init+0x74>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800221a:	4b17      	ldr	r3, [pc, #92]	; (8002278 <MX_I2C2_Init+0x74>)
 800221c:	2201      	movs	r2, #1
 800221e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002220:	4b15      	ldr	r3, [pc, #84]	; (8002278 <MX_I2C2_Init+0x74>)
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002226:	4b14      	ldr	r3, [pc, #80]	; (8002278 <MX_I2C2_Init+0x74>)
 8002228:	2200      	movs	r2, #0
 800222a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800222c:	4b12      	ldr	r3, [pc, #72]	; (8002278 <MX_I2C2_Init+0x74>)
 800222e:	2200      	movs	r2, #0
 8002230:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <MX_I2C2_Init+0x74>)
 8002234:	2200      	movs	r2, #0
 8002236:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <MX_I2C2_Init+0x74>)
 800223a:	2200      	movs	r2, #0
 800223c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800223e:	480e      	ldr	r0, [pc, #56]	; (8002278 <MX_I2C2_Init+0x74>)
 8002240:	f001 fae0 	bl	8003804 <HAL_I2C_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800224a:	f000 fb21 	bl	8002890 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800224e:	2100      	movs	r1, #0
 8002250:	4809      	ldr	r0, [pc, #36]	; (8002278 <MX_I2C2_Init+0x74>)
 8002252:	f002 f923 	bl	800449c <HAL_I2CEx_ConfigAnalogFilter>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800225c:	f000 fb18 	bl	8002890 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002260:	2100      	movs	r1, #0
 8002262:	4805      	ldr	r0, [pc, #20]	; (8002278 <MX_I2C2_Init+0x74>)
 8002264:	f002 f965 	bl	8004532 <HAL_I2CEx_ConfigDigitalFilter>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800226e:	f000 fb0f 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000274 	.word	0x20000274
 800227c:	40005800 	.word	0x40005800
 8002280:	00808cd2 	.word	0x00808cd2

08002284 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08c      	sub	sp, #48	; 0x30
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800228a:	f107 030c 	add.w	r3, r7, #12
 800228e:	2224      	movs	r2, #36	; 0x24
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f007 fe33 	bl	8009efe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002298:	463b      	mov	r3, r7
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022a2:	4b23      	ldr	r3, [pc, #140]	; (8002330 <MX_TIM1_Init+0xac>)
 80022a4:	4a23      	ldr	r2, [pc, #140]	; (8002334 <MX_TIM1_Init+0xb0>)
 80022a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80022a8:	4b21      	ldr	r3, [pc, #132]	; (8002330 <MX_TIM1_Init+0xac>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ae:	4b20      	ldr	r3, [pc, #128]	; (8002330 <MX_TIM1_Init+0xac>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 30;
 80022b4:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <MX_TIM1_Init+0xac>)
 80022b6:	221e      	movs	r2, #30
 80022b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ba:	4b1d      	ldr	r3, [pc, #116]	; (8002330 <MX_TIM1_Init+0xac>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022c0:	4b1b      	ldr	r3, [pc, #108]	; (8002330 <MX_TIM1_Init+0xac>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c6:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <MX_TIM1_Init+0xac>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022d4:	2301      	movs	r3, #1
 80022d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022d8:	2300      	movs	r3, #0
 80022da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022e0:	2300      	movs	r3, #0
 80022e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022e4:	2301      	movs	r3, #1
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	4619      	mov	r1, r3
 80022f6:	480e      	ldr	r0, [pc, #56]	; (8002330 <MX_TIM1_Init+0xac>)
 80022f8:	f003 fd2c 	bl	8005d54 <HAL_TIM_Encoder_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002302:	f000 fac5 	bl	8002890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002306:	2300      	movs	r3, #0
 8002308:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800230a:	2300      	movs	r3, #0
 800230c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230e:	2300      	movs	r3, #0
 8002310:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002312:	463b      	mov	r3, r7
 8002314:	4619      	mov	r1, r3
 8002316:	4806      	ldr	r0, [pc, #24]	; (8002330 <MX_TIM1_Init+0xac>)
 8002318:	f004 fbec 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8002322:	f000 fab5 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	3730      	adds	r7, #48	; 0x30
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200002c8 	.word	0x200002c8
 8002334:	40010000 	.word	0x40010000

08002338 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	; 0x38
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800233e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002358:	463b      	mov	r3, r7
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	60da      	str	r2, [r3, #12]
 8002364:	611a      	str	r2, [r3, #16]
 8002366:	615a      	str	r2, [r3, #20]
 8002368:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <MX_TIM2_Init+0xe8>)
 800236c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002370:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002372:	4b2b      	ldr	r3, [pc, #172]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002374:	2200      	movs	r2, #0
 8002376:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b29      	ldr	r3, [pc, #164]	; (8002420 <MX_TIM2_Init+0xe8>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 800237e:	4b28      	ldr	r3, [pc, #160]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002380:	2231      	movs	r2, #49	; 0x31
 8002382:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002384:	4b26      	ldr	r3, [pc, #152]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002386:	2200      	movs	r2, #0
 8002388:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238a:	4b25      	ldr	r3, [pc, #148]	; (8002420 <MX_TIM2_Init+0xe8>)
 800238c:	2200      	movs	r2, #0
 800238e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002390:	4823      	ldr	r0, [pc, #140]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002392:	f003 fb2d 	bl	80059f0 <HAL_TIM_Base_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800239c:	f000 fa78 	bl	8002890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023aa:	4619      	mov	r1, r3
 80023ac:	481c      	ldr	r0, [pc, #112]	; (8002420 <MX_TIM2_Init+0xe8>)
 80023ae:	f003 ff19 	bl	80061e4 <HAL_TIM_ConfigClockSource>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80023b8:	f000 fa6a 	bl	8002890 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80023bc:	4818      	ldr	r0, [pc, #96]	; (8002420 <MX_TIM2_Init+0xe8>)
 80023be:	f003 fb6e 	bl	8005a9e <HAL_TIM_PWM_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80023c8:	f000 fa62 	bl	8002890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023d4:	f107 031c 	add.w	r3, r7, #28
 80023d8:	4619      	mov	r1, r3
 80023da:	4811      	ldr	r0, [pc, #68]	; (8002420 <MX_TIM2_Init+0xe8>)
 80023dc:	f004 fb8a 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80023e6:	f000 fa53 	bl	8002890 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ea:	2360      	movs	r3, #96	; 0x60
 80023ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fa:	463b      	mov	r3, r7
 80023fc:	2200      	movs	r2, #0
 80023fe:	4619      	mov	r1, r3
 8002400:	4807      	ldr	r0, [pc, #28]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002402:	f003 fddb 	bl	8005fbc <HAL_TIM_PWM_ConfigChannel>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800240c:	f000 fa40 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002410:	4803      	ldr	r0, [pc, #12]	; (8002420 <MX_TIM2_Init+0xe8>)
 8002412:	f000 fb83 	bl	8002b1c <HAL_TIM_MspPostInit>

}
 8002416:	bf00      	nop
 8002418:	3738      	adds	r7, #56	; 0x38
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000314 	.word	0x20000314

08002424 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08e      	sub	sp, #56	; 0x38
 8002428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	609a      	str	r2, [r3, #8]
 8002436:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002438:	f107 031c 	add.w	r3, r7, #28
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002444:	463b      	mov	r3, r7
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	605a      	str	r2, [r3, #4]
 800244c:	609a      	str	r2, [r3, #8]
 800244e:	60da      	str	r2, [r3, #12]
 8002450:	611a      	str	r2, [r3, #16]
 8002452:	615a      	str	r2, [r3, #20]
 8002454:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <MX_TIM3_Init+0xe4>)
 8002458:	4a2c      	ldr	r2, [pc, #176]	; (800250c <MX_TIM3_Init+0xe8>)
 800245a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800245c:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <MX_TIM3_Init+0xe4>)
 800245e:	2200      	movs	r2, #0
 8002460:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002462:	4b29      	ldr	r3, [pc, #164]	; (8002508 <MX_TIM3_Init+0xe4>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002468:	4b27      	ldr	r3, [pc, #156]	; (8002508 <MX_TIM3_Init+0xe4>)
 800246a:	2231      	movs	r2, #49	; 0x31
 800246c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246e:	4b26      	ldr	r3, [pc, #152]	; (8002508 <MX_TIM3_Init+0xe4>)
 8002470:	2200      	movs	r2, #0
 8002472:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002474:	4b24      	ldr	r3, [pc, #144]	; (8002508 <MX_TIM3_Init+0xe4>)
 8002476:	2200      	movs	r2, #0
 8002478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800247a:	4823      	ldr	r0, [pc, #140]	; (8002508 <MX_TIM3_Init+0xe4>)
 800247c:	f003 fab8 	bl	80059f0 <HAL_TIM_Base_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002486:	f000 fa03 	bl	8002890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800248a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800248e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002490:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002494:	4619      	mov	r1, r3
 8002496:	481c      	ldr	r0, [pc, #112]	; (8002508 <MX_TIM3_Init+0xe4>)
 8002498:	f003 fea4 	bl	80061e4 <HAL_TIM_ConfigClockSource>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80024a2:	f000 f9f5 	bl	8002890 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80024a6:	4818      	ldr	r0, [pc, #96]	; (8002508 <MX_TIM3_Init+0xe4>)
 80024a8:	f003 faf9 	bl	8005a9e <HAL_TIM_PWM_Init>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80024b2:	f000 f9ed 	bl	8002890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024be:	f107 031c 	add.w	r3, r7, #28
 80024c2:	4619      	mov	r1, r3
 80024c4:	4810      	ldr	r0, [pc, #64]	; (8002508 <MX_TIM3_Init+0xe4>)
 80024c6:	f004 fb15 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80024d0:	f000 f9de 	bl	8002890 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024d4:	2360      	movs	r3, #96	; 0x60
 80024d6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024dc:	2300      	movs	r3, #0
 80024de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e0:	2300      	movs	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024e4:	463b      	mov	r3, r7
 80024e6:	2200      	movs	r2, #0
 80024e8:	4619      	mov	r1, r3
 80024ea:	4807      	ldr	r0, [pc, #28]	; (8002508 <MX_TIM3_Init+0xe4>)
 80024ec:	f003 fd66 	bl	8005fbc <HAL_TIM_PWM_ConfigChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80024f6:	f000 f9cb 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80024fa:	4803      	ldr	r0, [pc, #12]	; (8002508 <MX_TIM3_Init+0xe4>)
 80024fc:	f000 fb0e 	bl	8002b1c <HAL_TIM_MspPostInit>

}
 8002500:	bf00      	nop
 8002502:	3738      	adds	r7, #56	; 0x38
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000360 	.word	0x20000360
 800250c:	40000400 	.word	0x40000400

08002510 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002514:	4b14      	ldr	r3, [pc, #80]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002516:	4a15      	ldr	r2, [pc, #84]	; (800256c <MX_USART3_UART_Init+0x5c>)
 8002518:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800251a:	4b13      	ldr	r3, [pc, #76]	; (8002568 <MX_USART3_UART_Init+0x58>)
 800251c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002520:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002522:	4b11      	ldr	r3, [pc, #68]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002528:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <MX_USART3_UART_Init+0x58>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800252e:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002530:	2200      	movs	r2, #0
 8002532:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002534:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002536:	220c      	movs	r2, #12
 8002538:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800253a:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <MX_USART3_UART_Init+0x58>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002540:	4b09      	ldr	r3, [pc, #36]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002542:	2200      	movs	r2, #0
 8002544:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002548:	2200      	movs	r2, #0
 800254a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800254c:	4b06      	ldr	r3, [pc, #24]	; (8002568 <MX_USART3_UART_Init+0x58>)
 800254e:	2200      	movs	r2, #0
 8002550:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002552:	4805      	ldr	r0, [pc, #20]	; (8002568 <MX_USART3_UART_Init+0x58>)
 8002554:	f004 fb5c 	bl	8006c10 <HAL_UART_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800255e:	f000 f997 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200003ac 	.word	0x200003ac
 800256c:	40004800 	.word	0x40004800

08002570 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002574:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002576:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800257a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800257c:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800257e:	2206      	movs	r2, #6
 8002580:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002582:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002584:	2202      	movs	r2, #2
 8002586:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800258e:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002590:	2202      	movs	r2, #2
 8002592:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002596:	2201      	movs	r2, #1
 8002598:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800259c:	2200      	movs	r2, #0
 800259e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80025a0:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80025a6:	4b08      	ldr	r3, [pc, #32]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80025b2:	4805      	ldr	r0, [pc, #20]	; (80025c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80025b4:	f002 f809 	bl	80045ca <HAL_PCD_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80025be:	f000 f967 	bl	8002890 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000434 	.word	0x20000434

080025cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08e      	sub	sp, #56	; 0x38
 80025d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	60da      	str	r2, [r3, #12]
 80025e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e2:	4b84      	ldr	r3, [pc, #528]	; (80027f4 <MX_GPIO_Init+0x228>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	4a83      	ldr	r2, [pc, #524]	; (80027f4 <MX_GPIO_Init+0x228>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	6313      	str	r3, [r2, #48]	; 0x30
 80025ee:	4b81      	ldr	r3, [pc, #516]	; (80027f4 <MX_GPIO_Init+0x228>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	623b      	str	r3, [r7, #32]
 80025f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025fa:	4b7e      	ldr	r3, [pc, #504]	; (80027f4 <MX_GPIO_Init+0x228>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	4a7d      	ldr	r2, [pc, #500]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002600:	f043 0320 	orr.w	r3, r3, #32
 8002604:	6313      	str	r3, [r2, #48]	; 0x30
 8002606:	4b7b      	ldr	r3, [pc, #492]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	f003 0320 	and.w	r3, r3, #32
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002612:	4b78      	ldr	r3, [pc, #480]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	4a77      	ldr	r2, [pc, #476]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b75      	ldr	r3, [pc, #468]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002626:	61bb      	str	r3, [r7, #24]
 8002628:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800262a:	4b72      	ldr	r3, [pc, #456]	; (80027f4 <MX_GPIO_Init+0x228>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	4a71      	ldr	r2, [pc, #452]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6313      	str	r3, [r2, #48]	; 0x30
 8002636:	4b6f      	ldr	r3, [pc, #444]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002642:	4b6c      	ldr	r3, [pc, #432]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a6b      	ldr	r2, [pc, #428]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002648:	f043 0302 	orr.w	r3, r3, #2
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b69      	ldr	r3, [pc, #420]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800265a:	4b66      	ldr	r3, [pc, #408]	; (80027f4 <MX_GPIO_Init+0x228>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	4a65      	ldr	r2, [pc, #404]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002660:	f043 0310 	orr.w	r3, r3, #16
 8002664:	6313      	str	r3, [r2, #48]	; 0x30
 8002666:	4b63      	ldr	r3, [pc, #396]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f003 0310 	and.w	r3, r3, #16
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002672:	4b60      	ldr	r3, [pc, #384]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a5f      	ldr	r2, [pc, #380]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002678:	f043 0308 	orr.w	r3, r3, #8
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b5d      	ldr	r3, [pc, #372]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800268a:	4b5a      	ldr	r3, [pc, #360]	; (80027f4 <MX_GPIO_Init+0x228>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	4a59      	ldr	r2, [pc, #356]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002694:	6313      	str	r3, [r2, #48]	; 0x30
 8002696:	4b57      	ldr	r3, [pc, #348]	; (80027f4 <MX_GPIO_Init+0x228>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80026a2:	2200      	movs	r2, #0
 80026a4:	f244 0181 	movw	r1, #16513	; 0x4081
 80026a8:	4853      	ldr	r0, [pc, #332]	; (80027f8 <MX_GPIO_Init+0x22c>)
 80026aa:	f001 f891 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80026ae:	2200      	movs	r2, #0
 80026b0:	2140      	movs	r1, #64	; 0x40
 80026b2:	4852      	ldr	r0, [pc, #328]	; (80027fc <MX_GPIO_Init+0x230>)
 80026b4:	f001 f88c 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80026b8:	2200      	movs	r2, #0
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	4850      	ldr	r0, [pc, #320]	; (8002800 <MX_GPIO_Init+0x234>)
 80026be:	f001 f887 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80026c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80026cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80026d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026d6:	4619      	mov	r1, r3
 80026d8:	484a      	ldr	r0, [pc, #296]	; (8002804 <MX_GPIO_Init+0x238>)
 80026da:	f000 feb5 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80026de:	2332      	movs	r3, #50	; 0x32
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	2302      	movs	r3, #2
 80026e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ea:	2303      	movs	r3, #3
 80026ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026ee:	230b      	movs	r3, #11
 80026f0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026f6:	4619      	mov	r1, r3
 80026f8:	4842      	ldr	r0, [pc, #264]	; (8002804 <MX_GPIO_Init+0x238>)
 80026fa:	f000 fea5 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80026fe:	2386      	movs	r3, #134	; 0x86
 8002700:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002702:	2302      	movs	r3, #2
 8002704:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270a:	2303      	movs	r3, #3
 800270c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800270e:	230b      	movs	r3, #11
 8002710:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002716:	4619      	mov	r1, r3
 8002718:	483b      	ldr	r0, [pc, #236]	; (8002808 <MX_GPIO_Init+0x23c>)
 800271a:	f000 fe95 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800271e:	f244 0381 	movw	r3, #16513	; 0x4081
 8002722:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002724:	2301      	movs	r3, #1
 8002726:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002734:	4619      	mov	r1, r3
 8002736:	4830      	ldr	r0, [pc, #192]	; (80027f8 <MX_GPIO_Init+0x22c>)
 8002738:	f000 fe86 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pin : Przycisk_Pin */
  GPIO_InitStruct.Pin = Przycisk_Pin;
 800273c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002742:	2300      	movs	r3, #0
 8002744:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002746:	2301      	movs	r3, #1
 8002748:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Przycisk_GPIO_Port, &GPIO_InitStruct);
 800274a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800274e:	4619      	mov	r1, r3
 8002750:	482e      	ldr	r0, [pc, #184]	; (800280c <MX_GPIO_Init+0x240>)
 8002752:	f000 fe79 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800275a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002764:	2303      	movs	r3, #3
 8002766:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002768:	230b      	movs	r3, #11
 800276a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800276c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002770:	4619      	mov	r1, r3
 8002772:	4821      	ldr	r0, [pc, #132]	; (80027f8 <MX_GPIO_Init+0x22c>)
 8002774:	f000 fe68 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002778:	2340      	movs	r3, #64	; 0x40
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800277c:	2301      	movs	r3, #1
 800277e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	2300      	movs	r3, #0
 8002782:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002784:	2300      	movs	r3, #0
 8002786:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278c:	4619      	mov	r1, r3
 800278e:	481b      	ldr	r0, [pc, #108]	; (80027fc <MX_GPIO_Init+0x230>)
 8002790:	f000 fe5a 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002794:	2380      	movs	r3, #128	; 0x80
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002798:	2300      	movs	r3, #0
 800279a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80027a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027a4:	4619      	mov	r1, r3
 80027a6:	4815      	ldr	r0, [pc, #84]	; (80027fc <MX_GPIO_Init+0x230>)
 80027a8:	f000 fe4e 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b0:	2301      	movs	r3, #1
 80027b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b8:	2300      	movs	r3, #0
 80027ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027c0:	4619      	mov	r1, r3
 80027c2:	480f      	ldr	r0, [pc, #60]	; (8002800 <MX_GPIO_Init+0x234>)
 80027c4:	f000 fe40 	bl	8003448 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80027c8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80027cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ce:	2302      	movs	r3, #2
 80027d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d6:	2303      	movs	r3, #3
 80027d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80027da:	230b      	movs	r3, #11
 80027dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	; (80027fc <MX_GPIO_Init+0x230>)
 80027e6:	f000 fe2f 	bl	8003448 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027ea:	bf00      	nop
 80027ec:	3738      	adds	r7, #56	; 0x38
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020400 	.word	0x40020400
 80027fc:	40021800 	.word	0x40021800
 8002800:	40020c00 	.word	0x40020c00
 8002804:	40020800 	.word	0x40020800
 8002808:	40020000 	.word	0x40020000
 800280c:	40021400 	.word	0x40021400

08002810 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
  HAL_UART_Transmit(&huart3, (uint8_t*)tx_zadana, 2, 10);
 8002818:	230a      	movs	r3, #10
 800281a:	2202      	movs	r2, #2
 800281c:	4917      	ldr	r1, [pc, #92]	; (800287c <HAL_UART_RxCpltCallback+0x6c>)
 800281e:	4818      	ldr	r0, [pc, #96]	; (8002880 <HAL_UART_RxCpltCallback+0x70>)
 8002820:	f004 fa44 	bl	8006cac <HAL_UART_Transmit>
  float temp = atof(tx_zadana);
 8002824:	4815      	ldr	r0, [pc, #84]	; (800287c <HAL_UART_RxCpltCallback+0x6c>)
 8002826:	f005 ffc3 	bl	80087b0 <atof>
 800282a:	ec53 2b10 	vmov	r2, r3, d0
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	f7fe f9f9 	bl	8000c28 <__aeabi_d2f>
 8002836:	4603      	mov	r3, r0
 8002838:	60fb      	str	r3, [r7, #12]
  if(temp >= 25.0 && temp <=55.0)
 800283a:	edd7 7a03 	vldr	s15, [r7, #12]
 800283e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	db0c      	blt.n	8002866 <HAL_UART_RxCpltCallback+0x56>
 800284c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002850:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002884 <HAL_UART_RxCpltCallback+0x74>
 8002854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285c:	d803      	bhi.n	8002866 <HAL_UART_RxCpltCallback+0x56>
  {
	  temp_zadana = temp;
 800285e:	4a0a      	ldr	r2, [pc, #40]	; (8002888 <HAL_UART_RxCpltCallback+0x78>)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e006      	b.n	8002874 <HAL_UART_RxCpltCallback+0x64>
  }
  else
  {
	  good_number = false;
 8002866:	4b09      	ldr	r3, [pc, #36]	; (800288c <HAL_UART_RxCpltCallback+0x7c>)
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
	  temp = temp_zadana;
 800286c:	4b06      	ldr	r3, [pc, #24]	; (8002888 <HAL_UART_RxCpltCallback+0x78>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	60fb      	str	r3, [r7, #12]
  }
}
 8002872:	bf00      	nop
 8002874:	bf00      	nop
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000944 	.word	0x20000944
 8002880:	200003ac 	.word	0x200003ac
 8002884:	425c0000 	.word	0x425c0000
 8002888:	20000000 	.word	0x20000000
 800288c:	20000005 	.word	0x20000005

08002890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002894:	b672      	cpsid	i
}
 8002896:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002898:	e7fe      	b.n	8002898 <Error_Handler+0x8>
	...

0800289c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028a2:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <HAL_MspInit+0x44>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	4a0e      	ldr	r2, [pc, #56]	; (80028e0 <HAL_MspInit+0x44>)
 80028a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6413      	str	r3, [r2, #64]	; 0x40
 80028ae:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <HAL_MspInit+0x44>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b6:	607b      	str	r3, [r7, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ba:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <HAL_MspInit+0x44>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	4a08      	ldr	r2, [pc, #32]	; (80028e0 <HAL_MspInit+0x44>)
 80028c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c4:	6453      	str	r3, [r2, #68]	; 0x44
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_MspInit+0x44>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800

080028e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b0ac      	sub	sp, #176	; 0xb0
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028fc:	f107 0318 	add.w	r3, r7, #24
 8002900:	2284      	movs	r2, #132	; 0x84
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f007 fafa 	bl	8009efe <memset>
  if(hi2c->Instance==I2C1)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a43      	ldr	r2, [pc, #268]	; (8002a1c <HAL_I2C_MspInit+0x138>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d13d      	bne.n	8002990 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002914:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002918:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800291a:	2300      	movs	r3, #0
 800291c:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800291e:	f107 0318 	add.w	r3, r7, #24
 8002922:	4618      	mov	r0, r3
 8002924:	f002 fc74 	bl	8005210 <HAL_RCCEx_PeriphCLKConfig>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800292e:	f7ff ffaf 	bl	8002890 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002932:	4b3b      	ldr	r3, [pc, #236]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4a3a      	ldr	r2, [pc, #232]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	; 0x30
 800293e:	4b38      	ldr	r3, [pc, #224]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	617b      	str	r3, [r7, #20]
 8002948:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800294a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800294e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002952:	2312      	movs	r3, #18
 8002954:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295e:	2303      	movs	r3, #3
 8002960:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002964:	2304      	movs	r3, #4
 8002966:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800296e:	4619      	mov	r1, r3
 8002970:	482c      	ldr	r0, [pc, #176]	; (8002a24 <HAL_I2C_MspInit+0x140>)
 8002972:	f000 fd69 	bl	8003448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002976:	4b2a      	ldr	r3, [pc, #168]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	4a29      	ldr	r2, [pc, #164]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 800297c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002980:	6413      	str	r3, [r2, #64]	; 0x40
 8002982:	4b27      	ldr	r3, [pc, #156]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800298e:	e041      	b.n	8002a14 <HAL_I2C_MspInit+0x130>
  else if(hi2c->Instance==I2C2)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a24      	ldr	r2, [pc, #144]	; (8002a28 <HAL_I2C_MspInit+0x144>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d13c      	bne.n	8002a14 <HAL_I2C_MspInit+0x130>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800299a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800299e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80029a0:	2300      	movs	r3, #0
 80029a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029a6:	f107 0318 	add.w	r3, r7, #24
 80029aa:	4618      	mov	r0, r3
 80029ac:	f002 fc30 	bl	8005210 <HAL_RCCEx_PeriphCLKConfig>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80029b6:	f7ff ff6b 	bl	8002890 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80029ba:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	4a18      	ldr	r2, [pc, #96]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 80029c0:	f043 0320 	orr.w	r3, r3, #32
 80029c4:	6313      	str	r3, [r2, #48]	; 0x30
 80029c6:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029d2:	2303      	movs	r3, #3
 80029d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029d8:	2312      	movs	r3, #18
 80029da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e4:	2303      	movs	r3, #3
 80029e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80029ea:	2304      	movs	r3, #4
 80029ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029f4:	4619      	mov	r1, r3
 80029f6:	480d      	ldr	r0, [pc, #52]	; (8002a2c <HAL_I2C_MspInit+0x148>)
 80029f8:	f000 fd26 	bl	8003448 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002a02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a06:	6413      	str	r3, [r2, #64]	; 0x40
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <HAL_I2C_MspInit+0x13c>)
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	68bb      	ldr	r3, [r7, #8]
}
 8002a14:	bf00      	nop
 8002a16:	37b0      	adds	r7, #176	; 0xb0
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40005400 	.word	0x40005400
 8002a20:	40023800 	.word	0x40023800
 8002a24:	40020400 	.word	0x40020400
 8002a28:	40005800 	.word	0x40005800
 8002a2c:	40021400 	.word	0x40021400

08002a30 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b08a      	sub	sp, #40	; 0x28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a38:	f107 0314 	add.w	r3, r7, #20
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a17      	ldr	r2, [pc, #92]	; (8002aac <HAL_TIM_Encoder_MspInit+0x7c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d128      	bne.n	8002aa4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a52:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	4a16      	ldr	r2, [pc, #88]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a5e:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	613b      	str	r3, [r7, #16]
 8002a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	4a10      	ldr	r2, [pc, #64]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a70:	f043 0310 	orr.w	r3, r3, #16
 8002a74:	6313      	str	r3, [r2, #48]	; 0x30
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	f003 0310 	and.w	r3, r3, #16
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002a82:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a90:	2300      	movs	r3, #0
 8002a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a94:	2301      	movs	r3, #1
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a98:	f107 0314 	add.w	r3, r7, #20
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4805      	ldr	r0, [pc, #20]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002aa0:	f000 fcd2 	bl	8003448 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002aa4:	bf00      	nop
 8002aa6:	3728      	adds	r7, #40	; 0x28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40010000 	.word	0x40010000
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002aca:	4b12      	ldr	r3, [pc, #72]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	4a11      	ldr	r2, [pc, #68]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ad6:	4b0f      	ldr	r3, [pc, #60]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002ae2:	e010      	b.n	8002b06 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a0b      	ldr	r2, [pc, #44]	; (8002b18 <HAL_TIM_Base_MspInit+0x60>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d10b      	bne.n	8002b06 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a08      	ldr	r2, [pc, #32]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <HAL_TIM_Base_MspInit+0x5c>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
}
 8002b06:	bf00      	nop
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40000400 	.word	0x40000400

08002b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08a      	sub	sp, #40	; 0x28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b24:	f107 0314 	add.w	r3, r7, #20
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3c:	d11c      	bne.n	8002b78 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3e:	4b21      	ldr	r3, [pc, #132]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	4a20      	ldr	r2, [pc, #128]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4a:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b56:	2301      	movs	r3, #1
 8002b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b66:	2301      	movs	r3, #1
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4815      	ldr	r0, [pc, #84]	; (8002bc8 <HAL_TIM_MspPostInit+0xac>)
 8002b72:	f000 fc69 	bl	8003448 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b76:	e020      	b.n	8002bba <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM3)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a13      	ldr	r2, [pc, #76]	; (8002bcc <HAL_TIM_MspPostInit+0xb0>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d11b      	bne.n	8002bba <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <HAL_TIM_MspPostInit+0xa8>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b9a:	2340      	movs	r3, #64	; 0x40
 8002b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002baa:	2302      	movs	r3, #2
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bae:	f107 0314 	add.w	r3, r7, #20
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4804      	ldr	r0, [pc, #16]	; (8002bc8 <HAL_TIM_MspPostInit+0xac>)
 8002bb6:	f000 fc47 	bl	8003448 <HAL_GPIO_Init>
}
 8002bba:	bf00      	nop
 8002bbc:	3728      	adds	r7, #40	; 0x28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40000400 	.word	0x40000400

08002bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b0aa      	sub	sp, #168	; 0xa8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002be8:	f107 0310 	add.w	r3, r7, #16
 8002bec:	2284      	movs	r2, #132	; 0x84
 8002bee:	2100      	movs	r1, #0
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f007 f984 	bl	8009efe <memset>
  if(huart->Instance==USART3)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a26      	ldr	r2, [pc, #152]	; (8002c94 <HAL_UART_MspInit+0xc4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d144      	bne.n	8002c8a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c04:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c06:	2300      	movs	r3, #0
 8002c08:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c0a:	f107 0310 	add.w	r3, r7, #16
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f002 fafe 	bl	8005210 <HAL_RCCEx_PeriphCLKConfig>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c1a:	f7ff fe39 	bl	8002890 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c1e:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	4a1d      	ldr	r2, [pc, #116]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c28:	6413      	str	r3, [r2, #64]	; 0x40
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c36:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c3c:	f043 0308 	orr.w	r3, r3, #8
 8002c40:	6313      	str	r3, [r2, #48]	; 0x30
 8002c42:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <HAL_UART_MspInit+0xc8>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	f003 0308 	and.w	r3, r3, #8
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002c4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c56:	2302      	movs	r3, #2
 8002c58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c62:	2303      	movs	r3, #3
 8002c64:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c68:	2307      	movs	r3, #7
 8002c6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c6e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002c72:	4619      	mov	r1, r3
 8002c74:	4809      	ldr	r0, [pc, #36]	; (8002c9c <HAL_UART_MspInit+0xcc>)
 8002c76:	f000 fbe7 	bl	8003448 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	2027      	movs	r0, #39	; 0x27
 8002c80:	f000 fb19 	bl	80032b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002c84:	2027      	movs	r0, #39	; 0x27
 8002c86:	f000 fb32 	bl	80032ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002c8a:	bf00      	nop
 8002c8c:	37a8      	adds	r7, #168	; 0xa8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40004800 	.word	0x40004800
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	40020c00 	.word	0x40020c00

08002ca0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b0ac      	sub	sp, #176	; 0xb0
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
 8002cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cb8:	f107 0318 	add.w	r3, r7, #24
 8002cbc:	2284      	movs	r2, #132	; 0x84
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f007 f91c 	bl	8009efe <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cce:	d159      	bne.n	8002d84 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002cd0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002cd4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cdc:	f107 0318 	add.w	r3, r7, #24
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f002 fa95 	bl	8005210 <HAL_RCCEx_PeriphCLKConfig>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002cec:	f7ff fdd0 	bl	8002890 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf0:	4b26      	ldr	r3, [pc, #152]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	4a25      	ldr	r2, [pc, #148]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfc:	4b23      	ldr	r3, [pc, #140]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	617b      	str	r3, [r7, #20]
 8002d06:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002d08:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002d0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002d22:	230a      	movs	r3, #10
 8002d24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d28:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4818      	ldr	r0, [pc, #96]	; (8002d90 <HAL_PCD_MspInit+0xf0>)
 8002d30:	f000 fb8a 	bl	8003448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002d48:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4810      	ldr	r0, [pc, #64]	; (8002d90 <HAL_PCD_MspInit+0xf0>)
 8002d50:	f000 fb7a 	bl	8003448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002d54:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d58:	4a0c      	ldr	r2, [pc, #48]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d5e:	6353      	str	r3, [r2, #52]	; 0x34
 8002d60:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d70:	4a06      	ldr	r2, [pc, #24]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d76:	6453      	str	r3, [r2, #68]	; 0x44
 8002d78:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <HAL_PCD_MspInit+0xec>)
 8002d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002d84:	bf00      	nop
 8002d86:	37b0      	adds	r7, #176	; 0xb0
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40020000 	.word	0x40020000

08002d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d98:	e7fe      	b.n	8002d98 <NMI_Handler+0x4>

08002d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d9e:	e7fe      	b.n	8002d9e <HardFault_Handler+0x4>

08002da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da4:	e7fe      	b.n	8002da4 <MemManage_Handler+0x4>

08002da6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002da6:	b480      	push	{r7}
 8002da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002daa:	e7fe      	b.n	8002daa <BusFault_Handler+0x4>

08002dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db0:	e7fe      	b.n	8002db0 <UsageFault_Handler+0x4>

08002db2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002db2:	b480      	push	{r7}
 8002db4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002db6:	bf00      	nop
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dc4:	bf00      	nop
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002de0:	f000 f94a 	bl	8003078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002de4:	bf00      	nop
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <USART3_IRQHandler+0x10>)
 8002dee:	f004 f825 	bl	8006e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	200003ac 	.word	0x200003ac

08002dfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  return 1;
 8002e00:	2301      	movs	r3, #1
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <_kill>:

int _kill(int pid, int sig)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e16:	f007 f8d7 	bl	8009fc8 <__errno>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2216      	movs	r2, #22
 8002e1e:	601a      	str	r2, [r3, #0]
  return -1;
 8002e20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <_exit>:

void _exit (int status)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff ffe7 	bl	8002e0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e3e:	e7fe      	b.n	8002e3e <_exit+0x12>

08002e40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	e00a      	b.n	8002e68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e52:	f3af 8000 	nop.w
 8002e56:	4601      	mov	r1, r0
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	60ba      	str	r2, [r7, #8]
 8002e5e:	b2ca      	uxtb	r2, r1
 8002e60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	3301      	adds	r3, #1
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	dbf0      	blt.n	8002e52 <_read+0x12>
  }

  return len;
 8002e70:	687b      	ldr	r3, [r7, #4]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b086      	sub	sp, #24
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
 8002e8a:	e009      	b.n	8002ea0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	1c5a      	adds	r2, r3, #1
 8002e90:	60ba      	str	r2, [r7, #8]
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	dbf1      	blt.n	8002e8c <_write+0x12>
  }
  return len;
 8002ea8:	687b      	ldr	r3, [r7, #4]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3718      	adds	r7, #24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <_close>:

int _close(int file)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002eba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eda:	605a      	str	r2, [r3, #4]
  return 0;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <_isatty>:

int _isatty(int file)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ef2:	2301      	movs	r3, #1
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f24:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <_sbrk+0x5c>)
 8002f26:	4b15      	ldr	r3, [pc, #84]	; (8002f7c <_sbrk+0x60>)
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f30:	4b13      	ldr	r3, [pc, #76]	; (8002f80 <_sbrk+0x64>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d102      	bne.n	8002f3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f38:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <_sbrk+0x64>)
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <_sbrk+0x68>)
 8002f3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f3e:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <_sbrk+0x64>)
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4413      	add	r3, r2
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d207      	bcs.n	8002f5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f4c:	f007 f83c 	bl	8009fc8 <__errno>
 8002f50:	4603      	mov	r3, r0
 8002f52:	220c      	movs	r2, #12
 8002f54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f56:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5a:	e009      	b.n	8002f70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f5c:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <_sbrk+0x64>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f62:	4b07      	ldr	r3, [pc, #28]	; (8002f80 <_sbrk+0x64>)
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4413      	add	r3, r2
 8002f6a:	4a05      	ldr	r2, [pc, #20]	; (8002f80 <_sbrk+0x64>)
 8002f6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20050000 	.word	0x20050000
 8002f7c:	00000400 	.word	0x00000400
 8002f80:	2000094c 	.word	0x2000094c
 8002f84:	20000aa0 	.word	0x20000aa0

08002f88 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <SystemInit+0x20>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f92:	4a05      	ldr	r2, [pc, #20]	; (8002fa8 <SystemInit+0x20>)
 8002f94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f9c:	bf00      	nop
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fe4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fb0:	480d      	ldr	r0, [pc, #52]	; (8002fe8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002fb2:	490e      	ldr	r1, [pc, #56]	; (8002fec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002fb4:	4a0e      	ldr	r2, [pc, #56]	; (8002ff0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb8:	e002      	b.n	8002fc0 <LoopCopyDataInit>

08002fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fbe:	3304      	adds	r3, #4

08002fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc4:	d3f9      	bcc.n	8002fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc6:	4a0b      	ldr	r2, [pc, #44]	; (8002ff4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fc8:	4c0b      	ldr	r4, [pc, #44]	; (8002ff8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fcc:	e001      	b.n	8002fd2 <LoopFillZerobss>

08002fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd0:	3204      	adds	r2, #4

08002fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd4:	d3fb      	bcc.n	8002fce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fd6:	f7ff ffd7 	bl	8002f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fda:	f006 fffb 	bl	8009fd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fde:	f7fe ff0f 	bl	8001e00 <main>
  bx  lr    
 8002fe2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fe4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fec:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002ff0:	0800cf14 	.word	0x0800cf14
  ldr r2, =_sbss
 8002ff4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002ff8:	20000aa0 	.word	0x20000aa0

08002ffc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ffc:	e7fe      	b.n	8002ffc <ADC_IRQHandler>

08002ffe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003002:	2003      	movs	r0, #3
 8003004:	f000 f94c 	bl	80032a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003008:	2000      	movs	r0, #0
 800300a:	f000 f805 	bl	8003018 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800300e:	f7ff fc45 	bl	800289c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003020:	4b12      	ldr	r3, [pc, #72]	; (800306c <HAL_InitTick+0x54>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b12      	ldr	r3, [pc, #72]	; (8003070 <HAL_InitTick+0x58>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	4619      	mov	r1, r3
 800302a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800302e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003032:	fbb2 f3f3 	udiv	r3, r2, r3
 8003036:	4618      	mov	r0, r3
 8003038:	f000 f967 	bl	800330a <HAL_SYSTICK_Config>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e00e      	b.n	8003064 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b0f      	cmp	r3, #15
 800304a:	d80a      	bhi.n	8003062 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800304c:	2200      	movs	r2, #0
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	f04f 30ff 	mov.w	r0, #4294967295
 8003054:	f000 f92f 	bl	80032b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003058:	4a06      	ldr	r2, [pc, #24]	; (8003074 <HAL_InitTick+0x5c>)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	e000      	b.n	8003064 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
}
 8003064:	4618      	mov	r0, r3
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	2000000c 	.word	0x2000000c
 8003070:	20000014 	.word	0x20000014
 8003074:	20000010 	.word	0x20000010

08003078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800307c:	4b06      	ldr	r3, [pc, #24]	; (8003098 <HAL_IncTick+0x20>)
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	461a      	mov	r2, r3
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <HAL_IncTick+0x24>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4413      	add	r3, r2
 8003088:	4a04      	ldr	r2, [pc, #16]	; (800309c <HAL_IncTick+0x24>)
 800308a:	6013      	str	r3, [r2, #0]
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	20000014 	.word	0x20000014
 800309c:	20000950 	.word	0x20000950

080030a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return uwTick;
 80030a4:	4b03      	ldr	r3, [pc, #12]	; (80030b4 <HAL_GetTick+0x14>)
 80030a6:	681b      	ldr	r3, [r3, #0]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	20000950 	.word	0x20000950

080030b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030c0:	f7ff ffee 	bl	80030a0 <HAL_GetTick>
 80030c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d0:	d005      	beq.n	80030de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030d2:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <HAL_Delay+0x44>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	461a      	mov	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4413      	add	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030de:	bf00      	nop
 80030e0:	f7ff ffde 	bl	80030a0 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d8f7      	bhi.n	80030e0 <HAL_Delay+0x28>
  {
  }
}
 80030f0:	bf00      	nop
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000014 	.word	0x20000014

08003100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003110:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <__NVIC_SetPriorityGrouping+0x40>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800311c:	4013      	ands	r3, r2
 800311e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003128:	4b06      	ldr	r3, [pc, #24]	; (8003144 <__NVIC_SetPriorityGrouping+0x44>)
 800312a:	4313      	orrs	r3, r2
 800312c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800312e:	4a04      	ldr	r2, [pc, #16]	; (8003140 <__NVIC_SetPriorityGrouping+0x40>)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	60d3      	str	r3, [r2, #12]
}
 8003134:	bf00      	nop
 8003136:	3714      	adds	r7, #20
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	e000ed00 	.word	0xe000ed00
 8003144:	05fa0000 	.word	0x05fa0000

08003148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800314c:	4b04      	ldr	r3, [pc, #16]	; (8003160 <__NVIC_GetPriorityGrouping+0x18>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	0a1b      	lsrs	r3, r3, #8
 8003152:	f003 0307 	and.w	r3, r3, #7
}
 8003156:	4618      	mov	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	e000ed00 	.word	0xe000ed00

08003164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	2b00      	cmp	r3, #0
 8003174:	db0b      	blt.n	800318e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	f003 021f 	and.w	r2, r3, #31
 800317c:	4907      	ldr	r1, [pc, #28]	; (800319c <__NVIC_EnableIRQ+0x38>)
 800317e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	2001      	movs	r0, #1
 8003186:	fa00 f202 	lsl.w	r2, r0, r2
 800318a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	e000e100 	.word	0xe000e100

080031a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	4603      	mov	r3, r0
 80031a8:	6039      	str	r1, [r7, #0]
 80031aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	db0a      	blt.n	80031ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	490c      	ldr	r1, [pc, #48]	; (80031ec <__NVIC_SetPriority+0x4c>)
 80031ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031be:	0112      	lsls	r2, r2, #4
 80031c0:	b2d2      	uxtb	r2, r2
 80031c2:	440b      	add	r3, r1
 80031c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c8:	e00a      	b.n	80031e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	4908      	ldr	r1, [pc, #32]	; (80031f0 <__NVIC_SetPriority+0x50>)
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	3b04      	subs	r3, #4
 80031d8:	0112      	lsls	r2, r2, #4
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	440b      	add	r3, r1
 80031de:	761a      	strb	r2, [r3, #24]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000e100 	.word	0xe000e100
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	; 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f1c3 0307 	rsb	r3, r3, #7
 800320e:	2b04      	cmp	r3, #4
 8003210:	bf28      	it	cs
 8003212:	2304      	movcs	r3, #4
 8003214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3304      	adds	r3, #4
 800321a:	2b06      	cmp	r3, #6
 800321c:	d902      	bls.n	8003224 <NVIC_EncodePriority+0x30>
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	3b03      	subs	r3, #3
 8003222:	e000      	b.n	8003226 <NVIC_EncodePriority+0x32>
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003228:	f04f 32ff 	mov.w	r2, #4294967295
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	401a      	ands	r2, r3
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800323c:	f04f 31ff 	mov.w	r1, #4294967295
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	fa01 f303 	lsl.w	r3, r1, r3
 8003246:	43d9      	mvns	r1, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	4313      	orrs	r3, r2
         );
}
 800324e:	4618      	mov	r0, r3
 8003250:	3724      	adds	r7, #36	; 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
	...

0800325c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3b01      	subs	r3, #1
 8003268:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800326c:	d301      	bcc.n	8003272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800326e:	2301      	movs	r3, #1
 8003270:	e00f      	b.n	8003292 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003272:	4a0a      	ldr	r2, [pc, #40]	; (800329c <SysTick_Config+0x40>)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3b01      	subs	r3, #1
 8003278:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800327a:	210f      	movs	r1, #15
 800327c:	f04f 30ff 	mov.w	r0, #4294967295
 8003280:	f7ff ff8e 	bl	80031a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003284:	4b05      	ldr	r3, [pc, #20]	; (800329c <SysTick_Config+0x40>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800328a:	4b04      	ldr	r3, [pc, #16]	; (800329c <SysTick_Config+0x40>)
 800328c:	2207      	movs	r2, #7
 800328e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	e000e010 	.word	0xe000e010

080032a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f7ff ff29 	bl	8003100 <__NVIC_SetPriorityGrouping>
}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b086      	sub	sp, #24
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	4603      	mov	r3, r0
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c8:	f7ff ff3e 	bl	8003148 <__NVIC_GetPriorityGrouping>
 80032cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	68b9      	ldr	r1, [r7, #8]
 80032d2:	6978      	ldr	r0, [r7, #20]
 80032d4:	f7ff ff8e 	bl	80031f4 <NVIC_EncodePriority>
 80032d8:	4602      	mov	r2, r0
 80032da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032de:	4611      	mov	r1, r2
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff ff5d 	bl	80031a0 <__NVIC_SetPriority>
}
 80032e6:	bf00      	nop
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b082      	sub	sp, #8
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	4603      	mov	r3, r0
 80032f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff ff31 	bl	8003164 <__NVIC_EnableIRQ>
}
 8003302:	bf00      	nop
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7ff ffa2 	bl	800325c <SysTick_Config>
 8003318:	4603      	mov	r3, r0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003330:	f7ff feb6 	bl	80030a0 <HAL_GetTick>
 8003334:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d008      	beq.n	8003354 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e052      	b.n	80033fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0216 	bic.w	r2, r2, #22
 8003362:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695a      	ldr	r2, [r3, #20]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003372:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	2b00      	cmp	r3, #0
 800337a:	d103      	bne.n	8003384 <HAL_DMA_Abort+0x62>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003380:	2b00      	cmp	r3, #0
 8003382:	d007      	beq.n	8003394 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0208 	bic.w	r2, r2, #8
 8003392:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0201 	bic.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a4:	e013      	b.n	80033ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033a6:	f7ff fe7b 	bl	80030a0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b05      	cmp	r3, #5
 80033b2:	d90c      	bls.n	80033ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2203      	movs	r2, #3
 80033be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e015      	b.n	80033fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1e4      	bne.n	80033a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	223f      	movs	r2, #63	; 0x3f
 80033e2:	409a      	lsls	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d004      	beq.n	8003420 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2280      	movs	r2, #128	; 0x80
 800341a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e00c      	b.n	800343a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2205      	movs	r2, #5
 8003424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003448:	b480      	push	{r7}
 800344a:	b089      	sub	sp, #36	; 0x24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800345e:	2300      	movs	r3, #0
 8003460:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	e175      	b.n	8003754 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003468:	2201      	movs	r2, #1
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	4013      	ands	r3, r2
 800347a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	429a      	cmp	r2, r3
 8003482:	f040 8164 	bne.w	800374e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b01      	cmp	r3, #1
 8003490:	d005      	beq.n	800349e <HAL_GPIO_Init+0x56>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d130      	bne.n	8003500 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	2203      	movs	r2, #3
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43db      	mvns	r3, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4013      	ands	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034d4:	2201      	movs	r2, #1
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	4013      	ands	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 0201 	and.w	r2, r3, #1
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	2b03      	cmp	r3, #3
 800350a:	d017      	beq.n	800353c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	2203      	movs	r2, #3
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	4313      	orrs	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0303 	and.w	r3, r3, #3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d123      	bne.n	8003590 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	08da      	lsrs	r2, r3, #3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3208      	adds	r2, #8
 8003550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	220f      	movs	r2, #15
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	691a      	ldr	r2, [r3, #16]
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	08da      	lsrs	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	3208      	adds	r2, #8
 800358a:	69b9      	ldr	r1, [r7, #24]
 800358c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	2203      	movs	r2, #3
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 0203 	and.w	r2, r3, #3
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80be 	beq.w	800374e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d2:	4b66      	ldr	r3, [pc, #408]	; (800376c <HAL_GPIO_Init+0x324>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	4a65      	ldr	r2, [pc, #404]	; (800376c <HAL_GPIO_Init+0x324>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	; 0x44
 80035de:	4b63      	ldr	r3, [pc, #396]	; (800376c <HAL_GPIO_Init+0x324>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80035ea:	4a61      	ldr	r2, [pc, #388]	; (8003770 <HAL_GPIO_Init+0x328>)
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3302      	adds	r3, #2
 80035f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	220f      	movs	r2, #15
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a58      	ldr	r2, [pc, #352]	; (8003774 <HAL_GPIO_Init+0x32c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d037      	beq.n	8003686 <HAL_GPIO_Init+0x23e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a57      	ldr	r2, [pc, #348]	; (8003778 <HAL_GPIO_Init+0x330>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d031      	beq.n	8003682 <HAL_GPIO_Init+0x23a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a56      	ldr	r2, [pc, #344]	; (800377c <HAL_GPIO_Init+0x334>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d02b      	beq.n	800367e <HAL_GPIO_Init+0x236>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a55      	ldr	r2, [pc, #340]	; (8003780 <HAL_GPIO_Init+0x338>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d025      	beq.n	800367a <HAL_GPIO_Init+0x232>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a54      	ldr	r2, [pc, #336]	; (8003784 <HAL_GPIO_Init+0x33c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d01f      	beq.n	8003676 <HAL_GPIO_Init+0x22e>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a53      	ldr	r2, [pc, #332]	; (8003788 <HAL_GPIO_Init+0x340>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d019      	beq.n	8003672 <HAL_GPIO_Init+0x22a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a52      	ldr	r2, [pc, #328]	; (800378c <HAL_GPIO_Init+0x344>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d013      	beq.n	800366e <HAL_GPIO_Init+0x226>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a51      	ldr	r2, [pc, #324]	; (8003790 <HAL_GPIO_Init+0x348>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d00d      	beq.n	800366a <HAL_GPIO_Init+0x222>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a50      	ldr	r2, [pc, #320]	; (8003794 <HAL_GPIO_Init+0x34c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d007      	beq.n	8003666 <HAL_GPIO_Init+0x21e>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a4f      	ldr	r2, [pc, #316]	; (8003798 <HAL_GPIO_Init+0x350>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d101      	bne.n	8003662 <HAL_GPIO_Init+0x21a>
 800365e:	2309      	movs	r3, #9
 8003660:	e012      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003662:	230a      	movs	r3, #10
 8003664:	e010      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003666:	2308      	movs	r3, #8
 8003668:	e00e      	b.n	8003688 <HAL_GPIO_Init+0x240>
 800366a:	2307      	movs	r3, #7
 800366c:	e00c      	b.n	8003688 <HAL_GPIO_Init+0x240>
 800366e:	2306      	movs	r3, #6
 8003670:	e00a      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003672:	2305      	movs	r3, #5
 8003674:	e008      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003676:	2304      	movs	r3, #4
 8003678:	e006      	b.n	8003688 <HAL_GPIO_Init+0x240>
 800367a:	2303      	movs	r3, #3
 800367c:	e004      	b.n	8003688 <HAL_GPIO_Init+0x240>
 800367e:	2302      	movs	r3, #2
 8003680:	e002      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <HAL_GPIO_Init+0x240>
 8003686:	2300      	movs	r3, #0
 8003688:	69fa      	ldr	r2, [r7, #28]
 800368a:	f002 0203 	and.w	r2, r2, #3
 800368e:	0092      	lsls	r2, r2, #2
 8003690:	4093      	lsls	r3, r2
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	4313      	orrs	r3, r2
 8003696:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003698:	4935      	ldr	r1, [pc, #212]	; (8003770 <HAL_GPIO_Init+0x328>)
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	089b      	lsrs	r3, r3, #2
 800369e:	3302      	adds	r3, #2
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036a6:	4b3d      	ldr	r3, [pc, #244]	; (800379c <HAL_GPIO_Init+0x354>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	43db      	mvns	r3, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4013      	ands	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ca:	4a34      	ldr	r2, [pc, #208]	; (800379c <HAL_GPIO_Init+0x354>)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036d0:	4b32      	ldr	r3, [pc, #200]	; (800379c <HAL_GPIO_Init+0x354>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	43db      	mvns	r3, r3
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	4013      	ands	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036f4:	4a29      	ldr	r2, [pc, #164]	; (800379c <HAL_GPIO_Init+0x354>)
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036fa:	4b28      	ldr	r3, [pc, #160]	; (800379c <HAL_GPIO_Init+0x354>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800371e:	4a1f      	ldr	r2, [pc, #124]	; (800379c <HAL_GPIO_Init+0x354>)
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003724:	4b1d      	ldr	r3, [pc, #116]	; (800379c <HAL_GPIO_Init+0x354>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003748:	4a14      	ldr	r2, [pc, #80]	; (800379c <HAL_GPIO_Init+0x354>)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	3301      	adds	r3, #1
 8003752:	61fb      	str	r3, [r7, #28]
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	2b0f      	cmp	r3, #15
 8003758:	f67f ae86 	bls.w	8003468 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800375c:	bf00      	nop
 800375e:	bf00      	nop
 8003760:	3724      	adds	r7, #36	; 0x24
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40023800 	.word	0x40023800
 8003770:	40013800 	.word	0x40013800
 8003774:	40020000 	.word	0x40020000
 8003778:	40020400 	.word	0x40020400
 800377c:	40020800 	.word	0x40020800
 8003780:	40020c00 	.word	0x40020c00
 8003784:	40021000 	.word	0x40021000
 8003788:	40021400 	.word	0x40021400
 800378c:	40021800 	.word	0x40021800
 8003790:	40021c00 	.word	0x40021c00
 8003794:	40022000 	.word	0x40022000
 8003798:	40022400 	.word	0x40022400
 800379c:	40013c00 	.word	0x40013c00

080037a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	887b      	ldrh	r3, [r7, #2]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	e001      	b.n	80037c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
 80037dc:	4613      	mov	r3, r2
 80037de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e0:	787b      	ldrb	r3, [r7, #1]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80037ec:	e003      	b.n	80037f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80037ee:	887b      	ldrh	r3, [r7, #2]
 80037f0:	041a      	lsls	r2, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	619a      	str	r2, [r3, #24]
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e07f      	b.n	8003916 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d106      	bne.n	8003830 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff f85a 	bl	80028e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2224      	movs	r2, #36	; 0x24
 8003834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0201 	bic.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003854:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003864:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d107      	bne.n	800387e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	689a      	ldr	r2, [r3, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800387a:	609a      	str	r2, [r3, #8]
 800387c:	e006      	b.n	800388c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800388a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	2b02      	cmp	r3, #2
 8003892:	d104      	bne.n	800389e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800389c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6859      	ldr	r1, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_I2C_Init+0x11c>)
 80038aa:	430b      	orrs	r3, r1
 80038ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691a      	ldr	r2, [r3, #16]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69d9      	ldr	r1, [r3, #28]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a1a      	ldr	r2, [r3, #32]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0201 	orr.w	r2, r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	02008000 	.word	0x02008000

08003924 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b088      	sub	sp, #32
 8003928:	af02      	add	r7, sp, #8
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	461a      	mov	r2, r3
 8003930:	460b      	mov	r3, r1
 8003932:	817b      	strh	r3, [r7, #10]
 8003934:	4613      	mov	r3, r2
 8003936:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b20      	cmp	r3, #32
 8003942:	f040 80da 	bne.w	8003afa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <HAL_I2C_Master_Transmit+0x30>
 8003950:	2302      	movs	r3, #2
 8003952:	e0d3      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800395c:	f7ff fba0 	bl	80030a0 <HAL_GetTick>
 8003960:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	2319      	movs	r3, #25
 8003968:	2201      	movs	r2, #1
 800396a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fbc6 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e0be      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2221      	movs	r2, #33	; 0x21
 8003982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2210      	movs	r2, #16
 800398a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	893a      	ldrh	r2, [r7, #8]
 800399e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	2bff      	cmp	r3, #255	; 0xff
 80039ae:	d90e      	bls.n	80039ce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	22ff      	movs	r2, #255	; 0xff
 80039b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	8979      	ldrh	r1, [r7, #10]
 80039be:	4b51      	ldr	r3, [pc, #324]	; (8003b04 <HAL_I2C_Master_Transmit+0x1e0>)
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 fd36 	bl	8004438 <I2C_TransferConfig>
 80039cc:	e06c      	b.n	8003aa8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	8979      	ldrh	r1, [r7, #10]
 80039e0:	4b48      	ldr	r3, [pc, #288]	; (8003b04 <HAL_I2C_Master_Transmit+0x1e0>)
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fd25 	bl	8004438 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80039ee:	e05b      	b.n	8003aa8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	6a39      	ldr	r1, [r7, #32]
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fbc3 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e07b      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	781a      	ldrb	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d034      	beq.n	8003aa8 <HAL_I2C_Master_Transmit+0x184>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d130      	bne.n	8003aa8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	6a3b      	ldr	r3, [r7, #32]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2180      	movs	r1, #128	; 0x80
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fb55 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e04d      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2bff      	cmp	r3, #255	; 0xff
 8003a68:	d90e      	bls.n	8003a88 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	22ff      	movs	r2, #255	; 0xff
 8003a6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	8979      	ldrh	r1, [r7, #10]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 fcd9 	bl	8004438 <I2C_TransferConfig>
 8003a86:	e00f      	b.n	8003aa8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	8979      	ldrh	r1, [r7, #10]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 fcc8 	bl	8004438 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d19e      	bne.n	80039f0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	6a39      	ldr	r1, [r7, #32]
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 fba2 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e01a      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2220      	movs	r2, #32
 8003acc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6859      	ldr	r1, [r3, #4]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <HAL_I2C_Master_Transmit+0x1e4>)
 8003ada:	400b      	ands	r3, r1
 8003adc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e000      	b.n	8003afc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	80002000 	.word	0x80002000
 8003b08:	fe00e800 	.word	0xfe00e800

08003b0c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	4608      	mov	r0, r1
 8003b16:	4611      	mov	r1, r2
 8003b18:	461a      	mov	r2, r3
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	817b      	strh	r3, [r7, #10]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	813b      	strh	r3, [r7, #8]
 8003b22:	4613      	mov	r3, r2
 8003b24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	f040 80f9 	bne.w	8003d26 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d002      	beq.n	8003b40 <HAL_I2C_Mem_Write+0x34>
 8003b3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d105      	bne.n	8003b4c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b46:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0ed      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_I2C_Mem_Write+0x4e>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e0e6      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b62:	f7ff fa9d 	bl	80030a0 <HAL_GetTick>
 8003b66:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2319      	movs	r3, #25
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 fac3 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e0d1      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2221      	movs	r2, #33	; 0x21
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2240      	movs	r2, #64	; 0x40
 8003b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a3a      	ldr	r2, [r7, #32]
 8003b9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bac:	88f8      	ldrh	r0, [r7, #6]
 8003bae:	893a      	ldrh	r2, [r7, #8]
 8003bb0:	8979      	ldrh	r1, [r7, #10]
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	9301      	str	r3, [sp, #4]
 8003bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	4603      	mov	r3, r0
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f9d3 	bl	8003f68 <I2C_RequestMemoryWrite>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d005      	beq.n	8003bd4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0a9      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	2bff      	cmp	r3, #255	; 0xff
 8003bdc:	d90e      	bls.n	8003bfc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	22ff      	movs	r2, #255	; 0xff
 8003be2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	8979      	ldrh	r1, [r7, #10]
 8003bec:	2300      	movs	r3, #0
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 fc1f 	bl	8004438 <I2C_TransferConfig>
 8003bfa:	e00f      	b.n	8003c1c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0a:	b2da      	uxtb	r2, r3
 8003c0c:	8979      	ldrh	r1, [r7, #10]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 fc0e 	bl	8004438 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 faad 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e07b      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c34:	781a      	ldrb	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d034      	beq.n	8003cd4 <HAL_I2C_Mem_Write+0x1c8>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d130      	bne.n	8003cd4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c78:	2200      	movs	r2, #0
 8003c7a:	2180      	movs	r1, #128	; 0x80
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 fa3f 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e04d      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2bff      	cmp	r3, #255	; 0xff
 8003c94:	d90e      	bls.n	8003cb4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	22ff      	movs	r2, #255	; 0xff
 8003c9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	8979      	ldrh	r1, [r7, #10]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 fbc3 	bl	8004438 <I2C_TransferConfig>
 8003cb2:	e00f      	b.n	8003cd4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	8979      	ldrh	r1, [r7, #10]
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 fbb2 	bl	8004438 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d19e      	bne.n	8003c1c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fa8c 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e01a      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6859      	ldr	r1, [r3, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	4b0a      	ldr	r3, [pc, #40]	; (8003d30 <HAL_I2C_Mem_Write+0x224>)
 8003d06:	400b      	ands	r3, r1
 8003d08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e000      	b.n	8003d28 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d26:	2302      	movs	r3, #2
  }
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	fe00e800 	.word	0xfe00e800

08003d34 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b088      	sub	sp, #32
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	4611      	mov	r1, r2
 8003d40:	461a      	mov	r2, r3
 8003d42:	4603      	mov	r3, r0
 8003d44:	817b      	strh	r3, [r7, #10]
 8003d46:	460b      	mov	r3, r1
 8003d48:	813b      	strh	r3, [r7, #8]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	f040 80fd 	bne.w	8003f56 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <HAL_I2C_Mem_Read+0x34>
 8003d62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d105      	bne.n	8003d74 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d6e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0f1      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2C_Mem_Read+0x4e>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e0ea      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d8a:	f7ff f989 	bl	80030a0 <HAL_GetTick>
 8003d8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	2319      	movs	r3, #25
 8003d96:	2201      	movs	r2, #1
 8003d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 f9af 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e0d5      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2222      	movs	r2, #34	; 0x22
 8003db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2240      	movs	r2, #64	; 0x40
 8003db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a3a      	ldr	r2, [r7, #32]
 8003dc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003dcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dd4:	88f8      	ldrh	r0, [r7, #6]
 8003dd6:	893a      	ldrh	r2, [r7, #8]
 8003dd8:	8979      	ldrh	r1, [r7, #10]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	9301      	str	r3, [sp, #4]
 8003dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	4603      	mov	r3, r0
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 f913 	bl	8004010 <I2C_RequestMemoryRead>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d005      	beq.n	8003dfc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e0ad      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	2bff      	cmp	r3, #255	; 0xff
 8003e04:	d90e      	bls.n	8003e24 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	22ff      	movs	r2, #255	; 0xff
 8003e0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	8979      	ldrh	r1, [r7, #10]
 8003e14:	4b52      	ldr	r3, [pc, #328]	; (8003f60 <HAL_I2C_Mem_Read+0x22c>)
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 fb0b 	bl	8004438 <I2C_TransferConfig>
 8003e22:	e00f      	b.n	8003e44 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	8979      	ldrh	r1, [r7, #10]
 8003e36:	4b4a      	ldr	r3, [pc, #296]	; (8003f60 <HAL_I2C_Mem_Read+0x22c>)
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 fafa 	bl	8004438 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2104      	movs	r1, #4
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 f956 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e07c      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d034      	beq.n	8003f04 <HAL_I2C_Mem_Read+0x1d0>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d130      	bne.n	8003f04 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	2180      	movs	r1, #128	; 0x80
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 f927 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e04d      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2bff      	cmp	r3, #255	; 0xff
 8003ec4:	d90e      	bls.n	8003ee4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	22ff      	movs	r2, #255	; 0xff
 8003eca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	8979      	ldrh	r1, [r7, #10]
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 faab 	bl	8004438 <I2C_TransferConfig>
 8003ee2:	e00f      	b.n	8003f04 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ef2:	b2da      	uxtb	r2, r3
 8003ef4:	8979      	ldrh	r1, [r7, #10]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 fa9a 	bl	8004438 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d19a      	bne.n	8003e44 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 f974 	bl	8004200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e01a      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2220      	movs	r2, #32
 8003f28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	6859      	ldr	r1, [r3, #4]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <HAL_I2C_Mem_Read+0x230>)
 8003f36:	400b      	ands	r3, r1
 8003f38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f52:	2300      	movs	r3, #0
 8003f54:	e000      	b.n	8003f58 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f56:	2302      	movs	r3, #2
  }
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	80002400 	.word	0x80002400
 8003f64:	fe00e800 	.word	0xfe00e800

08003f68 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	4608      	mov	r0, r1
 8003f72:	4611      	mov	r1, r2
 8003f74:	461a      	mov	r2, r3
 8003f76:	4603      	mov	r3, r0
 8003f78:	817b      	strh	r3, [r7, #10]
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	813b      	strh	r3, [r7, #8]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	8979      	ldrh	r1, [r7, #10]
 8003f88:	4b20      	ldr	r3, [pc, #128]	; (800400c <I2C_RequestMemoryWrite+0xa4>)
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fa51 	bl	8004438 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	69b9      	ldr	r1, [r7, #24]
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 f8f0 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e02c      	b.n	8004004 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003faa:	88fb      	ldrh	r3, [r7, #6]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d105      	bne.n	8003fbc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fb0:	893b      	ldrh	r3, [r7, #8]
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	629a      	str	r2, [r3, #40]	; 0x28
 8003fba:	e015      	b.n	8003fe8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003fbc:	893b      	ldrh	r3, [r7, #8]
 8003fbe:	0a1b      	lsrs	r3, r3, #8
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fca:	69fa      	ldr	r2, [r7, #28]
 8003fcc:	69b9      	ldr	r1, [r7, #24]
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 f8d6 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e012      	b.n	8004004 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fde:	893b      	ldrh	r3, [r7, #8]
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2180      	movs	r1, #128	; 0x80
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f000 f884 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	80002000 	.word	0x80002000

08004010 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af02      	add	r7, sp, #8
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	4608      	mov	r0, r1
 800401a:	4611      	mov	r1, r2
 800401c:	461a      	mov	r2, r3
 800401e:	4603      	mov	r3, r0
 8004020:	817b      	strh	r3, [r7, #10]
 8004022:	460b      	mov	r3, r1
 8004024:	813b      	strh	r3, [r7, #8]
 8004026:	4613      	mov	r3, r2
 8004028:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	b2da      	uxtb	r2, r3
 800402e:	8979      	ldrh	r1, [r7, #10]
 8004030:	4b20      	ldr	r3, [pc, #128]	; (80040b4 <I2C_RequestMemoryRead+0xa4>)
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2300      	movs	r3, #0
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f9fe 	bl	8004438 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800403c:	69fa      	ldr	r2, [r7, #28]
 800403e:	69b9      	ldr	r1, [r7, #24]
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 f89d 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e02c      	b.n	80040aa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004050:	88fb      	ldrh	r3, [r7, #6]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d105      	bne.n	8004062 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004056:	893b      	ldrh	r3, [r7, #8]
 8004058:	b2da      	uxtb	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
 8004060:	e015      	b.n	800408e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004062:	893b      	ldrh	r3, [r7, #8]
 8004064:	0a1b      	lsrs	r3, r3, #8
 8004066:	b29b      	uxth	r3, r3
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004070:	69fa      	ldr	r2, [r7, #28]
 8004072:	69b9      	ldr	r1, [r7, #24]
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 f883 	bl	8004180 <I2C_WaitOnTXISFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e012      	b.n	80040aa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004084:	893b      	ldrh	r3, [r7, #8]
 8004086:	b2da      	uxtb	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	2200      	movs	r2, #0
 8004096:	2140      	movs	r1, #64	; 0x40
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 f831 	bl	8004100 <I2C_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e000      	b.n	80040aa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	80002000 	.word	0x80002000

080040b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d103      	bne.n	80040d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2200      	movs	r2, #0
 80040d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d007      	beq.n	80040f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	699a      	ldr	r2, [r3, #24]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0201 	orr.w	r2, r2, #1
 80040f2:	619a      	str	r2, [r3, #24]
  }
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004110:	e022      	b.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004118:	d01e      	beq.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800411a:	f7fe ffc1 	bl	80030a0 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d302      	bcc.n	8004130 <I2C_WaitOnFlagUntilTimeout+0x30>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d113      	bne.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	f043 0220 	orr.w	r2, r3, #32
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2220      	movs	r2, #32
 8004140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e00f      	b.n	8004178 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699a      	ldr	r2, [r3, #24]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	4013      	ands	r3, r2
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	429a      	cmp	r2, r3
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	461a      	mov	r2, r3
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	429a      	cmp	r2, r3
 8004174:	d0cd      	beq.n	8004112 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800418c:	e02c      	b.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f870 	bl	8004278 <I2C_IsErrorOccurred>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e02a      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a8:	d01e      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041aa:	f7fe ff79 	bl	80030a0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d302      	bcc.n	80041c0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d113      	bne.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e007      	b.n	80041f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d1cb      	bne.n	800418e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800420c:	e028      	b.n	8004260 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	68b9      	ldr	r1, [r7, #8]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f830 	bl	8004278 <I2C_IsErrorOccurred>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e026      	b.n	8004270 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004222:	f7fe ff3d 	bl	80030a0 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	429a      	cmp	r2, r3
 8004230:	d302      	bcc.n	8004238 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d113      	bne.n	8004260 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423c:	f043 0220 	orr.w	r2, r3, #32
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e007      	b.n	8004270 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b20      	cmp	r3, #32
 800426c:	d1cf      	bne.n	800420e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08a      	sub	sp, #40	; 0x28
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004292:	2300      	movs	r3, #0
 8004294:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d068      	beq.n	8004376 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2210      	movs	r2, #16
 80042aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042ac:	e049      	b.n	8004342 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d045      	beq.n	8004342 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042b6:	f7fe fef3 	bl	80030a0 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d302      	bcc.n	80042cc <I2C_IsErrorOccurred+0x54>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d13a      	bne.n	8004342 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ee:	d121      	bne.n	8004334 <I2C_IsErrorOccurred+0xbc>
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042f6:	d01d      	beq.n	8004334 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80042f8:	7cfb      	ldrb	r3, [r7, #19]
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d01a      	beq.n	8004334 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800430c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800430e:	f7fe fec7 	bl	80030a0 <HAL_GetTick>
 8004312:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004314:	e00e      	b.n	8004334 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004316:	f7fe fec3 	bl	80030a0 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b19      	cmp	r3, #25
 8004322:	d907      	bls.n	8004334 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004324:	6a3b      	ldr	r3, [r7, #32]
 8004326:	f043 0320 	orr.w	r3, r3, #32
 800432a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004332:	e006      	b.n	8004342 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b20      	cmp	r3, #32
 8004340:	d1e9      	bne.n	8004316 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b20      	cmp	r3, #32
 800434e:	d003      	beq.n	8004358 <I2C_IsErrorOccurred+0xe0>
 8004350:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0aa      	beq.n	80042ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800435c:	2b00      	cmp	r3, #0
 800435e:	d103      	bne.n	8004368 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2220      	movs	r2, #32
 8004366:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	f043 0304 	orr.w	r3, r3, #4
 800436e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00b      	beq.n	80043a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004388:	6a3b      	ldr	r3, [r7, #32]
 800438a:	f043 0301 	orr.w	r3, r3, #1
 800438e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004398:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00b      	beq.n	80043c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	f043 0308 	orr.w	r3, r3, #8
 80043b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00b      	beq.n	80043e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	f043 0302 	orr.w	r3, r3, #2
 80043d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80043e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01c      	beq.n	8004426 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f7ff fe63 	bl	80040b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6859      	ldr	r1, [r3, #4]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	4b0d      	ldr	r3, [pc, #52]	; (8004434 <I2C_IsErrorOccurred+0x1bc>)
 80043fe:	400b      	ands	r3, r1
 8004400:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	431a      	orrs	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2220      	movs	r2, #32
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004426:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800442a:	4618      	mov	r0, r3
 800442c:	3728      	adds	r7, #40	; 0x28
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	fe00e800 	.word	0xfe00e800

08004438 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	607b      	str	r3, [r7, #4]
 8004442:	460b      	mov	r3, r1
 8004444:	817b      	strh	r3, [r7, #10]
 8004446:	4613      	mov	r3, r2
 8004448:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800444a:	897b      	ldrh	r3, [r7, #10]
 800444c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004450:	7a7b      	ldrb	r3, [r7, #9]
 8004452:	041b      	lsls	r3, r3, #16
 8004454:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004458:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	4313      	orrs	r3, r2
 8004462:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004466:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	0d5b      	lsrs	r3, r3, #21
 8004472:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004476:	4b08      	ldr	r3, [pc, #32]	; (8004498 <I2C_TransferConfig+0x60>)
 8004478:	430b      	orrs	r3, r1
 800447a:	43db      	mvns	r3, r3
 800447c:	ea02 0103 	and.w	r1, r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	430a      	orrs	r2, r1
 8004488:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800448a:	bf00      	nop
 800448c:	371c      	adds	r7, #28
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	03ff63ff 	.word	0x03ff63ff

0800449c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d138      	bne.n	8004524 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044bc:	2302      	movs	r3, #2
 80044be:	e032      	b.n	8004526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2224      	movs	r2, #36	; 0x24
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0201 	orr.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	e000      	b.n	8004526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004524:	2302      	movs	r3, #2
  }
}
 8004526:	4618      	mov	r0, r3
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004532:	b480      	push	{r7}
 8004534:	b085      	sub	sp, #20
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
 800453a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b20      	cmp	r3, #32
 8004546:	d139      	bne.n	80045bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800454e:	2b01      	cmp	r3, #1
 8004550:	d101      	bne.n	8004556 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004552:	2302      	movs	r3, #2
 8004554:	e033      	b.n	80045be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2224      	movs	r2, #36	; 0x24
 8004562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0201 	bic.w	r2, r2, #1
 8004574:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004584:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	021b      	lsls	r3, r3, #8
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4313      	orrs	r3, r2
 800458e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f042 0201 	orr.w	r2, r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045b8:	2300      	movs	r3, #0
 80045ba:	e000      	b.n	80045be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045bc:	2302      	movs	r3, #2
  }
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045cc:	b08f      	sub	sp, #60	; 0x3c
 80045ce:	af0a      	add	r7, sp, #40	; 0x28
 80045d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e116      	b.n	800480a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d106      	bne.n	80045fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fe fb52 	bl	8002ca0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2203      	movs	r2, #3
 8004600:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d102      	bne.n	8004616 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f003 fe2c 	bl	8008278 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	603b      	str	r3, [r7, #0]
 8004626:	687e      	ldr	r6, [r7, #4]
 8004628:	466d      	mov	r5, sp
 800462a:	f106 0410 	add.w	r4, r6, #16
 800462e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004630:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004632:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004634:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004636:	e894 0003 	ldmia.w	r4, {r0, r1}
 800463a:	e885 0003 	stmia.w	r5, {r0, r1}
 800463e:	1d33      	adds	r3, r6, #4
 8004640:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004642:	6838      	ldr	r0, [r7, #0]
 8004644:	f003 fdc0 	bl	80081c8 <USB_CoreInit>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2202      	movs	r2, #2
 8004652:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e0d7      	b.n	800480a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2100      	movs	r1, #0
 8004660:	4618      	mov	r0, r3
 8004662:	f003 fe1a 	bl	800829a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004666:	2300      	movs	r3, #0
 8004668:	73fb      	strb	r3, [r7, #15]
 800466a:	e04a      	b.n	8004702 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800466c:	7bfa      	ldrb	r2, [r7, #15]
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	333d      	adds	r3, #61	; 0x3d
 800467c:	2201      	movs	r2, #1
 800467e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004680:	7bfa      	ldrb	r2, [r7, #15]
 8004682:	6879      	ldr	r1, [r7, #4]
 8004684:	4613      	mov	r3, r2
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4413      	add	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	440b      	add	r3, r1
 800468e:	333c      	adds	r3, #60	; 0x3c
 8004690:	7bfa      	ldrb	r2, [r7, #15]
 8004692:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004694:	7bfa      	ldrb	r2, [r7, #15]
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	b298      	uxth	r0, r3
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	3344      	adds	r3, #68	; 0x44
 80046a8:	4602      	mov	r2, r0
 80046aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046ac:	7bfa      	ldrb	r2, [r7, #15]
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	4613      	mov	r3, r2
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	4413      	add	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	440b      	add	r3, r1
 80046ba:	3340      	adds	r3, #64	; 0x40
 80046bc:	2200      	movs	r2, #0
 80046be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046c0:	7bfa      	ldrb	r2, [r7, #15]
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	4413      	add	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	3348      	adds	r3, #72	; 0x48
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80046d4:	7bfa      	ldrb	r2, [r7, #15]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	4613      	mov	r3, r2
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	4413      	add	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	334c      	adds	r3, #76	; 0x4c
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046e8:	7bfa      	ldrb	r2, [r7, #15]
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	4413      	add	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	3354      	adds	r3, #84	; 0x54
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	3301      	adds	r3, #1
 8004700:	73fb      	strb	r3, [r7, #15]
 8004702:	7bfa      	ldrb	r2, [r7, #15]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	429a      	cmp	r2, r3
 800470a:	d3af      	bcc.n	800466c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
 8004710:	e044      	b.n	800479c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004712:	7bfa      	ldrb	r2, [r7, #15]
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	4613      	mov	r3, r2
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	4413      	add	r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	440b      	add	r3, r1
 8004720:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004724:	2200      	movs	r2, #0
 8004726:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004728:	7bfa      	ldrb	r2, [r7, #15]
 800472a:	6879      	ldr	r1, [r7, #4]
 800472c:	4613      	mov	r3, r2
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4413      	add	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800473a:	7bfa      	ldrb	r2, [r7, #15]
 800473c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800473e:	7bfa      	ldrb	r2, [r7, #15]
 8004740:	6879      	ldr	r1, [r7, #4]
 8004742:	4613      	mov	r3, r2
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004754:	7bfa      	ldrb	r2, [r7, #15]
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	4613      	mov	r3, r2
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4413      	add	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800476a:	7bfa      	ldrb	r2, [r7, #15]
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	4413      	add	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004780:	7bfa      	ldrb	r2, [r7, #15]
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4413      	add	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004796:	7bfb      	ldrb	r3, [r7, #15]
 8004798:	3301      	adds	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]
 800479c:	7bfa      	ldrb	r2, [r7, #15]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d3b5      	bcc.n	8004712 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	687e      	ldr	r6, [r7, #4]
 80047ae:	466d      	mov	r5, sp
 80047b0:	f106 0410 	add.w	r4, r6, #16
 80047b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80047c4:	1d33      	adds	r3, r6, #4
 80047c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047c8:	6838      	ldr	r0, [r7, #0]
 80047ca:	f003 fdb3 	bl	8008334 <USB_DevInit>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d005      	beq.n	80047e0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e014      	b.n	800480a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d102      	bne.n	80047fe <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f80b 	bl	8004814 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f003 ff71 	bl	80086ea <USB_DevDisconnect>

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004814 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004842:	4b05      	ldr	r3, [pc, #20]	; (8004858 <HAL_PCDEx_ActivateLPM+0x44>)
 8004844:	4313      	orrs	r3, r2
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	10000003 	.word	0x10000003

0800485c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a04      	ldr	r2, [pc, #16]	; (8004878 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486a:	6013      	str	r3, [r2, #0]
}
 800486c:	bf00      	nop
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	40007000 	.word	0x40007000

0800487c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004884:	2300      	movs	r3, #0
 8004886:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e291      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 8087 	beq.w	80049ae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048a0:	4b96      	ldr	r3, [pc, #600]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 030c 	and.w	r3, r3, #12
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d00c      	beq.n	80048c6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ac:	4b93      	ldr	r3, [pc, #588]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f003 030c 	and.w	r3, r3, #12
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d112      	bne.n	80048de <HAL_RCC_OscConfig+0x62>
 80048b8:	4b90      	ldr	r3, [pc, #576]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048c4:	d10b      	bne.n	80048de <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c6:	4b8d      	ldr	r3, [pc, #564]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d06c      	beq.n	80049ac <HAL_RCC_OscConfig+0x130>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d168      	bne.n	80049ac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e26b      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e6:	d106      	bne.n	80048f6 <HAL_RCC_OscConfig+0x7a>
 80048e8:	4b84      	ldr	r3, [pc, #528]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a83      	ldr	r2, [pc, #524]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80048ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	e02e      	b.n	8004954 <HAL_RCC_OscConfig+0xd8>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10c      	bne.n	8004918 <HAL_RCC_OscConfig+0x9c>
 80048fe:	4b7f      	ldr	r3, [pc, #508]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a7e      	ldr	r2, [pc, #504]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004904:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004908:	6013      	str	r3, [r2, #0]
 800490a:	4b7c      	ldr	r3, [pc, #496]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a7b      	ldr	r2, [pc, #492]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004910:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004914:	6013      	str	r3, [r2, #0]
 8004916:	e01d      	b.n	8004954 <HAL_RCC_OscConfig+0xd8>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004920:	d10c      	bne.n	800493c <HAL_RCC_OscConfig+0xc0>
 8004922:	4b76      	ldr	r3, [pc, #472]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a75      	ldr	r2, [pc, #468]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004928:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	4b73      	ldr	r3, [pc, #460]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a72      	ldr	r2, [pc, #456]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e00b      	b.n	8004954 <HAL_RCC_OscConfig+0xd8>
 800493c:	4b6f      	ldr	r3, [pc, #444]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a6e      	ldr	r2, [pc, #440]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004946:	6013      	str	r3, [r2, #0]
 8004948:	4b6c      	ldr	r3, [pc, #432]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a6b      	ldr	r2, [pc, #428]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 800494e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004952:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d013      	beq.n	8004984 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800495c:	f7fe fba0 	bl	80030a0 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004964:	f7fe fb9c 	bl	80030a0 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	; 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e21f      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004976:	4b61      	ldr	r3, [pc, #388]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCC_OscConfig+0xe8>
 8004982:	e014      	b.n	80049ae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004984:	f7fe fb8c 	bl	80030a0 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800498c:	f7fe fb88 	bl	80030a0 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b64      	cmp	r3, #100	; 0x64
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e20b      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800499e:	4b57      	ldr	r3, [pc, #348]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x110>
 80049aa:	e000      	b.n	80049ae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d069      	beq.n	8004a8e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049ba:	4b50      	ldr	r3, [pc, #320]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f003 030c 	and.w	r3, r3, #12
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00b      	beq.n	80049de <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049c6:	4b4d      	ldr	r3, [pc, #308]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 030c 	and.w	r3, r3, #12
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	d11c      	bne.n	8004a0c <HAL_RCC_OscConfig+0x190>
 80049d2:	4b4a      	ldr	r3, [pc, #296]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d116      	bne.n	8004a0c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049de:	4b47      	ldr	r3, [pc, #284]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <HAL_RCC_OscConfig+0x17a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d001      	beq.n	80049f6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e1df      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f6:	4b41      	ldr	r3, [pc, #260]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	493d      	ldr	r1, [pc, #244]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a0a:	e040      	b.n	8004a8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d023      	beq.n	8004a5c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a14:	4b39      	ldr	r3, [pc, #228]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a38      	ldr	r2, [pc, #224]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a20:	f7fe fb3e 	bl	80030a0 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a28:	f7fe fb3a 	bl	80030a0 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e1bd      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3a:	4b30      	ldr	r3, [pc, #192]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f0      	beq.n	8004a28 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a46:	4b2d      	ldr	r3, [pc, #180]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4929      	ldr	r1, [pc, #164]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	600b      	str	r3, [r1, #0]
 8004a5a:	e018      	b.n	8004a8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a5c:	4b27      	ldr	r3, [pc, #156]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a26      	ldr	r2, [pc, #152]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a62:	f023 0301 	bic.w	r3, r3, #1
 8004a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a68:	f7fe fb1a 	bl	80030a0 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a70:	f7fe fb16 	bl	80030a0 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e199      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a82:	4b1e      	ldr	r3, [pc, #120]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d038      	beq.n	8004b0c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d019      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aa2:	4b16      	ldr	r3, [pc, #88]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aa6:	4a15      	ldr	r2, [pc, #84]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004aa8:	f043 0301 	orr.w	r3, r3, #1
 8004aac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aae:	f7fe faf7 	bl	80030a0 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab6:	f7fe faf3 	bl	80030a0 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e176      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d0f0      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x23a>
 8004ad4:	e01a      	b.n	8004b0c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ad6:	4b09      	ldr	r3, [pc, #36]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004ad8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ada:	4a08      	ldr	r2, [pc, #32]	; (8004afc <HAL_RCC_OscConfig+0x280>)
 8004adc:	f023 0301 	bic.w	r3, r3, #1
 8004ae0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae2:	f7fe fadd 	bl	80030a0 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aea:	f7fe fad9 	bl	80030a0 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d903      	bls.n	8004b00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e15c      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
 8004afc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b00:	4b91      	ldr	r3, [pc, #580]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1ee      	bne.n	8004aea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 80a4 	beq.w	8004c62 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b1a:	4b8b      	ldr	r3, [pc, #556]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10d      	bne.n	8004b42 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b26:	4b88      	ldr	r3, [pc, #544]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	4a87      	ldr	r2, [pc, #540]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b30:	6413      	str	r3, [r2, #64]	; 0x40
 8004b32:	4b85      	ldr	r3, [pc, #532]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3a:	60bb      	str	r3, [r7, #8]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b42:	4b82      	ldr	r3, [pc, #520]	; (8004d4c <HAL_RCC_OscConfig+0x4d0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d118      	bne.n	8004b80 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004b4e:	4b7f      	ldr	r3, [pc, #508]	; (8004d4c <HAL_RCC_OscConfig+0x4d0>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a7e      	ldr	r2, [pc, #504]	; (8004d4c <HAL_RCC_OscConfig+0x4d0>)
 8004b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b5a:	f7fe faa1 	bl	80030a0 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b62:	f7fe fa9d 	bl	80030a0 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b64      	cmp	r3, #100	; 0x64
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e120      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b74:	4b75      	ldr	r3, [pc, #468]	; (8004d4c <HAL_RCC_OscConfig+0x4d0>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d0f0      	beq.n	8004b62 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d106      	bne.n	8004b96 <HAL_RCC_OscConfig+0x31a>
 8004b88:	4b6f      	ldr	r3, [pc, #444]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8c:	4a6e      	ldr	r2, [pc, #440]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6713      	str	r3, [r2, #112]	; 0x70
 8004b94:	e02d      	b.n	8004bf2 <HAL_RCC_OscConfig+0x376>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10c      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x33c>
 8004b9e:	4b6a      	ldr	r3, [pc, #424]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	4a69      	ldr	r2, [pc, #420]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004ba4:	f023 0301 	bic.w	r3, r3, #1
 8004ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8004baa:	4b67      	ldr	r3, [pc, #412]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bae:	4a66      	ldr	r2, [pc, #408]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bb0:	f023 0304 	bic.w	r3, r3, #4
 8004bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8004bb6:	e01c      	b.n	8004bf2 <HAL_RCC_OscConfig+0x376>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2b05      	cmp	r3, #5
 8004bbe:	d10c      	bne.n	8004bda <HAL_RCC_OscConfig+0x35e>
 8004bc0:	4b61      	ldr	r3, [pc, #388]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc4:	4a60      	ldr	r2, [pc, #384]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bc6:	f043 0304 	orr.w	r3, r3, #4
 8004bca:	6713      	str	r3, [r2, #112]	; 0x70
 8004bcc:	4b5e      	ldr	r3, [pc, #376]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd0:	4a5d      	ldr	r2, [pc, #372]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bd2:	f043 0301 	orr.w	r3, r3, #1
 8004bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8004bd8:	e00b      	b.n	8004bf2 <HAL_RCC_OscConfig+0x376>
 8004bda:	4b5b      	ldr	r3, [pc, #364]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bde:	4a5a      	ldr	r2, [pc, #360]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004be0:	f023 0301 	bic.w	r3, r3, #1
 8004be4:	6713      	str	r3, [r2, #112]	; 0x70
 8004be6:	4b58      	ldr	r3, [pc, #352]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bea:	4a57      	ldr	r2, [pc, #348]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004bec:	f023 0304 	bic.w	r3, r3, #4
 8004bf0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d015      	beq.n	8004c26 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfa:	f7fe fa51 	bl	80030a0 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c00:	e00a      	b.n	8004c18 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c02:	f7fe fa4d 	bl	80030a0 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e0ce      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c18:	4b4b      	ldr	r3, [pc, #300]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0ee      	beq.n	8004c02 <HAL_RCC_OscConfig+0x386>
 8004c24:	e014      	b.n	8004c50 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c26:	f7fe fa3b 	bl	80030a0 <HAL_GetTick>
 8004c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c2c:	e00a      	b.n	8004c44 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c2e:	f7fe fa37 	bl	80030a0 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0b8      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c44:	4b40      	ldr	r3, [pc, #256]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1ee      	bne.n	8004c2e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d105      	bne.n	8004c62 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c56:	4b3c      	ldr	r3, [pc, #240]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	4a3b      	ldr	r2, [pc, #236]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c60:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 80a4 	beq.w	8004db4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c6c:	4b36      	ldr	r3, [pc, #216]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 030c 	and.w	r3, r3, #12
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d06b      	beq.n	8004d50 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d149      	bne.n	8004d14 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c80:	4b31      	ldr	r3, [pc, #196]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a30      	ldr	r2, [pc, #192]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004c86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8c:	f7fe fa08 	bl	80030a0 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c94:	f7fe fa04 	bl	80030a0 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e087      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca6:	4b28      	ldr	r3, [pc, #160]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	019b      	lsls	r3, r3, #6
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc8:	085b      	lsrs	r3, r3, #1
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	041b      	lsls	r3, r3, #16
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd4:	061b      	lsls	r3, r3, #24
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	4a1b      	ldr	r2, [pc, #108]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004cda:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004cde:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ce0:	4b19      	ldr	r3, [pc, #100]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a18      	ldr	r2, [pc, #96]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004ce6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7fe f9d8 	bl	80030a0 <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf4:	f7fe f9d4 	bl	80030a0 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e057      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d06:	4b10      	ldr	r3, [pc, #64]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0f0      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x478>
 8004d12:	e04f      	b.n	8004db4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d14:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a0b      	ldr	r2, [pc, #44]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004d1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d20:	f7fe f9be 	bl	80030a0 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d26:	e008      	b.n	8004d3a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d28:	f7fe f9ba 	bl	80030a0 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e03d      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3a:	4b03      	ldr	r3, [pc, #12]	; (8004d48 <HAL_RCC_OscConfig+0x4cc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1f0      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4ac>
 8004d46:	e035      	b.n	8004db4 <HAL_RCC_OscConfig+0x538>
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004d50:	4b1b      	ldr	r3, [pc, #108]	; (8004dc0 <HAL_RCC_OscConfig+0x544>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d028      	beq.n	8004db0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d121      	bne.n	8004db0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d11a      	bne.n	8004db0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d80:	4013      	ands	r3, r2
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d86:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d111      	bne.n	8004db0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d96:	085b      	lsrs	r3, r3, #1
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d107      	bne.n	8004db0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004daa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e000      	b.n	8004db6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40023800 	.word	0x40023800

08004dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0d0      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ddc:	4b6a      	ldr	r3, [pc, #424]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d910      	bls.n	8004e0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dea:	4b67      	ldr	r3, [pc, #412]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f023 020f 	bic.w	r2, r3, #15
 8004df2:	4965      	ldr	r1, [pc, #404]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfa:	4b63      	ldr	r3, [pc, #396]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 030f 	and.w	r3, r3, #15
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d001      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e0b8      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d020      	beq.n	8004e5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e24:	4b59      	ldr	r3, [pc, #356]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	4a58      	ldr	r2, [pc, #352]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0308 	and.w	r3, r3, #8
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e3c:	4b53      	ldr	r3, [pc, #332]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	4a52      	ldr	r2, [pc, #328]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e48:	4b50      	ldr	r3, [pc, #320]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	494d      	ldr	r1, [pc, #308]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d040      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d107      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e6e:	4b47      	ldr	r3, [pc, #284]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d115      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e07f      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d107      	bne.n	8004e96 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e86:	4b41      	ldr	r3, [pc, #260]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d109      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e073      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e96:	4b3d      	ldr	r3, [pc, #244]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e06b      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ea6:	4b39      	ldr	r3, [pc, #228]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f023 0203 	bic.w	r2, r3, #3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	4936      	ldr	r1, [pc, #216]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb8:	f7fe f8f2 	bl	80030a0 <HAL_GetTick>
 8004ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec0:	f7fe f8ee 	bl	80030a0 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e053      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed6:	4b2d      	ldr	r3, [pc, #180]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 020c 	and.w	r2, r3, #12
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d1eb      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee8:	4b27      	ldr	r3, [pc, #156]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 030f 	and.w	r3, r3, #15
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d210      	bcs.n	8004f18 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef6:	4b24      	ldr	r3, [pc, #144]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f023 020f 	bic.w	r2, r3, #15
 8004efe:	4922      	ldr	r1, [pc, #136]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f06:	4b20      	ldr	r3, [pc, #128]	; (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d001      	beq.n	8004f18 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e032      	b.n	8004f7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f24:	4b19      	ldr	r3, [pc, #100]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	4916      	ldr	r1, [pc, #88]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d009      	beq.n	8004f56 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f42:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	490e      	ldr	r1, [pc, #56]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f56:	f000 f821 	bl	8004f9c <HAL_RCC_GetSysClockFreq>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	091b      	lsrs	r3, r3, #4
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	490a      	ldr	r1, [pc, #40]	; (8004f90 <HAL_RCC_ClockConfig+0x1cc>)
 8004f68:	5ccb      	ldrb	r3, [r1, r3]
 8004f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f6e:	4a09      	ldr	r2, [pc, #36]	; (8004f94 <HAL_RCC_ClockConfig+0x1d0>)
 8004f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f72:	4b09      	ldr	r3, [pc, #36]	; (8004f98 <HAL_RCC_ClockConfig+0x1d4>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fe f84e 	bl	8003018 <HAL_InitTick>

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	40023c00 	.word	0x40023c00
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	0800cac0 	.word	0x0800cac0
 8004f94:	2000000c 	.word	0x2000000c
 8004f98:	20000010 	.word	0x20000010

08004f9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fa0:	b094      	sub	sp, #80	; 0x50
 8004fa2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	647b      	str	r3, [r7, #68]	; 0x44
 8004fa8:	2300      	movs	r3, #0
 8004faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fac:	2300      	movs	r3, #0
 8004fae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fb4:	4b79      	ldr	r3, [pc, #484]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 030c 	and.w	r3, r3, #12
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d00d      	beq.n	8004fdc <HAL_RCC_GetSysClockFreq+0x40>
 8004fc0:	2b08      	cmp	r3, #8
 8004fc2:	f200 80e1 	bhi.w	8005188 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x34>
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	d003      	beq.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004fce:	e0db      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fd0:	4b73      	ldr	r3, [pc, #460]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fd2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fd4:	e0db      	b.n	800518e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fd6:	4b73      	ldr	r3, [pc, #460]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fda:	e0d8      	b.n	800518e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fdc:	4b6f      	ldr	r3, [pc, #444]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fe4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004fe6:	4b6d      	ldr	r3, [pc, #436]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d063      	beq.n	80050ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ff2:	4b6a      	ldr	r3, [pc, #424]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	099b      	lsrs	r3, r3, #6
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ffc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005004:	633b      	str	r3, [r7, #48]	; 0x30
 8005006:	2300      	movs	r3, #0
 8005008:	637b      	str	r3, [r7, #52]	; 0x34
 800500a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800500e:	4622      	mov	r2, r4
 8005010:	462b      	mov	r3, r5
 8005012:	f04f 0000 	mov.w	r0, #0
 8005016:	f04f 0100 	mov.w	r1, #0
 800501a:	0159      	lsls	r1, r3, #5
 800501c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005020:	0150      	lsls	r0, r2, #5
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	4621      	mov	r1, r4
 8005028:	1a51      	subs	r1, r2, r1
 800502a:	6139      	str	r1, [r7, #16]
 800502c:	4629      	mov	r1, r5
 800502e:	eb63 0301 	sbc.w	r3, r3, r1
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005040:	4659      	mov	r1, fp
 8005042:	018b      	lsls	r3, r1, #6
 8005044:	4651      	mov	r1, sl
 8005046:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800504a:	4651      	mov	r1, sl
 800504c:	018a      	lsls	r2, r1, #6
 800504e:	4651      	mov	r1, sl
 8005050:	ebb2 0801 	subs.w	r8, r2, r1
 8005054:	4659      	mov	r1, fp
 8005056:	eb63 0901 	sbc.w	r9, r3, r1
 800505a:	f04f 0200 	mov.w	r2, #0
 800505e:	f04f 0300 	mov.w	r3, #0
 8005062:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005066:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800506a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800506e:	4690      	mov	r8, r2
 8005070:	4699      	mov	r9, r3
 8005072:	4623      	mov	r3, r4
 8005074:	eb18 0303 	adds.w	r3, r8, r3
 8005078:	60bb      	str	r3, [r7, #8]
 800507a:	462b      	mov	r3, r5
 800507c:	eb49 0303 	adc.w	r3, r9, r3
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800508e:	4629      	mov	r1, r5
 8005090:	024b      	lsls	r3, r1, #9
 8005092:	4621      	mov	r1, r4
 8005094:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005098:	4621      	mov	r1, r4
 800509a:	024a      	lsls	r2, r1, #9
 800509c:	4610      	mov	r0, r2
 800509e:	4619      	mov	r1, r3
 80050a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050a2:	2200      	movs	r2, #0
 80050a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80050a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050ac:	f7fb fe5c 	bl	8000d68 <__aeabi_uldivmod>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	4613      	mov	r3, r2
 80050b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050b8:	e058      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ba:	4b38      	ldr	r3, [pc, #224]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	099b      	lsrs	r3, r3, #6
 80050c0:	2200      	movs	r2, #0
 80050c2:	4618      	mov	r0, r3
 80050c4:	4611      	mov	r1, r2
 80050c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050ca:	623b      	str	r3, [r7, #32]
 80050cc:	2300      	movs	r3, #0
 80050ce:	627b      	str	r3, [r7, #36]	; 0x24
 80050d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050d4:	4642      	mov	r2, r8
 80050d6:	464b      	mov	r3, r9
 80050d8:	f04f 0000 	mov.w	r0, #0
 80050dc:	f04f 0100 	mov.w	r1, #0
 80050e0:	0159      	lsls	r1, r3, #5
 80050e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050e6:	0150      	lsls	r0, r2, #5
 80050e8:	4602      	mov	r2, r0
 80050ea:	460b      	mov	r3, r1
 80050ec:	4641      	mov	r1, r8
 80050ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80050f2:	4649      	mov	r1, r9
 80050f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005104:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005108:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800510c:	ebb2 040a 	subs.w	r4, r2, sl
 8005110:	eb63 050b 	sbc.w	r5, r3, fp
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	f04f 0300 	mov.w	r3, #0
 800511c:	00eb      	lsls	r3, r5, #3
 800511e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005122:	00e2      	lsls	r2, r4, #3
 8005124:	4614      	mov	r4, r2
 8005126:	461d      	mov	r5, r3
 8005128:	4643      	mov	r3, r8
 800512a:	18e3      	adds	r3, r4, r3
 800512c:	603b      	str	r3, [r7, #0]
 800512e:	464b      	mov	r3, r9
 8005130:	eb45 0303 	adc.w	r3, r5, r3
 8005134:	607b      	str	r3, [r7, #4]
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	f04f 0300 	mov.w	r3, #0
 800513e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005142:	4629      	mov	r1, r5
 8005144:	028b      	lsls	r3, r1, #10
 8005146:	4621      	mov	r1, r4
 8005148:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800514c:	4621      	mov	r1, r4
 800514e:	028a      	lsls	r2, r1, #10
 8005150:	4610      	mov	r0, r2
 8005152:	4619      	mov	r1, r3
 8005154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005156:	2200      	movs	r2, #0
 8005158:	61bb      	str	r3, [r7, #24]
 800515a:	61fa      	str	r2, [r7, #28]
 800515c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005160:	f7fb fe02 	bl	8000d68 <__aeabi_uldivmod>
 8005164:	4602      	mov	r2, r0
 8005166:	460b      	mov	r3, r1
 8005168:	4613      	mov	r3, r2
 800516a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800516c:	4b0b      	ldr	r3, [pc, #44]	; (800519c <HAL_RCC_GetSysClockFreq+0x200>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	0c1b      	lsrs	r3, r3, #16
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	3301      	adds	r3, #1
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800517c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800517e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005180:	fbb2 f3f3 	udiv	r3, r2, r3
 8005184:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005186:	e002      	b.n	800518e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005188:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800518a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800518c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800518e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005190:	4618      	mov	r0, r3
 8005192:	3750      	adds	r7, #80	; 0x50
 8005194:	46bd      	mov	sp, r7
 8005196:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800519a:	bf00      	nop
 800519c:	40023800 	.word	0x40023800
 80051a0:	00f42400 	.word	0x00f42400
 80051a4:	007a1200 	.word	0x007a1200

080051a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051ac:	4b03      	ldr	r3, [pc, #12]	; (80051bc <HAL_RCC_GetHCLKFreq+0x14>)
 80051ae:	681b      	ldr	r3, [r3, #0]
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	2000000c 	.word	0x2000000c

080051c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051c4:	f7ff fff0 	bl	80051a8 <HAL_RCC_GetHCLKFreq>
 80051c8:	4602      	mov	r2, r0
 80051ca:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	0a9b      	lsrs	r3, r3, #10
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	4903      	ldr	r1, [pc, #12]	; (80051e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051d6:	5ccb      	ldrb	r3, [r1, r3]
 80051d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051dc:	4618      	mov	r0, r3
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40023800 	.word	0x40023800
 80051e4:	0800cad0 	.word	0x0800cad0

080051e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051ec:	f7ff ffdc 	bl	80051a8 <HAL_RCC_GetHCLKFreq>
 80051f0:	4602      	mov	r2, r0
 80051f2:	4b05      	ldr	r3, [pc, #20]	; (8005208 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	0b5b      	lsrs	r3, r3, #13
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	4903      	ldr	r1, [pc, #12]	; (800520c <HAL_RCC_GetPCLK2Freq+0x24>)
 80051fe:	5ccb      	ldrb	r3, [r1, r3]
 8005200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005204:	4618      	mov	r0, r3
 8005206:	bd80      	pop	{r7, pc}
 8005208:	40023800 	.word	0x40023800
 800520c:	0800cad0 	.word	0x0800cad0

08005210 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005224:	2300      	movs	r3, #0
 8005226:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b00      	cmp	r3, #0
 8005236:	d012      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005238:	4b69      	ldr	r3, [pc, #420]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	4a68      	ldr	r2, [pc, #416]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800523e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005242:	6093      	str	r3, [r2, #8]
 8005244:	4b66      	ldr	r3, [pc, #408]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524c:	4964      	ldr	r1, [pc, #400]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800524e:	4313      	orrs	r3, r2
 8005250:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800525a:	2301      	movs	r3, #1
 800525c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d017      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800526a:	4b5d      	ldr	r3, [pc, #372]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800526c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005270:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005278:	4959      	ldr	r1, [pc, #356]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800527a:	4313      	orrs	r3, r2
 800527c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005288:	d101      	bne.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800528a:	2301      	movs	r3, #1
 800528c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005296:	2301      	movs	r3, #1
 8005298:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d017      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80052a6:	4b4e      	ldr	r3, [pc, #312]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b4:	494a      	ldr	r1, [pc, #296]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052c4:	d101      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80052c6:	2301      	movs	r3, #1
 80052c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80052d2:	2301      	movs	r3, #1
 80052d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80052e2:	2301      	movs	r3, #1
 80052e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 808b 	beq.w	800540a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052f4:	4b3a      	ldr	r3, [pc, #232]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	4a39      	ldr	r2, [pc, #228]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052fe:	6413      	str	r3, [r2, #64]	; 0x40
 8005300:	4b37      	ldr	r3, [pc, #220]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005308:	60bb      	str	r3, [r7, #8]
 800530a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800530c:	4b35      	ldr	r3, [pc, #212]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a34      	ldr	r2, [pc, #208]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005316:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005318:	f7fd fec2 	bl	80030a0 <HAL_GetTick>
 800531c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005320:	f7fd febe 	bl	80030a0 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b64      	cmp	r3, #100	; 0x64
 800532c:	d901      	bls.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e357      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005332:	4b2c      	ldr	r3, [pc, #176]	; (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0f0      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800533e:	4b28      	ldr	r3, [pc, #160]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005342:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005346:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d035      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	429a      	cmp	r2, r3
 800535a:	d02e      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800535c:	4b20      	ldr	r3, [pc, #128]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800535e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005364:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005366:	4b1e      	ldr	r3, [pc, #120]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536a:	4a1d      	ldr	r2, [pc, #116]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800536c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005370:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005372:	4b1b      	ldr	r3, [pc, #108]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005376:	4a1a      	ldr	r2, [pc, #104]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005378:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800537c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800537e:	4a18      	ldr	r2, [pc, #96]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005384:	4b16      	ldr	r3, [pc, #88]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b01      	cmp	r3, #1
 800538e:	d114      	bne.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005390:	f7fd fe86 	bl	80030a0 <HAL_GetTick>
 8005394:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005396:	e00a      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005398:	f7fd fe82 	bl	80030a0 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d901      	bls.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e319      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ae:	4b0c      	ldr	r3, [pc, #48]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d0ee      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053c6:	d111      	bne.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80053c8:	4b05      	ldr	r3, [pc, #20]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80053d4:	4b04      	ldr	r3, [pc, #16]	; (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80053d6:	400b      	ands	r3, r1
 80053d8:	4901      	ldr	r1, [pc, #4]	; (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	608b      	str	r3, [r1, #8]
 80053de:	e00b      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80053e0:	40023800 	.word	0x40023800
 80053e4:	40007000 	.word	0x40007000
 80053e8:	0ffffcff 	.word	0x0ffffcff
 80053ec:	4baa      	ldr	r3, [pc, #680]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	4aa9      	ldr	r2, [pc, #676]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80053f6:	6093      	str	r3, [r2, #8]
 80053f8:	4ba7      	ldr	r3, [pc, #668]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005404:	49a4      	ldr	r1, [pc, #656]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005406:	4313      	orrs	r3, r2
 8005408:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0310 	and.w	r3, r3, #16
 8005412:	2b00      	cmp	r3, #0
 8005414:	d010      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005416:	4ba0      	ldr	r3, [pc, #640]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005418:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800541c:	4a9e      	ldr	r2, [pc, #632]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800541e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005422:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005426:	4b9c      	ldr	r3, [pc, #624]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005428:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005430:	4999      	ldr	r1, [pc, #612]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005432:	4313      	orrs	r3, r2
 8005434:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00a      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005444:	4b94      	ldr	r3, [pc, #592]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005446:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800544a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005452:	4991      	ldr	r1, [pc, #580]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00a      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005466:	4b8c      	ldr	r3, [pc, #560]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800546c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005474:	4988      	ldr	r1, [pc, #544]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005476:	4313      	orrs	r3, r2
 8005478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00a      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005488:	4b83      	ldr	r3, [pc, #524]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800548e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005496:	4980      	ldr	r1, [pc, #512]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005498:	4313      	orrs	r3, r2
 800549a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80054aa:	4b7b      	ldr	r3, [pc, #492]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b8:	4977      	ldr	r1, [pc, #476]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00a      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054cc:	4b72      	ldr	r3, [pc, #456]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054d2:	f023 0203 	bic.w	r2, r3, #3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054da:	496f      	ldr	r1, [pc, #444]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054ee:	4b6a      	ldr	r3, [pc, #424]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054f4:	f023 020c 	bic.w	r2, r3, #12
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054fc:	4966      	ldr	r1, [pc, #408]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00a      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005510:	4b61      	ldr	r3, [pc, #388]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005516:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800551e:	495e      	ldr	r1, [pc, #376]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005532:	4b59      	ldr	r3, [pc, #356]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005538:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005540:	4955      	ldr	r1, [pc, #340]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005554:	4b50      	ldr	r3, [pc, #320]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800555a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005562:	494d      	ldr	r1, [pc, #308]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00a      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005576:	4b48      	ldr	r3, [pc, #288]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800557c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005584:	4944      	ldr	r1, [pc, #272]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00a      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005598:	4b3f      	ldr	r3, [pc, #252]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800559a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800559e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a6:	493c      	ldr	r1, [pc, #240]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00a      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80055ba:	4b37      	ldr	r3, [pc, #220]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c8:	4933      	ldr	r1, [pc, #204]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00a      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055dc:	4b2e      	ldr	r3, [pc, #184]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055ea:	492b      	ldr	r1, [pc, #172]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d011      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80055fe:	4b26      	ldr	r3, [pc, #152]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005604:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800560c:	4922      	ldr	r1, [pc, #136]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800560e:	4313      	orrs	r3, r2
 8005610:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005618:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800561c:	d101      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800561e:	2301      	movs	r3, #1
 8005620:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0308 	and.w	r3, r3, #8
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800562e:	2301      	movs	r3, #1
 8005630:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800563e:	4b16      	ldr	r3, [pc, #88]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005644:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800564c:	4912      	ldr	r1, [pc, #72]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800564e:	4313      	orrs	r3, r2
 8005650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00b      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005660:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005666:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005670:	4909      	ldr	r1, [pc, #36]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d006      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 80d9 	beq.w	800583e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800568c:	4b02      	ldr	r3, [pc, #8]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a01      	ldr	r2, [pc, #4]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005692:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005696:	e001      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005698:	40023800 	.word	0x40023800
 800569c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800569e:	f7fd fcff 	bl	80030a0 <HAL_GetTick>
 80056a2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80056a6:	f7fd fcfb 	bl	80030a0 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b64      	cmp	r3, #100	; 0x64
 80056b2:	d901      	bls.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e194      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056b8:	4b6c      	ldr	r3, [pc, #432]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d021      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d11d      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80056d8:	4b64      	ldr	r3, [pc, #400]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056de:	0c1b      	lsrs	r3, r3, #16
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80056e6:	4b61      	ldr	r3, [pc, #388]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ec:	0e1b      	lsrs	r3, r3, #24
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	019a      	lsls	r2, r3, #6
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	041b      	lsls	r3, r3, #16
 80056fe:	431a      	orrs	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	061b      	lsls	r3, r3, #24
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	071b      	lsls	r3, r3, #28
 800570c:	4957      	ldr	r1, [pc, #348]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800570e:	4313      	orrs	r3, r2
 8005710:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d004      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005724:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005728:	d00a      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005732:	2b00      	cmp	r3, #0
 8005734:	d02e      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800573e:	d129      	bne.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005740:	4b4a      	ldr	r3, [pc, #296]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005742:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005746:	0c1b      	lsrs	r3, r3, #16
 8005748:	f003 0303 	and.w	r3, r3, #3
 800574c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800574e:	4b47      	ldr	r3, [pc, #284]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005750:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005754:	0f1b      	lsrs	r3, r3, #28
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	019a      	lsls	r2, r3, #6
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	041b      	lsls	r3, r3, #16
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	061b      	lsls	r3, r3, #24
 800576e:	431a      	orrs	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	071b      	lsls	r3, r3, #28
 8005774:	493d      	ldr	r1, [pc, #244]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005776:	4313      	orrs	r3, r2
 8005778:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800577c:	4b3b      	ldr	r3, [pc, #236]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800577e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005782:	f023 021f 	bic.w	r2, r3, #31
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	3b01      	subs	r3, #1
 800578c:	4937      	ldr	r1, [pc, #220]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800578e:	4313      	orrs	r3, r2
 8005790:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d01d      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80057a0:	4b32      	ldr	r3, [pc, #200]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057a6:	0e1b      	lsrs	r3, r3, #24
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80057ae:	4b2f      	ldr	r3, [pc, #188]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057b4:	0f1b      	lsrs	r3, r3, #28
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	019a      	lsls	r2, r3, #6
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	041b      	lsls	r3, r3, #16
 80057c8:	431a      	orrs	r2, r3
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	061b      	lsls	r3, r3, #24
 80057ce:	431a      	orrs	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	071b      	lsls	r3, r3, #28
 80057d4:	4925      	ldr	r1, [pc, #148]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d011      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	019a      	lsls	r2, r3, #6
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	041b      	lsls	r3, r3, #16
 80057f4:	431a      	orrs	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	061b      	lsls	r3, r3, #24
 80057fc:	431a      	orrs	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	071b      	lsls	r3, r3, #28
 8005804:	4919      	ldr	r1, [pc, #100]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005806:	4313      	orrs	r3, r2
 8005808:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800580c:	4b17      	ldr	r3, [pc, #92]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a16      	ldr	r2, [pc, #88]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005812:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005816:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005818:	f7fd fc42 	bl	80030a0 <HAL_GetTick>
 800581c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800581e:	e008      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005820:	f7fd fc3e 	bl	80030a0 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b64      	cmp	r3, #100	; 0x64
 800582c:	d901      	bls.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e0d7      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005832:	4b0e      	ldr	r3, [pc, #56]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0f0      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b01      	cmp	r3, #1
 8005842:	f040 80cd 	bne.w	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005846:	4b09      	ldr	r3, [pc, #36]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a08      	ldr	r2, [pc, #32]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800584c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005850:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005852:	f7fd fc25 	bl	80030a0 <HAL_GetTick>
 8005856:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005858:	e00a      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800585a:	f7fd fc21 	bl	80030a0 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	2b64      	cmp	r3, #100	; 0x64
 8005866:	d903      	bls.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e0ba      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800586c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005870:	4b5e      	ldr	r3, [pc, #376]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800587c:	d0ed      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800588e:	2b00      	cmp	r3, #0
 8005890:	d009      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800589a:	2b00      	cmp	r3, #0
 800589c:	d02e      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d12a      	bne.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80058a6:	4b51      	ldr	r3, [pc, #324]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80058a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	f003 0303 	and.w	r3, r3, #3
 80058b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80058b4:	4b4d      	ldr	r3, [pc, #308]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80058b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ba:	0f1b      	lsrs	r3, r3, #28
 80058bc:	f003 0307 	and.w	r3, r3, #7
 80058c0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	019a      	lsls	r2, r3, #6
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	041b      	lsls	r3, r3, #16
 80058cc:	431a      	orrs	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	061b      	lsls	r3, r3, #24
 80058d4:	431a      	orrs	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	071b      	lsls	r3, r3, #28
 80058da:	4944      	ldr	r1, [pc, #272]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80058e2:	4b42      	ldr	r3, [pc, #264]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80058e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f0:	3b01      	subs	r3, #1
 80058f2:	021b      	lsls	r3, r3, #8
 80058f4:	493d      	ldr	r1, [pc, #244]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d022      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800590c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005910:	d11d      	bne.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005912:	4b36      	ldr	r3, [pc, #216]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005918:	0e1b      	lsrs	r3, r3, #24
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005920:	4b32      	ldr	r3, [pc, #200]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005926:	0f1b      	lsrs	r3, r3, #28
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	019a      	lsls	r2, r3, #6
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	041b      	lsls	r3, r3, #16
 800593a:	431a      	orrs	r2, r3
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	061b      	lsls	r3, r3, #24
 8005940:	431a      	orrs	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	071b      	lsls	r3, r3, #28
 8005946:	4929      	ldr	r1, [pc, #164]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005948:	4313      	orrs	r3, r2
 800594a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0308 	and.w	r3, r3, #8
 8005956:	2b00      	cmp	r3, #0
 8005958:	d028      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800595a:	4b24      	ldr	r3, [pc, #144]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800595c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005960:	0e1b      	lsrs	r3, r3, #24
 8005962:	f003 030f 	and.w	r3, r3, #15
 8005966:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005968:	4b20      	ldr	r3, [pc, #128]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800596a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596e:	0c1b      	lsrs	r3, r3, #16
 8005970:	f003 0303 	and.w	r3, r3, #3
 8005974:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	019a      	lsls	r2, r3, #6
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	041b      	lsls	r3, r3, #16
 8005980:	431a      	orrs	r2, r3
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	061b      	lsls	r3, r3, #24
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	69db      	ldr	r3, [r3, #28]
 800598c:	071b      	lsls	r3, r3, #28
 800598e:	4917      	ldr	r1, [pc, #92]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005996:	4b15      	ldr	r3, [pc, #84]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005998:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800599c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a4:	4911      	ldr	r1, [pc, #68]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80059ac:	4b0f      	ldr	r3, [pc, #60]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a0e      	ldr	r2, [pc, #56]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b8:	f7fd fb72 	bl	80030a0 <HAL_GetTick>
 80059bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059be:	e008      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059c0:	f7fd fb6e 	bl	80030a0 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b64      	cmp	r3, #100	; 0x64
 80059cc:	d901      	bls.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e007      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059d2:	4b06      	ldr	r3, [pc, #24]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059de:	d1ef      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3720      	adds	r7, #32
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	40023800 	.word	0x40023800

080059f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e049      	b.n	8005a96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d106      	bne.n	8005a1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7fd f84e 	bl	8002ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f000 fca2 	bl	8006378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b082      	sub	sp, #8
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e049      	b.n	8005b44 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f841 	bl	8005b4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2202      	movs	r2, #2
 8005ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	4610      	mov	r0, r2
 8005ade:	f000 fc4b 	bl	8006378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d109      	bne.n	8005b84 <HAL_TIM_PWM_Start+0x24>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	bf14      	ite	ne
 8005b7c:	2301      	movne	r3, #1
 8005b7e:	2300      	moveq	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	e03c      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d109      	bne.n	8005b9e <HAL_TIM_PWM_Start+0x3e>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	bf14      	ite	ne
 8005b96:	2301      	movne	r3, #1
 8005b98:	2300      	moveq	r3, #0
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	e02f      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d109      	bne.n	8005bb8 <HAL_TIM_PWM_Start+0x58>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	bf14      	ite	ne
 8005bb0:	2301      	movne	r3, #1
 8005bb2:	2300      	moveq	r3, #0
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	e022      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b0c      	cmp	r3, #12
 8005bbc:	d109      	bne.n	8005bd2 <HAL_TIM_PWM_Start+0x72>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	bf14      	ite	ne
 8005bca:	2301      	movne	r3, #1
 8005bcc:	2300      	moveq	r3, #0
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	e015      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d109      	bne.n	8005bec <HAL_TIM_PWM_Start+0x8c>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	bf14      	ite	ne
 8005be4:	2301      	movne	r3, #1
 8005be6:	2300      	moveq	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	e008      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	bf14      	ite	ne
 8005bf8:	2301      	movne	r3, #1
 8005bfa:	2300      	moveq	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d001      	beq.n	8005c06 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e092      	b.n	8005d2c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d104      	bne.n	8005c16 <HAL_TIM_PWM_Start+0xb6>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2202      	movs	r2, #2
 8005c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c14:	e023      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	d104      	bne.n	8005c26 <HAL_TIM_PWM_Start+0xc6>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c24:	e01b      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d104      	bne.n	8005c36 <HAL_TIM_PWM_Start+0xd6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c34:	e013      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b0c      	cmp	r3, #12
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_PWM_Start+0xe6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c44:	e00b      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_PWM_Start+0xf6>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c54:	e003      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2202      	movs	r2, #2
 8005c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2201      	movs	r2, #1
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 ff1e 	bl	8006aa8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a30      	ldr	r2, [pc, #192]	; (8005d34 <HAL_TIM_PWM_Start+0x1d4>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d004      	beq.n	8005c80 <HAL_TIM_PWM_Start+0x120>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a2f      	ldr	r2, [pc, #188]	; (8005d38 <HAL_TIM_PWM_Start+0x1d8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIM_PWM_Start+0x124>
 8005c80:	2301      	movs	r3, #1
 8005c82:	e000      	b.n	8005c86 <HAL_TIM_PWM_Start+0x126>
 8005c84:	2300      	movs	r3, #0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d007      	beq.n	8005c9a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a25      	ldr	r2, [pc, #148]	; (8005d34 <HAL_TIM_PWM_Start+0x1d4>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d022      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cac:	d01d      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a22      	ldr	r2, [pc, #136]	; (8005d3c <HAL_TIM_PWM_Start+0x1dc>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d018      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a20      	ldr	r2, [pc, #128]	; (8005d40 <HAL_TIM_PWM_Start+0x1e0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d013      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1f      	ldr	r2, [pc, #124]	; (8005d44 <HAL_TIM_PWM_Start+0x1e4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d00e      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a19      	ldr	r2, [pc, #100]	; (8005d38 <HAL_TIM_PWM_Start+0x1d8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d009      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1b      	ldr	r2, [pc, #108]	; (8005d48 <HAL_TIM_PWM_Start+0x1e8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d004      	beq.n	8005cea <HAL_TIM_PWM_Start+0x18a>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a19      	ldr	r2, [pc, #100]	; (8005d4c <HAL_TIM_PWM_Start+0x1ec>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d115      	bne.n	8005d16 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689a      	ldr	r2, [r3, #8]
 8005cf0:	4b17      	ldr	r3, [pc, #92]	; (8005d50 <HAL_TIM_PWM_Start+0x1f0>)
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b06      	cmp	r3, #6
 8005cfa:	d015      	beq.n	8005d28 <HAL_TIM_PWM_Start+0x1c8>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d02:	d011      	beq.n	8005d28 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 0201 	orr.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d14:	e008      	b.n	8005d28 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0201 	orr.w	r2, r2, #1
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	e000      	b.n	8005d2a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40010400 	.word	0x40010400
 8005d3c:	40000400 	.word	0x40000400
 8005d40:	40000800 	.word	0x40000800
 8005d44:	40000c00 	.word	0x40000c00
 8005d48:	40014000 	.word	0x40014000
 8005d4c:	40001800 	.word	0x40001800
 8005d50:	00010007 	.word	0x00010007

08005d54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b086      	sub	sp, #24
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e08f      	b.n	8005e88 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d106      	bne.n	8005d82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7fc fe57 	bl	8002a30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2202      	movs	r2, #2
 8005d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	6899      	ldr	r1, [r3, #8]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	4b3e      	ldr	r3, [pc, #248]	; (8005e90 <HAL_TIM_Encoder_Init+0x13c>)
 8005d96:	400b      	ands	r3, r1
 8005d98:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	3304      	adds	r3, #4
 8005da2:	4619      	mov	r1, r3
 8005da4:	4610      	mov	r0, r2
 8005da6:	f000 fae7 	bl	8006378 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4b31      	ldr	r3, [pc, #196]	; (8005e94 <HAL_TIM_Encoder_Init+0x140>)
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	699b      	ldr	r3, [r3, #24]
 8005ddc:	021b      	lsls	r3, r3, #8
 8005dde:	4313      	orrs	r3, r2
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4b2b      	ldr	r3, [pc, #172]	; (8005e98 <HAL_TIM_Encoder_Init+0x144>)
 8005dea:	4013      	ands	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4b2a      	ldr	r3, [pc, #168]	; (8005e9c <HAL_TIM_Encoder_Init+0x148>)
 8005df2:	4013      	ands	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	68da      	ldr	r2, [r3, #12]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	021b      	lsls	r3, r3, #8
 8005e00:	4313      	orrs	r3, r2
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	011a      	lsls	r2, r3, #4
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	031b      	lsls	r3, r3, #12
 8005e14:	4313      	orrs	r3, r2
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005e2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	4313      	orrs	r3, r2
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	fffebff8 	.word	0xfffebff8
 8005e94:	fffffcfc 	.word	0xfffffcfc
 8005e98:	fffff3f3 	.word	0xfffff3f3
 8005e9c:	ffff0f0f 	.word	0xffff0f0f

08005ea0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005eb0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005eb8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ec0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ec8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d110      	bne.n	8005ef2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ed0:	7bfb      	ldrb	r3, [r7, #15]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d102      	bne.n	8005edc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ed6:	7b7b      	ldrb	r3, [r7, #13]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d001      	beq.n	8005ee0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e069      	b.n	8005fb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2202      	movs	r2, #2
 8005ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ef0:	e031      	b.n	8005f56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	d110      	bne.n	8005f1a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ef8:	7bbb      	ldrb	r3, [r7, #14]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d102      	bne.n	8005f04 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005efe:	7b3b      	ldrb	r3, [r7, #12]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d001      	beq.n	8005f08 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e055      	b.n	8005fb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f18:	e01d      	b.n	8005f56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f1a:	7bfb      	ldrb	r3, [r7, #15]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d108      	bne.n	8005f32 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f20:	7bbb      	ldrb	r3, [r7, #14]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d105      	bne.n	8005f32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f26:	7b7b      	ldrb	r3, [r7, #13]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d102      	bne.n	8005f32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f2c:	7b3b      	ldrb	r3, [r7, #12]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d001      	beq.n	8005f36 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e03e      	b.n	8005fb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2202      	movs	r2, #2
 8005f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2202      	movs	r2, #2
 8005f42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2202      	movs	r2, #2
 8005f4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2202      	movs	r2, #2
 8005f52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_TIM_Encoder_Start+0xc4>
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d008      	beq.n	8005f74 <HAL_TIM_Encoder_Start+0xd4>
 8005f62:	e00f      	b.n	8005f84 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fd9b 	bl	8006aa8 <TIM_CCxChannelCmd>
      break;
 8005f72:	e016      	b.n	8005fa2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	2104      	movs	r1, #4
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f000 fd93 	bl	8006aa8 <TIM_CCxChannelCmd>
      break;
 8005f82:	e00e      	b.n	8005fa2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f000 fd8b 	bl	8006aa8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2201      	movs	r2, #1
 8005f98:	2104      	movs	r1, #4
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fd84 	bl	8006aa8 <TIM_CCxChannelCmd>
      break;
 8005fa0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f042 0201 	orr.w	r2, r2, #1
 8005fb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d101      	bne.n	8005fda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	e0ff      	b.n	80061da <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b14      	cmp	r3, #20
 8005fe6:	f200 80f0 	bhi.w	80061ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005fea:	a201      	add	r2, pc, #4	; (adr r2, 8005ff0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff0:	08006045 	.word	0x08006045
 8005ff4:	080061cb 	.word	0x080061cb
 8005ff8:	080061cb 	.word	0x080061cb
 8005ffc:	080061cb 	.word	0x080061cb
 8006000:	08006085 	.word	0x08006085
 8006004:	080061cb 	.word	0x080061cb
 8006008:	080061cb 	.word	0x080061cb
 800600c:	080061cb 	.word	0x080061cb
 8006010:	080060c7 	.word	0x080060c7
 8006014:	080061cb 	.word	0x080061cb
 8006018:	080061cb 	.word	0x080061cb
 800601c:	080061cb 	.word	0x080061cb
 8006020:	08006107 	.word	0x08006107
 8006024:	080061cb 	.word	0x080061cb
 8006028:	080061cb 	.word	0x080061cb
 800602c:	080061cb 	.word	0x080061cb
 8006030:	08006149 	.word	0x08006149
 8006034:	080061cb 	.word	0x080061cb
 8006038:	080061cb 	.word	0x080061cb
 800603c:	080061cb 	.word	0x080061cb
 8006040:	08006189 	.word	0x08006189
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68b9      	ldr	r1, [r7, #8]
 800604a:	4618      	mov	r0, r3
 800604c:	f000 fa34 	bl	80064b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	699a      	ldr	r2, [r3, #24]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0208 	orr.w	r2, r2, #8
 800605e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	699a      	ldr	r2, [r3, #24]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0204 	bic.w	r2, r2, #4
 800606e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6999      	ldr	r1, [r3, #24]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	619a      	str	r2, [r3, #24]
      break;
 8006082:	e0a5      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68b9      	ldr	r1, [r7, #8]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fa86 	bl	800659c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800609e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	699a      	ldr	r2, [r3, #24]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	6999      	ldr	r1, [r3, #24]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	021a      	lsls	r2, r3, #8
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	619a      	str	r2, [r3, #24]
      break;
 80060c4:	e084      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68b9      	ldr	r1, [r7, #8]
 80060cc:	4618      	mov	r0, r3
 80060ce:	f000 fadd 	bl	800668c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69da      	ldr	r2, [r3, #28]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 0208 	orr.w	r2, r2, #8
 80060e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	69da      	ldr	r2, [r3, #28]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0204 	bic.w	r2, r2, #4
 80060f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	69d9      	ldr	r1, [r3, #28]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	691a      	ldr	r2, [r3, #16]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	61da      	str	r2, [r3, #28]
      break;
 8006104:	e064      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68b9      	ldr	r1, [r7, #8]
 800610c:	4618      	mov	r0, r3
 800610e:	f000 fb33 	bl	8006778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69da      	ldr	r2, [r3, #28]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69da      	ldr	r2, [r3, #28]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	69d9      	ldr	r1, [r3, #28]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	021a      	lsls	r2, r3, #8
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	61da      	str	r2, [r3, #28]
      break;
 8006146:	e043      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68b9      	ldr	r1, [r7, #8]
 800614e:	4618      	mov	r0, r3
 8006150:	f000 fb6a 	bl	8006828 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0208 	orr.w	r2, r2, #8
 8006162:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f022 0204 	bic.w	r2, r2, #4
 8006172:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	691a      	ldr	r2, [r3, #16]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	430a      	orrs	r2, r1
 8006184:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006186:	e023      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68b9      	ldr	r1, [r7, #8]
 800618e:	4618      	mov	r0, r3
 8006190:	f000 fb9c 	bl	80068cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	021a      	lsls	r2, r3, #8
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80061c8:	e002      	b.n	80061d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	75fb      	strb	r3, [r7, #23]
      break;
 80061ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3718      	adds	r7, #24
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop

080061e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061ee:	2300      	movs	r3, #0
 80061f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_TIM_ConfigClockSource+0x1c>
 80061fc:	2302      	movs	r3, #2
 80061fe:	e0b4      	b.n	800636a <HAL_TIM_ConfigClockSource+0x186>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	4b56      	ldr	r3, [pc, #344]	; (8006374 <HAL_TIM_ConfigClockSource+0x190>)
 800621c:	4013      	ands	r3, r2
 800621e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006226:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006238:	d03e      	beq.n	80062b8 <HAL_TIM_ConfigClockSource+0xd4>
 800623a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800623e:	f200 8087 	bhi.w	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006246:	f000 8086 	beq.w	8006356 <HAL_TIM_ConfigClockSource+0x172>
 800624a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800624e:	d87f      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006250:	2b70      	cmp	r3, #112	; 0x70
 8006252:	d01a      	beq.n	800628a <HAL_TIM_ConfigClockSource+0xa6>
 8006254:	2b70      	cmp	r3, #112	; 0x70
 8006256:	d87b      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006258:	2b60      	cmp	r3, #96	; 0x60
 800625a:	d050      	beq.n	80062fe <HAL_TIM_ConfigClockSource+0x11a>
 800625c:	2b60      	cmp	r3, #96	; 0x60
 800625e:	d877      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006260:	2b50      	cmp	r3, #80	; 0x50
 8006262:	d03c      	beq.n	80062de <HAL_TIM_ConfigClockSource+0xfa>
 8006264:	2b50      	cmp	r3, #80	; 0x50
 8006266:	d873      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006268:	2b40      	cmp	r3, #64	; 0x40
 800626a:	d058      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x13a>
 800626c:	2b40      	cmp	r3, #64	; 0x40
 800626e:	d86f      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006270:	2b30      	cmp	r3, #48	; 0x30
 8006272:	d064      	beq.n	800633e <HAL_TIM_ConfigClockSource+0x15a>
 8006274:	2b30      	cmp	r3, #48	; 0x30
 8006276:	d86b      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006278:	2b20      	cmp	r3, #32
 800627a:	d060      	beq.n	800633e <HAL_TIM_ConfigClockSource+0x15a>
 800627c:	2b20      	cmp	r3, #32
 800627e:	d867      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
 8006280:	2b00      	cmp	r3, #0
 8006282:	d05c      	beq.n	800633e <HAL_TIM_ConfigClockSource+0x15a>
 8006284:	2b10      	cmp	r3, #16
 8006286:	d05a      	beq.n	800633e <HAL_TIM_ConfigClockSource+0x15a>
 8006288:	e062      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800629a:	f000 fbe5 	bl	8006a68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80062ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	609a      	str	r2, [r3, #8]
      break;
 80062b6:	e04f      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062c8:	f000 fbce 	bl	8006a68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062da:	609a      	str	r2, [r3, #8]
      break;
 80062dc:	e03c      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ea:	461a      	mov	r2, r3
 80062ec:	f000 fb42 	bl	8006974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2150      	movs	r1, #80	; 0x50
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 fb9b 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 80062fc:	e02c      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800630a:	461a      	mov	r2, r3
 800630c:	f000 fb61 	bl	80069d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2160      	movs	r1, #96	; 0x60
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fb8b 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 800631c:	e01c      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800632a:	461a      	mov	r2, r3
 800632c:	f000 fb22 	bl	8006974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2140      	movs	r1, #64	; 0x40
 8006336:	4618      	mov	r0, r3
 8006338:	f000 fb7b 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 800633c:	e00c      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4619      	mov	r1, r3
 8006348:	4610      	mov	r0, r2
 800634a:	f000 fb72 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 800634e:	e003      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	73fb      	strb	r3, [r7, #15]
      break;
 8006354:	e000      	b.n	8006358 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006356:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006368:	7bfb      	ldrb	r3, [r7, #15]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	fffeff88 	.word	0xfffeff88

08006378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a40      	ldr	r2, [pc, #256]	; (800648c <TIM_Base_SetConfig+0x114>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d013      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006396:	d00f      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a3d      	ldr	r2, [pc, #244]	; (8006490 <TIM_Base_SetConfig+0x118>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00b      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a3c      	ldr	r2, [pc, #240]	; (8006494 <TIM_Base_SetConfig+0x11c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d007      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a3b      	ldr	r2, [pc, #236]	; (8006498 <TIM_Base_SetConfig+0x120>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a3a      	ldr	r2, [pc, #232]	; (800649c <TIM_Base_SetConfig+0x124>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d108      	bne.n	80063ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a2f      	ldr	r2, [pc, #188]	; (800648c <TIM_Base_SetConfig+0x114>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d02b      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d8:	d027      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a2c      	ldr	r2, [pc, #176]	; (8006490 <TIM_Base_SetConfig+0x118>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d023      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a2b      	ldr	r2, [pc, #172]	; (8006494 <TIM_Base_SetConfig+0x11c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d01f      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a2a      	ldr	r2, [pc, #168]	; (8006498 <TIM_Base_SetConfig+0x120>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01b      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a29      	ldr	r2, [pc, #164]	; (800649c <TIM_Base_SetConfig+0x124>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d017      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a28      	ldr	r2, [pc, #160]	; (80064a0 <TIM_Base_SetConfig+0x128>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d013      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a27      	ldr	r2, [pc, #156]	; (80064a4 <TIM_Base_SetConfig+0x12c>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00f      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a26      	ldr	r2, [pc, #152]	; (80064a8 <TIM_Base_SetConfig+0x130>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d00b      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a25      	ldr	r2, [pc, #148]	; (80064ac <TIM_Base_SetConfig+0x134>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d007      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a24      	ldr	r2, [pc, #144]	; (80064b0 <TIM_Base_SetConfig+0x138>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d003      	beq.n	800642a <TIM_Base_SetConfig+0xb2>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	4a23      	ldr	r2, [pc, #140]	; (80064b4 <TIM_Base_SetConfig+0x13c>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d108      	bne.n	800643c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006430:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	4313      	orrs	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a0a      	ldr	r2, [pc, #40]	; (800648c <TIM_Base_SetConfig+0x114>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d003      	beq.n	8006470 <TIM_Base_SetConfig+0xf8>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a0c      	ldr	r2, [pc, #48]	; (800649c <TIM_Base_SetConfig+0x124>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d103      	bne.n	8006478 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	691a      	ldr	r2, [r3, #16]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	615a      	str	r2, [r3, #20]
}
 800647e:	bf00      	nop
 8006480:	3714      	adds	r7, #20
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40010000 	.word	0x40010000
 8006490:	40000400 	.word	0x40000400
 8006494:	40000800 	.word	0x40000800
 8006498:	40000c00 	.word	0x40000c00
 800649c:	40010400 	.word	0x40010400
 80064a0:	40014000 	.word	0x40014000
 80064a4:	40014400 	.word	0x40014400
 80064a8:	40014800 	.word	0x40014800
 80064ac:	40001800 	.word	0x40001800
 80064b0:	40001c00 	.word	0x40001c00
 80064b4:	40002000 	.word	0x40002000

080064b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	f023 0201 	bic.w	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	4b2b      	ldr	r3, [pc, #172]	; (8006590 <TIM_OC1_SetConfig+0xd8>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0303 	bic.w	r3, r3, #3
 80064ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f023 0302 	bic.w	r3, r3, #2
 8006500:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a21      	ldr	r2, [pc, #132]	; (8006594 <TIM_OC1_SetConfig+0xdc>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d003      	beq.n	800651c <TIM_OC1_SetConfig+0x64>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a20      	ldr	r2, [pc, #128]	; (8006598 <TIM_OC1_SetConfig+0xe0>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d10c      	bne.n	8006536 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f023 0308 	bic.w	r3, r3, #8
 8006522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f023 0304 	bic.w	r3, r3, #4
 8006534:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a16      	ldr	r2, [pc, #88]	; (8006594 <TIM_OC1_SetConfig+0xdc>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d003      	beq.n	8006546 <TIM_OC1_SetConfig+0x8e>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a15      	ldr	r2, [pc, #84]	; (8006598 <TIM_OC1_SetConfig+0xe0>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d111      	bne.n	800656a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800654c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006554:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	4313      	orrs	r3, r2
 8006568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	693a      	ldr	r2, [r7, #16]
 800656e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	685a      	ldr	r2, [r3, #4]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	621a      	str	r2, [r3, #32]
}
 8006584:	bf00      	nop
 8006586:	371c      	adds	r7, #28
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	fffeff8f 	.word	0xfffeff8f
 8006594:	40010000 	.word	0x40010000
 8006598:	40010400 	.word	0x40010400

0800659c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800659c:	b480      	push	{r7}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a1b      	ldr	r3, [r3, #32]
 80065aa:	f023 0210 	bic.w	r2, r3, #16
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4b2e      	ldr	r3, [pc, #184]	; (8006680 <TIM_OC2_SetConfig+0xe4>)
 80065c8:	4013      	ands	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	021b      	lsls	r3, r3, #8
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4313      	orrs	r3, r2
 80065de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f023 0320 	bic.w	r3, r3, #32
 80065e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	011b      	lsls	r3, r3, #4
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a23      	ldr	r2, [pc, #140]	; (8006684 <TIM_OC2_SetConfig+0xe8>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d003      	beq.n	8006604 <TIM_OC2_SetConfig+0x68>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a22      	ldr	r2, [pc, #136]	; (8006688 <TIM_OC2_SetConfig+0xec>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d10d      	bne.n	8006620 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800660a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	011b      	lsls	r3, r3, #4
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	4313      	orrs	r3, r2
 8006616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800661e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a18      	ldr	r2, [pc, #96]	; (8006684 <TIM_OC2_SetConfig+0xe8>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d003      	beq.n	8006630 <TIM_OC2_SetConfig+0x94>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a17      	ldr	r2, [pc, #92]	; (8006688 <TIM_OC2_SetConfig+0xec>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d113      	bne.n	8006658 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800663e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4313      	orrs	r3, r2
 800664a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	685a      	ldr	r2, [r3, #4]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	621a      	str	r2, [r3, #32]
}
 8006672:	bf00      	nop
 8006674:	371c      	adds	r7, #28
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	feff8fff 	.word	0xfeff8fff
 8006684:	40010000 	.word	0x40010000
 8006688:	40010400 	.word	0x40010400

0800668c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b480      	push	{r7}
 800668e:	b087      	sub	sp, #28
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4b2d      	ldr	r3, [pc, #180]	; (800676c <TIM_OC3_SetConfig+0xe0>)
 80066b8:	4013      	ands	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f023 0303 	bic.w	r3, r3, #3
 80066c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	021b      	lsls	r3, r3, #8
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	4313      	orrs	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a22      	ldr	r2, [pc, #136]	; (8006770 <TIM_OC3_SetConfig+0xe4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d003      	beq.n	80066f2 <TIM_OC3_SetConfig+0x66>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a21      	ldr	r2, [pc, #132]	; (8006774 <TIM_OC3_SetConfig+0xe8>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d10d      	bne.n	800670e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	021b      	lsls	r3, r3, #8
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	4313      	orrs	r3, r2
 8006704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800670c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a17      	ldr	r2, [pc, #92]	; (8006770 <TIM_OC3_SetConfig+0xe4>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d003      	beq.n	800671e <TIM_OC3_SetConfig+0x92>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a16      	ldr	r2, [pc, #88]	; (8006774 <TIM_OC3_SetConfig+0xe8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d113      	bne.n	8006746 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800672c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	011b      	lsls	r3, r3, #4
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	621a      	str	r2, [r3, #32]
}
 8006760:	bf00      	nop
 8006762:	371c      	adds	r7, #28
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	fffeff8f 	.word	0xfffeff8f
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400

08006778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	4b1e      	ldr	r3, [pc, #120]	; (800681c <TIM_OC4_SetConfig+0xa4>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	031b      	lsls	r3, r3, #12
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a13      	ldr	r2, [pc, #76]	; (8006820 <TIM_OC4_SetConfig+0xa8>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_OC4_SetConfig+0x68>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a12      	ldr	r2, [pc, #72]	; (8006824 <TIM_OC4_SetConfig+0xac>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d109      	bne.n	80067f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	695b      	ldr	r3, [r3, #20]
 80067ec:	019b      	lsls	r3, r3, #6
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	693a      	ldr	r2, [r7, #16]
 800680c:	621a      	str	r2, [r3, #32]
}
 800680e:	bf00      	nop
 8006810:	371c      	adds	r7, #28
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	feff8fff 	.word	0xfeff8fff
 8006820:	40010000 	.word	0x40010000
 8006824:	40010400 	.word	0x40010400

08006828 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800684e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	4b1b      	ldr	r3, [pc, #108]	; (80068c0 <TIM_OC5_SetConfig+0x98>)
 8006854:	4013      	ands	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006868:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	041b      	lsls	r3, r3, #16
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	4313      	orrs	r3, r2
 8006874:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a12      	ldr	r2, [pc, #72]	; (80068c4 <TIM_OC5_SetConfig+0x9c>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d003      	beq.n	8006886 <TIM_OC5_SetConfig+0x5e>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a11      	ldr	r2, [pc, #68]	; (80068c8 <TIM_OC5_SetConfig+0xa0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d109      	bne.n	800689a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800688c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	021b      	lsls	r3, r3, #8
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	685a      	ldr	r2, [r3, #4]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	621a      	str	r2, [r3, #32]
}
 80068b4:	bf00      	nop
 80068b6:	371c      	adds	r7, #28
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	fffeff8f 	.word	0xfffeff8f
 80068c4:	40010000 	.word	0x40010000
 80068c8:	40010400 	.word	0x40010400

080068cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b087      	sub	sp, #28
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a1b      	ldr	r3, [r3, #32]
 80068e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4b1c      	ldr	r3, [pc, #112]	; (8006968 <TIM_OC6_SetConfig+0x9c>)
 80068f8:	4013      	ands	r3, r2
 80068fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	021b      	lsls	r3, r3, #8
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	4313      	orrs	r3, r2
 8006906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800690e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	051b      	lsls	r3, r3, #20
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	4313      	orrs	r3, r2
 800691a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a13      	ldr	r2, [pc, #76]	; (800696c <TIM_OC6_SetConfig+0xa0>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d003      	beq.n	800692c <TIM_OC6_SetConfig+0x60>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a12      	ldr	r2, [pc, #72]	; (8006970 <TIM_OC6_SetConfig+0xa4>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d109      	bne.n	8006940 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006932:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	029b      	lsls	r3, r3, #10
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	4313      	orrs	r3, r2
 800693e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	621a      	str	r2, [r3, #32]
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	feff8fff 	.word	0xfeff8fff
 800696c:	40010000 	.word	0x40010000
 8006970:	40010400 	.word	0x40010400

08006974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	f023 0201 	bic.w	r2, r3, #1
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800699e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 030a 	bic.w	r3, r3, #10
 80069b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	621a      	str	r2, [r3, #32]
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b087      	sub	sp, #28
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	f023 0210 	bic.w	r2, r3, #16
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	031b      	lsls	r3, r3, #12
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	011b      	lsls	r3, r3, #4
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	621a      	str	r2, [r3, #32]
}
 8006a26:	bf00      	nop
 8006a28:	371c      	adds	r7, #28
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	f043 0307 	orr.w	r3, r3, #7
 8006a54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	609a      	str	r2, [r3, #8]
}
 8006a5c:	bf00      	nop
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	021a      	lsls	r2, r3, #8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	609a      	str	r2, [r3, #8]
}
 8006a9c:	bf00      	nop
 8006a9e:	371c      	adds	r7, #28
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f003 031f 	and.w	r3, r3, #31
 8006aba:	2201      	movs	r2, #1
 8006abc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a1a      	ldr	r2, [r3, #32]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	43db      	mvns	r3, r3
 8006aca:	401a      	ands	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a1a      	ldr	r2, [r3, #32]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	f003 031f 	and.w	r3, r3, #31
 8006ada:	6879      	ldr	r1, [r7, #4]
 8006adc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ae0:	431a      	orrs	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	621a      	str	r2, [r3, #32]
}
 8006ae6:	bf00      	nop
 8006ae8:	371c      	adds	r7, #28
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
	...

08006af4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e06d      	b.n	8006be8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a30      	ldr	r2, [pc, #192]	; (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d004      	beq.n	8006b40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a2f      	ldr	r2, [pc, #188]	; (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d108      	bne.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a20      	ldr	r2, [pc, #128]	; (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d022      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7e:	d01d      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1d      	ldr	r2, [pc, #116]	; (8006bfc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d018      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1c      	ldr	r2, [pc, #112]	; (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d013      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1a      	ldr	r2, [pc, #104]	; (8006c04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00e      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a15      	ldr	r2, [pc, #84]	; (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d009      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a16      	ldr	r2, [pc, #88]	; (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d004      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a15      	ldr	r2, [pc, #84]	; (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d10c      	bne.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	40010000 	.word	0x40010000
 8006bf8:	40010400 	.word	0x40010400
 8006bfc:	40000400 	.word	0x40000400
 8006c00:	40000800 	.word	0x40000800
 8006c04:	40000c00 	.word	0x40000c00
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40001800 	.word	0x40001800

08006c10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d101      	bne.n	8006c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e040      	b.n	8006ca4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d106      	bne.n	8006c38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7fb ffcc 	bl	8002bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2224      	movs	r2, #36	; 0x24
 8006c3c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0201 	bic.w	r2, r2, #1
 8006c4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fbe6 	bl	8007420 <UART_SetConfig>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e022      	b.n	8006ca4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d002      	beq.n	8006c6c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 fe3e 	bl	80078e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 0201 	orr.w	r2, r2, #1
 8006c9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fec5 	bl	8007a2c <UART_CheckIdleState>
 8006ca2:	4603      	mov	r3, r0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b08a      	sub	sp, #40	; 0x28
 8006cb0:	af02      	add	r7, sp, #8
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	603b      	str	r3, [r7, #0]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006cc0:	2b20      	cmp	r3, #32
 8006cc2:	d171      	bne.n	8006da8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <HAL_UART_Transmit+0x24>
 8006cca:	88fb      	ldrh	r3, [r7, #6]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d101      	bne.n	8006cd4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e06a      	b.n	8006daa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2221      	movs	r2, #33	; 0x21
 8006ce0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ce2:	f7fc f9dd 	bl	80030a0 <HAL_GetTick>
 8006ce6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	88fa      	ldrh	r2, [r7, #6]
 8006cec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	88fa      	ldrh	r2, [r7, #6]
 8006cf4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d00:	d108      	bne.n	8006d14 <HAL_UART_Transmit+0x68>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d104      	bne.n	8006d14 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	61bb      	str	r3, [r7, #24]
 8006d12:	e003      	b.n	8006d1c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d1c:	e02c      	b.n	8006d78 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2200      	movs	r2, #0
 8006d26:	2180      	movs	r1, #128	; 0x80
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 feb6 	bl	8007a9a <UART_WaitOnFlagUntilTimeout>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e038      	b.n	8006daa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10b      	bne.n	8006d56 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d4c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	3302      	adds	r3, #2
 8006d52:	61bb      	str	r3, [r7, #24]
 8006d54:	e007      	b.n	8006d66 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	781a      	ldrb	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	3301      	adds	r3, #1
 8006d64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1cc      	bne.n	8006d1e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	9300      	str	r3, [sp, #0]
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	2140      	movs	r1, #64	; 0x40
 8006d8e:	68f8      	ldr	r0, [r7, #12]
 8006d90:	f000 fe83 	bl	8007a9a <UART_WaitOnFlagUntilTimeout>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d001      	beq.n	8006d9e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e005      	b.n	8006daa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2220      	movs	r2, #32
 8006da2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006da4:	2300      	movs	r3, #0
 8006da6:	e000      	b.n	8006daa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006da8:	2302      	movs	r3, #2
  }
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3720      	adds	r7, #32
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b08a      	sub	sp, #40	; 0x28
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	60f8      	str	r0, [r7, #12]
 8006dba:	60b9      	str	r1, [r7, #8]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006dc6:	2b20      	cmp	r3, #32
 8006dc8:	d132      	bne.n	8006e30 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d002      	beq.n	8006dd6 <HAL_UART_Receive_IT+0x24>
 8006dd0:	88fb      	ldrh	r3, [r7, #6]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e02b      	b.n	8006e32 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d018      	beq.n	8006e20 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	e853 3f00 	ldrex	r3, [r3]
 8006dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e02:	627b      	str	r3, [r7, #36]	; 0x24
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	623b      	str	r3, [r7, #32]
 8006e0e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	69f9      	ldr	r1, [r7, #28]
 8006e12:	6a3a      	ldr	r2, [r7, #32]
 8006e14:	e841 2300 	strex	r3, r2, [r1]
 8006e18:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1e6      	bne.n	8006dee <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e20:	88fb      	ldrh	r3, [r7, #6]
 8006e22:	461a      	mov	r2, r3
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 fefe 	bl	8007c28 <UART_Start_Receive_IT>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	e000      	b.n	8006e32 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006e30:	2302      	movs	r3, #2
  }
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3728      	adds	r7, #40	; 0x28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
	...

08006e3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b0ba      	sub	sp, #232	; 0xe8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006e66:	f640 030f 	movw	r3, #2063	; 0x80f
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006e70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d115      	bne.n	8006ea4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e7c:	f003 0320 	and.w	r3, r3, #32
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00f      	beq.n	8006ea4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e88:	f003 0320 	and.w	r3, r3, #32
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d009      	beq.n	8006ea4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 8297 	beq.w	80073c8 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	4798      	blx	r3
      }
      return;
 8006ea2:	e291      	b.n	80073c8 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ea4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f000 8117 	beq.w	80070dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006eba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006ebe:	4b85      	ldr	r3, [pc, #532]	; (80070d4 <HAL_UART_IRQHandler+0x298>)
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 810a 	beq.w	80070dc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d011      	beq.n	8006ef8 <HAL_UART_IRQHandler+0xbc>
 8006ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00b      	beq.n	8006ef8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eee:	f043 0201 	orr.w	r2, r3, #1
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006efc:	f003 0302 	and.w	r3, r3, #2
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d011      	beq.n	8006f28 <HAL_UART_IRQHandler+0xec>
 8006f04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00b      	beq.n	8006f28 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2202      	movs	r2, #2
 8006f16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f1e:	f043 0204 	orr.w	r2, r3, #4
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f2c:	f003 0304 	and.w	r3, r3, #4
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d011      	beq.n	8006f58 <HAL_UART_IRQHandler+0x11c>
 8006f34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2204      	movs	r2, #4
 8006f46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f4e:	f043 0202 	orr.w	r2, r3, #2
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f5c:	f003 0308 	and.w	r3, r3, #8
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d017      	beq.n	8006f94 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f68:	f003 0320 	and.w	r3, r3, #32
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d105      	bne.n	8006f7c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f74:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00b      	beq.n	8006f94 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2208      	movs	r2, #8
 8006f82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f8a:	f043 0208 	orr.w	r2, r3, #8
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d012      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x18a>
 8006fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00c      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fbc:	f043 0220 	orr.w	r2, r3, #32
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 81fd 	beq.w	80073cc <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd6:	f003 0320 	and.w	r3, r3, #32
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00d      	beq.n	8006ffa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fe2:	f003 0320 	and.w	r3, r3, #32
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d007      	beq.n	8006ffa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007000:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700e:	2b40      	cmp	r3, #64	; 0x40
 8007010:	d005      	beq.n	800701e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007012:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007016:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800701a:	2b00      	cmp	r3, #0
 800701c:	d04f      	beq.n	80070be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fec8 	bl	8007db4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702e:	2b40      	cmp	r3, #64	; 0x40
 8007030:	d141      	bne.n	80070b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3308      	adds	r3, #8
 8007038:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007040:	e853 3f00 	ldrex	r3, [r3]
 8007044:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007048:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800704c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007050:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	3308      	adds	r3, #8
 800705a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800705e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007062:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800706a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007076:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1d9      	bne.n	8007032 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007082:	2b00      	cmp	r3, #0
 8007084:	d013      	beq.n	80070ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800708a:	4a13      	ldr	r2, [pc, #76]	; (80070d8 <HAL_UART_IRQHandler+0x29c>)
 800708c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007092:	4618      	mov	r0, r3
 8007094:	f7fc f9b5 	bl	8003402 <HAL_DMA_Abort_IT>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d017      	beq.n	80070ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80070a8:	4610      	mov	r0, r2
 80070aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ac:	e00f      	b.n	80070ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 f9a0 	bl	80073f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b4:	e00b      	b.n	80070ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f99c 	bl	80073f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070bc:	e007      	b.n	80070ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f998 	bl	80073f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80070cc:	e17e      	b.n	80073cc <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ce:	bf00      	nop
    return;
 80070d0:	e17c      	b.n	80073cc <HAL_UART_IRQHandler+0x590>
 80070d2:	bf00      	nop
 80070d4:	04000120 	.word	0x04000120
 80070d8:	08007e7d 	.word	0x08007e7d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	f040 814c 	bne.w	800737e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80070e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ea:	f003 0310 	and.w	r3, r3, #16
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f000 8145 	beq.w	800737e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070f8:	f003 0310 	and.w	r3, r3, #16
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f000 813e 	beq.w	800737e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2210      	movs	r2, #16
 8007108:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007114:	2b40      	cmp	r3, #64	; 0x40
 8007116:	f040 80b6 	bne.w	8007286 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007126:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 8150 	beq.w	80073d0 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007136:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800713a:	429a      	cmp	r2, r3
 800713c:	f080 8148 	bcs.w	80073d0 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007146:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800714e:	69db      	ldr	r3, [r3, #28]
 8007150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007154:	f000 8086 	beq.w	8007264 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800716c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007174:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	461a      	mov	r2, r3
 800717e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007182:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007186:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800718e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800719a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1da      	bne.n	8007158 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3308      	adds	r3, #8
 80071a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071ac:	e853 3f00 	ldrex	r3, [r3]
 80071b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80071b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80071b4:	f023 0301 	bic.w	r3, r3, #1
 80071b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3308      	adds	r3, #8
 80071c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80071c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80071ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80071ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e1      	bne.n	80071a2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	3308      	adds	r3, #8
 80071e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3308      	adds	r3, #8
 80071fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007202:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007204:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007206:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007208:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800720a:	e841 2300 	strex	r3, r2, [r1]
 800720e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007210:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1e3      	bne.n	80071de <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2220      	movs	r2, #32
 800721a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007234:	f023 0310 	bic.w	r3, r3, #16
 8007238:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007246:	65bb      	str	r3, [r7, #88]	; 0x58
 8007248:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800724c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800724e:	e841 2300 	strex	r3, r2, [r1]
 8007252:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007254:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1e4      	bne.n	8007224 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800725e:	4618      	mov	r0, r3
 8007260:	f7fc f85f 	bl	8003322 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007276:	b29b      	uxth	r3, r3
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	b29b      	uxth	r3, r3
 800727c:	4619      	mov	r1, r3
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f8c2 	bl	8007408 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007284:	e0a4      	b.n	80073d0 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007292:	b29b      	uxth	r3, r3
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 8096 	beq.w	80073d4 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80072a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 8091 	beq.w	80073d4 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ba:	e853 3f00 	ldrex	r3, [r3]
 80072be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	461a      	mov	r2, r3
 80072d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072d4:	647b      	str	r3, [r7, #68]	; 0x44
 80072d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072dc:	e841 2300 	strex	r3, r2, [r1]
 80072e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e4      	bne.n	80072b2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3308      	adds	r3, #8
 80072ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f2:	e853 3f00 	ldrex	r3, [r3]
 80072f6:	623b      	str	r3, [r7, #32]
   return(result);
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	f023 0301 	bic.w	r3, r3, #1
 80072fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3308      	adds	r3, #8
 8007308:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800730c:	633a      	str	r2, [r7, #48]	; 0x30
 800730e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007310:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007312:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007314:	e841 2300 	strex	r3, r2, [r1]
 8007318:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800731a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1e3      	bne.n	80072e8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2220      	movs	r2, #32
 8007324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	e853 3f00 	ldrex	r3, [r3]
 8007340:	60fb      	str	r3, [r7, #12]
   return(result);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f023 0310 	bic.w	r3, r3, #16
 8007348:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	461a      	mov	r2, r3
 8007352:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007356:	61fb      	str	r3, [r7, #28]
 8007358:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	69b9      	ldr	r1, [r7, #24]
 800735c:	69fa      	ldr	r2, [r7, #28]
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	617b      	str	r3, [r7, #20]
   return(result);
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1e4      	bne.n	8007334 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2202      	movs	r2, #2
 800736e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007370:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007374:	4619      	mov	r1, r3
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f846 	bl	8007408 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800737c:	e02a      	b.n	80073d4 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800737e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00e      	beq.n	80073a8 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800738a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800738e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007392:	2b00      	cmp	r3, #0
 8007394:	d008      	beq.n	80073a8 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800739a:	2b00      	cmp	r3, #0
 800739c:	d01c      	beq.n	80073d8 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	4798      	blx	r3
    }
    return;
 80073a6:	e017      	b.n	80073d8 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d012      	beq.n	80073da <HAL_UART_IRQHandler+0x59e>
 80073b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00c      	beq.n	80073da <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 fd71 	bl	8007ea8 <UART_EndTransmit_IT>
    return;
 80073c6:	e008      	b.n	80073da <HAL_UART_IRQHandler+0x59e>
      return;
 80073c8:	bf00      	nop
 80073ca:	e006      	b.n	80073da <HAL_UART_IRQHandler+0x59e>
    return;
 80073cc:	bf00      	nop
 80073ce:	e004      	b.n	80073da <HAL_UART_IRQHandler+0x59e>
      return;
 80073d0:	bf00      	nop
 80073d2:	e002      	b.n	80073da <HAL_UART_IRQHandler+0x59e>
      return;
 80073d4:	bf00      	nop
 80073d6:	e000      	b.n	80073da <HAL_UART_IRQHandler+0x59e>
    return;
 80073d8:	bf00      	nop
  }

}
 80073da:	37e8      	adds	r7, #232	; 0xe8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	460b      	mov	r3, r1
 8007412:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b088      	sub	sp, #32
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007428:	2300      	movs	r3, #0
 800742a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689a      	ldr	r2, [r3, #8]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	431a      	orrs	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	4313      	orrs	r3, r2
 8007442:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	4ba6      	ldr	r3, [pc, #664]	; (80076e4 <UART_SetConfig+0x2c4>)
 800744c:	4013      	ands	r3, r2
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	6812      	ldr	r2, [r2, #0]
 8007452:	6979      	ldr	r1, [r7, #20]
 8007454:	430b      	orrs	r3, r1
 8007456:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68da      	ldr	r2, [r3, #12]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	430a      	orrs	r2, r1
 800746c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	699b      	ldr	r3, [r3, #24]
 8007472:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6a1b      	ldr	r3, [r3, #32]
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	4313      	orrs	r3, r2
 800747c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	430a      	orrs	r2, r1
 8007490:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a94      	ldr	r2, [pc, #592]	; (80076e8 <UART_SetConfig+0x2c8>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d120      	bne.n	80074de <UART_SetConfig+0xbe>
 800749c:	4b93      	ldr	r3, [pc, #588]	; (80076ec <UART_SetConfig+0x2cc>)
 800749e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	2b03      	cmp	r3, #3
 80074a8:	d816      	bhi.n	80074d8 <UART_SetConfig+0xb8>
 80074aa:	a201      	add	r2, pc, #4	; (adr r2, 80074b0 <UART_SetConfig+0x90>)
 80074ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b0:	080074c1 	.word	0x080074c1
 80074b4:	080074cd 	.word	0x080074cd
 80074b8:	080074c7 	.word	0x080074c7
 80074bc:	080074d3 	.word	0x080074d3
 80074c0:	2301      	movs	r3, #1
 80074c2:	77fb      	strb	r3, [r7, #31]
 80074c4:	e150      	b.n	8007768 <UART_SetConfig+0x348>
 80074c6:	2302      	movs	r3, #2
 80074c8:	77fb      	strb	r3, [r7, #31]
 80074ca:	e14d      	b.n	8007768 <UART_SetConfig+0x348>
 80074cc:	2304      	movs	r3, #4
 80074ce:	77fb      	strb	r3, [r7, #31]
 80074d0:	e14a      	b.n	8007768 <UART_SetConfig+0x348>
 80074d2:	2308      	movs	r3, #8
 80074d4:	77fb      	strb	r3, [r7, #31]
 80074d6:	e147      	b.n	8007768 <UART_SetConfig+0x348>
 80074d8:	2310      	movs	r3, #16
 80074da:	77fb      	strb	r3, [r7, #31]
 80074dc:	e144      	b.n	8007768 <UART_SetConfig+0x348>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a83      	ldr	r2, [pc, #524]	; (80076f0 <UART_SetConfig+0x2d0>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d132      	bne.n	800754e <UART_SetConfig+0x12e>
 80074e8:	4b80      	ldr	r3, [pc, #512]	; (80076ec <UART_SetConfig+0x2cc>)
 80074ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ee:	f003 030c 	and.w	r3, r3, #12
 80074f2:	2b0c      	cmp	r3, #12
 80074f4:	d828      	bhi.n	8007548 <UART_SetConfig+0x128>
 80074f6:	a201      	add	r2, pc, #4	; (adr r2, 80074fc <UART_SetConfig+0xdc>)
 80074f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fc:	08007531 	.word	0x08007531
 8007500:	08007549 	.word	0x08007549
 8007504:	08007549 	.word	0x08007549
 8007508:	08007549 	.word	0x08007549
 800750c:	0800753d 	.word	0x0800753d
 8007510:	08007549 	.word	0x08007549
 8007514:	08007549 	.word	0x08007549
 8007518:	08007549 	.word	0x08007549
 800751c:	08007537 	.word	0x08007537
 8007520:	08007549 	.word	0x08007549
 8007524:	08007549 	.word	0x08007549
 8007528:	08007549 	.word	0x08007549
 800752c:	08007543 	.word	0x08007543
 8007530:	2300      	movs	r3, #0
 8007532:	77fb      	strb	r3, [r7, #31]
 8007534:	e118      	b.n	8007768 <UART_SetConfig+0x348>
 8007536:	2302      	movs	r3, #2
 8007538:	77fb      	strb	r3, [r7, #31]
 800753a:	e115      	b.n	8007768 <UART_SetConfig+0x348>
 800753c:	2304      	movs	r3, #4
 800753e:	77fb      	strb	r3, [r7, #31]
 8007540:	e112      	b.n	8007768 <UART_SetConfig+0x348>
 8007542:	2308      	movs	r3, #8
 8007544:	77fb      	strb	r3, [r7, #31]
 8007546:	e10f      	b.n	8007768 <UART_SetConfig+0x348>
 8007548:	2310      	movs	r3, #16
 800754a:	77fb      	strb	r3, [r7, #31]
 800754c:	e10c      	b.n	8007768 <UART_SetConfig+0x348>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a68      	ldr	r2, [pc, #416]	; (80076f4 <UART_SetConfig+0x2d4>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d120      	bne.n	800759a <UART_SetConfig+0x17a>
 8007558:	4b64      	ldr	r3, [pc, #400]	; (80076ec <UART_SetConfig+0x2cc>)
 800755a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800755e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007562:	2b30      	cmp	r3, #48	; 0x30
 8007564:	d013      	beq.n	800758e <UART_SetConfig+0x16e>
 8007566:	2b30      	cmp	r3, #48	; 0x30
 8007568:	d814      	bhi.n	8007594 <UART_SetConfig+0x174>
 800756a:	2b20      	cmp	r3, #32
 800756c:	d009      	beq.n	8007582 <UART_SetConfig+0x162>
 800756e:	2b20      	cmp	r3, #32
 8007570:	d810      	bhi.n	8007594 <UART_SetConfig+0x174>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d002      	beq.n	800757c <UART_SetConfig+0x15c>
 8007576:	2b10      	cmp	r3, #16
 8007578:	d006      	beq.n	8007588 <UART_SetConfig+0x168>
 800757a:	e00b      	b.n	8007594 <UART_SetConfig+0x174>
 800757c:	2300      	movs	r3, #0
 800757e:	77fb      	strb	r3, [r7, #31]
 8007580:	e0f2      	b.n	8007768 <UART_SetConfig+0x348>
 8007582:	2302      	movs	r3, #2
 8007584:	77fb      	strb	r3, [r7, #31]
 8007586:	e0ef      	b.n	8007768 <UART_SetConfig+0x348>
 8007588:	2304      	movs	r3, #4
 800758a:	77fb      	strb	r3, [r7, #31]
 800758c:	e0ec      	b.n	8007768 <UART_SetConfig+0x348>
 800758e:	2308      	movs	r3, #8
 8007590:	77fb      	strb	r3, [r7, #31]
 8007592:	e0e9      	b.n	8007768 <UART_SetConfig+0x348>
 8007594:	2310      	movs	r3, #16
 8007596:	77fb      	strb	r3, [r7, #31]
 8007598:	e0e6      	b.n	8007768 <UART_SetConfig+0x348>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a56      	ldr	r2, [pc, #344]	; (80076f8 <UART_SetConfig+0x2d8>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d120      	bne.n	80075e6 <UART_SetConfig+0x1c6>
 80075a4:	4b51      	ldr	r3, [pc, #324]	; (80076ec <UART_SetConfig+0x2cc>)
 80075a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075ae:	2bc0      	cmp	r3, #192	; 0xc0
 80075b0:	d013      	beq.n	80075da <UART_SetConfig+0x1ba>
 80075b2:	2bc0      	cmp	r3, #192	; 0xc0
 80075b4:	d814      	bhi.n	80075e0 <UART_SetConfig+0x1c0>
 80075b6:	2b80      	cmp	r3, #128	; 0x80
 80075b8:	d009      	beq.n	80075ce <UART_SetConfig+0x1ae>
 80075ba:	2b80      	cmp	r3, #128	; 0x80
 80075bc:	d810      	bhi.n	80075e0 <UART_SetConfig+0x1c0>
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <UART_SetConfig+0x1a8>
 80075c2:	2b40      	cmp	r3, #64	; 0x40
 80075c4:	d006      	beq.n	80075d4 <UART_SetConfig+0x1b4>
 80075c6:	e00b      	b.n	80075e0 <UART_SetConfig+0x1c0>
 80075c8:	2300      	movs	r3, #0
 80075ca:	77fb      	strb	r3, [r7, #31]
 80075cc:	e0cc      	b.n	8007768 <UART_SetConfig+0x348>
 80075ce:	2302      	movs	r3, #2
 80075d0:	77fb      	strb	r3, [r7, #31]
 80075d2:	e0c9      	b.n	8007768 <UART_SetConfig+0x348>
 80075d4:	2304      	movs	r3, #4
 80075d6:	77fb      	strb	r3, [r7, #31]
 80075d8:	e0c6      	b.n	8007768 <UART_SetConfig+0x348>
 80075da:	2308      	movs	r3, #8
 80075dc:	77fb      	strb	r3, [r7, #31]
 80075de:	e0c3      	b.n	8007768 <UART_SetConfig+0x348>
 80075e0:	2310      	movs	r3, #16
 80075e2:	77fb      	strb	r3, [r7, #31]
 80075e4:	e0c0      	b.n	8007768 <UART_SetConfig+0x348>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a44      	ldr	r2, [pc, #272]	; (80076fc <UART_SetConfig+0x2dc>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d125      	bne.n	800763c <UART_SetConfig+0x21c>
 80075f0:	4b3e      	ldr	r3, [pc, #248]	; (80076ec <UART_SetConfig+0x2cc>)
 80075f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075fe:	d017      	beq.n	8007630 <UART_SetConfig+0x210>
 8007600:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007604:	d817      	bhi.n	8007636 <UART_SetConfig+0x216>
 8007606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800760a:	d00b      	beq.n	8007624 <UART_SetConfig+0x204>
 800760c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007610:	d811      	bhi.n	8007636 <UART_SetConfig+0x216>
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <UART_SetConfig+0x1fe>
 8007616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800761a:	d006      	beq.n	800762a <UART_SetConfig+0x20a>
 800761c:	e00b      	b.n	8007636 <UART_SetConfig+0x216>
 800761e:	2300      	movs	r3, #0
 8007620:	77fb      	strb	r3, [r7, #31]
 8007622:	e0a1      	b.n	8007768 <UART_SetConfig+0x348>
 8007624:	2302      	movs	r3, #2
 8007626:	77fb      	strb	r3, [r7, #31]
 8007628:	e09e      	b.n	8007768 <UART_SetConfig+0x348>
 800762a:	2304      	movs	r3, #4
 800762c:	77fb      	strb	r3, [r7, #31]
 800762e:	e09b      	b.n	8007768 <UART_SetConfig+0x348>
 8007630:	2308      	movs	r3, #8
 8007632:	77fb      	strb	r3, [r7, #31]
 8007634:	e098      	b.n	8007768 <UART_SetConfig+0x348>
 8007636:	2310      	movs	r3, #16
 8007638:	77fb      	strb	r3, [r7, #31]
 800763a:	e095      	b.n	8007768 <UART_SetConfig+0x348>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a2f      	ldr	r2, [pc, #188]	; (8007700 <UART_SetConfig+0x2e0>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d125      	bne.n	8007692 <UART_SetConfig+0x272>
 8007646:	4b29      	ldr	r3, [pc, #164]	; (80076ec <UART_SetConfig+0x2cc>)
 8007648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800764c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007650:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007654:	d017      	beq.n	8007686 <UART_SetConfig+0x266>
 8007656:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800765a:	d817      	bhi.n	800768c <UART_SetConfig+0x26c>
 800765c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007660:	d00b      	beq.n	800767a <UART_SetConfig+0x25a>
 8007662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007666:	d811      	bhi.n	800768c <UART_SetConfig+0x26c>
 8007668:	2b00      	cmp	r3, #0
 800766a:	d003      	beq.n	8007674 <UART_SetConfig+0x254>
 800766c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007670:	d006      	beq.n	8007680 <UART_SetConfig+0x260>
 8007672:	e00b      	b.n	800768c <UART_SetConfig+0x26c>
 8007674:	2301      	movs	r3, #1
 8007676:	77fb      	strb	r3, [r7, #31]
 8007678:	e076      	b.n	8007768 <UART_SetConfig+0x348>
 800767a:	2302      	movs	r3, #2
 800767c:	77fb      	strb	r3, [r7, #31]
 800767e:	e073      	b.n	8007768 <UART_SetConfig+0x348>
 8007680:	2304      	movs	r3, #4
 8007682:	77fb      	strb	r3, [r7, #31]
 8007684:	e070      	b.n	8007768 <UART_SetConfig+0x348>
 8007686:	2308      	movs	r3, #8
 8007688:	77fb      	strb	r3, [r7, #31]
 800768a:	e06d      	b.n	8007768 <UART_SetConfig+0x348>
 800768c:	2310      	movs	r3, #16
 800768e:	77fb      	strb	r3, [r7, #31]
 8007690:	e06a      	b.n	8007768 <UART_SetConfig+0x348>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a1b      	ldr	r2, [pc, #108]	; (8007704 <UART_SetConfig+0x2e4>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d138      	bne.n	800770e <UART_SetConfig+0x2ee>
 800769c:	4b13      	ldr	r3, [pc, #76]	; (80076ec <UART_SetConfig+0x2cc>)
 800769e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80076a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076aa:	d017      	beq.n	80076dc <UART_SetConfig+0x2bc>
 80076ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076b0:	d82a      	bhi.n	8007708 <UART_SetConfig+0x2e8>
 80076b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076b6:	d00b      	beq.n	80076d0 <UART_SetConfig+0x2b0>
 80076b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076bc:	d824      	bhi.n	8007708 <UART_SetConfig+0x2e8>
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <UART_SetConfig+0x2aa>
 80076c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076c6:	d006      	beq.n	80076d6 <UART_SetConfig+0x2b6>
 80076c8:	e01e      	b.n	8007708 <UART_SetConfig+0x2e8>
 80076ca:	2300      	movs	r3, #0
 80076cc:	77fb      	strb	r3, [r7, #31]
 80076ce:	e04b      	b.n	8007768 <UART_SetConfig+0x348>
 80076d0:	2302      	movs	r3, #2
 80076d2:	77fb      	strb	r3, [r7, #31]
 80076d4:	e048      	b.n	8007768 <UART_SetConfig+0x348>
 80076d6:	2304      	movs	r3, #4
 80076d8:	77fb      	strb	r3, [r7, #31]
 80076da:	e045      	b.n	8007768 <UART_SetConfig+0x348>
 80076dc:	2308      	movs	r3, #8
 80076de:	77fb      	strb	r3, [r7, #31]
 80076e0:	e042      	b.n	8007768 <UART_SetConfig+0x348>
 80076e2:	bf00      	nop
 80076e4:	efff69f3 	.word	0xefff69f3
 80076e8:	40011000 	.word	0x40011000
 80076ec:	40023800 	.word	0x40023800
 80076f0:	40004400 	.word	0x40004400
 80076f4:	40004800 	.word	0x40004800
 80076f8:	40004c00 	.word	0x40004c00
 80076fc:	40005000 	.word	0x40005000
 8007700:	40011400 	.word	0x40011400
 8007704:	40007800 	.word	0x40007800
 8007708:	2310      	movs	r3, #16
 800770a:	77fb      	strb	r3, [r7, #31]
 800770c:	e02c      	b.n	8007768 <UART_SetConfig+0x348>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a72      	ldr	r2, [pc, #456]	; (80078dc <UART_SetConfig+0x4bc>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d125      	bne.n	8007764 <UART_SetConfig+0x344>
 8007718:	4b71      	ldr	r3, [pc, #452]	; (80078e0 <UART_SetConfig+0x4c0>)
 800771a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800771e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007722:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007726:	d017      	beq.n	8007758 <UART_SetConfig+0x338>
 8007728:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800772c:	d817      	bhi.n	800775e <UART_SetConfig+0x33e>
 800772e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007732:	d00b      	beq.n	800774c <UART_SetConfig+0x32c>
 8007734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007738:	d811      	bhi.n	800775e <UART_SetConfig+0x33e>
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <UART_SetConfig+0x326>
 800773e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007742:	d006      	beq.n	8007752 <UART_SetConfig+0x332>
 8007744:	e00b      	b.n	800775e <UART_SetConfig+0x33e>
 8007746:	2300      	movs	r3, #0
 8007748:	77fb      	strb	r3, [r7, #31]
 800774a:	e00d      	b.n	8007768 <UART_SetConfig+0x348>
 800774c:	2302      	movs	r3, #2
 800774e:	77fb      	strb	r3, [r7, #31]
 8007750:	e00a      	b.n	8007768 <UART_SetConfig+0x348>
 8007752:	2304      	movs	r3, #4
 8007754:	77fb      	strb	r3, [r7, #31]
 8007756:	e007      	b.n	8007768 <UART_SetConfig+0x348>
 8007758:	2308      	movs	r3, #8
 800775a:	77fb      	strb	r3, [r7, #31]
 800775c:	e004      	b.n	8007768 <UART_SetConfig+0x348>
 800775e:	2310      	movs	r3, #16
 8007760:	77fb      	strb	r3, [r7, #31]
 8007762:	e001      	b.n	8007768 <UART_SetConfig+0x348>
 8007764:	2310      	movs	r3, #16
 8007766:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	69db      	ldr	r3, [r3, #28]
 800776c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007770:	d15b      	bne.n	800782a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007772:	7ffb      	ldrb	r3, [r7, #31]
 8007774:	2b08      	cmp	r3, #8
 8007776:	d828      	bhi.n	80077ca <UART_SetConfig+0x3aa>
 8007778:	a201      	add	r2, pc, #4	; (adr r2, 8007780 <UART_SetConfig+0x360>)
 800777a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777e:	bf00      	nop
 8007780:	080077a5 	.word	0x080077a5
 8007784:	080077ad 	.word	0x080077ad
 8007788:	080077b5 	.word	0x080077b5
 800778c:	080077cb 	.word	0x080077cb
 8007790:	080077bb 	.word	0x080077bb
 8007794:	080077cb 	.word	0x080077cb
 8007798:	080077cb 	.word	0x080077cb
 800779c:	080077cb 	.word	0x080077cb
 80077a0:	080077c3 	.word	0x080077c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077a4:	f7fd fd0c 	bl	80051c0 <HAL_RCC_GetPCLK1Freq>
 80077a8:	61b8      	str	r0, [r7, #24]
        break;
 80077aa:	e013      	b.n	80077d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077ac:	f7fd fd1c 	bl	80051e8 <HAL_RCC_GetPCLK2Freq>
 80077b0:	61b8      	str	r0, [r7, #24]
        break;
 80077b2:	e00f      	b.n	80077d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077b4:	4b4b      	ldr	r3, [pc, #300]	; (80078e4 <UART_SetConfig+0x4c4>)
 80077b6:	61bb      	str	r3, [r7, #24]
        break;
 80077b8:	e00c      	b.n	80077d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ba:	f7fd fbef 	bl	8004f9c <HAL_RCC_GetSysClockFreq>
 80077be:	61b8      	str	r0, [r7, #24]
        break;
 80077c0:	e008      	b.n	80077d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077c6:	61bb      	str	r3, [r7, #24]
        break;
 80077c8:	e004      	b.n	80077d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	77bb      	strb	r3, [r7, #30]
        break;
 80077d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d074      	beq.n	80078c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	005a      	lsls	r2, r3, #1
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	085b      	lsrs	r3, r3, #1
 80077e4:	441a      	add	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	2b0f      	cmp	r3, #15
 80077f4:	d916      	bls.n	8007824 <UART_SetConfig+0x404>
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077fc:	d212      	bcs.n	8007824 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	b29b      	uxth	r3, r3
 8007802:	f023 030f 	bic.w	r3, r3, #15
 8007806:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	085b      	lsrs	r3, r3, #1
 800780c:	b29b      	uxth	r3, r3
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	b29a      	uxth	r2, r3
 8007814:	89fb      	ldrh	r3, [r7, #14]
 8007816:	4313      	orrs	r3, r2
 8007818:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	89fa      	ldrh	r2, [r7, #14]
 8007820:	60da      	str	r2, [r3, #12]
 8007822:	e04f      	b.n	80078c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	77bb      	strb	r3, [r7, #30]
 8007828:	e04c      	b.n	80078c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800782a:	7ffb      	ldrb	r3, [r7, #31]
 800782c:	2b08      	cmp	r3, #8
 800782e:	d828      	bhi.n	8007882 <UART_SetConfig+0x462>
 8007830:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <UART_SetConfig+0x418>)
 8007832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007836:	bf00      	nop
 8007838:	0800785d 	.word	0x0800785d
 800783c:	08007865 	.word	0x08007865
 8007840:	0800786d 	.word	0x0800786d
 8007844:	08007883 	.word	0x08007883
 8007848:	08007873 	.word	0x08007873
 800784c:	08007883 	.word	0x08007883
 8007850:	08007883 	.word	0x08007883
 8007854:	08007883 	.word	0x08007883
 8007858:	0800787b 	.word	0x0800787b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800785c:	f7fd fcb0 	bl	80051c0 <HAL_RCC_GetPCLK1Freq>
 8007860:	61b8      	str	r0, [r7, #24]
        break;
 8007862:	e013      	b.n	800788c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007864:	f7fd fcc0 	bl	80051e8 <HAL_RCC_GetPCLK2Freq>
 8007868:	61b8      	str	r0, [r7, #24]
        break;
 800786a:	e00f      	b.n	800788c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800786c:	4b1d      	ldr	r3, [pc, #116]	; (80078e4 <UART_SetConfig+0x4c4>)
 800786e:	61bb      	str	r3, [r7, #24]
        break;
 8007870:	e00c      	b.n	800788c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007872:	f7fd fb93 	bl	8004f9c <HAL_RCC_GetSysClockFreq>
 8007876:	61b8      	str	r0, [r7, #24]
        break;
 8007878:	e008      	b.n	800788c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800787a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800787e:	61bb      	str	r3, [r7, #24]
        break;
 8007880:	e004      	b.n	800788c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	77bb      	strb	r3, [r7, #30]
        break;
 800788a:	bf00      	nop
    }

    if (pclk != 0U)
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d018      	beq.n	80078c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	085a      	lsrs	r2, r3, #1
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	441a      	add	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	2b0f      	cmp	r3, #15
 80078aa:	d909      	bls.n	80078c0 <UART_SetConfig+0x4a0>
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078b2:	d205      	bcs.n	80078c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	60da      	str	r2, [r3, #12]
 80078be:	e001      	b.n	80078c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80078d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3720      	adds	r7, #32
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	40007c00 	.word	0x40007c00
 80078e0:	40023800 	.word	0x40023800
 80078e4:	00f42400 	.word	0x00f42400

080078e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00a      	beq.n	8007912 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007916:	f003 0302 	and.w	r3, r3, #2
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00a      	beq.n	8007934 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	430a      	orrs	r2, r1
 8007932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007938:	f003 0304 	and.w	r3, r3, #4
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00a      	beq.n	8007956 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	430a      	orrs	r2, r1
 8007954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795a:	f003 0308 	and.w	r3, r3, #8
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00a      	beq.n	8007978 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	430a      	orrs	r2, r1
 8007976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800797c:	f003 0310 	and.w	r3, r3, #16
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00a      	beq.n	800799a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	430a      	orrs	r2, r1
 8007998:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799e:	f003 0320 	and.w	r3, r3, #32
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d00a      	beq.n	80079bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	430a      	orrs	r2, r1
 80079ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d01a      	beq.n	80079fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	430a      	orrs	r2, r1
 80079dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079e6:	d10a      	bne.n	80079fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	605a      	str	r2, [r3, #4]
  }
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af02      	add	r7, sp, #8
 8007a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a3c:	f7fb fb30 	bl	80030a0 <HAL_GetTick>
 8007a40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0308 	and.w	r3, r3, #8
 8007a4c:	2b08      	cmp	r3, #8
 8007a4e:	d10e      	bne.n	8007a6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 f81b 	bl	8007a9a <UART_WaitOnFlagUntilTimeout>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e011      	b.n	8007a92 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2220      	movs	r2, #32
 8007a72:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b09c      	sub	sp, #112	; 0x70
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	603b      	str	r3, [r7, #0]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aaa:	e0a7      	b.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab2:	f000 80a3 	beq.w	8007bfc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ab6:	f7fb faf3 	bl	80030a0 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d302      	bcc.n	8007acc <UART_WaitOnFlagUntilTimeout+0x32>
 8007ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d13f      	bne.n	8007b4c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007adc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ae0:	667b      	str	r3, [r7, #100]	; 0x64
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007aea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007aec:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007af0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007af8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e6      	bne.n	8007acc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3308      	adds	r3, #8
 8007b04:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b10:	f023 0301 	bic.w	r3, r3, #1
 8007b14:	663b      	str	r3, [r7, #96]	; 0x60
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3308      	adds	r3, #8
 8007b1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b1e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b20:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b22:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e5      	bne.n	8007afe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2220      	movs	r2, #32
 8007b36:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e068      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0304 	and.w	r3, r3, #4
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d050      	beq.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b68:	d148      	bne.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b72:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b88:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	461a      	mov	r2, r3
 8007b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b92:	637b      	str	r3, [r7, #52]	; 0x34
 8007b94:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e6      	bne.n	8007b74 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3308      	adds	r3, #8
 8007bac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	e853 3f00 	ldrex	r3, [r3]
 8007bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	f023 0301 	bic.w	r3, r3, #1
 8007bbc:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3308      	adds	r3, #8
 8007bc4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007bc6:	623a      	str	r2, [r7, #32]
 8007bc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bca:	69f9      	ldr	r1, [r7, #28]
 8007bcc:	6a3a      	ldr	r2, [r7, #32]
 8007bce:	e841 2300 	strex	r3, r2, [r1]
 8007bd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1e5      	bne.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2220      	movs	r2, #32
 8007bde:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2220      	movs	r2, #32
 8007bec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e010      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	69da      	ldr	r2, [r3, #28]
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	4013      	ands	r3, r2
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	bf0c      	ite	eq
 8007c0c:	2301      	moveq	r3, #1
 8007c0e:	2300      	movne	r3, #0
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	461a      	mov	r2, r3
 8007c14:	79fb      	ldrb	r3, [r7, #7]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	f43f af48 	beq.w	8007aac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3770      	adds	r7, #112	; 0x70
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
	...

08007c28 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b097      	sub	sp, #92	; 0x5c
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	60b9      	str	r1, [r7, #8]
 8007c32:	4613      	mov	r3, r2
 8007c34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	88fa      	ldrh	r2, [r7, #6]
 8007c40:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	88fa      	ldrh	r2, [r7, #6]
 8007c48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c5a:	d10e      	bne.n	8007c7a <UART_Start_Receive_IT+0x52>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d105      	bne.n	8007c70 <UART_Start_Receive_IT+0x48>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007c6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c6e:	e02d      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	22ff      	movs	r2, #255	; 0xff
 8007c74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c78:	e028      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d10d      	bne.n	8007c9e <UART_Start_Receive_IT+0x76>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d104      	bne.n	8007c94 <UART_Start_Receive_IT+0x6c>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	22ff      	movs	r2, #255	; 0xff
 8007c8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c92:	e01b      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	227f      	movs	r2, #127	; 0x7f
 8007c98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c9c:	e016      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ca6:	d10d      	bne.n	8007cc4 <UART_Start_Receive_IT+0x9c>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d104      	bne.n	8007cba <UART_Start_Receive_IT+0x92>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	227f      	movs	r2, #127	; 0x7f
 8007cb4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cb8:	e008      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	223f      	movs	r2, #63	; 0x3f
 8007cbe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cc2:	e003      	b.n	8007ccc <UART_Start_Receive_IT+0xa4>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2222      	movs	r2, #34	; 0x22
 8007cd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ce6:	e853 3f00 	ldrex	r3, [r3]
 8007cea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cee:	f043 0301 	orr.w	r3, r3, #1
 8007cf2:	657b      	str	r3, [r7, #84]	; 0x54
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007cfc:	64ba      	str	r2, [r7, #72]	; 0x48
 8007cfe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d04:	e841 2300 	strex	r3, r2, [r1]
 8007d08:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1e5      	bne.n	8007cdc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d18:	d107      	bne.n	8007d2a <UART_Start_Receive_IT+0x102>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d103      	bne.n	8007d2a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	4a21      	ldr	r2, [pc, #132]	; (8007dac <UART_Start_Receive_IT+0x184>)
 8007d26:	669a      	str	r2, [r3, #104]	; 0x68
 8007d28:	e002      	b.n	8007d30 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	4a20      	ldr	r2, [pc, #128]	; (8007db0 <UART_Start_Receive_IT+0x188>)
 8007d2e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d019      	beq.n	8007d6c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d48:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d56:	637b      	str	r3, [r7, #52]	; 0x34
 8007d58:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d5e:	e841 2300 	strex	r3, r2, [r1]
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e6      	bne.n	8007d38 <UART_Start_Receive_IT+0x110>
 8007d6a:	e018      	b.n	8007d9e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	e853 3f00 	ldrex	r3, [r3]
 8007d78:	613b      	str	r3, [r7, #16]
   return(result);
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	f043 0320 	orr.w	r3, r3, #32
 8007d80:	653b      	str	r3, [r7, #80]	; 0x50
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d8a:	623b      	str	r3, [r7, #32]
 8007d8c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8e:	69f9      	ldr	r1, [r7, #28]
 8007d90:	6a3a      	ldr	r2, [r7, #32]
 8007d92:	e841 2300 	strex	r3, r2, [r1]
 8007d96:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1e6      	bne.n	8007d6c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	375c      	adds	r7, #92	; 0x5c
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr
 8007dac:	08008063 	.word	0x08008063
 8007db0:	08007efd 	.word	0x08007efd

08007db4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b095      	sub	sp, #84	; 0x54
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dc4:	e853 3f00 	ldrex	r3, [r3]
 8007dc8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dda:	643b      	str	r3, [r7, #64]	; 0x40
 8007ddc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007de0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007de2:	e841 2300 	strex	r3, r2, [r1]
 8007de6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d1e6      	bne.n	8007dbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	3308      	adds	r3, #8
 8007df4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	e853 3f00 	ldrex	r3, [r3]
 8007dfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	f023 0301 	bic.w	r3, r3, #1
 8007e04:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3308      	adds	r3, #8
 8007e0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e10:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e16:	e841 2300 	strex	r3, r2, [r1]
 8007e1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1e5      	bne.n	8007dee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d118      	bne.n	8007e5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	f023 0310 	bic.w	r3, r3, #16
 8007e3e:	647b      	str	r3, [r7, #68]	; 0x44
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	461a      	mov	r2, r3
 8007e46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e48:	61bb      	str	r3, [r7, #24]
 8007e4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	6979      	ldr	r1, [r7, #20]
 8007e4e:	69ba      	ldr	r2, [r7, #24]
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	613b      	str	r3, [r7, #16]
   return(result);
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e6      	bne.n	8007e2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007e70:	bf00      	nop
 8007e72:	3754      	adds	r7, #84	; 0x54
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f7ff faaa 	bl	80073f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ea0:	bf00      	nop
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b088      	sub	sp, #32
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	e853 3f00 	ldrex	r3, [r3]
 8007ebc:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ec4:	61fb      	str	r3, [r7, #28]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	61bb      	str	r3, [r7, #24]
 8007ed0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	6979      	ldr	r1, [r7, #20]
 8007ed4:	69ba      	ldr	r2, [r7, #24]
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	613b      	str	r3, [r7, #16]
   return(result);
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e6      	bne.n	8007eb0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7ff fa76 	bl	80073e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ef4:	bf00      	nop
 8007ef6:	3720      	adds	r7, #32
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b096      	sub	sp, #88	; 0x58
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f0a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f14:	2b22      	cmp	r3, #34	; 0x22
 8007f16:	f040 8098 	bne.w	800804a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f20:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007f24:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007f28:	b2d9      	uxtb	r1, r3
 8007f2a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007f2e:	b2da      	uxtb	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f34:	400a      	ands	r2, r1
 8007f36:	b2d2      	uxtb	r2, r2
 8007f38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3e:	1c5a      	adds	r2, r3, #1
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d17b      	bne.n	800805a <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f76:	653b      	str	r3, [r7, #80]	; 0x50
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f80:	647b      	str	r3, [r7, #68]	; 0x44
 8007f82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007f86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e6      	bne.n	8007f62 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	3308      	adds	r3, #8
 8007f9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9e:	e853 3f00 	ldrex	r3, [r3]
 8007fa2:	623b      	str	r3, [r7, #32]
   return(result);
 8007fa4:	6a3b      	ldr	r3, [r7, #32]
 8007fa6:	f023 0301 	bic.w	r3, r3, #1
 8007faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	3308      	adds	r3, #8
 8007fb2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007fb4:	633a      	str	r2, [r7, #48]	; 0x30
 8007fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fbc:	e841 2300 	strex	r3, r2, [r1]
 8007fc0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1e5      	bne.n	8007f94 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2220      	movs	r2, #32
 8007fcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d12e      	bne.n	8008042 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	e853 3f00 	ldrex	r3, [r3]
 8007ff6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f023 0310 	bic.w	r3, r3, #16
 8007ffe:	64bb      	str	r3, [r7, #72]	; 0x48
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	461a      	mov	r2, r3
 8008006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008008:	61fb      	str	r3, [r7, #28]
 800800a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800c:	69b9      	ldr	r1, [r7, #24]
 800800e:	69fa      	ldr	r2, [r7, #28]
 8008010:	e841 2300 	strex	r3, r2, [r1]
 8008014:	617b      	str	r3, [r7, #20]
   return(result);
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1e6      	bne.n	8007fea <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	69db      	ldr	r3, [r3, #28]
 8008022:	f003 0310 	and.w	r3, r3, #16
 8008026:	2b10      	cmp	r3, #16
 8008028:	d103      	bne.n	8008032 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2210      	movs	r2, #16
 8008030:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008038:	4619      	mov	r1, r3
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7ff f9e4 	bl	8007408 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008040:	e00b      	b.n	800805a <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f7fa fbe4 	bl	8002810 <HAL_UART_RxCpltCallback>
}
 8008048:	e007      	b.n	800805a <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	699a      	ldr	r2, [r3, #24]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f042 0208 	orr.w	r2, r2, #8
 8008058:	619a      	str	r2, [r3, #24]
}
 800805a:	bf00      	nop
 800805c:	3758      	adds	r7, #88	; 0x58
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b096      	sub	sp, #88	; 0x58
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008070:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800807a:	2b22      	cmp	r3, #34	; 0x22
 800807c:	f040 8098 	bne.w	80081b0 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008086:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800808e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008090:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008094:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008098:	4013      	ands	r3, r2
 800809a:	b29a      	uxth	r2, r3
 800809c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800809e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080a4:	1c9a      	adds	r2, r3, #2
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	3b01      	subs	r3, #1
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d17b      	bne.n	80081c0 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	461a      	mov	r2, r3
 80080e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080e6:	643b      	str	r3, [r7, #64]	; 0x40
 80080e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80080ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e6      	bne.n	80080c8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3308      	adds	r3, #8
 8008100:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	61fb      	str	r3, [r7, #28]
   return(result);
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	f023 0301 	bic.w	r3, r3, #1
 8008110:	64bb      	str	r3, [r7, #72]	; 0x48
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3308      	adds	r3, #8
 8008118:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800811a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800811c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e5      	bne.n	80080fa <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2220      	movs	r2, #32
 8008132:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008146:	2b01      	cmp	r3, #1
 8008148:	d12e      	bne.n	80081a8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	e853 3f00 	ldrex	r3, [r3]
 800815c:	60bb      	str	r3, [r7, #8]
   return(result);
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	f023 0310 	bic.w	r3, r3, #16
 8008164:	647b      	str	r3, [r7, #68]	; 0x44
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800816e:	61bb      	str	r3, [r7, #24]
 8008170:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008172:	6979      	ldr	r1, [r7, #20]
 8008174:	69ba      	ldr	r2, [r7, #24]
 8008176:	e841 2300 	strex	r3, r2, [r1]
 800817a:	613b      	str	r3, [r7, #16]
   return(result);
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1e6      	bne.n	8008150 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	69db      	ldr	r3, [r3, #28]
 8008188:	f003 0310 	and.w	r3, r3, #16
 800818c:	2b10      	cmp	r3, #16
 800818e:	d103      	bne.n	8008198 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2210      	movs	r2, #16
 8008196:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800819e:	4619      	mov	r1, r3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f7ff f931 	bl	8007408 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081a6:	e00b      	b.n	80081c0 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f7fa fb31 	bl	8002810 <HAL_UART_RxCpltCallback>
}
 80081ae:	e007      	b.n	80081c0 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	699a      	ldr	r2, [r3, #24]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f042 0208 	orr.w	r2, r2, #8
 80081be:	619a      	str	r2, [r3, #24]
}
 80081c0:	bf00      	nop
 80081c2:	3758      	adds	r7, #88	; 0x58
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081c8:	b084      	sub	sp, #16
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b084      	sub	sp, #16
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	f107 001c 	add.w	r0, r7, #28
 80081d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d120      	bne.n	8008222 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	68da      	ldr	r2, [r3, #12]
 80081f0:	4b20      	ldr	r3, [pc, #128]	; (8008274 <USB_CoreInit+0xac>)
 80081f2:	4013      	ands	r3, r2
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008206:	2b01      	cmp	r3, #1
 8008208:	d105      	bne.n	8008216 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 fa96 	bl	8008748 <USB_CoreReset>
 800821c:	4603      	mov	r3, r0
 800821e:	73fb      	strb	r3, [r7, #15]
 8008220:	e010      	b.n	8008244 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fa8a 	bl	8008748 <USB_CoreReset>
 8008234:	4603      	mov	r3, r0
 8008236:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008246:	2b01      	cmp	r3, #1
 8008248:	d10b      	bne.n	8008262 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f043 0206 	orr.w	r2, r3, #6
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	f043 0220 	orr.w	r2, r3, #32
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008262:	7bfb      	ldrb	r3, [r7, #15]
}
 8008264:	4618      	mov	r0, r3
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800826e:	b004      	add	sp, #16
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	ffbdffbf 	.word	0xffbdffbf

08008278 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f023 0201 	bic.w	r2, r3, #1
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	370c      	adds	r7, #12
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr

0800829a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
 80082a2:	460b      	mov	r3, r1
 80082a4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80082b6:	78fb      	ldrb	r3, [r7, #3]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d115      	bne.n	80082e8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80082c8:	2001      	movs	r0, #1
 80082ca:	f7fa fef5 	bl	80030b8 <HAL_Delay>
      ms++;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	3301      	adds	r3, #1
 80082d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 fa29 	bl	800872c <USB_GetMode>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d01e      	beq.n	800831e <USB_SetCurrentMode+0x84>
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2b31      	cmp	r3, #49	; 0x31
 80082e4:	d9f0      	bls.n	80082c8 <USB_SetCurrentMode+0x2e>
 80082e6:	e01a      	b.n	800831e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80082e8:	78fb      	ldrb	r3, [r7, #3]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d115      	bne.n	800831a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80082fa:	2001      	movs	r0, #1
 80082fc:	f7fa fedc 	bl	80030b8 <HAL_Delay>
      ms++;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	3301      	adds	r3, #1
 8008304:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa10 	bl	800872c <USB_GetMode>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d005      	beq.n	800831e <USB_SetCurrentMode+0x84>
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2b31      	cmp	r3, #49	; 0x31
 8008316:	d9f0      	bls.n	80082fa <USB_SetCurrentMode+0x60>
 8008318:	e001      	b.n	800831e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e005      	b.n	800832a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2b32      	cmp	r3, #50	; 0x32
 8008322:	d101      	bne.n	8008328 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	e000      	b.n	800832a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
	...

08008334 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008334:	b084      	sub	sp, #16
 8008336:	b580      	push	{r7, lr}
 8008338:	b086      	sub	sp, #24
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008346:	2300      	movs	r3, #0
 8008348:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800834e:	2300      	movs	r3, #0
 8008350:	613b      	str	r3, [r7, #16]
 8008352:	e009      	b.n	8008368 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	3340      	adds	r3, #64	; 0x40
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4413      	add	r3, r2
 800835e:	2200      	movs	r2, #0
 8008360:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	3301      	adds	r3, #1
 8008366:	613b      	str	r3, [r7, #16]
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	2b0e      	cmp	r3, #14
 800836c:	d9f2      	bls.n	8008354 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800836e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008370:	2b00      	cmp	r3, #0
 8008372:	d11c      	bne.n	80083ae <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008382:	f043 0302 	orr.w	r3, r3, #2
 8008386:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	601a      	str	r2, [r3, #0]
 80083ac:	e005      	b.n	80083ba <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083c0:	461a      	mov	r2, r3
 80083c2:	2300      	movs	r3, #0
 80083c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083cc:	4619      	mov	r1, r3
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083d4:	461a      	mov	r2, r3
 80083d6:	680b      	ldr	r3, [r1, #0]
 80083d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80083da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d10c      	bne.n	80083fa <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80083e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d104      	bne.n	80083f0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80083e6:	2100      	movs	r1, #0
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 f965 	bl	80086b8 <USB_SetDevSpeed>
 80083ee:	e008      	b.n	8008402 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80083f0:	2101      	movs	r1, #1
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f960 	bl	80086b8 <USB_SetDevSpeed>
 80083f8:	e003      	b.n	8008402 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80083fa:	2103      	movs	r1, #3
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f95b 	bl	80086b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008402:	2110      	movs	r1, #16
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 f8f3 	bl	80085f0 <USB_FlushTxFifo>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f91f 	bl	8008658 <USB_FlushRxFifo>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800842a:	461a      	mov	r2, r3
 800842c:	2300      	movs	r3, #0
 800842e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008436:	461a      	mov	r2, r3
 8008438:	2300      	movs	r3, #0
 800843a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008442:	461a      	mov	r2, r3
 8008444:	2300      	movs	r3, #0
 8008446:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008448:	2300      	movs	r3, #0
 800844a:	613b      	str	r3, [r7, #16]
 800844c:	e043      	b.n	80084d6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008460:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008464:	d118      	bne.n	8008498 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10a      	bne.n	8008482 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008478:	461a      	mov	r2, r3
 800847a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800847e:	6013      	str	r3, [r2, #0]
 8008480:	e013      	b.n	80084aa <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	015a      	lsls	r2, r3, #5
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4413      	add	r3, r2
 800848a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800848e:	461a      	mov	r2, r3
 8008490:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008494:	6013      	str	r3, [r2, #0]
 8008496:	e008      	b.n	80084aa <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a4:	461a      	mov	r2, r3
 80084a6:	2300      	movs	r3, #0
 80084a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b6:	461a      	mov	r2, r3
 80084b8:	2300      	movs	r3, #0
 80084ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c8:	461a      	mov	r2, r3
 80084ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	3301      	adds	r3, #1
 80084d4:	613b      	str	r3, [r7, #16]
 80084d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d3b7      	bcc.n	800844e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084de:	2300      	movs	r3, #0
 80084e0:	613b      	str	r3, [r7, #16]
 80084e2:	e043      	b.n	800856c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084fa:	d118      	bne.n	800852e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10a      	bne.n	8008518 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	015a      	lsls	r2, r3, #5
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	4413      	add	r3, r2
 800850a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800850e:	461a      	mov	r2, r3
 8008510:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	e013      	b.n	8008540 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008524:	461a      	mov	r2, r3
 8008526:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	e008      	b.n	8008540 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	015a      	lsls	r2, r3, #5
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	4413      	add	r3, r2
 8008536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800853a:	461a      	mov	r2, r3
 800853c:	2300      	movs	r3, #0
 800853e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800854c:	461a      	mov	r2, r3
 800854e:	2300      	movs	r3, #0
 8008550:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800855e:	461a      	mov	r2, r3
 8008560:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008564:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	3301      	adds	r3, #1
 800856a:	613b      	str	r3, [r7, #16]
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	429a      	cmp	r2, r3
 8008572:	d3b7      	bcc.n	80084e4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008582:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008586:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008594:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008598:	2b00      	cmp	r3, #0
 800859a:	d105      	bne.n	80085a8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	f043 0210 	orr.w	r2, r3, #16
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	699a      	ldr	r2, [r3, #24]
 80085ac:	4b0e      	ldr	r3, [pc, #56]	; (80085e8 <USB_DevInit+0x2b4>)
 80085ae:	4313      	orrs	r3, r2
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80085b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d005      	beq.n	80085c6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	699b      	ldr	r3, [r3, #24]
 80085be:	f043 0208 	orr.w	r2, r3, #8
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80085c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d105      	bne.n	80085d8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	699a      	ldr	r2, [r3, #24]
 80085d0:	4b06      	ldr	r3, [pc, #24]	; (80085ec <USB_DevInit+0x2b8>)
 80085d2:	4313      	orrs	r3, r2
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80085d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3718      	adds	r7, #24
 80085de:	46bd      	mov	sp, r7
 80085e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085e4:	b004      	add	sp, #16
 80085e6:	4770      	bx	lr
 80085e8:	803c3800 	.word	0x803c3800
 80085ec:	40000004 	.word	0x40000004

080085f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3301      	adds	r3, #1
 8008602:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	4a13      	ldr	r2, [pc, #76]	; (8008654 <USB_FlushTxFifo+0x64>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d901      	bls.n	8008610 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800860c:	2303      	movs	r3, #3
 800860e:	e01b      	b.n	8008648 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	691b      	ldr	r3, [r3, #16]
 8008614:	2b00      	cmp	r3, #0
 8008616:	daf2      	bge.n	80085fe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	019b      	lsls	r3, r3, #6
 8008620:	f043 0220 	orr.w	r2, r3, #32
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	3301      	adds	r3, #1
 800862c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	4a08      	ldr	r2, [pc, #32]	; (8008654 <USB_FlushTxFifo+0x64>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d901      	bls.n	800863a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008636:	2303      	movs	r3, #3
 8008638:	e006      	b.n	8008648 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	f003 0320 	and.w	r3, r3, #32
 8008642:	2b20      	cmp	r3, #32
 8008644:	d0f0      	beq.n	8008628 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008646:	2300      	movs	r3, #0
}
 8008648:	4618      	mov	r0, r3
 800864a:	3714      	adds	r7, #20
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr
 8008654:	00030d40 	.word	0x00030d40

08008658 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008658:	b480      	push	{r7}
 800865a:	b085      	sub	sp, #20
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008660:	2300      	movs	r3, #0
 8008662:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	3301      	adds	r3, #1
 8008668:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4a11      	ldr	r2, [pc, #68]	; (80086b4 <USB_FlushRxFifo+0x5c>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d901      	bls.n	8008676 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008672:	2303      	movs	r3, #3
 8008674:	e018      	b.n	80086a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	2b00      	cmp	r3, #0
 800867c:	daf2      	bge.n	8008664 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800867e:	2300      	movs	r3, #0
 8008680:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2210      	movs	r2, #16
 8008686:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	4a08      	ldr	r2, [pc, #32]	; (80086b4 <USB_FlushRxFifo+0x5c>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d901      	bls.n	800869a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008696:	2303      	movs	r3, #3
 8008698:	e006      	b.n	80086a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	f003 0310 	and.w	r3, r3, #16
 80086a2:	2b10      	cmp	r3, #16
 80086a4:	d0f0      	beq.n	8008688 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr
 80086b4:	00030d40 	.word	0x00030d40

080086b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	78fb      	ldrb	r3, [r7, #3]
 80086d2:	68f9      	ldr	r1, [r7, #12]
 80086d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086d8:	4313      	orrs	r3, r2
 80086da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b085      	sub	sp, #20
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008704:	f023 0303 	bic.w	r3, r3, #3
 8008708:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008718:	f043 0302 	orr.w	r3, r3, #2
 800871c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3714      	adds	r7, #20
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	f003 0301 	and.w	r3, r3, #1
}
 800873c:	4618      	mov	r0, r3
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008750:	2300      	movs	r3, #0
 8008752:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	3301      	adds	r3, #1
 8008758:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	4a13      	ldr	r2, [pc, #76]	; (80087ac <USB_CoreReset+0x64>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d901      	bls.n	8008766 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008762:	2303      	movs	r3, #3
 8008764:	e01b      	b.n	800879e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	daf2      	bge.n	8008754 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	f043 0201 	orr.w	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	3301      	adds	r3, #1
 8008782:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	4a09      	ldr	r2, [pc, #36]	; (80087ac <USB_CoreReset+0x64>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d901      	bls.n	8008790 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800878c:	2303      	movs	r3, #3
 800878e:	e006      	b.n	800879e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	691b      	ldr	r3, [r3, #16]
 8008794:	f003 0301 	and.w	r3, r3, #1
 8008798:	2b01      	cmp	r3, #1
 800879a:	d0f0      	beq.n	800877e <USB_CoreReset+0x36>

  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	00030d40 	.word	0x00030d40

080087b0 <atof>:
 80087b0:	2100      	movs	r1, #0
 80087b2:	f000 be0d 	b.w	80093d0 <strtod>

080087b6 <sulp>:
 80087b6:	b570      	push	{r4, r5, r6, lr}
 80087b8:	4604      	mov	r4, r0
 80087ba:	460d      	mov	r5, r1
 80087bc:	ec45 4b10 	vmov	d0, r4, r5
 80087c0:	4616      	mov	r6, r2
 80087c2:	f003 fa95 	bl	800bcf0 <__ulp>
 80087c6:	ec51 0b10 	vmov	r0, r1, d0
 80087ca:	b17e      	cbz	r6, 80087ec <sulp+0x36>
 80087cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80087d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	dd09      	ble.n	80087ec <sulp+0x36>
 80087d8:	051b      	lsls	r3, r3, #20
 80087da:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80087de:	2400      	movs	r4, #0
 80087e0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80087e4:	4622      	mov	r2, r4
 80087e6:	462b      	mov	r3, r5
 80087e8:	f7f7 ff26 	bl	8000638 <__aeabi_dmul>
 80087ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080087f0 <_strtod_l>:
 80087f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087f4:	ed2d 8b02 	vpush	{d8}
 80087f8:	b09b      	sub	sp, #108	; 0x6c
 80087fa:	4604      	mov	r4, r0
 80087fc:	9213      	str	r2, [sp, #76]	; 0x4c
 80087fe:	2200      	movs	r2, #0
 8008800:	9216      	str	r2, [sp, #88]	; 0x58
 8008802:	460d      	mov	r5, r1
 8008804:	f04f 0800 	mov.w	r8, #0
 8008808:	f04f 0900 	mov.w	r9, #0
 800880c:	460a      	mov	r2, r1
 800880e:	9215      	str	r2, [sp, #84]	; 0x54
 8008810:	7811      	ldrb	r1, [r2, #0]
 8008812:	292b      	cmp	r1, #43	; 0x2b
 8008814:	d04c      	beq.n	80088b0 <_strtod_l+0xc0>
 8008816:	d83a      	bhi.n	800888e <_strtod_l+0x9e>
 8008818:	290d      	cmp	r1, #13
 800881a:	d834      	bhi.n	8008886 <_strtod_l+0x96>
 800881c:	2908      	cmp	r1, #8
 800881e:	d834      	bhi.n	800888a <_strtod_l+0x9a>
 8008820:	2900      	cmp	r1, #0
 8008822:	d03d      	beq.n	80088a0 <_strtod_l+0xb0>
 8008824:	2200      	movs	r2, #0
 8008826:	920a      	str	r2, [sp, #40]	; 0x28
 8008828:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800882a:	7832      	ldrb	r2, [r6, #0]
 800882c:	2a30      	cmp	r2, #48	; 0x30
 800882e:	f040 80b4 	bne.w	800899a <_strtod_l+0x1aa>
 8008832:	7872      	ldrb	r2, [r6, #1]
 8008834:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008838:	2a58      	cmp	r2, #88	; 0x58
 800883a:	d170      	bne.n	800891e <_strtod_l+0x12e>
 800883c:	9302      	str	r3, [sp, #8]
 800883e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008840:	9301      	str	r3, [sp, #4]
 8008842:	ab16      	add	r3, sp, #88	; 0x58
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	4a8e      	ldr	r2, [pc, #568]	; (8008a80 <_strtod_l+0x290>)
 8008848:	ab17      	add	r3, sp, #92	; 0x5c
 800884a:	a915      	add	r1, sp, #84	; 0x54
 800884c:	4620      	mov	r0, r4
 800884e:	f002 fb2d 	bl	800aeac <__gethex>
 8008852:	f010 070f 	ands.w	r7, r0, #15
 8008856:	4605      	mov	r5, r0
 8008858:	d005      	beq.n	8008866 <_strtod_l+0x76>
 800885a:	2f06      	cmp	r7, #6
 800885c:	d12a      	bne.n	80088b4 <_strtod_l+0xc4>
 800885e:	3601      	adds	r6, #1
 8008860:	2300      	movs	r3, #0
 8008862:	9615      	str	r6, [sp, #84]	; 0x54
 8008864:	930a      	str	r3, [sp, #40]	; 0x28
 8008866:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008868:	2b00      	cmp	r3, #0
 800886a:	f040 857f 	bne.w	800936c <_strtod_l+0xb7c>
 800886e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008870:	b1db      	cbz	r3, 80088aa <_strtod_l+0xba>
 8008872:	4642      	mov	r2, r8
 8008874:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008878:	ec43 2b10 	vmov	d0, r2, r3
 800887c:	b01b      	add	sp, #108	; 0x6c
 800887e:	ecbd 8b02 	vpop	{d8}
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	2920      	cmp	r1, #32
 8008888:	d1cc      	bne.n	8008824 <_strtod_l+0x34>
 800888a:	3201      	adds	r2, #1
 800888c:	e7bf      	b.n	800880e <_strtod_l+0x1e>
 800888e:	292d      	cmp	r1, #45	; 0x2d
 8008890:	d1c8      	bne.n	8008824 <_strtod_l+0x34>
 8008892:	2101      	movs	r1, #1
 8008894:	910a      	str	r1, [sp, #40]	; 0x28
 8008896:	1c51      	adds	r1, r2, #1
 8008898:	9115      	str	r1, [sp, #84]	; 0x54
 800889a:	7852      	ldrb	r2, [r2, #1]
 800889c:	2a00      	cmp	r2, #0
 800889e:	d1c3      	bne.n	8008828 <_strtod_l+0x38>
 80088a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80088a2:	9515      	str	r5, [sp, #84]	; 0x54
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	f040 855f 	bne.w	8009368 <_strtod_l+0xb78>
 80088aa:	4642      	mov	r2, r8
 80088ac:	464b      	mov	r3, r9
 80088ae:	e7e3      	b.n	8008878 <_strtod_l+0x88>
 80088b0:	2100      	movs	r1, #0
 80088b2:	e7ef      	b.n	8008894 <_strtod_l+0xa4>
 80088b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80088b6:	b13a      	cbz	r2, 80088c8 <_strtod_l+0xd8>
 80088b8:	2135      	movs	r1, #53	; 0x35
 80088ba:	a818      	add	r0, sp, #96	; 0x60
 80088bc:	f003 fb15 	bl	800beea <__copybits>
 80088c0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80088c2:	4620      	mov	r0, r4
 80088c4:	f002 fee8 	bl	800b698 <_Bfree>
 80088c8:	3f01      	subs	r7, #1
 80088ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80088cc:	2f04      	cmp	r7, #4
 80088ce:	d806      	bhi.n	80088de <_strtod_l+0xee>
 80088d0:	e8df f007 	tbb	[pc, r7]
 80088d4:	201d0314 	.word	0x201d0314
 80088d8:	14          	.byte	0x14
 80088d9:	00          	.byte	0x00
 80088da:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80088de:	05e9      	lsls	r1, r5, #23
 80088e0:	bf48      	it	mi
 80088e2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80088e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80088ea:	0d1b      	lsrs	r3, r3, #20
 80088ec:	051b      	lsls	r3, r3, #20
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1b9      	bne.n	8008866 <_strtod_l+0x76>
 80088f2:	f001 fb69 	bl	8009fc8 <__errno>
 80088f6:	2322      	movs	r3, #34	; 0x22
 80088f8:	6003      	str	r3, [r0, #0]
 80088fa:	e7b4      	b.n	8008866 <_strtod_l+0x76>
 80088fc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008900:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008904:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008908:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800890c:	e7e7      	b.n	80088de <_strtod_l+0xee>
 800890e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008a88 <_strtod_l+0x298>
 8008912:	e7e4      	b.n	80088de <_strtod_l+0xee>
 8008914:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008918:	f04f 38ff 	mov.w	r8, #4294967295
 800891c:	e7df      	b.n	80088de <_strtod_l+0xee>
 800891e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008920:	1c5a      	adds	r2, r3, #1
 8008922:	9215      	str	r2, [sp, #84]	; 0x54
 8008924:	785b      	ldrb	r3, [r3, #1]
 8008926:	2b30      	cmp	r3, #48	; 0x30
 8008928:	d0f9      	beq.n	800891e <_strtod_l+0x12e>
 800892a:	2b00      	cmp	r3, #0
 800892c:	d09b      	beq.n	8008866 <_strtod_l+0x76>
 800892e:	2301      	movs	r3, #1
 8008930:	f04f 0a00 	mov.w	sl, #0
 8008934:	9304      	str	r3, [sp, #16]
 8008936:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008938:	930b      	str	r3, [sp, #44]	; 0x2c
 800893a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800893e:	46d3      	mov	fp, sl
 8008940:	220a      	movs	r2, #10
 8008942:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008944:	7806      	ldrb	r6, [r0, #0]
 8008946:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800894a:	b2d9      	uxtb	r1, r3
 800894c:	2909      	cmp	r1, #9
 800894e:	d926      	bls.n	800899e <_strtod_l+0x1ae>
 8008950:	494c      	ldr	r1, [pc, #304]	; (8008a84 <_strtod_l+0x294>)
 8008952:	2201      	movs	r2, #1
 8008954:	f001 fadb 	bl	8009f0e <strncmp>
 8008958:	2800      	cmp	r0, #0
 800895a:	d030      	beq.n	80089be <_strtod_l+0x1ce>
 800895c:	2000      	movs	r0, #0
 800895e:	4632      	mov	r2, r6
 8008960:	9005      	str	r0, [sp, #20]
 8008962:	465e      	mov	r6, fp
 8008964:	4603      	mov	r3, r0
 8008966:	2a65      	cmp	r2, #101	; 0x65
 8008968:	d001      	beq.n	800896e <_strtod_l+0x17e>
 800896a:	2a45      	cmp	r2, #69	; 0x45
 800896c:	d113      	bne.n	8008996 <_strtod_l+0x1a6>
 800896e:	b91e      	cbnz	r6, 8008978 <_strtod_l+0x188>
 8008970:	9a04      	ldr	r2, [sp, #16]
 8008972:	4302      	orrs	r2, r0
 8008974:	d094      	beq.n	80088a0 <_strtod_l+0xb0>
 8008976:	2600      	movs	r6, #0
 8008978:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800897a:	1c6a      	adds	r2, r5, #1
 800897c:	9215      	str	r2, [sp, #84]	; 0x54
 800897e:	786a      	ldrb	r2, [r5, #1]
 8008980:	2a2b      	cmp	r2, #43	; 0x2b
 8008982:	d074      	beq.n	8008a6e <_strtod_l+0x27e>
 8008984:	2a2d      	cmp	r2, #45	; 0x2d
 8008986:	d078      	beq.n	8008a7a <_strtod_l+0x28a>
 8008988:	f04f 0c00 	mov.w	ip, #0
 800898c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008990:	2909      	cmp	r1, #9
 8008992:	d97f      	bls.n	8008a94 <_strtod_l+0x2a4>
 8008994:	9515      	str	r5, [sp, #84]	; 0x54
 8008996:	2700      	movs	r7, #0
 8008998:	e09e      	b.n	8008ad8 <_strtod_l+0x2e8>
 800899a:	2300      	movs	r3, #0
 800899c:	e7c8      	b.n	8008930 <_strtod_l+0x140>
 800899e:	f1bb 0f08 	cmp.w	fp, #8
 80089a2:	bfd8      	it	le
 80089a4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80089a6:	f100 0001 	add.w	r0, r0, #1
 80089aa:	bfda      	itte	le
 80089ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80089b0:	9309      	strle	r3, [sp, #36]	; 0x24
 80089b2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80089b6:	f10b 0b01 	add.w	fp, fp, #1
 80089ba:	9015      	str	r0, [sp, #84]	; 0x54
 80089bc:	e7c1      	b.n	8008942 <_strtod_l+0x152>
 80089be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089c0:	1c5a      	adds	r2, r3, #1
 80089c2:	9215      	str	r2, [sp, #84]	; 0x54
 80089c4:	785a      	ldrb	r2, [r3, #1]
 80089c6:	f1bb 0f00 	cmp.w	fp, #0
 80089ca:	d037      	beq.n	8008a3c <_strtod_l+0x24c>
 80089cc:	9005      	str	r0, [sp, #20]
 80089ce:	465e      	mov	r6, fp
 80089d0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80089d4:	2b09      	cmp	r3, #9
 80089d6:	d912      	bls.n	80089fe <_strtod_l+0x20e>
 80089d8:	2301      	movs	r3, #1
 80089da:	e7c4      	b.n	8008966 <_strtod_l+0x176>
 80089dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089de:	1c5a      	adds	r2, r3, #1
 80089e0:	9215      	str	r2, [sp, #84]	; 0x54
 80089e2:	785a      	ldrb	r2, [r3, #1]
 80089e4:	3001      	adds	r0, #1
 80089e6:	2a30      	cmp	r2, #48	; 0x30
 80089e8:	d0f8      	beq.n	80089dc <_strtod_l+0x1ec>
 80089ea:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80089ee:	2b08      	cmp	r3, #8
 80089f0:	f200 84c1 	bhi.w	8009376 <_strtod_l+0xb86>
 80089f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089f6:	9005      	str	r0, [sp, #20]
 80089f8:	2000      	movs	r0, #0
 80089fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80089fc:	4606      	mov	r6, r0
 80089fe:	3a30      	subs	r2, #48	; 0x30
 8008a00:	f100 0301 	add.w	r3, r0, #1
 8008a04:	d014      	beq.n	8008a30 <_strtod_l+0x240>
 8008a06:	9905      	ldr	r1, [sp, #20]
 8008a08:	4419      	add	r1, r3
 8008a0a:	9105      	str	r1, [sp, #20]
 8008a0c:	4633      	mov	r3, r6
 8008a0e:	eb00 0c06 	add.w	ip, r0, r6
 8008a12:	210a      	movs	r1, #10
 8008a14:	4563      	cmp	r3, ip
 8008a16:	d113      	bne.n	8008a40 <_strtod_l+0x250>
 8008a18:	1833      	adds	r3, r6, r0
 8008a1a:	2b08      	cmp	r3, #8
 8008a1c:	f106 0601 	add.w	r6, r6, #1
 8008a20:	4406      	add	r6, r0
 8008a22:	dc1a      	bgt.n	8008a5a <_strtod_l+0x26a>
 8008a24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a26:	230a      	movs	r3, #10
 8008a28:	fb03 2301 	mla	r3, r3, r1, r2
 8008a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a2e:	2300      	movs	r3, #0
 8008a30:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a32:	1c51      	adds	r1, r2, #1
 8008a34:	9115      	str	r1, [sp, #84]	; 0x54
 8008a36:	7852      	ldrb	r2, [r2, #1]
 8008a38:	4618      	mov	r0, r3
 8008a3a:	e7c9      	b.n	80089d0 <_strtod_l+0x1e0>
 8008a3c:	4658      	mov	r0, fp
 8008a3e:	e7d2      	b.n	80089e6 <_strtod_l+0x1f6>
 8008a40:	2b08      	cmp	r3, #8
 8008a42:	f103 0301 	add.w	r3, r3, #1
 8008a46:	dc03      	bgt.n	8008a50 <_strtod_l+0x260>
 8008a48:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008a4a:	434f      	muls	r7, r1
 8008a4c:	9709      	str	r7, [sp, #36]	; 0x24
 8008a4e:	e7e1      	b.n	8008a14 <_strtod_l+0x224>
 8008a50:	2b10      	cmp	r3, #16
 8008a52:	bfd8      	it	le
 8008a54:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008a58:	e7dc      	b.n	8008a14 <_strtod_l+0x224>
 8008a5a:	2e10      	cmp	r6, #16
 8008a5c:	bfdc      	itt	le
 8008a5e:	230a      	movle	r3, #10
 8008a60:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008a64:	e7e3      	b.n	8008a2e <_strtod_l+0x23e>
 8008a66:	2300      	movs	r3, #0
 8008a68:	9305      	str	r3, [sp, #20]
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e780      	b.n	8008970 <_strtod_l+0x180>
 8008a6e:	f04f 0c00 	mov.w	ip, #0
 8008a72:	1caa      	adds	r2, r5, #2
 8008a74:	9215      	str	r2, [sp, #84]	; 0x54
 8008a76:	78aa      	ldrb	r2, [r5, #2]
 8008a78:	e788      	b.n	800898c <_strtod_l+0x19c>
 8008a7a:	f04f 0c01 	mov.w	ip, #1
 8008a7e:	e7f8      	b.n	8008a72 <_strtod_l+0x282>
 8008a80:	0800cadc 	.word	0x0800cadc
 8008a84:	0800cad8 	.word	0x0800cad8
 8008a88:	7ff00000 	.word	0x7ff00000
 8008a8c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a8e:	1c51      	adds	r1, r2, #1
 8008a90:	9115      	str	r1, [sp, #84]	; 0x54
 8008a92:	7852      	ldrb	r2, [r2, #1]
 8008a94:	2a30      	cmp	r2, #48	; 0x30
 8008a96:	d0f9      	beq.n	8008a8c <_strtod_l+0x29c>
 8008a98:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008a9c:	2908      	cmp	r1, #8
 8008a9e:	f63f af7a 	bhi.w	8008996 <_strtod_l+0x1a6>
 8008aa2:	3a30      	subs	r2, #48	; 0x30
 8008aa4:	9208      	str	r2, [sp, #32]
 8008aa6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008aa8:	920c      	str	r2, [sp, #48]	; 0x30
 8008aaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008aac:	1c57      	adds	r7, r2, #1
 8008aae:	9715      	str	r7, [sp, #84]	; 0x54
 8008ab0:	7852      	ldrb	r2, [r2, #1]
 8008ab2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008ab6:	f1be 0f09 	cmp.w	lr, #9
 8008aba:	d938      	bls.n	8008b2e <_strtod_l+0x33e>
 8008abc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008abe:	1a7f      	subs	r7, r7, r1
 8008ac0:	2f08      	cmp	r7, #8
 8008ac2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008ac6:	dc03      	bgt.n	8008ad0 <_strtod_l+0x2e0>
 8008ac8:	9908      	ldr	r1, [sp, #32]
 8008aca:	428f      	cmp	r7, r1
 8008acc:	bfa8      	it	ge
 8008ace:	460f      	movge	r7, r1
 8008ad0:	f1bc 0f00 	cmp.w	ip, #0
 8008ad4:	d000      	beq.n	8008ad8 <_strtod_l+0x2e8>
 8008ad6:	427f      	negs	r7, r7
 8008ad8:	2e00      	cmp	r6, #0
 8008ada:	d14f      	bne.n	8008b7c <_strtod_l+0x38c>
 8008adc:	9904      	ldr	r1, [sp, #16]
 8008ade:	4301      	orrs	r1, r0
 8008ae0:	f47f aec1 	bne.w	8008866 <_strtod_l+0x76>
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f47f aedb 	bne.w	80088a0 <_strtod_l+0xb0>
 8008aea:	2a69      	cmp	r2, #105	; 0x69
 8008aec:	d029      	beq.n	8008b42 <_strtod_l+0x352>
 8008aee:	dc26      	bgt.n	8008b3e <_strtod_l+0x34e>
 8008af0:	2a49      	cmp	r2, #73	; 0x49
 8008af2:	d026      	beq.n	8008b42 <_strtod_l+0x352>
 8008af4:	2a4e      	cmp	r2, #78	; 0x4e
 8008af6:	f47f aed3 	bne.w	80088a0 <_strtod_l+0xb0>
 8008afa:	499b      	ldr	r1, [pc, #620]	; (8008d68 <_strtod_l+0x578>)
 8008afc:	a815      	add	r0, sp, #84	; 0x54
 8008afe:	f002 fc15 	bl	800b32c <__match>
 8008b02:	2800      	cmp	r0, #0
 8008b04:	f43f aecc 	beq.w	80088a0 <_strtod_l+0xb0>
 8008b08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b28      	cmp	r3, #40	; 0x28
 8008b0e:	d12f      	bne.n	8008b70 <_strtod_l+0x380>
 8008b10:	4996      	ldr	r1, [pc, #600]	; (8008d6c <_strtod_l+0x57c>)
 8008b12:	aa18      	add	r2, sp, #96	; 0x60
 8008b14:	a815      	add	r0, sp, #84	; 0x54
 8008b16:	f002 fc1d 	bl	800b354 <__hexnan>
 8008b1a:	2805      	cmp	r0, #5
 8008b1c:	d128      	bne.n	8008b70 <_strtod_l+0x380>
 8008b1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008b24:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008b28:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008b2c:	e69b      	b.n	8008866 <_strtod_l+0x76>
 8008b2e:	9f08      	ldr	r7, [sp, #32]
 8008b30:	210a      	movs	r1, #10
 8008b32:	fb01 2107 	mla	r1, r1, r7, r2
 8008b36:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008b3a:	9208      	str	r2, [sp, #32]
 8008b3c:	e7b5      	b.n	8008aaa <_strtod_l+0x2ba>
 8008b3e:	2a6e      	cmp	r2, #110	; 0x6e
 8008b40:	e7d9      	b.n	8008af6 <_strtod_l+0x306>
 8008b42:	498b      	ldr	r1, [pc, #556]	; (8008d70 <_strtod_l+0x580>)
 8008b44:	a815      	add	r0, sp, #84	; 0x54
 8008b46:	f002 fbf1 	bl	800b32c <__match>
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	f43f aea8 	beq.w	80088a0 <_strtod_l+0xb0>
 8008b50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b52:	4988      	ldr	r1, [pc, #544]	; (8008d74 <_strtod_l+0x584>)
 8008b54:	3b01      	subs	r3, #1
 8008b56:	a815      	add	r0, sp, #84	; 0x54
 8008b58:	9315      	str	r3, [sp, #84]	; 0x54
 8008b5a:	f002 fbe7 	bl	800b32c <__match>
 8008b5e:	b910      	cbnz	r0, 8008b66 <_strtod_l+0x376>
 8008b60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b62:	3301      	adds	r3, #1
 8008b64:	9315      	str	r3, [sp, #84]	; 0x54
 8008b66:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008d84 <_strtod_l+0x594>
 8008b6a:	f04f 0800 	mov.w	r8, #0
 8008b6e:	e67a      	b.n	8008866 <_strtod_l+0x76>
 8008b70:	4881      	ldr	r0, [pc, #516]	; (8008d78 <_strtod_l+0x588>)
 8008b72:	f001 fa65 	bl	800a040 <nan>
 8008b76:	ec59 8b10 	vmov	r8, r9, d0
 8008b7a:	e674      	b.n	8008866 <_strtod_l+0x76>
 8008b7c:	9b05      	ldr	r3, [sp, #20]
 8008b7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b80:	1afb      	subs	r3, r7, r3
 8008b82:	f1bb 0f00 	cmp.w	fp, #0
 8008b86:	bf08      	it	eq
 8008b88:	46b3      	moveq	fp, r6
 8008b8a:	2e10      	cmp	r6, #16
 8008b8c:	9308      	str	r3, [sp, #32]
 8008b8e:	4635      	mov	r5, r6
 8008b90:	bfa8      	it	ge
 8008b92:	2510      	movge	r5, #16
 8008b94:	f7f7 fcd6 	bl	8000544 <__aeabi_ui2d>
 8008b98:	2e09      	cmp	r6, #9
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	4689      	mov	r9, r1
 8008b9e:	dd13      	ble.n	8008bc8 <_strtod_l+0x3d8>
 8008ba0:	4b76      	ldr	r3, [pc, #472]	; (8008d7c <_strtod_l+0x58c>)
 8008ba2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008ba6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008baa:	f7f7 fd45 	bl	8000638 <__aeabi_dmul>
 8008bae:	4680      	mov	r8, r0
 8008bb0:	4650      	mov	r0, sl
 8008bb2:	4689      	mov	r9, r1
 8008bb4:	f7f7 fcc6 	bl	8000544 <__aeabi_ui2d>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4640      	mov	r0, r8
 8008bbe:	4649      	mov	r1, r9
 8008bc0:	f7f7 fb84 	bl	80002cc <__adddf3>
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	4689      	mov	r9, r1
 8008bc8:	2e0f      	cmp	r6, #15
 8008bca:	dc38      	bgt.n	8008c3e <_strtod_l+0x44e>
 8008bcc:	9b08      	ldr	r3, [sp, #32]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f43f ae49 	beq.w	8008866 <_strtod_l+0x76>
 8008bd4:	dd24      	ble.n	8008c20 <_strtod_l+0x430>
 8008bd6:	2b16      	cmp	r3, #22
 8008bd8:	dc0b      	bgt.n	8008bf2 <_strtod_l+0x402>
 8008bda:	4968      	ldr	r1, [pc, #416]	; (8008d7c <_strtod_l+0x58c>)
 8008bdc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008be0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008be4:	4642      	mov	r2, r8
 8008be6:	464b      	mov	r3, r9
 8008be8:	f7f7 fd26 	bl	8000638 <__aeabi_dmul>
 8008bec:	4680      	mov	r8, r0
 8008bee:	4689      	mov	r9, r1
 8008bf0:	e639      	b.n	8008866 <_strtod_l+0x76>
 8008bf2:	9a08      	ldr	r2, [sp, #32]
 8008bf4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	db20      	blt.n	8008c3e <_strtod_l+0x44e>
 8008bfc:	4c5f      	ldr	r4, [pc, #380]	; (8008d7c <_strtod_l+0x58c>)
 8008bfe:	f1c6 060f 	rsb	r6, r6, #15
 8008c02:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008c06:	4642      	mov	r2, r8
 8008c08:	464b      	mov	r3, r9
 8008c0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c0e:	f7f7 fd13 	bl	8000638 <__aeabi_dmul>
 8008c12:	9b08      	ldr	r3, [sp, #32]
 8008c14:	1b9e      	subs	r6, r3, r6
 8008c16:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008c1a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c1e:	e7e3      	b.n	8008be8 <_strtod_l+0x3f8>
 8008c20:	9b08      	ldr	r3, [sp, #32]
 8008c22:	3316      	adds	r3, #22
 8008c24:	db0b      	blt.n	8008c3e <_strtod_l+0x44e>
 8008c26:	9b05      	ldr	r3, [sp, #20]
 8008c28:	1bdf      	subs	r7, r3, r7
 8008c2a:	4b54      	ldr	r3, [pc, #336]	; (8008d7c <_strtod_l+0x58c>)
 8008c2c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c34:	4640      	mov	r0, r8
 8008c36:	4649      	mov	r1, r9
 8008c38:	f7f7 fe28 	bl	800088c <__aeabi_ddiv>
 8008c3c:	e7d6      	b.n	8008bec <_strtod_l+0x3fc>
 8008c3e:	9b08      	ldr	r3, [sp, #32]
 8008c40:	1b75      	subs	r5, r6, r5
 8008c42:	441d      	add	r5, r3
 8008c44:	2d00      	cmp	r5, #0
 8008c46:	dd70      	ble.n	8008d2a <_strtod_l+0x53a>
 8008c48:	f015 030f 	ands.w	r3, r5, #15
 8008c4c:	d00a      	beq.n	8008c64 <_strtod_l+0x474>
 8008c4e:	494b      	ldr	r1, [pc, #300]	; (8008d7c <_strtod_l+0x58c>)
 8008c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c54:	4642      	mov	r2, r8
 8008c56:	464b      	mov	r3, r9
 8008c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c5c:	f7f7 fcec 	bl	8000638 <__aeabi_dmul>
 8008c60:	4680      	mov	r8, r0
 8008c62:	4689      	mov	r9, r1
 8008c64:	f035 050f 	bics.w	r5, r5, #15
 8008c68:	d04d      	beq.n	8008d06 <_strtod_l+0x516>
 8008c6a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008c6e:	dd22      	ble.n	8008cb6 <_strtod_l+0x4c6>
 8008c70:	2500      	movs	r5, #0
 8008c72:	46ab      	mov	fp, r5
 8008c74:	9509      	str	r5, [sp, #36]	; 0x24
 8008c76:	9505      	str	r5, [sp, #20]
 8008c78:	2322      	movs	r3, #34	; 0x22
 8008c7a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008d84 <_strtod_l+0x594>
 8008c7e:	6023      	str	r3, [r4, #0]
 8008c80:	f04f 0800 	mov.w	r8, #0
 8008c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f43f aded 	beq.w	8008866 <_strtod_l+0x76>
 8008c8c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f002 fd02 	bl	800b698 <_Bfree>
 8008c94:	9905      	ldr	r1, [sp, #20]
 8008c96:	4620      	mov	r0, r4
 8008c98:	f002 fcfe 	bl	800b698 <_Bfree>
 8008c9c:	4659      	mov	r1, fp
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	f002 fcfa 	bl	800b698 <_Bfree>
 8008ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f002 fcf6 	bl	800b698 <_Bfree>
 8008cac:	4629      	mov	r1, r5
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f002 fcf2 	bl	800b698 <_Bfree>
 8008cb4:	e5d7      	b.n	8008866 <_strtod_l+0x76>
 8008cb6:	4b32      	ldr	r3, [pc, #200]	; (8008d80 <_strtod_l+0x590>)
 8008cb8:	9304      	str	r3, [sp, #16]
 8008cba:	2300      	movs	r3, #0
 8008cbc:	112d      	asrs	r5, r5, #4
 8008cbe:	4640      	mov	r0, r8
 8008cc0:	4649      	mov	r1, r9
 8008cc2:	469a      	mov	sl, r3
 8008cc4:	2d01      	cmp	r5, #1
 8008cc6:	dc21      	bgt.n	8008d0c <_strtod_l+0x51c>
 8008cc8:	b10b      	cbz	r3, 8008cce <_strtod_l+0x4de>
 8008cca:	4680      	mov	r8, r0
 8008ccc:	4689      	mov	r9, r1
 8008cce:	492c      	ldr	r1, [pc, #176]	; (8008d80 <_strtod_l+0x590>)
 8008cd0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008cd4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008cd8:	4642      	mov	r2, r8
 8008cda:	464b      	mov	r3, r9
 8008cdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ce0:	f7f7 fcaa 	bl	8000638 <__aeabi_dmul>
 8008ce4:	4b27      	ldr	r3, [pc, #156]	; (8008d84 <_strtod_l+0x594>)
 8008ce6:	460a      	mov	r2, r1
 8008ce8:	400b      	ands	r3, r1
 8008cea:	4927      	ldr	r1, [pc, #156]	; (8008d88 <_strtod_l+0x598>)
 8008cec:	428b      	cmp	r3, r1
 8008cee:	4680      	mov	r8, r0
 8008cf0:	d8be      	bhi.n	8008c70 <_strtod_l+0x480>
 8008cf2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008cf6:	428b      	cmp	r3, r1
 8008cf8:	bf86      	itte	hi
 8008cfa:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008d8c <_strtod_l+0x59c>
 8008cfe:	f04f 38ff 	movhi.w	r8, #4294967295
 8008d02:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008d06:	2300      	movs	r3, #0
 8008d08:	9304      	str	r3, [sp, #16]
 8008d0a:	e07b      	b.n	8008e04 <_strtod_l+0x614>
 8008d0c:	07ea      	lsls	r2, r5, #31
 8008d0e:	d505      	bpl.n	8008d1c <_strtod_l+0x52c>
 8008d10:	9b04      	ldr	r3, [sp, #16]
 8008d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d16:	f7f7 fc8f 	bl	8000638 <__aeabi_dmul>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	9a04      	ldr	r2, [sp, #16]
 8008d1e:	3208      	adds	r2, #8
 8008d20:	f10a 0a01 	add.w	sl, sl, #1
 8008d24:	106d      	asrs	r5, r5, #1
 8008d26:	9204      	str	r2, [sp, #16]
 8008d28:	e7cc      	b.n	8008cc4 <_strtod_l+0x4d4>
 8008d2a:	d0ec      	beq.n	8008d06 <_strtod_l+0x516>
 8008d2c:	426d      	negs	r5, r5
 8008d2e:	f015 020f 	ands.w	r2, r5, #15
 8008d32:	d00a      	beq.n	8008d4a <_strtod_l+0x55a>
 8008d34:	4b11      	ldr	r3, [pc, #68]	; (8008d7c <_strtod_l+0x58c>)
 8008d36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d42:	f7f7 fda3 	bl	800088c <__aeabi_ddiv>
 8008d46:	4680      	mov	r8, r0
 8008d48:	4689      	mov	r9, r1
 8008d4a:	112d      	asrs	r5, r5, #4
 8008d4c:	d0db      	beq.n	8008d06 <_strtod_l+0x516>
 8008d4e:	2d1f      	cmp	r5, #31
 8008d50:	dd1e      	ble.n	8008d90 <_strtod_l+0x5a0>
 8008d52:	2500      	movs	r5, #0
 8008d54:	46ab      	mov	fp, r5
 8008d56:	9509      	str	r5, [sp, #36]	; 0x24
 8008d58:	9505      	str	r5, [sp, #20]
 8008d5a:	2322      	movs	r3, #34	; 0x22
 8008d5c:	f04f 0800 	mov.w	r8, #0
 8008d60:	f04f 0900 	mov.w	r9, #0
 8008d64:	6023      	str	r3, [r4, #0]
 8008d66:	e78d      	b.n	8008c84 <_strtod_l+0x494>
 8008d68:	0800cb3d 	.word	0x0800cb3d
 8008d6c:	0800caf0 	.word	0x0800caf0
 8008d70:	0800cb35 	.word	0x0800cb35
 8008d74:	0800cb6f 	.word	0x0800cb6f
 8008d78:	0800cf01 	.word	0x0800cf01
 8008d7c:	0800cce0 	.word	0x0800cce0
 8008d80:	0800ccb8 	.word	0x0800ccb8
 8008d84:	7ff00000 	.word	0x7ff00000
 8008d88:	7ca00000 	.word	0x7ca00000
 8008d8c:	7fefffff 	.word	0x7fefffff
 8008d90:	f015 0310 	ands.w	r3, r5, #16
 8008d94:	bf18      	it	ne
 8008d96:	236a      	movne	r3, #106	; 0x6a
 8008d98:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800913c <_strtod_l+0x94c>
 8008d9c:	9304      	str	r3, [sp, #16]
 8008d9e:	4640      	mov	r0, r8
 8008da0:	4649      	mov	r1, r9
 8008da2:	2300      	movs	r3, #0
 8008da4:	07ea      	lsls	r2, r5, #31
 8008da6:	d504      	bpl.n	8008db2 <_strtod_l+0x5c2>
 8008da8:	e9da 2300 	ldrd	r2, r3, [sl]
 8008dac:	f7f7 fc44 	bl	8000638 <__aeabi_dmul>
 8008db0:	2301      	movs	r3, #1
 8008db2:	106d      	asrs	r5, r5, #1
 8008db4:	f10a 0a08 	add.w	sl, sl, #8
 8008db8:	d1f4      	bne.n	8008da4 <_strtod_l+0x5b4>
 8008dba:	b10b      	cbz	r3, 8008dc0 <_strtod_l+0x5d0>
 8008dbc:	4680      	mov	r8, r0
 8008dbe:	4689      	mov	r9, r1
 8008dc0:	9b04      	ldr	r3, [sp, #16]
 8008dc2:	b1bb      	cbz	r3, 8008df4 <_strtod_l+0x604>
 8008dc4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008dc8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	4649      	mov	r1, r9
 8008dd0:	dd10      	ble.n	8008df4 <_strtod_l+0x604>
 8008dd2:	2b1f      	cmp	r3, #31
 8008dd4:	f340 811e 	ble.w	8009014 <_strtod_l+0x824>
 8008dd8:	2b34      	cmp	r3, #52	; 0x34
 8008dda:	bfde      	ittt	le
 8008ddc:	f04f 33ff 	movle.w	r3, #4294967295
 8008de0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008de4:	4093      	lslle	r3, r2
 8008de6:	f04f 0800 	mov.w	r8, #0
 8008dea:	bfcc      	ite	gt
 8008dec:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008df0:	ea03 0901 	andle.w	r9, r3, r1
 8008df4:	2200      	movs	r2, #0
 8008df6:	2300      	movs	r3, #0
 8008df8:	4640      	mov	r0, r8
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	f7f7 fe84 	bl	8000b08 <__aeabi_dcmpeq>
 8008e00:	2800      	cmp	r0, #0
 8008e02:	d1a6      	bne.n	8008d52 <_strtod_l+0x562>
 8008e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e0a:	4633      	mov	r3, r6
 8008e0c:	465a      	mov	r2, fp
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f002 fcaa 	bl	800b768 <__s2b>
 8008e14:	9009      	str	r0, [sp, #36]	; 0x24
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f43f af2a 	beq.w	8008c70 <_strtod_l+0x480>
 8008e1c:	9a08      	ldr	r2, [sp, #32]
 8008e1e:	9b05      	ldr	r3, [sp, #20]
 8008e20:	2a00      	cmp	r2, #0
 8008e22:	eba3 0307 	sub.w	r3, r3, r7
 8008e26:	bfa8      	it	ge
 8008e28:	2300      	movge	r3, #0
 8008e2a:	930c      	str	r3, [sp, #48]	; 0x30
 8008e2c:	2500      	movs	r5, #0
 8008e2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e32:	9312      	str	r3, [sp, #72]	; 0x48
 8008e34:	46ab      	mov	fp, r5
 8008e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e38:	4620      	mov	r0, r4
 8008e3a:	6859      	ldr	r1, [r3, #4]
 8008e3c:	f002 fbec 	bl	800b618 <_Balloc>
 8008e40:	9005      	str	r0, [sp, #20]
 8008e42:	2800      	cmp	r0, #0
 8008e44:	f43f af18 	beq.w	8008c78 <_strtod_l+0x488>
 8008e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4a:	691a      	ldr	r2, [r3, #16]
 8008e4c:	3202      	adds	r2, #2
 8008e4e:	f103 010c 	add.w	r1, r3, #12
 8008e52:	0092      	lsls	r2, r2, #2
 8008e54:	300c      	adds	r0, #12
 8008e56:	f001 f8e4 	bl	800a022 <memcpy>
 8008e5a:	ec49 8b10 	vmov	d0, r8, r9
 8008e5e:	aa18      	add	r2, sp, #96	; 0x60
 8008e60:	a917      	add	r1, sp, #92	; 0x5c
 8008e62:	4620      	mov	r0, r4
 8008e64:	f002 ffb4 	bl	800bdd0 <__d2b>
 8008e68:	ec49 8b18 	vmov	d8, r8, r9
 8008e6c:	9016      	str	r0, [sp, #88]	; 0x58
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	f43f af02 	beq.w	8008c78 <_strtod_l+0x488>
 8008e74:	2101      	movs	r1, #1
 8008e76:	4620      	mov	r0, r4
 8008e78:	f002 fd0e 	bl	800b898 <__i2b>
 8008e7c:	4683      	mov	fp, r0
 8008e7e:	2800      	cmp	r0, #0
 8008e80:	f43f aefa 	beq.w	8008c78 <_strtod_l+0x488>
 8008e84:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008e86:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008e88:	2e00      	cmp	r6, #0
 8008e8a:	bfab      	itete	ge
 8008e8c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008e8e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008e90:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008e92:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008e96:	bfac      	ite	ge
 8008e98:	eb06 0a03 	addge.w	sl, r6, r3
 8008e9c:	1b9f      	sublt	r7, r3, r6
 8008e9e:	9b04      	ldr	r3, [sp, #16]
 8008ea0:	1af6      	subs	r6, r6, r3
 8008ea2:	4416      	add	r6, r2
 8008ea4:	4ba0      	ldr	r3, [pc, #640]	; (8009128 <_strtod_l+0x938>)
 8008ea6:	3e01      	subs	r6, #1
 8008ea8:	429e      	cmp	r6, r3
 8008eaa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008eae:	f280 80c4 	bge.w	800903a <_strtod_l+0x84a>
 8008eb2:	1b9b      	subs	r3, r3, r6
 8008eb4:	2b1f      	cmp	r3, #31
 8008eb6:	eba2 0203 	sub.w	r2, r2, r3
 8008eba:	f04f 0101 	mov.w	r1, #1
 8008ebe:	f300 80b0 	bgt.w	8009022 <_strtod_l+0x832>
 8008ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec6:	930e      	str	r3, [sp, #56]	; 0x38
 8008ec8:	2300      	movs	r3, #0
 8008eca:	930d      	str	r3, [sp, #52]	; 0x34
 8008ecc:	eb0a 0602 	add.w	r6, sl, r2
 8008ed0:	9b04      	ldr	r3, [sp, #16]
 8008ed2:	45b2      	cmp	sl, r6
 8008ed4:	4417      	add	r7, r2
 8008ed6:	441f      	add	r7, r3
 8008ed8:	4653      	mov	r3, sl
 8008eda:	bfa8      	it	ge
 8008edc:	4633      	movge	r3, r6
 8008ede:	42bb      	cmp	r3, r7
 8008ee0:	bfa8      	it	ge
 8008ee2:	463b      	movge	r3, r7
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	bfc2      	ittt	gt
 8008ee8:	1af6      	subgt	r6, r6, r3
 8008eea:	1aff      	subgt	r7, r7, r3
 8008eec:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008ef0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	dd17      	ble.n	8008f26 <_strtod_l+0x736>
 8008ef6:	4659      	mov	r1, fp
 8008ef8:	461a      	mov	r2, r3
 8008efa:	4620      	mov	r0, r4
 8008efc:	f002 fd8c 	bl	800ba18 <__pow5mult>
 8008f00:	4683      	mov	fp, r0
 8008f02:	2800      	cmp	r0, #0
 8008f04:	f43f aeb8 	beq.w	8008c78 <_strtod_l+0x488>
 8008f08:	4601      	mov	r1, r0
 8008f0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f002 fcd9 	bl	800b8c4 <__multiply>
 8008f12:	900b      	str	r0, [sp, #44]	; 0x2c
 8008f14:	2800      	cmp	r0, #0
 8008f16:	f43f aeaf 	beq.w	8008c78 <_strtod_l+0x488>
 8008f1a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f002 fbbb 	bl	800b698 <_Bfree>
 8008f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f24:	9316      	str	r3, [sp, #88]	; 0x58
 8008f26:	2e00      	cmp	r6, #0
 8008f28:	f300 808c 	bgt.w	8009044 <_strtod_l+0x854>
 8008f2c:	9b08      	ldr	r3, [sp, #32]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	dd08      	ble.n	8008f44 <_strtod_l+0x754>
 8008f32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f34:	9905      	ldr	r1, [sp, #20]
 8008f36:	4620      	mov	r0, r4
 8008f38:	f002 fd6e 	bl	800ba18 <__pow5mult>
 8008f3c:	9005      	str	r0, [sp, #20]
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	f43f ae9a 	beq.w	8008c78 <_strtod_l+0x488>
 8008f44:	2f00      	cmp	r7, #0
 8008f46:	dd08      	ble.n	8008f5a <_strtod_l+0x76a>
 8008f48:	9905      	ldr	r1, [sp, #20]
 8008f4a:	463a      	mov	r2, r7
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f002 fdbd 	bl	800bacc <__lshift>
 8008f52:	9005      	str	r0, [sp, #20]
 8008f54:	2800      	cmp	r0, #0
 8008f56:	f43f ae8f 	beq.w	8008c78 <_strtod_l+0x488>
 8008f5a:	f1ba 0f00 	cmp.w	sl, #0
 8008f5e:	dd08      	ble.n	8008f72 <_strtod_l+0x782>
 8008f60:	4659      	mov	r1, fp
 8008f62:	4652      	mov	r2, sl
 8008f64:	4620      	mov	r0, r4
 8008f66:	f002 fdb1 	bl	800bacc <__lshift>
 8008f6a:	4683      	mov	fp, r0
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	f43f ae83 	beq.w	8008c78 <_strtod_l+0x488>
 8008f72:	9a05      	ldr	r2, [sp, #20]
 8008f74:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008f76:	4620      	mov	r0, r4
 8008f78:	f002 fe30 	bl	800bbdc <__mdiff>
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	f43f ae7a 	beq.w	8008c78 <_strtod_l+0x488>
 8008f84:	68c3      	ldr	r3, [r0, #12]
 8008f86:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f88:	2300      	movs	r3, #0
 8008f8a:	60c3      	str	r3, [r0, #12]
 8008f8c:	4659      	mov	r1, fp
 8008f8e:	f002 fe09 	bl	800bba4 <__mcmp>
 8008f92:	2800      	cmp	r0, #0
 8008f94:	da60      	bge.n	8009058 <_strtod_l+0x868>
 8008f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f98:	ea53 0308 	orrs.w	r3, r3, r8
 8008f9c:	f040 8084 	bne.w	80090a8 <_strtod_l+0x8b8>
 8008fa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d17f      	bne.n	80090a8 <_strtod_l+0x8b8>
 8008fa8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008fac:	0d1b      	lsrs	r3, r3, #20
 8008fae:	051b      	lsls	r3, r3, #20
 8008fb0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008fb4:	d978      	bls.n	80090a8 <_strtod_l+0x8b8>
 8008fb6:	696b      	ldr	r3, [r5, #20]
 8008fb8:	b913      	cbnz	r3, 8008fc0 <_strtod_l+0x7d0>
 8008fba:	692b      	ldr	r3, [r5, #16]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	dd73      	ble.n	80090a8 <_strtod_l+0x8b8>
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f002 fd81 	bl	800bacc <__lshift>
 8008fca:	4659      	mov	r1, fp
 8008fcc:	4605      	mov	r5, r0
 8008fce:	f002 fde9 	bl	800bba4 <__mcmp>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	dd68      	ble.n	80090a8 <_strtod_l+0x8b8>
 8008fd6:	9904      	ldr	r1, [sp, #16]
 8008fd8:	4a54      	ldr	r2, [pc, #336]	; (800912c <_strtod_l+0x93c>)
 8008fda:	464b      	mov	r3, r9
 8008fdc:	2900      	cmp	r1, #0
 8008fde:	f000 8084 	beq.w	80090ea <_strtod_l+0x8fa>
 8008fe2:	ea02 0109 	and.w	r1, r2, r9
 8008fe6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008fea:	dc7e      	bgt.n	80090ea <_strtod_l+0x8fa>
 8008fec:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008ff0:	f77f aeb3 	ble.w	8008d5a <_strtod_l+0x56a>
 8008ff4:	4b4e      	ldr	r3, [pc, #312]	; (8009130 <_strtod_l+0x940>)
 8008ff6:	4640      	mov	r0, r8
 8008ff8:	4649      	mov	r1, r9
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f7f7 fb1c 	bl	8000638 <__aeabi_dmul>
 8009000:	4b4a      	ldr	r3, [pc, #296]	; (800912c <_strtod_l+0x93c>)
 8009002:	400b      	ands	r3, r1
 8009004:	4680      	mov	r8, r0
 8009006:	4689      	mov	r9, r1
 8009008:	2b00      	cmp	r3, #0
 800900a:	f47f ae3f 	bne.w	8008c8c <_strtod_l+0x49c>
 800900e:	2322      	movs	r3, #34	; 0x22
 8009010:	6023      	str	r3, [r4, #0]
 8009012:	e63b      	b.n	8008c8c <_strtod_l+0x49c>
 8009014:	f04f 32ff 	mov.w	r2, #4294967295
 8009018:	fa02 f303 	lsl.w	r3, r2, r3
 800901c:	ea03 0808 	and.w	r8, r3, r8
 8009020:	e6e8      	b.n	8008df4 <_strtod_l+0x604>
 8009022:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009026:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800902a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800902e:	36e2      	adds	r6, #226	; 0xe2
 8009030:	fa01 f306 	lsl.w	r3, r1, r6
 8009034:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009038:	e748      	b.n	8008ecc <_strtod_l+0x6dc>
 800903a:	2100      	movs	r1, #0
 800903c:	2301      	movs	r3, #1
 800903e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8009042:	e743      	b.n	8008ecc <_strtod_l+0x6dc>
 8009044:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009046:	4632      	mov	r2, r6
 8009048:	4620      	mov	r0, r4
 800904a:	f002 fd3f 	bl	800bacc <__lshift>
 800904e:	9016      	str	r0, [sp, #88]	; 0x58
 8009050:	2800      	cmp	r0, #0
 8009052:	f47f af6b 	bne.w	8008f2c <_strtod_l+0x73c>
 8009056:	e60f      	b.n	8008c78 <_strtod_l+0x488>
 8009058:	46ca      	mov	sl, r9
 800905a:	d171      	bne.n	8009140 <_strtod_l+0x950>
 800905c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800905e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009062:	b352      	cbz	r2, 80090ba <_strtod_l+0x8ca>
 8009064:	4a33      	ldr	r2, [pc, #204]	; (8009134 <_strtod_l+0x944>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d12a      	bne.n	80090c0 <_strtod_l+0x8d0>
 800906a:	9b04      	ldr	r3, [sp, #16]
 800906c:	4641      	mov	r1, r8
 800906e:	b1fb      	cbz	r3, 80090b0 <_strtod_l+0x8c0>
 8009070:	4b2e      	ldr	r3, [pc, #184]	; (800912c <_strtod_l+0x93c>)
 8009072:	ea09 0303 	and.w	r3, r9, r3
 8009076:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800907a:	f04f 32ff 	mov.w	r2, #4294967295
 800907e:	d81a      	bhi.n	80090b6 <_strtod_l+0x8c6>
 8009080:	0d1b      	lsrs	r3, r3, #20
 8009082:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	4299      	cmp	r1, r3
 800908c:	d118      	bne.n	80090c0 <_strtod_l+0x8d0>
 800908e:	4b2a      	ldr	r3, [pc, #168]	; (8009138 <_strtod_l+0x948>)
 8009090:	459a      	cmp	sl, r3
 8009092:	d102      	bne.n	800909a <_strtod_l+0x8aa>
 8009094:	3101      	adds	r1, #1
 8009096:	f43f adef 	beq.w	8008c78 <_strtod_l+0x488>
 800909a:	4b24      	ldr	r3, [pc, #144]	; (800912c <_strtod_l+0x93c>)
 800909c:	ea0a 0303 	and.w	r3, sl, r3
 80090a0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80090a4:	f04f 0800 	mov.w	r8, #0
 80090a8:	9b04      	ldr	r3, [sp, #16]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1a2      	bne.n	8008ff4 <_strtod_l+0x804>
 80090ae:	e5ed      	b.n	8008c8c <_strtod_l+0x49c>
 80090b0:	f04f 33ff 	mov.w	r3, #4294967295
 80090b4:	e7e9      	b.n	800908a <_strtod_l+0x89a>
 80090b6:	4613      	mov	r3, r2
 80090b8:	e7e7      	b.n	800908a <_strtod_l+0x89a>
 80090ba:	ea53 0308 	orrs.w	r3, r3, r8
 80090be:	d08a      	beq.n	8008fd6 <_strtod_l+0x7e6>
 80090c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090c2:	b1e3      	cbz	r3, 80090fe <_strtod_l+0x90e>
 80090c4:	ea13 0f0a 	tst.w	r3, sl
 80090c8:	d0ee      	beq.n	80090a8 <_strtod_l+0x8b8>
 80090ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090cc:	9a04      	ldr	r2, [sp, #16]
 80090ce:	4640      	mov	r0, r8
 80090d0:	4649      	mov	r1, r9
 80090d2:	b1c3      	cbz	r3, 8009106 <_strtod_l+0x916>
 80090d4:	f7ff fb6f 	bl	80087b6 <sulp>
 80090d8:	4602      	mov	r2, r0
 80090da:	460b      	mov	r3, r1
 80090dc:	ec51 0b18 	vmov	r0, r1, d8
 80090e0:	f7f7 f8f4 	bl	80002cc <__adddf3>
 80090e4:	4680      	mov	r8, r0
 80090e6:	4689      	mov	r9, r1
 80090e8:	e7de      	b.n	80090a8 <_strtod_l+0x8b8>
 80090ea:	4013      	ands	r3, r2
 80090ec:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80090f0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80090f4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80090f8:	f04f 38ff 	mov.w	r8, #4294967295
 80090fc:	e7d4      	b.n	80090a8 <_strtod_l+0x8b8>
 80090fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009100:	ea13 0f08 	tst.w	r3, r8
 8009104:	e7e0      	b.n	80090c8 <_strtod_l+0x8d8>
 8009106:	f7ff fb56 	bl	80087b6 <sulp>
 800910a:	4602      	mov	r2, r0
 800910c:	460b      	mov	r3, r1
 800910e:	ec51 0b18 	vmov	r0, r1, d8
 8009112:	f7f7 f8d9 	bl	80002c8 <__aeabi_dsub>
 8009116:	2200      	movs	r2, #0
 8009118:	2300      	movs	r3, #0
 800911a:	4680      	mov	r8, r0
 800911c:	4689      	mov	r9, r1
 800911e:	f7f7 fcf3 	bl	8000b08 <__aeabi_dcmpeq>
 8009122:	2800      	cmp	r0, #0
 8009124:	d0c0      	beq.n	80090a8 <_strtod_l+0x8b8>
 8009126:	e618      	b.n	8008d5a <_strtod_l+0x56a>
 8009128:	fffffc02 	.word	0xfffffc02
 800912c:	7ff00000 	.word	0x7ff00000
 8009130:	39500000 	.word	0x39500000
 8009134:	000fffff 	.word	0x000fffff
 8009138:	7fefffff 	.word	0x7fefffff
 800913c:	0800cb08 	.word	0x0800cb08
 8009140:	4659      	mov	r1, fp
 8009142:	4628      	mov	r0, r5
 8009144:	f002 fe9e 	bl	800be84 <__ratio>
 8009148:	ec57 6b10 	vmov	r6, r7, d0
 800914c:	ee10 0a10 	vmov	r0, s0
 8009150:	2200      	movs	r2, #0
 8009152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009156:	4639      	mov	r1, r7
 8009158:	f7f7 fcea 	bl	8000b30 <__aeabi_dcmple>
 800915c:	2800      	cmp	r0, #0
 800915e:	d071      	beq.n	8009244 <_strtod_l+0xa54>
 8009160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009162:	2b00      	cmp	r3, #0
 8009164:	d17c      	bne.n	8009260 <_strtod_l+0xa70>
 8009166:	f1b8 0f00 	cmp.w	r8, #0
 800916a:	d15a      	bne.n	8009222 <_strtod_l+0xa32>
 800916c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009170:	2b00      	cmp	r3, #0
 8009172:	d15d      	bne.n	8009230 <_strtod_l+0xa40>
 8009174:	4b90      	ldr	r3, [pc, #576]	; (80093b8 <_strtod_l+0xbc8>)
 8009176:	2200      	movs	r2, #0
 8009178:	4630      	mov	r0, r6
 800917a:	4639      	mov	r1, r7
 800917c:	f7f7 fcce 	bl	8000b1c <__aeabi_dcmplt>
 8009180:	2800      	cmp	r0, #0
 8009182:	d15c      	bne.n	800923e <_strtod_l+0xa4e>
 8009184:	4630      	mov	r0, r6
 8009186:	4639      	mov	r1, r7
 8009188:	4b8c      	ldr	r3, [pc, #560]	; (80093bc <_strtod_l+0xbcc>)
 800918a:	2200      	movs	r2, #0
 800918c:	f7f7 fa54 	bl	8000638 <__aeabi_dmul>
 8009190:	4606      	mov	r6, r0
 8009192:	460f      	mov	r7, r1
 8009194:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009198:	9606      	str	r6, [sp, #24]
 800919a:	9307      	str	r3, [sp, #28]
 800919c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091a0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80091a4:	4b86      	ldr	r3, [pc, #536]	; (80093c0 <_strtod_l+0xbd0>)
 80091a6:	ea0a 0303 	and.w	r3, sl, r3
 80091aa:	930d      	str	r3, [sp, #52]	; 0x34
 80091ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091ae:	4b85      	ldr	r3, [pc, #532]	; (80093c4 <_strtod_l+0xbd4>)
 80091b0:	429a      	cmp	r2, r3
 80091b2:	f040 8090 	bne.w	80092d6 <_strtod_l+0xae6>
 80091b6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80091ba:	ec49 8b10 	vmov	d0, r8, r9
 80091be:	f002 fd97 	bl	800bcf0 <__ulp>
 80091c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091c6:	ec51 0b10 	vmov	r0, r1, d0
 80091ca:	f7f7 fa35 	bl	8000638 <__aeabi_dmul>
 80091ce:	4642      	mov	r2, r8
 80091d0:	464b      	mov	r3, r9
 80091d2:	f7f7 f87b 	bl	80002cc <__adddf3>
 80091d6:	460b      	mov	r3, r1
 80091d8:	4979      	ldr	r1, [pc, #484]	; (80093c0 <_strtod_l+0xbd0>)
 80091da:	4a7b      	ldr	r2, [pc, #492]	; (80093c8 <_strtod_l+0xbd8>)
 80091dc:	4019      	ands	r1, r3
 80091de:	4291      	cmp	r1, r2
 80091e0:	4680      	mov	r8, r0
 80091e2:	d944      	bls.n	800926e <_strtod_l+0xa7e>
 80091e4:	ee18 2a90 	vmov	r2, s17
 80091e8:	4b78      	ldr	r3, [pc, #480]	; (80093cc <_strtod_l+0xbdc>)
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d104      	bne.n	80091f8 <_strtod_l+0xa08>
 80091ee:	ee18 3a10 	vmov	r3, s16
 80091f2:	3301      	adds	r3, #1
 80091f4:	f43f ad40 	beq.w	8008c78 <_strtod_l+0x488>
 80091f8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80093cc <_strtod_l+0xbdc>
 80091fc:	f04f 38ff 	mov.w	r8, #4294967295
 8009200:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009202:	4620      	mov	r0, r4
 8009204:	f002 fa48 	bl	800b698 <_Bfree>
 8009208:	9905      	ldr	r1, [sp, #20]
 800920a:	4620      	mov	r0, r4
 800920c:	f002 fa44 	bl	800b698 <_Bfree>
 8009210:	4659      	mov	r1, fp
 8009212:	4620      	mov	r0, r4
 8009214:	f002 fa40 	bl	800b698 <_Bfree>
 8009218:	4629      	mov	r1, r5
 800921a:	4620      	mov	r0, r4
 800921c:	f002 fa3c 	bl	800b698 <_Bfree>
 8009220:	e609      	b.n	8008e36 <_strtod_l+0x646>
 8009222:	f1b8 0f01 	cmp.w	r8, #1
 8009226:	d103      	bne.n	8009230 <_strtod_l+0xa40>
 8009228:	f1b9 0f00 	cmp.w	r9, #0
 800922c:	f43f ad95 	beq.w	8008d5a <_strtod_l+0x56a>
 8009230:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009388 <_strtod_l+0xb98>
 8009234:	4f60      	ldr	r7, [pc, #384]	; (80093b8 <_strtod_l+0xbc8>)
 8009236:	ed8d 7b06 	vstr	d7, [sp, #24]
 800923a:	2600      	movs	r6, #0
 800923c:	e7ae      	b.n	800919c <_strtod_l+0x9ac>
 800923e:	4f5f      	ldr	r7, [pc, #380]	; (80093bc <_strtod_l+0xbcc>)
 8009240:	2600      	movs	r6, #0
 8009242:	e7a7      	b.n	8009194 <_strtod_l+0x9a4>
 8009244:	4b5d      	ldr	r3, [pc, #372]	; (80093bc <_strtod_l+0xbcc>)
 8009246:	4630      	mov	r0, r6
 8009248:	4639      	mov	r1, r7
 800924a:	2200      	movs	r2, #0
 800924c:	f7f7 f9f4 	bl	8000638 <__aeabi_dmul>
 8009250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009252:	4606      	mov	r6, r0
 8009254:	460f      	mov	r7, r1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d09c      	beq.n	8009194 <_strtod_l+0x9a4>
 800925a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800925e:	e79d      	b.n	800919c <_strtod_l+0x9ac>
 8009260:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009390 <_strtod_l+0xba0>
 8009264:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009268:	ec57 6b17 	vmov	r6, r7, d7
 800926c:	e796      	b.n	800919c <_strtod_l+0x9ac>
 800926e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009272:	9b04      	ldr	r3, [sp, #16]
 8009274:	46ca      	mov	sl, r9
 8009276:	2b00      	cmp	r3, #0
 8009278:	d1c2      	bne.n	8009200 <_strtod_l+0xa10>
 800927a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800927e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009280:	0d1b      	lsrs	r3, r3, #20
 8009282:	051b      	lsls	r3, r3, #20
 8009284:	429a      	cmp	r2, r3
 8009286:	d1bb      	bne.n	8009200 <_strtod_l+0xa10>
 8009288:	4630      	mov	r0, r6
 800928a:	4639      	mov	r1, r7
 800928c:	f7f7 fd84 	bl	8000d98 <__aeabi_d2lz>
 8009290:	f7f7 f9a4 	bl	80005dc <__aeabi_l2d>
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	4630      	mov	r0, r6
 800929a:	4639      	mov	r1, r7
 800929c:	f7f7 f814 	bl	80002c8 <__aeabi_dsub>
 80092a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092a6:	ea43 0308 	orr.w	r3, r3, r8
 80092aa:	4313      	orrs	r3, r2
 80092ac:	4606      	mov	r6, r0
 80092ae:	460f      	mov	r7, r1
 80092b0:	d054      	beq.n	800935c <_strtod_l+0xb6c>
 80092b2:	a339      	add	r3, pc, #228	; (adr r3, 8009398 <_strtod_l+0xba8>)
 80092b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b8:	f7f7 fc30 	bl	8000b1c <__aeabi_dcmplt>
 80092bc:	2800      	cmp	r0, #0
 80092be:	f47f ace5 	bne.w	8008c8c <_strtod_l+0x49c>
 80092c2:	a337      	add	r3, pc, #220	; (adr r3, 80093a0 <_strtod_l+0xbb0>)
 80092c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c8:	4630      	mov	r0, r6
 80092ca:	4639      	mov	r1, r7
 80092cc:	f7f7 fc44 	bl	8000b58 <__aeabi_dcmpgt>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	d095      	beq.n	8009200 <_strtod_l+0xa10>
 80092d4:	e4da      	b.n	8008c8c <_strtod_l+0x49c>
 80092d6:	9b04      	ldr	r3, [sp, #16]
 80092d8:	b333      	cbz	r3, 8009328 <_strtod_l+0xb38>
 80092da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80092e0:	d822      	bhi.n	8009328 <_strtod_l+0xb38>
 80092e2:	a331      	add	r3, pc, #196	; (adr r3, 80093a8 <_strtod_l+0xbb8>)
 80092e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e8:	4630      	mov	r0, r6
 80092ea:	4639      	mov	r1, r7
 80092ec:	f7f7 fc20 	bl	8000b30 <__aeabi_dcmple>
 80092f0:	b1a0      	cbz	r0, 800931c <_strtod_l+0xb2c>
 80092f2:	4639      	mov	r1, r7
 80092f4:	4630      	mov	r0, r6
 80092f6:	f7f7 fc77 	bl	8000be8 <__aeabi_d2uiz>
 80092fa:	2801      	cmp	r0, #1
 80092fc:	bf38      	it	cc
 80092fe:	2001      	movcc	r0, #1
 8009300:	f7f7 f920 	bl	8000544 <__aeabi_ui2d>
 8009304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009306:	4606      	mov	r6, r0
 8009308:	460f      	mov	r7, r1
 800930a:	bb23      	cbnz	r3, 8009356 <_strtod_l+0xb66>
 800930c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009310:	9010      	str	r0, [sp, #64]	; 0x40
 8009312:	9311      	str	r3, [sp, #68]	; 0x44
 8009314:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009318:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800931c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800931e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009320:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009324:	1a9b      	subs	r3, r3, r2
 8009326:	930f      	str	r3, [sp, #60]	; 0x3c
 8009328:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800932c:	eeb0 0a48 	vmov.f32	s0, s16
 8009330:	eef0 0a68 	vmov.f32	s1, s17
 8009334:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009338:	f002 fcda 	bl	800bcf0 <__ulp>
 800933c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009340:	ec53 2b10 	vmov	r2, r3, d0
 8009344:	f7f7 f978 	bl	8000638 <__aeabi_dmul>
 8009348:	ec53 2b18 	vmov	r2, r3, d8
 800934c:	f7f6 ffbe 	bl	80002cc <__adddf3>
 8009350:	4680      	mov	r8, r0
 8009352:	4689      	mov	r9, r1
 8009354:	e78d      	b.n	8009272 <_strtod_l+0xa82>
 8009356:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800935a:	e7db      	b.n	8009314 <_strtod_l+0xb24>
 800935c:	a314      	add	r3, pc, #80	; (adr r3, 80093b0 <_strtod_l+0xbc0>)
 800935e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009362:	f7f7 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 8009366:	e7b3      	b.n	80092d0 <_strtod_l+0xae0>
 8009368:	2300      	movs	r3, #0
 800936a:	930a      	str	r3, [sp, #40]	; 0x28
 800936c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800936e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009370:	6013      	str	r3, [r2, #0]
 8009372:	f7ff ba7c 	b.w	800886e <_strtod_l+0x7e>
 8009376:	2a65      	cmp	r2, #101	; 0x65
 8009378:	f43f ab75 	beq.w	8008a66 <_strtod_l+0x276>
 800937c:	2a45      	cmp	r2, #69	; 0x45
 800937e:	f43f ab72 	beq.w	8008a66 <_strtod_l+0x276>
 8009382:	2301      	movs	r3, #1
 8009384:	f7ff bbaa 	b.w	8008adc <_strtod_l+0x2ec>
 8009388:	00000000 	.word	0x00000000
 800938c:	bff00000 	.word	0xbff00000
 8009390:	00000000 	.word	0x00000000
 8009394:	3ff00000 	.word	0x3ff00000
 8009398:	94a03595 	.word	0x94a03595
 800939c:	3fdfffff 	.word	0x3fdfffff
 80093a0:	35afe535 	.word	0x35afe535
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	ffc00000 	.word	0xffc00000
 80093ac:	41dfffff 	.word	0x41dfffff
 80093b0:	94a03595 	.word	0x94a03595
 80093b4:	3fcfffff 	.word	0x3fcfffff
 80093b8:	3ff00000 	.word	0x3ff00000
 80093bc:	3fe00000 	.word	0x3fe00000
 80093c0:	7ff00000 	.word	0x7ff00000
 80093c4:	7fe00000 	.word	0x7fe00000
 80093c8:	7c9fffff 	.word	0x7c9fffff
 80093cc:	7fefffff 	.word	0x7fefffff

080093d0 <strtod>:
 80093d0:	460a      	mov	r2, r1
 80093d2:	4601      	mov	r1, r0
 80093d4:	4802      	ldr	r0, [pc, #8]	; (80093e0 <strtod+0x10>)
 80093d6:	4b03      	ldr	r3, [pc, #12]	; (80093e4 <strtod+0x14>)
 80093d8:	6800      	ldr	r0, [r0, #0]
 80093da:	f7ff ba09 	b.w	80087f0 <_strtod_l>
 80093de:	bf00      	nop
 80093e0:	200001dc 	.word	0x200001dc
 80093e4:	20000024 	.word	0x20000024

080093e8 <__cvt>:
 80093e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093ec:	ec55 4b10 	vmov	r4, r5, d0
 80093f0:	2d00      	cmp	r5, #0
 80093f2:	460e      	mov	r6, r1
 80093f4:	4619      	mov	r1, r3
 80093f6:	462b      	mov	r3, r5
 80093f8:	bfbb      	ittet	lt
 80093fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80093fe:	461d      	movlt	r5, r3
 8009400:	2300      	movge	r3, #0
 8009402:	232d      	movlt	r3, #45	; 0x2d
 8009404:	700b      	strb	r3, [r1, #0]
 8009406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009408:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800940c:	4691      	mov	r9, r2
 800940e:	f023 0820 	bic.w	r8, r3, #32
 8009412:	bfbc      	itt	lt
 8009414:	4622      	movlt	r2, r4
 8009416:	4614      	movlt	r4, r2
 8009418:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800941c:	d005      	beq.n	800942a <__cvt+0x42>
 800941e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009422:	d100      	bne.n	8009426 <__cvt+0x3e>
 8009424:	3601      	adds	r6, #1
 8009426:	2102      	movs	r1, #2
 8009428:	e000      	b.n	800942c <__cvt+0x44>
 800942a:	2103      	movs	r1, #3
 800942c:	ab03      	add	r3, sp, #12
 800942e:	9301      	str	r3, [sp, #4]
 8009430:	ab02      	add	r3, sp, #8
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	ec45 4b10 	vmov	d0, r4, r5
 8009438:	4653      	mov	r3, sl
 800943a:	4632      	mov	r2, r6
 800943c:	f000 fe90 	bl	800a160 <_dtoa_r>
 8009440:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009444:	4607      	mov	r7, r0
 8009446:	d102      	bne.n	800944e <__cvt+0x66>
 8009448:	f019 0f01 	tst.w	r9, #1
 800944c:	d022      	beq.n	8009494 <__cvt+0xac>
 800944e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009452:	eb07 0906 	add.w	r9, r7, r6
 8009456:	d110      	bne.n	800947a <__cvt+0x92>
 8009458:	783b      	ldrb	r3, [r7, #0]
 800945a:	2b30      	cmp	r3, #48	; 0x30
 800945c:	d10a      	bne.n	8009474 <__cvt+0x8c>
 800945e:	2200      	movs	r2, #0
 8009460:	2300      	movs	r3, #0
 8009462:	4620      	mov	r0, r4
 8009464:	4629      	mov	r1, r5
 8009466:	f7f7 fb4f 	bl	8000b08 <__aeabi_dcmpeq>
 800946a:	b918      	cbnz	r0, 8009474 <__cvt+0x8c>
 800946c:	f1c6 0601 	rsb	r6, r6, #1
 8009470:	f8ca 6000 	str.w	r6, [sl]
 8009474:	f8da 3000 	ldr.w	r3, [sl]
 8009478:	4499      	add	r9, r3
 800947a:	2200      	movs	r2, #0
 800947c:	2300      	movs	r3, #0
 800947e:	4620      	mov	r0, r4
 8009480:	4629      	mov	r1, r5
 8009482:	f7f7 fb41 	bl	8000b08 <__aeabi_dcmpeq>
 8009486:	b108      	cbz	r0, 800948c <__cvt+0xa4>
 8009488:	f8cd 900c 	str.w	r9, [sp, #12]
 800948c:	2230      	movs	r2, #48	; 0x30
 800948e:	9b03      	ldr	r3, [sp, #12]
 8009490:	454b      	cmp	r3, r9
 8009492:	d307      	bcc.n	80094a4 <__cvt+0xbc>
 8009494:	9b03      	ldr	r3, [sp, #12]
 8009496:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009498:	1bdb      	subs	r3, r3, r7
 800949a:	4638      	mov	r0, r7
 800949c:	6013      	str	r3, [r2, #0]
 800949e:	b004      	add	sp, #16
 80094a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a4:	1c59      	adds	r1, r3, #1
 80094a6:	9103      	str	r1, [sp, #12]
 80094a8:	701a      	strb	r2, [r3, #0]
 80094aa:	e7f0      	b.n	800948e <__cvt+0xa6>

080094ac <__exponent>:
 80094ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094ae:	4603      	mov	r3, r0
 80094b0:	2900      	cmp	r1, #0
 80094b2:	bfb8      	it	lt
 80094b4:	4249      	neglt	r1, r1
 80094b6:	f803 2b02 	strb.w	r2, [r3], #2
 80094ba:	bfb4      	ite	lt
 80094bc:	222d      	movlt	r2, #45	; 0x2d
 80094be:	222b      	movge	r2, #43	; 0x2b
 80094c0:	2909      	cmp	r1, #9
 80094c2:	7042      	strb	r2, [r0, #1]
 80094c4:	dd2a      	ble.n	800951c <__exponent+0x70>
 80094c6:	f10d 0207 	add.w	r2, sp, #7
 80094ca:	4617      	mov	r7, r2
 80094cc:	260a      	movs	r6, #10
 80094ce:	4694      	mov	ip, r2
 80094d0:	fb91 f5f6 	sdiv	r5, r1, r6
 80094d4:	fb06 1415 	mls	r4, r6, r5, r1
 80094d8:	3430      	adds	r4, #48	; 0x30
 80094da:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80094de:	460c      	mov	r4, r1
 80094e0:	2c63      	cmp	r4, #99	; 0x63
 80094e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80094e6:	4629      	mov	r1, r5
 80094e8:	dcf1      	bgt.n	80094ce <__exponent+0x22>
 80094ea:	3130      	adds	r1, #48	; 0x30
 80094ec:	f1ac 0402 	sub.w	r4, ip, #2
 80094f0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80094f4:	1c41      	adds	r1, r0, #1
 80094f6:	4622      	mov	r2, r4
 80094f8:	42ba      	cmp	r2, r7
 80094fa:	d30a      	bcc.n	8009512 <__exponent+0x66>
 80094fc:	f10d 0209 	add.w	r2, sp, #9
 8009500:	eba2 020c 	sub.w	r2, r2, ip
 8009504:	42bc      	cmp	r4, r7
 8009506:	bf88      	it	hi
 8009508:	2200      	movhi	r2, #0
 800950a:	4413      	add	r3, r2
 800950c:	1a18      	subs	r0, r3, r0
 800950e:	b003      	add	sp, #12
 8009510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009512:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009516:	f801 5f01 	strb.w	r5, [r1, #1]!
 800951a:	e7ed      	b.n	80094f8 <__exponent+0x4c>
 800951c:	2330      	movs	r3, #48	; 0x30
 800951e:	3130      	adds	r1, #48	; 0x30
 8009520:	7083      	strb	r3, [r0, #2]
 8009522:	70c1      	strb	r1, [r0, #3]
 8009524:	1d03      	adds	r3, r0, #4
 8009526:	e7f1      	b.n	800950c <__exponent+0x60>

08009528 <_printf_float>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	ed2d 8b02 	vpush	{d8}
 8009530:	b08d      	sub	sp, #52	; 0x34
 8009532:	460c      	mov	r4, r1
 8009534:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009538:	4616      	mov	r6, r2
 800953a:	461f      	mov	r7, r3
 800953c:	4605      	mov	r5, r0
 800953e:	f000 fcf9 	bl	8009f34 <_localeconv_r>
 8009542:	f8d0 a000 	ldr.w	sl, [r0]
 8009546:	4650      	mov	r0, sl
 8009548:	f7f6 feb2 	bl	80002b0 <strlen>
 800954c:	2300      	movs	r3, #0
 800954e:	930a      	str	r3, [sp, #40]	; 0x28
 8009550:	6823      	ldr	r3, [r4, #0]
 8009552:	9305      	str	r3, [sp, #20]
 8009554:	f8d8 3000 	ldr.w	r3, [r8]
 8009558:	f894 b018 	ldrb.w	fp, [r4, #24]
 800955c:	3307      	adds	r3, #7
 800955e:	f023 0307 	bic.w	r3, r3, #7
 8009562:	f103 0208 	add.w	r2, r3, #8
 8009566:	f8c8 2000 	str.w	r2, [r8]
 800956a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800956e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009572:	9307      	str	r3, [sp, #28]
 8009574:	f8cd 8018 	str.w	r8, [sp, #24]
 8009578:	ee08 0a10 	vmov	s16, r0
 800957c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009580:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009584:	4b9e      	ldr	r3, [pc, #632]	; (8009800 <_printf_float+0x2d8>)
 8009586:	f04f 32ff 	mov.w	r2, #4294967295
 800958a:	f7f7 faef 	bl	8000b6c <__aeabi_dcmpun>
 800958e:	bb88      	cbnz	r0, 80095f4 <_printf_float+0xcc>
 8009590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009594:	4b9a      	ldr	r3, [pc, #616]	; (8009800 <_printf_float+0x2d8>)
 8009596:	f04f 32ff 	mov.w	r2, #4294967295
 800959a:	f7f7 fac9 	bl	8000b30 <__aeabi_dcmple>
 800959e:	bb48      	cbnz	r0, 80095f4 <_printf_float+0xcc>
 80095a0:	2200      	movs	r2, #0
 80095a2:	2300      	movs	r3, #0
 80095a4:	4640      	mov	r0, r8
 80095a6:	4649      	mov	r1, r9
 80095a8:	f7f7 fab8 	bl	8000b1c <__aeabi_dcmplt>
 80095ac:	b110      	cbz	r0, 80095b4 <_printf_float+0x8c>
 80095ae:	232d      	movs	r3, #45	; 0x2d
 80095b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095b4:	4a93      	ldr	r2, [pc, #588]	; (8009804 <_printf_float+0x2dc>)
 80095b6:	4b94      	ldr	r3, [pc, #592]	; (8009808 <_printf_float+0x2e0>)
 80095b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80095bc:	bf94      	ite	ls
 80095be:	4690      	movls	r8, r2
 80095c0:	4698      	movhi	r8, r3
 80095c2:	2303      	movs	r3, #3
 80095c4:	6123      	str	r3, [r4, #16]
 80095c6:	9b05      	ldr	r3, [sp, #20]
 80095c8:	f023 0304 	bic.w	r3, r3, #4
 80095cc:	6023      	str	r3, [r4, #0]
 80095ce:	f04f 0900 	mov.w	r9, #0
 80095d2:	9700      	str	r7, [sp, #0]
 80095d4:	4633      	mov	r3, r6
 80095d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80095d8:	4621      	mov	r1, r4
 80095da:	4628      	mov	r0, r5
 80095dc:	f000 f9da 	bl	8009994 <_printf_common>
 80095e0:	3001      	adds	r0, #1
 80095e2:	f040 8090 	bne.w	8009706 <_printf_float+0x1de>
 80095e6:	f04f 30ff 	mov.w	r0, #4294967295
 80095ea:	b00d      	add	sp, #52	; 0x34
 80095ec:	ecbd 8b02 	vpop	{d8}
 80095f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f4:	4642      	mov	r2, r8
 80095f6:	464b      	mov	r3, r9
 80095f8:	4640      	mov	r0, r8
 80095fa:	4649      	mov	r1, r9
 80095fc:	f7f7 fab6 	bl	8000b6c <__aeabi_dcmpun>
 8009600:	b140      	cbz	r0, 8009614 <_printf_float+0xec>
 8009602:	464b      	mov	r3, r9
 8009604:	2b00      	cmp	r3, #0
 8009606:	bfbc      	itt	lt
 8009608:	232d      	movlt	r3, #45	; 0x2d
 800960a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800960e:	4a7f      	ldr	r2, [pc, #508]	; (800980c <_printf_float+0x2e4>)
 8009610:	4b7f      	ldr	r3, [pc, #508]	; (8009810 <_printf_float+0x2e8>)
 8009612:	e7d1      	b.n	80095b8 <_printf_float+0x90>
 8009614:	6863      	ldr	r3, [r4, #4]
 8009616:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800961a:	9206      	str	r2, [sp, #24]
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	d13f      	bne.n	80096a0 <_printf_float+0x178>
 8009620:	2306      	movs	r3, #6
 8009622:	6063      	str	r3, [r4, #4]
 8009624:	9b05      	ldr	r3, [sp, #20]
 8009626:	6861      	ldr	r1, [r4, #4]
 8009628:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800962c:	2300      	movs	r3, #0
 800962e:	9303      	str	r3, [sp, #12]
 8009630:	ab0a      	add	r3, sp, #40	; 0x28
 8009632:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009636:	ab09      	add	r3, sp, #36	; 0x24
 8009638:	ec49 8b10 	vmov	d0, r8, r9
 800963c:	9300      	str	r3, [sp, #0]
 800963e:	6022      	str	r2, [r4, #0]
 8009640:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009644:	4628      	mov	r0, r5
 8009646:	f7ff fecf 	bl	80093e8 <__cvt>
 800964a:	9b06      	ldr	r3, [sp, #24]
 800964c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800964e:	2b47      	cmp	r3, #71	; 0x47
 8009650:	4680      	mov	r8, r0
 8009652:	d108      	bne.n	8009666 <_printf_float+0x13e>
 8009654:	1cc8      	adds	r0, r1, #3
 8009656:	db02      	blt.n	800965e <_printf_float+0x136>
 8009658:	6863      	ldr	r3, [r4, #4]
 800965a:	4299      	cmp	r1, r3
 800965c:	dd41      	ble.n	80096e2 <_printf_float+0x1ba>
 800965e:	f1ab 0302 	sub.w	r3, fp, #2
 8009662:	fa5f fb83 	uxtb.w	fp, r3
 8009666:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800966a:	d820      	bhi.n	80096ae <_printf_float+0x186>
 800966c:	3901      	subs	r1, #1
 800966e:	465a      	mov	r2, fp
 8009670:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009674:	9109      	str	r1, [sp, #36]	; 0x24
 8009676:	f7ff ff19 	bl	80094ac <__exponent>
 800967a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800967c:	1813      	adds	r3, r2, r0
 800967e:	2a01      	cmp	r2, #1
 8009680:	4681      	mov	r9, r0
 8009682:	6123      	str	r3, [r4, #16]
 8009684:	dc02      	bgt.n	800968c <_printf_float+0x164>
 8009686:	6822      	ldr	r2, [r4, #0]
 8009688:	07d2      	lsls	r2, r2, #31
 800968a:	d501      	bpl.n	8009690 <_printf_float+0x168>
 800968c:	3301      	adds	r3, #1
 800968e:	6123      	str	r3, [r4, #16]
 8009690:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009694:	2b00      	cmp	r3, #0
 8009696:	d09c      	beq.n	80095d2 <_printf_float+0xaa>
 8009698:	232d      	movs	r3, #45	; 0x2d
 800969a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800969e:	e798      	b.n	80095d2 <_printf_float+0xaa>
 80096a0:	9a06      	ldr	r2, [sp, #24]
 80096a2:	2a47      	cmp	r2, #71	; 0x47
 80096a4:	d1be      	bne.n	8009624 <_printf_float+0xfc>
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d1bc      	bne.n	8009624 <_printf_float+0xfc>
 80096aa:	2301      	movs	r3, #1
 80096ac:	e7b9      	b.n	8009622 <_printf_float+0xfa>
 80096ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80096b2:	d118      	bne.n	80096e6 <_printf_float+0x1be>
 80096b4:	2900      	cmp	r1, #0
 80096b6:	6863      	ldr	r3, [r4, #4]
 80096b8:	dd0b      	ble.n	80096d2 <_printf_float+0x1aa>
 80096ba:	6121      	str	r1, [r4, #16]
 80096bc:	b913      	cbnz	r3, 80096c4 <_printf_float+0x19c>
 80096be:	6822      	ldr	r2, [r4, #0]
 80096c0:	07d0      	lsls	r0, r2, #31
 80096c2:	d502      	bpl.n	80096ca <_printf_float+0x1a2>
 80096c4:	3301      	adds	r3, #1
 80096c6:	440b      	add	r3, r1
 80096c8:	6123      	str	r3, [r4, #16]
 80096ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80096cc:	f04f 0900 	mov.w	r9, #0
 80096d0:	e7de      	b.n	8009690 <_printf_float+0x168>
 80096d2:	b913      	cbnz	r3, 80096da <_printf_float+0x1b2>
 80096d4:	6822      	ldr	r2, [r4, #0]
 80096d6:	07d2      	lsls	r2, r2, #31
 80096d8:	d501      	bpl.n	80096de <_printf_float+0x1b6>
 80096da:	3302      	adds	r3, #2
 80096dc:	e7f4      	b.n	80096c8 <_printf_float+0x1a0>
 80096de:	2301      	movs	r3, #1
 80096e0:	e7f2      	b.n	80096c8 <_printf_float+0x1a0>
 80096e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80096e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096e8:	4299      	cmp	r1, r3
 80096ea:	db05      	blt.n	80096f8 <_printf_float+0x1d0>
 80096ec:	6823      	ldr	r3, [r4, #0]
 80096ee:	6121      	str	r1, [r4, #16]
 80096f0:	07d8      	lsls	r0, r3, #31
 80096f2:	d5ea      	bpl.n	80096ca <_printf_float+0x1a2>
 80096f4:	1c4b      	adds	r3, r1, #1
 80096f6:	e7e7      	b.n	80096c8 <_printf_float+0x1a0>
 80096f8:	2900      	cmp	r1, #0
 80096fa:	bfd4      	ite	le
 80096fc:	f1c1 0202 	rsble	r2, r1, #2
 8009700:	2201      	movgt	r2, #1
 8009702:	4413      	add	r3, r2
 8009704:	e7e0      	b.n	80096c8 <_printf_float+0x1a0>
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	055a      	lsls	r2, r3, #21
 800970a:	d407      	bmi.n	800971c <_printf_float+0x1f4>
 800970c:	6923      	ldr	r3, [r4, #16]
 800970e:	4642      	mov	r2, r8
 8009710:	4631      	mov	r1, r6
 8009712:	4628      	mov	r0, r5
 8009714:	47b8      	blx	r7
 8009716:	3001      	adds	r0, #1
 8009718:	d12c      	bne.n	8009774 <_printf_float+0x24c>
 800971a:	e764      	b.n	80095e6 <_printf_float+0xbe>
 800971c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009720:	f240 80e0 	bls.w	80098e4 <_printf_float+0x3bc>
 8009724:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009728:	2200      	movs	r2, #0
 800972a:	2300      	movs	r3, #0
 800972c:	f7f7 f9ec 	bl	8000b08 <__aeabi_dcmpeq>
 8009730:	2800      	cmp	r0, #0
 8009732:	d034      	beq.n	800979e <_printf_float+0x276>
 8009734:	4a37      	ldr	r2, [pc, #220]	; (8009814 <_printf_float+0x2ec>)
 8009736:	2301      	movs	r3, #1
 8009738:	4631      	mov	r1, r6
 800973a:	4628      	mov	r0, r5
 800973c:	47b8      	blx	r7
 800973e:	3001      	adds	r0, #1
 8009740:	f43f af51 	beq.w	80095e6 <_printf_float+0xbe>
 8009744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009748:	429a      	cmp	r2, r3
 800974a:	db02      	blt.n	8009752 <_printf_float+0x22a>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	07d8      	lsls	r0, r3, #31
 8009750:	d510      	bpl.n	8009774 <_printf_float+0x24c>
 8009752:	ee18 3a10 	vmov	r3, s16
 8009756:	4652      	mov	r2, sl
 8009758:	4631      	mov	r1, r6
 800975a:	4628      	mov	r0, r5
 800975c:	47b8      	blx	r7
 800975e:	3001      	adds	r0, #1
 8009760:	f43f af41 	beq.w	80095e6 <_printf_float+0xbe>
 8009764:	f04f 0800 	mov.w	r8, #0
 8009768:	f104 091a 	add.w	r9, r4, #26
 800976c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800976e:	3b01      	subs	r3, #1
 8009770:	4543      	cmp	r3, r8
 8009772:	dc09      	bgt.n	8009788 <_printf_float+0x260>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	079b      	lsls	r3, r3, #30
 8009778:	f100 8107 	bmi.w	800998a <_printf_float+0x462>
 800977c:	68e0      	ldr	r0, [r4, #12]
 800977e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009780:	4298      	cmp	r0, r3
 8009782:	bfb8      	it	lt
 8009784:	4618      	movlt	r0, r3
 8009786:	e730      	b.n	80095ea <_printf_float+0xc2>
 8009788:	2301      	movs	r3, #1
 800978a:	464a      	mov	r2, r9
 800978c:	4631      	mov	r1, r6
 800978e:	4628      	mov	r0, r5
 8009790:	47b8      	blx	r7
 8009792:	3001      	adds	r0, #1
 8009794:	f43f af27 	beq.w	80095e6 <_printf_float+0xbe>
 8009798:	f108 0801 	add.w	r8, r8, #1
 800979c:	e7e6      	b.n	800976c <_printf_float+0x244>
 800979e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	dc39      	bgt.n	8009818 <_printf_float+0x2f0>
 80097a4:	4a1b      	ldr	r2, [pc, #108]	; (8009814 <_printf_float+0x2ec>)
 80097a6:	2301      	movs	r3, #1
 80097a8:	4631      	mov	r1, r6
 80097aa:	4628      	mov	r0, r5
 80097ac:	47b8      	blx	r7
 80097ae:	3001      	adds	r0, #1
 80097b0:	f43f af19 	beq.w	80095e6 <_printf_float+0xbe>
 80097b4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80097b8:	4313      	orrs	r3, r2
 80097ba:	d102      	bne.n	80097c2 <_printf_float+0x29a>
 80097bc:	6823      	ldr	r3, [r4, #0]
 80097be:	07d9      	lsls	r1, r3, #31
 80097c0:	d5d8      	bpl.n	8009774 <_printf_float+0x24c>
 80097c2:	ee18 3a10 	vmov	r3, s16
 80097c6:	4652      	mov	r2, sl
 80097c8:	4631      	mov	r1, r6
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b8      	blx	r7
 80097ce:	3001      	adds	r0, #1
 80097d0:	f43f af09 	beq.w	80095e6 <_printf_float+0xbe>
 80097d4:	f04f 0900 	mov.w	r9, #0
 80097d8:	f104 0a1a 	add.w	sl, r4, #26
 80097dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097de:	425b      	negs	r3, r3
 80097e0:	454b      	cmp	r3, r9
 80097e2:	dc01      	bgt.n	80097e8 <_printf_float+0x2c0>
 80097e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097e6:	e792      	b.n	800970e <_printf_float+0x1e6>
 80097e8:	2301      	movs	r3, #1
 80097ea:	4652      	mov	r2, sl
 80097ec:	4631      	mov	r1, r6
 80097ee:	4628      	mov	r0, r5
 80097f0:	47b8      	blx	r7
 80097f2:	3001      	adds	r0, #1
 80097f4:	f43f aef7 	beq.w	80095e6 <_printf_float+0xbe>
 80097f8:	f109 0901 	add.w	r9, r9, #1
 80097fc:	e7ee      	b.n	80097dc <_printf_float+0x2b4>
 80097fe:	bf00      	nop
 8009800:	7fefffff 	.word	0x7fefffff
 8009804:	0800cb30 	.word	0x0800cb30
 8009808:	0800cb34 	.word	0x0800cb34
 800980c:	0800cb38 	.word	0x0800cb38
 8009810:	0800cb3c 	.word	0x0800cb3c
 8009814:	0800cb40 	.word	0x0800cb40
 8009818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800981a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800981c:	429a      	cmp	r2, r3
 800981e:	bfa8      	it	ge
 8009820:	461a      	movge	r2, r3
 8009822:	2a00      	cmp	r2, #0
 8009824:	4691      	mov	r9, r2
 8009826:	dc37      	bgt.n	8009898 <_printf_float+0x370>
 8009828:	f04f 0b00 	mov.w	fp, #0
 800982c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009830:	f104 021a 	add.w	r2, r4, #26
 8009834:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009836:	9305      	str	r3, [sp, #20]
 8009838:	eba3 0309 	sub.w	r3, r3, r9
 800983c:	455b      	cmp	r3, fp
 800983e:	dc33      	bgt.n	80098a8 <_printf_float+0x380>
 8009840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009844:	429a      	cmp	r2, r3
 8009846:	db3b      	blt.n	80098c0 <_printf_float+0x398>
 8009848:	6823      	ldr	r3, [r4, #0]
 800984a:	07da      	lsls	r2, r3, #31
 800984c:	d438      	bmi.n	80098c0 <_printf_float+0x398>
 800984e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009852:	eba2 0903 	sub.w	r9, r2, r3
 8009856:	9b05      	ldr	r3, [sp, #20]
 8009858:	1ad2      	subs	r2, r2, r3
 800985a:	4591      	cmp	r9, r2
 800985c:	bfa8      	it	ge
 800985e:	4691      	movge	r9, r2
 8009860:	f1b9 0f00 	cmp.w	r9, #0
 8009864:	dc35      	bgt.n	80098d2 <_printf_float+0x3aa>
 8009866:	f04f 0800 	mov.w	r8, #0
 800986a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800986e:	f104 0a1a 	add.w	sl, r4, #26
 8009872:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	eba3 0309 	sub.w	r3, r3, r9
 800987c:	4543      	cmp	r3, r8
 800987e:	f77f af79 	ble.w	8009774 <_printf_float+0x24c>
 8009882:	2301      	movs	r3, #1
 8009884:	4652      	mov	r2, sl
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	47b8      	blx	r7
 800988c:	3001      	adds	r0, #1
 800988e:	f43f aeaa 	beq.w	80095e6 <_printf_float+0xbe>
 8009892:	f108 0801 	add.w	r8, r8, #1
 8009896:	e7ec      	b.n	8009872 <_printf_float+0x34a>
 8009898:	4613      	mov	r3, r2
 800989a:	4631      	mov	r1, r6
 800989c:	4642      	mov	r2, r8
 800989e:	4628      	mov	r0, r5
 80098a0:	47b8      	blx	r7
 80098a2:	3001      	adds	r0, #1
 80098a4:	d1c0      	bne.n	8009828 <_printf_float+0x300>
 80098a6:	e69e      	b.n	80095e6 <_printf_float+0xbe>
 80098a8:	2301      	movs	r3, #1
 80098aa:	4631      	mov	r1, r6
 80098ac:	4628      	mov	r0, r5
 80098ae:	9205      	str	r2, [sp, #20]
 80098b0:	47b8      	blx	r7
 80098b2:	3001      	adds	r0, #1
 80098b4:	f43f ae97 	beq.w	80095e6 <_printf_float+0xbe>
 80098b8:	9a05      	ldr	r2, [sp, #20]
 80098ba:	f10b 0b01 	add.w	fp, fp, #1
 80098be:	e7b9      	b.n	8009834 <_printf_float+0x30c>
 80098c0:	ee18 3a10 	vmov	r3, s16
 80098c4:	4652      	mov	r2, sl
 80098c6:	4631      	mov	r1, r6
 80098c8:	4628      	mov	r0, r5
 80098ca:	47b8      	blx	r7
 80098cc:	3001      	adds	r0, #1
 80098ce:	d1be      	bne.n	800984e <_printf_float+0x326>
 80098d0:	e689      	b.n	80095e6 <_printf_float+0xbe>
 80098d2:	9a05      	ldr	r2, [sp, #20]
 80098d4:	464b      	mov	r3, r9
 80098d6:	4442      	add	r2, r8
 80098d8:	4631      	mov	r1, r6
 80098da:	4628      	mov	r0, r5
 80098dc:	47b8      	blx	r7
 80098de:	3001      	adds	r0, #1
 80098e0:	d1c1      	bne.n	8009866 <_printf_float+0x33e>
 80098e2:	e680      	b.n	80095e6 <_printf_float+0xbe>
 80098e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098e6:	2a01      	cmp	r2, #1
 80098e8:	dc01      	bgt.n	80098ee <_printf_float+0x3c6>
 80098ea:	07db      	lsls	r3, r3, #31
 80098ec:	d53a      	bpl.n	8009964 <_printf_float+0x43c>
 80098ee:	2301      	movs	r3, #1
 80098f0:	4642      	mov	r2, r8
 80098f2:	4631      	mov	r1, r6
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b8      	blx	r7
 80098f8:	3001      	adds	r0, #1
 80098fa:	f43f ae74 	beq.w	80095e6 <_printf_float+0xbe>
 80098fe:	ee18 3a10 	vmov	r3, s16
 8009902:	4652      	mov	r2, sl
 8009904:	4631      	mov	r1, r6
 8009906:	4628      	mov	r0, r5
 8009908:	47b8      	blx	r7
 800990a:	3001      	adds	r0, #1
 800990c:	f43f ae6b 	beq.w	80095e6 <_printf_float+0xbe>
 8009910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009914:	2200      	movs	r2, #0
 8009916:	2300      	movs	r3, #0
 8009918:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800991c:	f7f7 f8f4 	bl	8000b08 <__aeabi_dcmpeq>
 8009920:	b9d8      	cbnz	r0, 800995a <_printf_float+0x432>
 8009922:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009926:	f108 0201 	add.w	r2, r8, #1
 800992a:	4631      	mov	r1, r6
 800992c:	4628      	mov	r0, r5
 800992e:	47b8      	blx	r7
 8009930:	3001      	adds	r0, #1
 8009932:	d10e      	bne.n	8009952 <_printf_float+0x42a>
 8009934:	e657      	b.n	80095e6 <_printf_float+0xbe>
 8009936:	2301      	movs	r3, #1
 8009938:	4652      	mov	r2, sl
 800993a:	4631      	mov	r1, r6
 800993c:	4628      	mov	r0, r5
 800993e:	47b8      	blx	r7
 8009940:	3001      	adds	r0, #1
 8009942:	f43f ae50 	beq.w	80095e6 <_printf_float+0xbe>
 8009946:	f108 0801 	add.w	r8, r8, #1
 800994a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800994c:	3b01      	subs	r3, #1
 800994e:	4543      	cmp	r3, r8
 8009950:	dcf1      	bgt.n	8009936 <_printf_float+0x40e>
 8009952:	464b      	mov	r3, r9
 8009954:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009958:	e6da      	b.n	8009710 <_printf_float+0x1e8>
 800995a:	f04f 0800 	mov.w	r8, #0
 800995e:	f104 0a1a 	add.w	sl, r4, #26
 8009962:	e7f2      	b.n	800994a <_printf_float+0x422>
 8009964:	2301      	movs	r3, #1
 8009966:	4642      	mov	r2, r8
 8009968:	e7df      	b.n	800992a <_printf_float+0x402>
 800996a:	2301      	movs	r3, #1
 800996c:	464a      	mov	r2, r9
 800996e:	4631      	mov	r1, r6
 8009970:	4628      	mov	r0, r5
 8009972:	47b8      	blx	r7
 8009974:	3001      	adds	r0, #1
 8009976:	f43f ae36 	beq.w	80095e6 <_printf_float+0xbe>
 800997a:	f108 0801 	add.w	r8, r8, #1
 800997e:	68e3      	ldr	r3, [r4, #12]
 8009980:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009982:	1a5b      	subs	r3, r3, r1
 8009984:	4543      	cmp	r3, r8
 8009986:	dcf0      	bgt.n	800996a <_printf_float+0x442>
 8009988:	e6f8      	b.n	800977c <_printf_float+0x254>
 800998a:	f04f 0800 	mov.w	r8, #0
 800998e:	f104 0919 	add.w	r9, r4, #25
 8009992:	e7f4      	b.n	800997e <_printf_float+0x456>

08009994 <_printf_common>:
 8009994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009998:	4616      	mov	r6, r2
 800999a:	4699      	mov	r9, r3
 800999c:	688a      	ldr	r2, [r1, #8]
 800999e:	690b      	ldr	r3, [r1, #16]
 80099a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099a4:	4293      	cmp	r3, r2
 80099a6:	bfb8      	it	lt
 80099a8:	4613      	movlt	r3, r2
 80099aa:	6033      	str	r3, [r6, #0]
 80099ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80099b0:	4607      	mov	r7, r0
 80099b2:	460c      	mov	r4, r1
 80099b4:	b10a      	cbz	r2, 80099ba <_printf_common+0x26>
 80099b6:	3301      	adds	r3, #1
 80099b8:	6033      	str	r3, [r6, #0]
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	0699      	lsls	r1, r3, #26
 80099be:	bf42      	ittt	mi
 80099c0:	6833      	ldrmi	r3, [r6, #0]
 80099c2:	3302      	addmi	r3, #2
 80099c4:	6033      	strmi	r3, [r6, #0]
 80099c6:	6825      	ldr	r5, [r4, #0]
 80099c8:	f015 0506 	ands.w	r5, r5, #6
 80099cc:	d106      	bne.n	80099dc <_printf_common+0x48>
 80099ce:	f104 0a19 	add.w	sl, r4, #25
 80099d2:	68e3      	ldr	r3, [r4, #12]
 80099d4:	6832      	ldr	r2, [r6, #0]
 80099d6:	1a9b      	subs	r3, r3, r2
 80099d8:	42ab      	cmp	r3, r5
 80099da:	dc26      	bgt.n	8009a2a <_printf_common+0x96>
 80099dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80099e0:	1e13      	subs	r3, r2, #0
 80099e2:	6822      	ldr	r2, [r4, #0]
 80099e4:	bf18      	it	ne
 80099e6:	2301      	movne	r3, #1
 80099e8:	0692      	lsls	r2, r2, #26
 80099ea:	d42b      	bmi.n	8009a44 <_printf_common+0xb0>
 80099ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099f0:	4649      	mov	r1, r9
 80099f2:	4638      	mov	r0, r7
 80099f4:	47c0      	blx	r8
 80099f6:	3001      	adds	r0, #1
 80099f8:	d01e      	beq.n	8009a38 <_printf_common+0xa4>
 80099fa:	6823      	ldr	r3, [r4, #0]
 80099fc:	6922      	ldr	r2, [r4, #16]
 80099fe:	f003 0306 	and.w	r3, r3, #6
 8009a02:	2b04      	cmp	r3, #4
 8009a04:	bf02      	ittt	eq
 8009a06:	68e5      	ldreq	r5, [r4, #12]
 8009a08:	6833      	ldreq	r3, [r6, #0]
 8009a0a:	1aed      	subeq	r5, r5, r3
 8009a0c:	68a3      	ldr	r3, [r4, #8]
 8009a0e:	bf0c      	ite	eq
 8009a10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a14:	2500      	movne	r5, #0
 8009a16:	4293      	cmp	r3, r2
 8009a18:	bfc4      	itt	gt
 8009a1a:	1a9b      	subgt	r3, r3, r2
 8009a1c:	18ed      	addgt	r5, r5, r3
 8009a1e:	2600      	movs	r6, #0
 8009a20:	341a      	adds	r4, #26
 8009a22:	42b5      	cmp	r5, r6
 8009a24:	d11a      	bne.n	8009a5c <_printf_common+0xc8>
 8009a26:	2000      	movs	r0, #0
 8009a28:	e008      	b.n	8009a3c <_printf_common+0xa8>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	4652      	mov	r2, sl
 8009a2e:	4649      	mov	r1, r9
 8009a30:	4638      	mov	r0, r7
 8009a32:	47c0      	blx	r8
 8009a34:	3001      	adds	r0, #1
 8009a36:	d103      	bne.n	8009a40 <_printf_common+0xac>
 8009a38:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a40:	3501      	adds	r5, #1
 8009a42:	e7c6      	b.n	80099d2 <_printf_common+0x3e>
 8009a44:	18e1      	adds	r1, r4, r3
 8009a46:	1c5a      	adds	r2, r3, #1
 8009a48:	2030      	movs	r0, #48	; 0x30
 8009a4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a4e:	4422      	add	r2, r4
 8009a50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a58:	3302      	adds	r3, #2
 8009a5a:	e7c7      	b.n	80099ec <_printf_common+0x58>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	4622      	mov	r2, r4
 8009a60:	4649      	mov	r1, r9
 8009a62:	4638      	mov	r0, r7
 8009a64:	47c0      	blx	r8
 8009a66:	3001      	adds	r0, #1
 8009a68:	d0e6      	beq.n	8009a38 <_printf_common+0xa4>
 8009a6a:	3601      	adds	r6, #1
 8009a6c:	e7d9      	b.n	8009a22 <_printf_common+0x8e>
	...

08009a70 <_printf_i>:
 8009a70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a74:	7e0f      	ldrb	r7, [r1, #24]
 8009a76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009a78:	2f78      	cmp	r7, #120	; 0x78
 8009a7a:	4691      	mov	r9, r2
 8009a7c:	4680      	mov	r8, r0
 8009a7e:	460c      	mov	r4, r1
 8009a80:	469a      	mov	sl, r3
 8009a82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009a86:	d807      	bhi.n	8009a98 <_printf_i+0x28>
 8009a88:	2f62      	cmp	r7, #98	; 0x62
 8009a8a:	d80a      	bhi.n	8009aa2 <_printf_i+0x32>
 8009a8c:	2f00      	cmp	r7, #0
 8009a8e:	f000 80d4 	beq.w	8009c3a <_printf_i+0x1ca>
 8009a92:	2f58      	cmp	r7, #88	; 0x58
 8009a94:	f000 80c0 	beq.w	8009c18 <_printf_i+0x1a8>
 8009a98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009aa0:	e03a      	b.n	8009b18 <_printf_i+0xa8>
 8009aa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009aa6:	2b15      	cmp	r3, #21
 8009aa8:	d8f6      	bhi.n	8009a98 <_printf_i+0x28>
 8009aaa:	a101      	add	r1, pc, #4	; (adr r1, 8009ab0 <_printf_i+0x40>)
 8009aac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ab0:	08009b09 	.word	0x08009b09
 8009ab4:	08009b1d 	.word	0x08009b1d
 8009ab8:	08009a99 	.word	0x08009a99
 8009abc:	08009a99 	.word	0x08009a99
 8009ac0:	08009a99 	.word	0x08009a99
 8009ac4:	08009a99 	.word	0x08009a99
 8009ac8:	08009b1d 	.word	0x08009b1d
 8009acc:	08009a99 	.word	0x08009a99
 8009ad0:	08009a99 	.word	0x08009a99
 8009ad4:	08009a99 	.word	0x08009a99
 8009ad8:	08009a99 	.word	0x08009a99
 8009adc:	08009c21 	.word	0x08009c21
 8009ae0:	08009b49 	.word	0x08009b49
 8009ae4:	08009bdb 	.word	0x08009bdb
 8009ae8:	08009a99 	.word	0x08009a99
 8009aec:	08009a99 	.word	0x08009a99
 8009af0:	08009c43 	.word	0x08009c43
 8009af4:	08009a99 	.word	0x08009a99
 8009af8:	08009b49 	.word	0x08009b49
 8009afc:	08009a99 	.word	0x08009a99
 8009b00:	08009a99 	.word	0x08009a99
 8009b04:	08009be3 	.word	0x08009be3
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	1d1a      	adds	r2, r3, #4
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	602a      	str	r2, [r5, #0]
 8009b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e09f      	b.n	8009c5c <_printf_i+0x1ec>
 8009b1c:	6820      	ldr	r0, [r4, #0]
 8009b1e:	682b      	ldr	r3, [r5, #0]
 8009b20:	0607      	lsls	r7, r0, #24
 8009b22:	f103 0104 	add.w	r1, r3, #4
 8009b26:	6029      	str	r1, [r5, #0]
 8009b28:	d501      	bpl.n	8009b2e <_printf_i+0xbe>
 8009b2a:	681e      	ldr	r6, [r3, #0]
 8009b2c:	e003      	b.n	8009b36 <_printf_i+0xc6>
 8009b2e:	0646      	lsls	r6, r0, #25
 8009b30:	d5fb      	bpl.n	8009b2a <_printf_i+0xba>
 8009b32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009b36:	2e00      	cmp	r6, #0
 8009b38:	da03      	bge.n	8009b42 <_printf_i+0xd2>
 8009b3a:	232d      	movs	r3, #45	; 0x2d
 8009b3c:	4276      	negs	r6, r6
 8009b3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b42:	485a      	ldr	r0, [pc, #360]	; (8009cac <_printf_i+0x23c>)
 8009b44:	230a      	movs	r3, #10
 8009b46:	e012      	b.n	8009b6e <_printf_i+0xfe>
 8009b48:	682b      	ldr	r3, [r5, #0]
 8009b4a:	6820      	ldr	r0, [r4, #0]
 8009b4c:	1d19      	adds	r1, r3, #4
 8009b4e:	6029      	str	r1, [r5, #0]
 8009b50:	0605      	lsls	r5, r0, #24
 8009b52:	d501      	bpl.n	8009b58 <_printf_i+0xe8>
 8009b54:	681e      	ldr	r6, [r3, #0]
 8009b56:	e002      	b.n	8009b5e <_printf_i+0xee>
 8009b58:	0641      	lsls	r1, r0, #25
 8009b5a:	d5fb      	bpl.n	8009b54 <_printf_i+0xe4>
 8009b5c:	881e      	ldrh	r6, [r3, #0]
 8009b5e:	4853      	ldr	r0, [pc, #332]	; (8009cac <_printf_i+0x23c>)
 8009b60:	2f6f      	cmp	r7, #111	; 0x6f
 8009b62:	bf0c      	ite	eq
 8009b64:	2308      	moveq	r3, #8
 8009b66:	230a      	movne	r3, #10
 8009b68:	2100      	movs	r1, #0
 8009b6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b6e:	6865      	ldr	r5, [r4, #4]
 8009b70:	60a5      	str	r5, [r4, #8]
 8009b72:	2d00      	cmp	r5, #0
 8009b74:	bfa2      	ittt	ge
 8009b76:	6821      	ldrge	r1, [r4, #0]
 8009b78:	f021 0104 	bicge.w	r1, r1, #4
 8009b7c:	6021      	strge	r1, [r4, #0]
 8009b7e:	b90e      	cbnz	r6, 8009b84 <_printf_i+0x114>
 8009b80:	2d00      	cmp	r5, #0
 8009b82:	d04b      	beq.n	8009c1c <_printf_i+0x1ac>
 8009b84:	4615      	mov	r5, r2
 8009b86:	fbb6 f1f3 	udiv	r1, r6, r3
 8009b8a:	fb03 6711 	mls	r7, r3, r1, r6
 8009b8e:	5dc7      	ldrb	r7, [r0, r7]
 8009b90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009b94:	4637      	mov	r7, r6
 8009b96:	42bb      	cmp	r3, r7
 8009b98:	460e      	mov	r6, r1
 8009b9a:	d9f4      	bls.n	8009b86 <_printf_i+0x116>
 8009b9c:	2b08      	cmp	r3, #8
 8009b9e:	d10b      	bne.n	8009bb8 <_printf_i+0x148>
 8009ba0:	6823      	ldr	r3, [r4, #0]
 8009ba2:	07de      	lsls	r6, r3, #31
 8009ba4:	d508      	bpl.n	8009bb8 <_printf_i+0x148>
 8009ba6:	6923      	ldr	r3, [r4, #16]
 8009ba8:	6861      	ldr	r1, [r4, #4]
 8009baa:	4299      	cmp	r1, r3
 8009bac:	bfde      	ittt	le
 8009bae:	2330      	movle	r3, #48	; 0x30
 8009bb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009bb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009bb8:	1b52      	subs	r2, r2, r5
 8009bba:	6122      	str	r2, [r4, #16]
 8009bbc:	f8cd a000 	str.w	sl, [sp]
 8009bc0:	464b      	mov	r3, r9
 8009bc2:	aa03      	add	r2, sp, #12
 8009bc4:	4621      	mov	r1, r4
 8009bc6:	4640      	mov	r0, r8
 8009bc8:	f7ff fee4 	bl	8009994 <_printf_common>
 8009bcc:	3001      	adds	r0, #1
 8009bce:	d14a      	bne.n	8009c66 <_printf_i+0x1f6>
 8009bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd4:	b004      	add	sp, #16
 8009bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bda:	6823      	ldr	r3, [r4, #0]
 8009bdc:	f043 0320 	orr.w	r3, r3, #32
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	4833      	ldr	r0, [pc, #204]	; (8009cb0 <_printf_i+0x240>)
 8009be4:	2778      	movs	r7, #120	; 0x78
 8009be6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	6829      	ldr	r1, [r5, #0]
 8009bee:	061f      	lsls	r7, r3, #24
 8009bf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8009bf4:	d402      	bmi.n	8009bfc <_printf_i+0x18c>
 8009bf6:	065f      	lsls	r7, r3, #25
 8009bf8:	bf48      	it	mi
 8009bfa:	b2b6      	uxthmi	r6, r6
 8009bfc:	07df      	lsls	r7, r3, #31
 8009bfe:	bf48      	it	mi
 8009c00:	f043 0320 	orrmi.w	r3, r3, #32
 8009c04:	6029      	str	r1, [r5, #0]
 8009c06:	bf48      	it	mi
 8009c08:	6023      	strmi	r3, [r4, #0]
 8009c0a:	b91e      	cbnz	r6, 8009c14 <_printf_i+0x1a4>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	f023 0320 	bic.w	r3, r3, #32
 8009c12:	6023      	str	r3, [r4, #0]
 8009c14:	2310      	movs	r3, #16
 8009c16:	e7a7      	b.n	8009b68 <_printf_i+0xf8>
 8009c18:	4824      	ldr	r0, [pc, #144]	; (8009cac <_printf_i+0x23c>)
 8009c1a:	e7e4      	b.n	8009be6 <_printf_i+0x176>
 8009c1c:	4615      	mov	r5, r2
 8009c1e:	e7bd      	b.n	8009b9c <_printf_i+0x12c>
 8009c20:	682b      	ldr	r3, [r5, #0]
 8009c22:	6826      	ldr	r6, [r4, #0]
 8009c24:	6961      	ldr	r1, [r4, #20]
 8009c26:	1d18      	adds	r0, r3, #4
 8009c28:	6028      	str	r0, [r5, #0]
 8009c2a:	0635      	lsls	r5, r6, #24
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	d501      	bpl.n	8009c34 <_printf_i+0x1c4>
 8009c30:	6019      	str	r1, [r3, #0]
 8009c32:	e002      	b.n	8009c3a <_printf_i+0x1ca>
 8009c34:	0670      	lsls	r0, r6, #25
 8009c36:	d5fb      	bpl.n	8009c30 <_printf_i+0x1c0>
 8009c38:	8019      	strh	r1, [r3, #0]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	6123      	str	r3, [r4, #16]
 8009c3e:	4615      	mov	r5, r2
 8009c40:	e7bc      	b.n	8009bbc <_printf_i+0x14c>
 8009c42:	682b      	ldr	r3, [r5, #0]
 8009c44:	1d1a      	adds	r2, r3, #4
 8009c46:	602a      	str	r2, [r5, #0]
 8009c48:	681d      	ldr	r5, [r3, #0]
 8009c4a:	6862      	ldr	r2, [r4, #4]
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	4628      	mov	r0, r5
 8009c50:	f7f6 fade 	bl	8000210 <memchr>
 8009c54:	b108      	cbz	r0, 8009c5a <_printf_i+0x1ea>
 8009c56:	1b40      	subs	r0, r0, r5
 8009c58:	6060      	str	r0, [r4, #4]
 8009c5a:	6863      	ldr	r3, [r4, #4]
 8009c5c:	6123      	str	r3, [r4, #16]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c64:	e7aa      	b.n	8009bbc <_printf_i+0x14c>
 8009c66:	6923      	ldr	r3, [r4, #16]
 8009c68:	462a      	mov	r2, r5
 8009c6a:	4649      	mov	r1, r9
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	47d0      	blx	sl
 8009c70:	3001      	adds	r0, #1
 8009c72:	d0ad      	beq.n	8009bd0 <_printf_i+0x160>
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	079b      	lsls	r3, r3, #30
 8009c78:	d413      	bmi.n	8009ca2 <_printf_i+0x232>
 8009c7a:	68e0      	ldr	r0, [r4, #12]
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	4298      	cmp	r0, r3
 8009c80:	bfb8      	it	lt
 8009c82:	4618      	movlt	r0, r3
 8009c84:	e7a6      	b.n	8009bd4 <_printf_i+0x164>
 8009c86:	2301      	movs	r3, #1
 8009c88:	4632      	mov	r2, r6
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	4640      	mov	r0, r8
 8009c8e:	47d0      	blx	sl
 8009c90:	3001      	adds	r0, #1
 8009c92:	d09d      	beq.n	8009bd0 <_printf_i+0x160>
 8009c94:	3501      	adds	r5, #1
 8009c96:	68e3      	ldr	r3, [r4, #12]
 8009c98:	9903      	ldr	r1, [sp, #12]
 8009c9a:	1a5b      	subs	r3, r3, r1
 8009c9c:	42ab      	cmp	r3, r5
 8009c9e:	dcf2      	bgt.n	8009c86 <_printf_i+0x216>
 8009ca0:	e7eb      	b.n	8009c7a <_printf_i+0x20a>
 8009ca2:	2500      	movs	r5, #0
 8009ca4:	f104 0619 	add.w	r6, r4, #25
 8009ca8:	e7f5      	b.n	8009c96 <_printf_i+0x226>
 8009caa:	bf00      	nop
 8009cac:	0800cb42 	.word	0x0800cb42
 8009cb0:	0800cb53 	.word	0x0800cb53

08009cb4 <std>:
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	b510      	push	{r4, lr}
 8009cb8:	4604      	mov	r4, r0
 8009cba:	e9c0 3300 	strd	r3, r3, [r0]
 8009cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cc2:	6083      	str	r3, [r0, #8]
 8009cc4:	8181      	strh	r1, [r0, #12]
 8009cc6:	6643      	str	r3, [r0, #100]	; 0x64
 8009cc8:	81c2      	strh	r2, [r0, #14]
 8009cca:	6183      	str	r3, [r0, #24]
 8009ccc:	4619      	mov	r1, r3
 8009cce:	2208      	movs	r2, #8
 8009cd0:	305c      	adds	r0, #92	; 0x5c
 8009cd2:	f000 f914 	bl	8009efe <memset>
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	; (8009d0c <std+0x58>)
 8009cd8:	6263      	str	r3, [r4, #36]	; 0x24
 8009cda:	4b0d      	ldr	r3, [pc, #52]	; (8009d10 <std+0x5c>)
 8009cdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8009cde:	4b0d      	ldr	r3, [pc, #52]	; (8009d14 <std+0x60>)
 8009ce0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ce2:	4b0d      	ldr	r3, [pc, #52]	; (8009d18 <std+0x64>)
 8009ce4:	6323      	str	r3, [r4, #48]	; 0x30
 8009ce6:	4b0d      	ldr	r3, [pc, #52]	; (8009d1c <std+0x68>)
 8009ce8:	6224      	str	r4, [r4, #32]
 8009cea:	429c      	cmp	r4, r3
 8009cec:	d006      	beq.n	8009cfc <std+0x48>
 8009cee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009cf2:	4294      	cmp	r4, r2
 8009cf4:	d002      	beq.n	8009cfc <std+0x48>
 8009cf6:	33d0      	adds	r3, #208	; 0xd0
 8009cf8:	429c      	cmp	r4, r3
 8009cfa:	d105      	bne.n	8009d08 <std+0x54>
 8009cfc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d04:	f000 b98a 	b.w	800a01c <__retarget_lock_init_recursive>
 8009d08:	bd10      	pop	{r4, pc}
 8009d0a:	bf00      	nop
 8009d0c:	08009e79 	.word	0x08009e79
 8009d10:	08009e9b 	.word	0x08009e9b
 8009d14:	08009ed3 	.word	0x08009ed3
 8009d18:	08009ef7 	.word	0x08009ef7
 8009d1c:	20000954 	.word	0x20000954

08009d20 <stdio_exit_handler>:
 8009d20:	4a02      	ldr	r2, [pc, #8]	; (8009d2c <stdio_exit_handler+0xc>)
 8009d22:	4903      	ldr	r1, [pc, #12]	; (8009d30 <stdio_exit_handler+0x10>)
 8009d24:	4803      	ldr	r0, [pc, #12]	; (8009d34 <stdio_exit_handler+0x14>)
 8009d26:	f000 b869 	b.w	8009dfc <_fwalk_sglue>
 8009d2a:	bf00      	nop
 8009d2c:	20000018 	.word	0x20000018
 8009d30:	0800c349 	.word	0x0800c349
 8009d34:	20000190 	.word	0x20000190

08009d38 <cleanup_stdio>:
 8009d38:	6841      	ldr	r1, [r0, #4]
 8009d3a:	4b0c      	ldr	r3, [pc, #48]	; (8009d6c <cleanup_stdio+0x34>)
 8009d3c:	4299      	cmp	r1, r3
 8009d3e:	b510      	push	{r4, lr}
 8009d40:	4604      	mov	r4, r0
 8009d42:	d001      	beq.n	8009d48 <cleanup_stdio+0x10>
 8009d44:	f002 fb00 	bl	800c348 <_fflush_r>
 8009d48:	68a1      	ldr	r1, [r4, #8]
 8009d4a:	4b09      	ldr	r3, [pc, #36]	; (8009d70 <cleanup_stdio+0x38>)
 8009d4c:	4299      	cmp	r1, r3
 8009d4e:	d002      	beq.n	8009d56 <cleanup_stdio+0x1e>
 8009d50:	4620      	mov	r0, r4
 8009d52:	f002 faf9 	bl	800c348 <_fflush_r>
 8009d56:	68e1      	ldr	r1, [r4, #12]
 8009d58:	4b06      	ldr	r3, [pc, #24]	; (8009d74 <cleanup_stdio+0x3c>)
 8009d5a:	4299      	cmp	r1, r3
 8009d5c:	d004      	beq.n	8009d68 <cleanup_stdio+0x30>
 8009d5e:	4620      	mov	r0, r4
 8009d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d64:	f002 baf0 	b.w	800c348 <_fflush_r>
 8009d68:	bd10      	pop	{r4, pc}
 8009d6a:	bf00      	nop
 8009d6c:	20000954 	.word	0x20000954
 8009d70:	200009bc 	.word	0x200009bc
 8009d74:	20000a24 	.word	0x20000a24

08009d78 <global_stdio_init.part.0>:
 8009d78:	b510      	push	{r4, lr}
 8009d7a:	4b0b      	ldr	r3, [pc, #44]	; (8009da8 <global_stdio_init.part.0+0x30>)
 8009d7c:	4c0b      	ldr	r4, [pc, #44]	; (8009dac <global_stdio_init.part.0+0x34>)
 8009d7e:	4a0c      	ldr	r2, [pc, #48]	; (8009db0 <global_stdio_init.part.0+0x38>)
 8009d80:	601a      	str	r2, [r3, #0]
 8009d82:	4620      	mov	r0, r4
 8009d84:	2200      	movs	r2, #0
 8009d86:	2104      	movs	r1, #4
 8009d88:	f7ff ff94 	bl	8009cb4 <std>
 8009d8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009d90:	2201      	movs	r2, #1
 8009d92:	2109      	movs	r1, #9
 8009d94:	f7ff ff8e 	bl	8009cb4 <std>
 8009d98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009d9c:	2202      	movs	r2, #2
 8009d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009da2:	2112      	movs	r1, #18
 8009da4:	f7ff bf86 	b.w	8009cb4 <std>
 8009da8:	20000a8c 	.word	0x20000a8c
 8009dac:	20000954 	.word	0x20000954
 8009db0:	08009d21 	.word	0x08009d21

08009db4 <__sfp_lock_acquire>:
 8009db4:	4801      	ldr	r0, [pc, #4]	; (8009dbc <__sfp_lock_acquire+0x8>)
 8009db6:	f000 b932 	b.w	800a01e <__retarget_lock_acquire_recursive>
 8009dba:	bf00      	nop
 8009dbc:	20000a95 	.word	0x20000a95

08009dc0 <__sfp_lock_release>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	; (8009dc8 <__sfp_lock_release+0x8>)
 8009dc2:	f000 b92d 	b.w	800a020 <__retarget_lock_release_recursive>
 8009dc6:	bf00      	nop
 8009dc8:	20000a95 	.word	0x20000a95

08009dcc <__sinit>:
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	4604      	mov	r4, r0
 8009dd0:	f7ff fff0 	bl	8009db4 <__sfp_lock_acquire>
 8009dd4:	6a23      	ldr	r3, [r4, #32]
 8009dd6:	b11b      	cbz	r3, 8009de0 <__sinit+0x14>
 8009dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ddc:	f7ff bff0 	b.w	8009dc0 <__sfp_lock_release>
 8009de0:	4b04      	ldr	r3, [pc, #16]	; (8009df4 <__sinit+0x28>)
 8009de2:	6223      	str	r3, [r4, #32]
 8009de4:	4b04      	ldr	r3, [pc, #16]	; (8009df8 <__sinit+0x2c>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1f5      	bne.n	8009dd8 <__sinit+0xc>
 8009dec:	f7ff ffc4 	bl	8009d78 <global_stdio_init.part.0>
 8009df0:	e7f2      	b.n	8009dd8 <__sinit+0xc>
 8009df2:	bf00      	nop
 8009df4:	08009d39 	.word	0x08009d39
 8009df8:	20000a8c 	.word	0x20000a8c

08009dfc <_fwalk_sglue>:
 8009dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e00:	4607      	mov	r7, r0
 8009e02:	4688      	mov	r8, r1
 8009e04:	4614      	mov	r4, r2
 8009e06:	2600      	movs	r6, #0
 8009e08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e0c:	f1b9 0901 	subs.w	r9, r9, #1
 8009e10:	d505      	bpl.n	8009e1e <_fwalk_sglue+0x22>
 8009e12:	6824      	ldr	r4, [r4, #0]
 8009e14:	2c00      	cmp	r4, #0
 8009e16:	d1f7      	bne.n	8009e08 <_fwalk_sglue+0xc>
 8009e18:	4630      	mov	r0, r6
 8009e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e1e:	89ab      	ldrh	r3, [r5, #12]
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d907      	bls.n	8009e34 <_fwalk_sglue+0x38>
 8009e24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	d003      	beq.n	8009e34 <_fwalk_sglue+0x38>
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	4638      	mov	r0, r7
 8009e30:	47c0      	blx	r8
 8009e32:	4306      	orrs	r6, r0
 8009e34:	3568      	adds	r5, #104	; 0x68
 8009e36:	e7e9      	b.n	8009e0c <_fwalk_sglue+0x10>

08009e38 <siprintf>:
 8009e38:	b40e      	push	{r1, r2, r3}
 8009e3a:	b500      	push	{lr}
 8009e3c:	b09c      	sub	sp, #112	; 0x70
 8009e3e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e40:	9002      	str	r0, [sp, #8]
 8009e42:	9006      	str	r0, [sp, #24]
 8009e44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e48:	4809      	ldr	r0, [pc, #36]	; (8009e70 <siprintf+0x38>)
 8009e4a:	9107      	str	r1, [sp, #28]
 8009e4c:	9104      	str	r1, [sp, #16]
 8009e4e:	4909      	ldr	r1, [pc, #36]	; (8009e74 <siprintf+0x3c>)
 8009e50:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e54:	9105      	str	r1, [sp, #20]
 8009e56:	6800      	ldr	r0, [r0, #0]
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	a902      	add	r1, sp, #8
 8009e5c:	f002 f8f0 	bl	800c040 <_svfiprintf_r>
 8009e60:	9b02      	ldr	r3, [sp, #8]
 8009e62:	2200      	movs	r2, #0
 8009e64:	701a      	strb	r2, [r3, #0]
 8009e66:	b01c      	add	sp, #112	; 0x70
 8009e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e6c:	b003      	add	sp, #12
 8009e6e:	4770      	bx	lr
 8009e70:	200001dc 	.word	0x200001dc
 8009e74:	ffff0208 	.word	0xffff0208

08009e78 <__sread>:
 8009e78:	b510      	push	{r4, lr}
 8009e7a:	460c      	mov	r4, r1
 8009e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e80:	f000 f87e 	bl	8009f80 <_read_r>
 8009e84:	2800      	cmp	r0, #0
 8009e86:	bfab      	itete	ge
 8009e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8009e8c:	181b      	addge	r3, r3, r0
 8009e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e92:	bfac      	ite	ge
 8009e94:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e96:	81a3      	strhlt	r3, [r4, #12]
 8009e98:	bd10      	pop	{r4, pc}

08009e9a <__swrite>:
 8009e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9e:	461f      	mov	r7, r3
 8009ea0:	898b      	ldrh	r3, [r1, #12]
 8009ea2:	05db      	lsls	r3, r3, #23
 8009ea4:	4605      	mov	r5, r0
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	4616      	mov	r6, r2
 8009eaa:	d505      	bpl.n	8009eb8 <__swrite+0x1e>
 8009eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f000 f852 	bl	8009f5c <_lseek_r>
 8009eb8:	89a3      	ldrh	r3, [r4, #12]
 8009eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	4632      	mov	r2, r6
 8009ec6:	463b      	mov	r3, r7
 8009ec8:	4628      	mov	r0, r5
 8009eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ece:	f000 b869 	b.w	8009fa4 <_write_r>

08009ed2 <__sseek>:
 8009ed2:	b510      	push	{r4, lr}
 8009ed4:	460c      	mov	r4, r1
 8009ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eda:	f000 f83f 	bl	8009f5c <_lseek_r>
 8009ede:	1c43      	adds	r3, r0, #1
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	bf15      	itete	ne
 8009ee4:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009eee:	81a3      	strheq	r3, [r4, #12]
 8009ef0:	bf18      	it	ne
 8009ef2:	81a3      	strhne	r3, [r4, #12]
 8009ef4:	bd10      	pop	{r4, pc}

08009ef6 <__sclose>:
 8009ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009efa:	f000 b81f 	b.w	8009f3c <_close_r>

08009efe <memset>:
 8009efe:	4402      	add	r2, r0
 8009f00:	4603      	mov	r3, r0
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d100      	bne.n	8009f08 <memset+0xa>
 8009f06:	4770      	bx	lr
 8009f08:	f803 1b01 	strb.w	r1, [r3], #1
 8009f0c:	e7f9      	b.n	8009f02 <memset+0x4>

08009f0e <strncmp>:
 8009f0e:	b510      	push	{r4, lr}
 8009f10:	b16a      	cbz	r2, 8009f2e <strncmp+0x20>
 8009f12:	3901      	subs	r1, #1
 8009f14:	1884      	adds	r4, r0, r2
 8009f16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f1a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d103      	bne.n	8009f2a <strncmp+0x1c>
 8009f22:	42a0      	cmp	r0, r4
 8009f24:	d001      	beq.n	8009f2a <strncmp+0x1c>
 8009f26:	2a00      	cmp	r2, #0
 8009f28:	d1f5      	bne.n	8009f16 <strncmp+0x8>
 8009f2a:	1ad0      	subs	r0, r2, r3
 8009f2c:	bd10      	pop	{r4, pc}
 8009f2e:	4610      	mov	r0, r2
 8009f30:	e7fc      	b.n	8009f2c <strncmp+0x1e>
	...

08009f34 <_localeconv_r>:
 8009f34:	4800      	ldr	r0, [pc, #0]	; (8009f38 <_localeconv_r+0x4>)
 8009f36:	4770      	bx	lr
 8009f38:	20000114 	.word	0x20000114

08009f3c <_close_r>:
 8009f3c:	b538      	push	{r3, r4, r5, lr}
 8009f3e:	4d06      	ldr	r5, [pc, #24]	; (8009f58 <_close_r+0x1c>)
 8009f40:	2300      	movs	r3, #0
 8009f42:	4604      	mov	r4, r0
 8009f44:	4608      	mov	r0, r1
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	f7f8 ffb3 	bl	8002eb2 <_close>
 8009f4c:	1c43      	adds	r3, r0, #1
 8009f4e:	d102      	bne.n	8009f56 <_close_r+0x1a>
 8009f50:	682b      	ldr	r3, [r5, #0]
 8009f52:	b103      	cbz	r3, 8009f56 <_close_r+0x1a>
 8009f54:	6023      	str	r3, [r4, #0]
 8009f56:	bd38      	pop	{r3, r4, r5, pc}
 8009f58:	20000a90 	.word	0x20000a90

08009f5c <_lseek_r>:
 8009f5c:	b538      	push	{r3, r4, r5, lr}
 8009f5e:	4d07      	ldr	r5, [pc, #28]	; (8009f7c <_lseek_r+0x20>)
 8009f60:	4604      	mov	r4, r0
 8009f62:	4608      	mov	r0, r1
 8009f64:	4611      	mov	r1, r2
 8009f66:	2200      	movs	r2, #0
 8009f68:	602a      	str	r2, [r5, #0]
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	f7f8 ffc8 	bl	8002f00 <_lseek>
 8009f70:	1c43      	adds	r3, r0, #1
 8009f72:	d102      	bne.n	8009f7a <_lseek_r+0x1e>
 8009f74:	682b      	ldr	r3, [r5, #0]
 8009f76:	b103      	cbz	r3, 8009f7a <_lseek_r+0x1e>
 8009f78:	6023      	str	r3, [r4, #0]
 8009f7a:	bd38      	pop	{r3, r4, r5, pc}
 8009f7c:	20000a90 	.word	0x20000a90

08009f80 <_read_r>:
 8009f80:	b538      	push	{r3, r4, r5, lr}
 8009f82:	4d07      	ldr	r5, [pc, #28]	; (8009fa0 <_read_r+0x20>)
 8009f84:	4604      	mov	r4, r0
 8009f86:	4608      	mov	r0, r1
 8009f88:	4611      	mov	r1, r2
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	602a      	str	r2, [r5, #0]
 8009f8e:	461a      	mov	r2, r3
 8009f90:	f7f8 ff56 	bl	8002e40 <_read>
 8009f94:	1c43      	adds	r3, r0, #1
 8009f96:	d102      	bne.n	8009f9e <_read_r+0x1e>
 8009f98:	682b      	ldr	r3, [r5, #0]
 8009f9a:	b103      	cbz	r3, 8009f9e <_read_r+0x1e>
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	bd38      	pop	{r3, r4, r5, pc}
 8009fa0:	20000a90 	.word	0x20000a90

08009fa4 <_write_r>:
 8009fa4:	b538      	push	{r3, r4, r5, lr}
 8009fa6:	4d07      	ldr	r5, [pc, #28]	; (8009fc4 <_write_r+0x20>)
 8009fa8:	4604      	mov	r4, r0
 8009faa:	4608      	mov	r0, r1
 8009fac:	4611      	mov	r1, r2
 8009fae:	2200      	movs	r2, #0
 8009fb0:	602a      	str	r2, [r5, #0]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	f7f8 ff61 	bl	8002e7a <_write>
 8009fb8:	1c43      	adds	r3, r0, #1
 8009fba:	d102      	bne.n	8009fc2 <_write_r+0x1e>
 8009fbc:	682b      	ldr	r3, [r5, #0]
 8009fbe:	b103      	cbz	r3, 8009fc2 <_write_r+0x1e>
 8009fc0:	6023      	str	r3, [r4, #0]
 8009fc2:	bd38      	pop	{r3, r4, r5, pc}
 8009fc4:	20000a90 	.word	0x20000a90

08009fc8 <__errno>:
 8009fc8:	4b01      	ldr	r3, [pc, #4]	; (8009fd0 <__errno+0x8>)
 8009fca:	6818      	ldr	r0, [r3, #0]
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	200001dc 	.word	0x200001dc

08009fd4 <__libc_init_array>:
 8009fd4:	b570      	push	{r4, r5, r6, lr}
 8009fd6:	4d0d      	ldr	r5, [pc, #52]	; (800a00c <__libc_init_array+0x38>)
 8009fd8:	4c0d      	ldr	r4, [pc, #52]	; (800a010 <__libc_init_array+0x3c>)
 8009fda:	1b64      	subs	r4, r4, r5
 8009fdc:	10a4      	asrs	r4, r4, #2
 8009fde:	2600      	movs	r6, #0
 8009fe0:	42a6      	cmp	r6, r4
 8009fe2:	d109      	bne.n	8009ff8 <__libc_init_array+0x24>
 8009fe4:	4d0b      	ldr	r5, [pc, #44]	; (800a014 <__libc_init_array+0x40>)
 8009fe6:	4c0c      	ldr	r4, [pc, #48]	; (800a018 <__libc_init_array+0x44>)
 8009fe8:	f002 fd26 	bl	800ca38 <_init>
 8009fec:	1b64      	subs	r4, r4, r5
 8009fee:	10a4      	asrs	r4, r4, #2
 8009ff0:	2600      	movs	r6, #0
 8009ff2:	42a6      	cmp	r6, r4
 8009ff4:	d105      	bne.n	800a002 <__libc_init_array+0x2e>
 8009ff6:	bd70      	pop	{r4, r5, r6, pc}
 8009ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ffc:	4798      	blx	r3
 8009ffe:	3601      	adds	r6, #1
 800a000:	e7ee      	b.n	8009fe0 <__libc_init_array+0xc>
 800a002:	f855 3b04 	ldr.w	r3, [r5], #4
 800a006:	4798      	blx	r3
 800a008:	3601      	adds	r6, #1
 800a00a:	e7f2      	b.n	8009ff2 <__libc_init_array+0x1e>
 800a00c:	0800cf0c 	.word	0x0800cf0c
 800a010:	0800cf0c 	.word	0x0800cf0c
 800a014:	0800cf0c 	.word	0x0800cf0c
 800a018:	0800cf10 	.word	0x0800cf10

0800a01c <__retarget_lock_init_recursive>:
 800a01c:	4770      	bx	lr

0800a01e <__retarget_lock_acquire_recursive>:
 800a01e:	4770      	bx	lr

0800a020 <__retarget_lock_release_recursive>:
 800a020:	4770      	bx	lr

0800a022 <memcpy>:
 800a022:	440a      	add	r2, r1
 800a024:	4291      	cmp	r1, r2
 800a026:	f100 33ff 	add.w	r3, r0, #4294967295
 800a02a:	d100      	bne.n	800a02e <memcpy+0xc>
 800a02c:	4770      	bx	lr
 800a02e:	b510      	push	{r4, lr}
 800a030:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a034:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a038:	4291      	cmp	r1, r2
 800a03a:	d1f9      	bne.n	800a030 <memcpy+0xe>
 800a03c:	bd10      	pop	{r4, pc}
	...

0800a040 <nan>:
 800a040:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a048 <nan+0x8>
 800a044:	4770      	bx	lr
 800a046:	bf00      	nop
 800a048:	00000000 	.word	0x00000000
 800a04c:	7ff80000 	.word	0x7ff80000

0800a050 <quorem>:
 800a050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a054:	6903      	ldr	r3, [r0, #16]
 800a056:	690c      	ldr	r4, [r1, #16]
 800a058:	42a3      	cmp	r3, r4
 800a05a:	4607      	mov	r7, r0
 800a05c:	db7e      	blt.n	800a15c <quorem+0x10c>
 800a05e:	3c01      	subs	r4, #1
 800a060:	f101 0814 	add.w	r8, r1, #20
 800a064:	f100 0514 	add.w	r5, r0, #20
 800a068:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a06c:	9301      	str	r3, [sp, #4]
 800a06e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a076:	3301      	adds	r3, #1
 800a078:	429a      	cmp	r2, r3
 800a07a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a07e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a082:	fbb2 f6f3 	udiv	r6, r2, r3
 800a086:	d331      	bcc.n	800a0ec <quorem+0x9c>
 800a088:	f04f 0e00 	mov.w	lr, #0
 800a08c:	4640      	mov	r0, r8
 800a08e:	46ac      	mov	ip, r5
 800a090:	46f2      	mov	sl, lr
 800a092:	f850 2b04 	ldr.w	r2, [r0], #4
 800a096:	b293      	uxth	r3, r2
 800a098:	fb06 e303 	mla	r3, r6, r3, lr
 800a09c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a0a0:	0c1a      	lsrs	r2, r3, #16
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a0a8:	f8dc a000 	ldr.w	sl, [ip]
 800a0ac:	fa13 f38a 	uxtah	r3, r3, sl
 800a0b0:	fb06 220e 	mla	r2, r6, lr, r2
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	9b00      	ldr	r3, [sp, #0]
 800a0b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a0bc:	b292      	uxth	r2, r2
 800a0be:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a0c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0c6:	f8bd 3000 	ldrh.w	r3, [sp]
 800a0ca:	4581      	cmp	r9, r0
 800a0cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0d0:	f84c 3b04 	str.w	r3, [ip], #4
 800a0d4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a0d8:	d2db      	bcs.n	800a092 <quorem+0x42>
 800a0da:	f855 300b 	ldr.w	r3, [r5, fp]
 800a0de:	b92b      	cbnz	r3, 800a0ec <quorem+0x9c>
 800a0e0:	9b01      	ldr	r3, [sp, #4]
 800a0e2:	3b04      	subs	r3, #4
 800a0e4:	429d      	cmp	r5, r3
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	d32c      	bcc.n	800a144 <quorem+0xf4>
 800a0ea:	613c      	str	r4, [r7, #16]
 800a0ec:	4638      	mov	r0, r7
 800a0ee:	f001 fd59 	bl	800bba4 <__mcmp>
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	db22      	blt.n	800a13c <quorem+0xec>
 800a0f6:	3601      	adds	r6, #1
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	2000      	movs	r0, #0
 800a0fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a100:	f8d1 c000 	ldr.w	ip, [r1]
 800a104:	b293      	uxth	r3, r2
 800a106:	1ac3      	subs	r3, r0, r3
 800a108:	0c12      	lsrs	r2, r2, #16
 800a10a:	fa13 f38c 	uxtah	r3, r3, ip
 800a10e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a112:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a116:	b29b      	uxth	r3, r3
 800a118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a11c:	45c1      	cmp	r9, r8
 800a11e:	f841 3b04 	str.w	r3, [r1], #4
 800a122:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a126:	d2e9      	bcs.n	800a0fc <quorem+0xac>
 800a128:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a12c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a130:	b922      	cbnz	r2, 800a13c <quorem+0xec>
 800a132:	3b04      	subs	r3, #4
 800a134:	429d      	cmp	r5, r3
 800a136:	461a      	mov	r2, r3
 800a138:	d30a      	bcc.n	800a150 <quorem+0x100>
 800a13a:	613c      	str	r4, [r7, #16]
 800a13c:	4630      	mov	r0, r6
 800a13e:	b003      	add	sp, #12
 800a140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a144:	6812      	ldr	r2, [r2, #0]
 800a146:	3b04      	subs	r3, #4
 800a148:	2a00      	cmp	r2, #0
 800a14a:	d1ce      	bne.n	800a0ea <quorem+0x9a>
 800a14c:	3c01      	subs	r4, #1
 800a14e:	e7c9      	b.n	800a0e4 <quorem+0x94>
 800a150:	6812      	ldr	r2, [r2, #0]
 800a152:	3b04      	subs	r3, #4
 800a154:	2a00      	cmp	r2, #0
 800a156:	d1f0      	bne.n	800a13a <quorem+0xea>
 800a158:	3c01      	subs	r4, #1
 800a15a:	e7eb      	b.n	800a134 <quorem+0xe4>
 800a15c:	2000      	movs	r0, #0
 800a15e:	e7ee      	b.n	800a13e <quorem+0xee>

0800a160 <_dtoa_r>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	ed2d 8b04 	vpush	{d8-d9}
 800a168:	69c5      	ldr	r5, [r0, #28]
 800a16a:	b093      	sub	sp, #76	; 0x4c
 800a16c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a170:	ec57 6b10 	vmov	r6, r7, d0
 800a174:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a178:	9107      	str	r1, [sp, #28]
 800a17a:	4604      	mov	r4, r0
 800a17c:	920a      	str	r2, [sp, #40]	; 0x28
 800a17e:	930d      	str	r3, [sp, #52]	; 0x34
 800a180:	b975      	cbnz	r5, 800a1a0 <_dtoa_r+0x40>
 800a182:	2010      	movs	r0, #16
 800a184:	f001 f982 	bl	800b48c <malloc>
 800a188:	4602      	mov	r2, r0
 800a18a:	61e0      	str	r0, [r4, #28]
 800a18c:	b920      	cbnz	r0, 800a198 <_dtoa_r+0x38>
 800a18e:	4bae      	ldr	r3, [pc, #696]	; (800a448 <_dtoa_r+0x2e8>)
 800a190:	21ef      	movs	r1, #239	; 0xef
 800a192:	48ae      	ldr	r0, [pc, #696]	; (800a44c <_dtoa_r+0x2ec>)
 800a194:	f002 f92a 	bl	800c3ec <__assert_func>
 800a198:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a19c:	6005      	str	r5, [r0, #0]
 800a19e:	60c5      	str	r5, [r0, #12]
 800a1a0:	69e3      	ldr	r3, [r4, #28]
 800a1a2:	6819      	ldr	r1, [r3, #0]
 800a1a4:	b151      	cbz	r1, 800a1bc <_dtoa_r+0x5c>
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	604a      	str	r2, [r1, #4]
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	4093      	lsls	r3, r2
 800a1ae:	608b      	str	r3, [r1, #8]
 800a1b0:	4620      	mov	r0, r4
 800a1b2:	f001 fa71 	bl	800b698 <_Bfree>
 800a1b6:	69e3      	ldr	r3, [r4, #28]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	601a      	str	r2, [r3, #0]
 800a1bc:	1e3b      	subs	r3, r7, #0
 800a1be:	bfbb      	ittet	lt
 800a1c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a1c4:	9303      	strlt	r3, [sp, #12]
 800a1c6:	2300      	movge	r3, #0
 800a1c8:	2201      	movlt	r2, #1
 800a1ca:	bfac      	ite	ge
 800a1cc:	f8c8 3000 	strge.w	r3, [r8]
 800a1d0:	f8c8 2000 	strlt.w	r2, [r8]
 800a1d4:	4b9e      	ldr	r3, [pc, #632]	; (800a450 <_dtoa_r+0x2f0>)
 800a1d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a1da:	ea33 0308 	bics.w	r3, r3, r8
 800a1de:	d11b      	bne.n	800a218 <_dtoa_r+0xb8>
 800a1e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a1e6:	6013      	str	r3, [r2, #0]
 800a1e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a1ec:	4333      	orrs	r3, r6
 800a1ee:	f000 8593 	beq.w	800ad18 <_dtoa_r+0xbb8>
 800a1f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1f4:	b963      	cbnz	r3, 800a210 <_dtoa_r+0xb0>
 800a1f6:	4b97      	ldr	r3, [pc, #604]	; (800a454 <_dtoa_r+0x2f4>)
 800a1f8:	e027      	b.n	800a24a <_dtoa_r+0xea>
 800a1fa:	4b97      	ldr	r3, [pc, #604]	; (800a458 <_dtoa_r+0x2f8>)
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	3308      	adds	r3, #8
 800a200:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a202:	6013      	str	r3, [r2, #0]
 800a204:	9800      	ldr	r0, [sp, #0]
 800a206:	b013      	add	sp, #76	; 0x4c
 800a208:	ecbd 8b04 	vpop	{d8-d9}
 800a20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a210:	4b90      	ldr	r3, [pc, #576]	; (800a454 <_dtoa_r+0x2f4>)
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	3303      	adds	r3, #3
 800a216:	e7f3      	b.n	800a200 <_dtoa_r+0xa0>
 800a218:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a21c:	2200      	movs	r2, #0
 800a21e:	ec51 0b17 	vmov	r0, r1, d7
 800a222:	eeb0 8a47 	vmov.f32	s16, s14
 800a226:	eef0 8a67 	vmov.f32	s17, s15
 800a22a:	2300      	movs	r3, #0
 800a22c:	f7f6 fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 800a230:	4681      	mov	r9, r0
 800a232:	b160      	cbz	r0, 800a24e <_dtoa_r+0xee>
 800a234:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a236:	2301      	movs	r3, #1
 800a238:	6013      	str	r3, [r2, #0]
 800a23a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 8568 	beq.w	800ad12 <_dtoa_r+0xbb2>
 800a242:	4b86      	ldr	r3, [pc, #536]	; (800a45c <_dtoa_r+0x2fc>)
 800a244:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a246:	6013      	str	r3, [r2, #0]
 800a248:	3b01      	subs	r3, #1
 800a24a:	9300      	str	r3, [sp, #0]
 800a24c:	e7da      	b.n	800a204 <_dtoa_r+0xa4>
 800a24e:	aa10      	add	r2, sp, #64	; 0x40
 800a250:	a911      	add	r1, sp, #68	; 0x44
 800a252:	4620      	mov	r0, r4
 800a254:	eeb0 0a48 	vmov.f32	s0, s16
 800a258:	eef0 0a68 	vmov.f32	s1, s17
 800a25c:	f001 fdb8 	bl	800bdd0 <__d2b>
 800a260:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a264:	4682      	mov	sl, r0
 800a266:	2d00      	cmp	r5, #0
 800a268:	d07f      	beq.n	800a36a <_dtoa_r+0x20a>
 800a26a:	ee18 3a90 	vmov	r3, s17
 800a26e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a272:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a276:	ec51 0b18 	vmov	r0, r1, d8
 800a27a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a27e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a282:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a286:	4619      	mov	r1, r3
 800a288:	2200      	movs	r2, #0
 800a28a:	4b75      	ldr	r3, [pc, #468]	; (800a460 <_dtoa_r+0x300>)
 800a28c:	f7f6 f81c 	bl	80002c8 <__aeabi_dsub>
 800a290:	a367      	add	r3, pc, #412	; (adr r3, 800a430 <_dtoa_r+0x2d0>)
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	f7f6 f9cf 	bl	8000638 <__aeabi_dmul>
 800a29a:	a367      	add	r3, pc, #412	; (adr r3, 800a438 <_dtoa_r+0x2d8>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	f7f6 f814 	bl	80002cc <__adddf3>
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	460f      	mov	r7, r1
 800a2aa:	f7f6 f95b 	bl	8000564 <__aeabi_i2d>
 800a2ae:	a364      	add	r3, pc, #400	; (adr r3, 800a440 <_dtoa_r+0x2e0>)
 800a2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b4:	f7f6 f9c0 	bl	8000638 <__aeabi_dmul>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	460b      	mov	r3, r1
 800a2bc:	4630      	mov	r0, r6
 800a2be:	4639      	mov	r1, r7
 800a2c0:	f7f6 f804 	bl	80002cc <__adddf3>
 800a2c4:	4606      	mov	r6, r0
 800a2c6:	460f      	mov	r7, r1
 800a2c8:	f7f6 fc66 	bl	8000b98 <__aeabi_d2iz>
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	4683      	mov	fp, r0
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	4639      	mov	r1, r7
 800a2d6:	f7f6 fc21 	bl	8000b1c <__aeabi_dcmplt>
 800a2da:	b148      	cbz	r0, 800a2f0 <_dtoa_r+0x190>
 800a2dc:	4658      	mov	r0, fp
 800a2de:	f7f6 f941 	bl	8000564 <__aeabi_i2d>
 800a2e2:	4632      	mov	r2, r6
 800a2e4:	463b      	mov	r3, r7
 800a2e6:	f7f6 fc0f 	bl	8000b08 <__aeabi_dcmpeq>
 800a2ea:	b908      	cbnz	r0, 800a2f0 <_dtoa_r+0x190>
 800a2ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2f0:	f1bb 0f16 	cmp.w	fp, #22
 800a2f4:	d857      	bhi.n	800a3a6 <_dtoa_r+0x246>
 800a2f6:	4b5b      	ldr	r3, [pc, #364]	; (800a464 <_dtoa_r+0x304>)
 800a2f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a300:	ec51 0b18 	vmov	r0, r1, d8
 800a304:	f7f6 fc0a 	bl	8000b1c <__aeabi_dcmplt>
 800a308:	2800      	cmp	r0, #0
 800a30a:	d04e      	beq.n	800a3aa <_dtoa_r+0x24a>
 800a30c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a310:	2300      	movs	r3, #0
 800a312:	930c      	str	r3, [sp, #48]	; 0x30
 800a314:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a316:	1b5b      	subs	r3, r3, r5
 800a318:	1e5a      	subs	r2, r3, #1
 800a31a:	bf45      	ittet	mi
 800a31c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a320:	9305      	strmi	r3, [sp, #20]
 800a322:	2300      	movpl	r3, #0
 800a324:	2300      	movmi	r3, #0
 800a326:	9206      	str	r2, [sp, #24]
 800a328:	bf54      	ite	pl
 800a32a:	9305      	strpl	r3, [sp, #20]
 800a32c:	9306      	strmi	r3, [sp, #24]
 800a32e:	f1bb 0f00 	cmp.w	fp, #0
 800a332:	db3c      	blt.n	800a3ae <_dtoa_r+0x24e>
 800a334:	9b06      	ldr	r3, [sp, #24]
 800a336:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a33a:	445b      	add	r3, fp
 800a33c:	9306      	str	r3, [sp, #24]
 800a33e:	2300      	movs	r3, #0
 800a340:	9308      	str	r3, [sp, #32]
 800a342:	9b07      	ldr	r3, [sp, #28]
 800a344:	2b09      	cmp	r3, #9
 800a346:	d868      	bhi.n	800a41a <_dtoa_r+0x2ba>
 800a348:	2b05      	cmp	r3, #5
 800a34a:	bfc4      	itt	gt
 800a34c:	3b04      	subgt	r3, #4
 800a34e:	9307      	strgt	r3, [sp, #28]
 800a350:	9b07      	ldr	r3, [sp, #28]
 800a352:	f1a3 0302 	sub.w	r3, r3, #2
 800a356:	bfcc      	ite	gt
 800a358:	2500      	movgt	r5, #0
 800a35a:	2501      	movle	r5, #1
 800a35c:	2b03      	cmp	r3, #3
 800a35e:	f200 8085 	bhi.w	800a46c <_dtoa_r+0x30c>
 800a362:	e8df f003 	tbb	[pc, r3]
 800a366:	3b2e      	.short	0x3b2e
 800a368:	5839      	.short	0x5839
 800a36a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a36e:	441d      	add	r5, r3
 800a370:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a374:	2b20      	cmp	r3, #32
 800a376:	bfc1      	itttt	gt
 800a378:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a37c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a380:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a384:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a388:	bfd6      	itet	le
 800a38a:	f1c3 0320 	rsble	r3, r3, #32
 800a38e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a392:	fa06 f003 	lslle.w	r0, r6, r3
 800a396:	f7f6 f8d5 	bl	8000544 <__aeabi_ui2d>
 800a39a:	2201      	movs	r2, #1
 800a39c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a3a0:	3d01      	subs	r5, #1
 800a3a2:	920e      	str	r2, [sp, #56]	; 0x38
 800a3a4:	e76f      	b.n	800a286 <_dtoa_r+0x126>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e7b3      	b.n	800a312 <_dtoa_r+0x1b2>
 800a3aa:	900c      	str	r0, [sp, #48]	; 0x30
 800a3ac:	e7b2      	b.n	800a314 <_dtoa_r+0x1b4>
 800a3ae:	9b05      	ldr	r3, [sp, #20]
 800a3b0:	eba3 030b 	sub.w	r3, r3, fp
 800a3b4:	9305      	str	r3, [sp, #20]
 800a3b6:	f1cb 0300 	rsb	r3, fp, #0
 800a3ba:	9308      	str	r3, [sp, #32]
 800a3bc:	2300      	movs	r3, #0
 800a3be:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3c0:	e7bf      	b.n	800a342 <_dtoa_r+0x1e2>
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a3c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	dc52      	bgt.n	800a472 <_dtoa_r+0x312>
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	9304      	str	r3, [sp, #16]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	920a      	str	r2, [sp, #40]	; 0x28
 800a3d6:	e00b      	b.n	800a3f0 <_dtoa_r+0x290>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e7f3      	b.n	800a3c4 <_dtoa_r+0x264>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3e2:	445b      	add	r3, fp
 800a3e4:	9301      	str	r3, [sp, #4]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	9304      	str	r3, [sp, #16]
 800a3ec:	bfb8      	it	lt
 800a3ee:	2301      	movlt	r3, #1
 800a3f0:	69e0      	ldr	r0, [r4, #28]
 800a3f2:	2100      	movs	r1, #0
 800a3f4:	2204      	movs	r2, #4
 800a3f6:	f102 0614 	add.w	r6, r2, #20
 800a3fa:	429e      	cmp	r6, r3
 800a3fc:	d93d      	bls.n	800a47a <_dtoa_r+0x31a>
 800a3fe:	6041      	str	r1, [r0, #4]
 800a400:	4620      	mov	r0, r4
 800a402:	f001 f909 	bl	800b618 <_Balloc>
 800a406:	9000      	str	r0, [sp, #0]
 800a408:	2800      	cmp	r0, #0
 800a40a:	d139      	bne.n	800a480 <_dtoa_r+0x320>
 800a40c:	4b16      	ldr	r3, [pc, #88]	; (800a468 <_dtoa_r+0x308>)
 800a40e:	4602      	mov	r2, r0
 800a410:	f240 11af 	movw	r1, #431	; 0x1af
 800a414:	e6bd      	b.n	800a192 <_dtoa_r+0x32>
 800a416:	2301      	movs	r3, #1
 800a418:	e7e1      	b.n	800a3de <_dtoa_r+0x27e>
 800a41a:	2501      	movs	r5, #1
 800a41c:	2300      	movs	r3, #0
 800a41e:	9307      	str	r3, [sp, #28]
 800a420:	9509      	str	r5, [sp, #36]	; 0x24
 800a422:	f04f 33ff 	mov.w	r3, #4294967295
 800a426:	9301      	str	r3, [sp, #4]
 800a428:	9304      	str	r3, [sp, #16]
 800a42a:	2200      	movs	r2, #0
 800a42c:	2312      	movs	r3, #18
 800a42e:	e7d1      	b.n	800a3d4 <_dtoa_r+0x274>
 800a430:	636f4361 	.word	0x636f4361
 800a434:	3fd287a7 	.word	0x3fd287a7
 800a438:	8b60c8b3 	.word	0x8b60c8b3
 800a43c:	3fc68a28 	.word	0x3fc68a28
 800a440:	509f79fb 	.word	0x509f79fb
 800a444:	3fd34413 	.word	0x3fd34413
 800a448:	0800cb79 	.word	0x0800cb79
 800a44c:	0800cb90 	.word	0x0800cb90
 800a450:	7ff00000 	.word	0x7ff00000
 800a454:	0800cb75 	.word	0x0800cb75
 800a458:	0800cb6c 	.word	0x0800cb6c
 800a45c:	0800cb41 	.word	0x0800cb41
 800a460:	3ff80000 	.word	0x3ff80000
 800a464:	0800cce0 	.word	0x0800cce0
 800a468:	0800cbe8 	.word	0x0800cbe8
 800a46c:	2301      	movs	r3, #1
 800a46e:	9309      	str	r3, [sp, #36]	; 0x24
 800a470:	e7d7      	b.n	800a422 <_dtoa_r+0x2c2>
 800a472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a474:	9301      	str	r3, [sp, #4]
 800a476:	9304      	str	r3, [sp, #16]
 800a478:	e7ba      	b.n	800a3f0 <_dtoa_r+0x290>
 800a47a:	3101      	adds	r1, #1
 800a47c:	0052      	lsls	r2, r2, #1
 800a47e:	e7ba      	b.n	800a3f6 <_dtoa_r+0x296>
 800a480:	69e3      	ldr	r3, [r4, #28]
 800a482:	9a00      	ldr	r2, [sp, #0]
 800a484:	601a      	str	r2, [r3, #0]
 800a486:	9b04      	ldr	r3, [sp, #16]
 800a488:	2b0e      	cmp	r3, #14
 800a48a:	f200 80a8 	bhi.w	800a5de <_dtoa_r+0x47e>
 800a48e:	2d00      	cmp	r5, #0
 800a490:	f000 80a5 	beq.w	800a5de <_dtoa_r+0x47e>
 800a494:	f1bb 0f00 	cmp.w	fp, #0
 800a498:	dd38      	ble.n	800a50c <_dtoa_r+0x3ac>
 800a49a:	4bc0      	ldr	r3, [pc, #768]	; (800a79c <_dtoa_r+0x63c>)
 800a49c:	f00b 020f 	and.w	r2, fp, #15
 800a4a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a4a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a4ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a4b0:	d019      	beq.n	800a4e6 <_dtoa_r+0x386>
 800a4b2:	4bbb      	ldr	r3, [pc, #748]	; (800a7a0 <_dtoa_r+0x640>)
 800a4b4:	ec51 0b18 	vmov	r0, r1, d8
 800a4b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4bc:	f7f6 f9e6 	bl	800088c <__aeabi_ddiv>
 800a4c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4c4:	f008 080f 	and.w	r8, r8, #15
 800a4c8:	2503      	movs	r5, #3
 800a4ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a7a0 <_dtoa_r+0x640>
 800a4ce:	f1b8 0f00 	cmp.w	r8, #0
 800a4d2:	d10a      	bne.n	800a4ea <_dtoa_r+0x38a>
 800a4d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4d8:	4632      	mov	r2, r6
 800a4da:	463b      	mov	r3, r7
 800a4dc:	f7f6 f9d6 	bl	800088c <__aeabi_ddiv>
 800a4e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4e4:	e02b      	b.n	800a53e <_dtoa_r+0x3de>
 800a4e6:	2502      	movs	r5, #2
 800a4e8:	e7ef      	b.n	800a4ca <_dtoa_r+0x36a>
 800a4ea:	f018 0f01 	tst.w	r8, #1
 800a4ee:	d008      	beq.n	800a502 <_dtoa_r+0x3a2>
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	4639      	mov	r1, r7
 800a4f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a4f8:	f7f6 f89e 	bl	8000638 <__aeabi_dmul>
 800a4fc:	3501      	adds	r5, #1
 800a4fe:	4606      	mov	r6, r0
 800a500:	460f      	mov	r7, r1
 800a502:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a506:	f109 0908 	add.w	r9, r9, #8
 800a50a:	e7e0      	b.n	800a4ce <_dtoa_r+0x36e>
 800a50c:	f000 809f 	beq.w	800a64e <_dtoa_r+0x4ee>
 800a510:	f1cb 0600 	rsb	r6, fp, #0
 800a514:	4ba1      	ldr	r3, [pc, #644]	; (800a79c <_dtoa_r+0x63c>)
 800a516:	4fa2      	ldr	r7, [pc, #648]	; (800a7a0 <_dtoa_r+0x640>)
 800a518:	f006 020f 	and.w	r2, r6, #15
 800a51c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a524:	ec51 0b18 	vmov	r0, r1, d8
 800a528:	f7f6 f886 	bl	8000638 <__aeabi_dmul>
 800a52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a530:	1136      	asrs	r6, r6, #4
 800a532:	2300      	movs	r3, #0
 800a534:	2502      	movs	r5, #2
 800a536:	2e00      	cmp	r6, #0
 800a538:	d17e      	bne.n	800a638 <_dtoa_r+0x4d8>
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d1d0      	bne.n	800a4e0 <_dtoa_r+0x380>
 800a53e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a540:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a544:	2b00      	cmp	r3, #0
 800a546:	f000 8084 	beq.w	800a652 <_dtoa_r+0x4f2>
 800a54a:	4b96      	ldr	r3, [pc, #600]	; (800a7a4 <_dtoa_r+0x644>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	4640      	mov	r0, r8
 800a550:	4649      	mov	r1, r9
 800a552:	f7f6 fae3 	bl	8000b1c <__aeabi_dcmplt>
 800a556:	2800      	cmp	r0, #0
 800a558:	d07b      	beq.n	800a652 <_dtoa_r+0x4f2>
 800a55a:	9b04      	ldr	r3, [sp, #16]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d078      	beq.n	800a652 <_dtoa_r+0x4f2>
 800a560:	9b01      	ldr	r3, [sp, #4]
 800a562:	2b00      	cmp	r3, #0
 800a564:	dd39      	ble.n	800a5da <_dtoa_r+0x47a>
 800a566:	4b90      	ldr	r3, [pc, #576]	; (800a7a8 <_dtoa_r+0x648>)
 800a568:	2200      	movs	r2, #0
 800a56a:	4640      	mov	r0, r8
 800a56c:	4649      	mov	r1, r9
 800a56e:	f7f6 f863 	bl	8000638 <__aeabi_dmul>
 800a572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a576:	9e01      	ldr	r6, [sp, #4]
 800a578:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a57c:	3501      	adds	r5, #1
 800a57e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a582:	4628      	mov	r0, r5
 800a584:	f7f5 ffee 	bl	8000564 <__aeabi_i2d>
 800a588:	4642      	mov	r2, r8
 800a58a:	464b      	mov	r3, r9
 800a58c:	f7f6 f854 	bl	8000638 <__aeabi_dmul>
 800a590:	4b86      	ldr	r3, [pc, #536]	; (800a7ac <_dtoa_r+0x64c>)
 800a592:	2200      	movs	r2, #0
 800a594:	f7f5 fe9a 	bl	80002cc <__adddf3>
 800a598:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a59c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5a0:	9303      	str	r3, [sp, #12]
 800a5a2:	2e00      	cmp	r6, #0
 800a5a4:	d158      	bne.n	800a658 <_dtoa_r+0x4f8>
 800a5a6:	4b82      	ldr	r3, [pc, #520]	; (800a7b0 <_dtoa_r+0x650>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	4640      	mov	r0, r8
 800a5ac:	4649      	mov	r1, r9
 800a5ae:	f7f5 fe8b 	bl	80002c8 <__aeabi_dsub>
 800a5b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5b6:	4680      	mov	r8, r0
 800a5b8:	4689      	mov	r9, r1
 800a5ba:	f7f6 facd 	bl	8000b58 <__aeabi_dcmpgt>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	f040 8296 	bne.w	800aaf0 <_dtoa_r+0x990>
 800a5c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a5c8:	4640      	mov	r0, r8
 800a5ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5ce:	4649      	mov	r1, r9
 800a5d0:	f7f6 faa4 	bl	8000b1c <__aeabi_dcmplt>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f040 8289 	bne.w	800aaec <_dtoa_r+0x98c>
 800a5da:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a5de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f2c0 814e 	blt.w	800a882 <_dtoa_r+0x722>
 800a5e6:	f1bb 0f0e 	cmp.w	fp, #14
 800a5ea:	f300 814a 	bgt.w	800a882 <_dtoa_r+0x722>
 800a5ee:	4b6b      	ldr	r3, [pc, #428]	; (800a79c <_dtoa_r+0x63c>)
 800a5f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a5f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	f280 80dc 	bge.w	800a7b8 <_dtoa_r+0x658>
 800a600:	9b04      	ldr	r3, [sp, #16]
 800a602:	2b00      	cmp	r3, #0
 800a604:	f300 80d8 	bgt.w	800a7b8 <_dtoa_r+0x658>
 800a608:	f040 826f 	bne.w	800aaea <_dtoa_r+0x98a>
 800a60c:	4b68      	ldr	r3, [pc, #416]	; (800a7b0 <_dtoa_r+0x650>)
 800a60e:	2200      	movs	r2, #0
 800a610:	4640      	mov	r0, r8
 800a612:	4649      	mov	r1, r9
 800a614:	f7f6 f810 	bl	8000638 <__aeabi_dmul>
 800a618:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a61c:	f7f6 fa92 	bl	8000b44 <__aeabi_dcmpge>
 800a620:	9e04      	ldr	r6, [sp, #16]
 800a622:	4637      	mov	r7, r6
 800a624:	2800      	cmp	r0, #0
 800a626:	f040 8245 	bne.w	800aab4 <_dtoa_r+0x954>
 800a62a:	9d00      	ldr	r5, [sp, #0]
 800a62c:	2331      	movs	r3, #49	; 0x31
 800a62e:	f805 3b01 	strb.w	r3, [r5], #1
 800a632:	f10b 0b01 	add.w	fp, fp, #1
 800a636:	e241      	b.n	800aabc <_dtoa_r+0x95c>
 800a638:	07f2      	lsls	r2, r6, #31
 800a63a:	d505      	bpl.n	800a648 <_dtoa_r+0x4e8>
 800a63c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a640:	f7f5 fffa 	bl	8000638 <__aeabi_dmul>
 800a644:	3501      	adds	r5, #1
 800a646:	2301      	movs	r3, #1
 800a648:	1076      	asrs	r6, r6, #1
 800a64a:	3708      	adds	r7, #8
 800a64c:	e773      	b.n	800a536 <_dtoa_r+0x3d6>
 800a64e:	2502      	movs	r5, #2
 800a650:	e775      	b.n	800a53e <_dtoa_r+0x3de>
 800a652:	9e04      	ldr	r6, [sp, #16]
 800a654:	465f      	mov	r7, fp
 800a656:	e792      	b.n	800a57e <_dtoa_r+0x41e>
 800a658:	9900      	ldr	r1, [sp, #0]
 800a65a:	4b50      	ldr	r3, [pc, #320]	; (800a79c <_dtoa_r+0x63c>)
 800a65c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a660:	4431      	add	r1, r6
 800a662:	9102      	str	r1, [sp, #8]
 800a664:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a666:	eeb0 9a47 	vmov.f32	s18, s14
 800a66a:	eef0 9a67 	vmov.f32	s19, s15
 800a66e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a672:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a676:	2900      	cmp	r1, #0
 800a678:	d044      	beq.n	800a704 <_dtoa_r+0x5a4>
 800a67a:	494e      	ldr	r1, [pc, #312]	; (800a7b4 <_dtoa_r+0x654>)
 800a67c:	2000      	movs	r0, #0
 800a67e:	f7f6 f905 	bl	800088c <__aeabi_ddiv>
 800a682:	ec53 2b19 	vmov	r2, r3, d9
 800a686:	f7f5 fe1f 	bl	80002c8 <__aeabi_dsub>
 800a68a:	9d00      	ldr	r5, [sp, #0]
 800a68c:	ec41 0b19 	vmov	d9, r0, r1
 800a690:	4649      	mov	r1, r9
 800a692:	4640      	mov	r0, r8
 800a694:	f7f6 fa80 	bl	8000b98 <__aeabi_d2iz>
 800a698:	4606      	mov	r6, r0
 800a69a:	f7f5 ff63 	bl	8000564 <__aeabi_i2d>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	4640      	mov	r0, r8
 800a6a4:	4649      	mov	r1, r9
 800a6a6:	f7f5 fe0f 	bl	80002c8 <__aeabi_dsub>
 800a6aa:	3630      	adds	r6, #48	; 0x30
 800a6ac:	f805 6b01 	strb.w	r6, [r5], #1
 800a6b0:	ec53 2b19 	vmov	r2, r3, d9
 800a6b4:	4680      	mov	r8, r0
 800a6b6:	4689      	mov	r9, r1
 800a6b8:	f7f6 fa30 	bl	8000b1c <__aeabi_dcmplt>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d164      	bne.n	800a78a <_dtoa_r+0x62a>
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	464b      	mov	r3, r9
 800a6c4:	4937      	ldr	r1, [pc, #220]	; (800a7a4 <_dtoa_r+0x644>)
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	f7f5 fdfe 	bl	80002c8 <__aeabi_dsub>
 800a6cc:	ec53 2b19 	vmov	r2, r3, d9
 800a6d0:	f7f6 fa24 	bl	8000b1c <__aeabi_dcmplt>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	f040 80b6 	bne.w	800a846 <_dtoa_r+0x6e6>
 800a6da:	9b02      	ldr	r3, [sp, #8]
 800a6dc:	429d      	cmp	r5, r3
 800a6de:	f43f af7c 	beq.w	800a5da <_dtoa_r+0x47a>
 800a6e2:	4b31      	ldr	r3, [pc, #196]	; (800a7a8 <_dtoa_r+0x648>)
 800a6e4:	ec51 0b19 	vmov	r0, r1, d9
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f7f5 ffa5 	bl	8000638 <__aeabi_dmul>
 800a6ee:	4b2e      	ldr	r3, [pc, #184]	; (800a7a8 <_dtoa_r+0x648>)
 800a6f0:	ec41 0b19 	vmov	d9, r0, r1
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	4640      	mov	r0, r8
 800a6f8:	4649      	mov	r1, r9
 800a6fa:	f7f5 ff9d 	bl	8000638 <__aeabi_dmul>
 800a6fe:	4680      	mov	r8, r0
 800a700:	4689      	mov	r9, r1
 800a702:	e7c5      	b.n	800a690 <_dtoa_r+0x530>
 800a704:	ec51 0b17 	vmov	r0, r1, d7
 800a708:	f7f5 ff96 	bl	8000638 <__aeabi_dmul>
 800a70c:	9b02      	ldr	r3, [sp, #8]
 800a70e:	9d00      	ldr	r5, [sp, #0]
 800a710:	930f      	str	r3, [sp, #60]	; 0x3c
 800a712:	ec41 0b19 	vmov	d9, r0, r1
 800a716:	4649      	mov	r1, r9
 800a718:	4640      	mov	r0, r8
 800a71a:	f7f6 fa3d 	bl	8000b98 <__aeabi_d2iz>
 800a71e:	4606      	mov	r6, r0
 800a720:	f7f5 ff20 	bl	8000564 <__aeabi_i2d>
 800a724:	3630      	adds	r6, #48	; 0x30
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	4640      	mov	r0, r8
 800a72c:	4649      	mov	r1, r9
 800a72e:	f7f5 fdcb 	bl	80002c8 <__aeabi_dsub>
 800a732:	f805 6b01 	strb.w	r6, [r5], #1
 800a736:	9b02      	ldr	r3, [sp, #8]
 800a738:	429d      	cmp	r5, r3
 800a73a:	4680      	mov	r8, r0
 800a73c:	4689      	mov	r9, r1
 800a73e:	f04f 0200 	mov.w	r2, #0
 800a742:	d124      	bne.n	800a78e <_dtoa_r+0x62e>
 800a744:	4b1b      	ldr	r3, [pc, #108]	; (800a7b4 <_dtoa_r+0x654>)
 800a746:	ec51 0b19 	vmov	r0, r1, d9
 800a74a:	f7f5 fdbf 	bl	80002cc <__adddf3>
 800a74e:	4602      	mov	r2, r0
 800a750:	460b      	mov	r3, r1
 800a752:	4640      	mov	r0, r8
 800a754:	4649      	mov	r1, r9
 800a756:	f7f6 f9ff 	bl	8000b58 <__aeabi_dcmpgt>
 800a75a:	2800      	cmp	r0, #0
 800a75c:	d173      	bne.n	800a846 <_dtoa_r+0x6e6>
 800a75e:	ec53 2b19 	vmov	r2, r3, d9
 800a762:	4914      	ldr	r1, [pc, #80]	; (800a7b4 <_dtoa_r+0x654>)
 800a764:	2000      	movs	r0, #0
 800a766:	f7f5 fdaf 	bl	80002c8 <__aeabi_dsub>
 800a76a:	4602      	mov	r2, r0
 800a76c:	460b      	mov	r3, r1
 800a76e:	4640      	mov	r0, r8
 800a770:	4649      	mov	r1, r9
 800a772:	f7f6 f9d3 	bl	8000b1c <__aeabi_dcmplt>
 800a776:	2800      	cmp	r0, #0
 800a778:	f43f af2f 	beq.w	800a5da <_dtoa_r+0x47a>
 800a77c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a77e:	1e6b      	subs	r3, r5, #1
 800a780:	930f      	str	r3, [sp, #60]	; 0x3c
 800a782:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a786:	2b30      	cmp	r3, #48	; 0x30
 800a788:	d0f8      	beq.n	800a77c <_dtoa_r+0x61c>
 800a78a:	46bb      	mov	fp, r7
 800a78c:	e04a      	b.n	800a824 <_dtoa_r+0x6c4>
 800a78e:	4b06      	ldr	r3, [pc, #24]	; (800a7a8 <_dtoa_r+0x648>)
 800a790:	f7f5 ff52 	bl	8000638 <__aeabi_dmul>
 800a794:	4680      	mov	r8, r0
 800a796:	4689      	mov	r9, r1
 800a798:	e7bd      	b.n	800a716 <_dtoa_r+0x5b6>
 800a79a:	bf00      	nop
 800a79c:	0800cce0 	.word	0x0800cce0
 800a7a0:	0800ccb8 	.word	0x0800ccb8
 800a7a4:	3ff00000 	.word	0x3ff00000
 800a7a8:	40240000 	.word	0x40240000
 800a7ac:	401c0000 	.word	0x401c0000
 800a7b0:	40140000 	.word	0x40140000
 800a7b4:	3fe00000 	.word	0x3fe00000
 800a7b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a7bc:	9d00      	ldr	r5, [sp, #0]
 800a7be:	4642      	mov	r2, r8
 800a7c0:	464b      	mov	r3, r9
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	4639      	mov	r1, r7
 800a7c6:	f7f6 f861 	bl	800088c <__aeabi_ddiv>
 800a7ca:	f7f6 f9e5 	bl	8000b98 <__aeabi_d2iz>
 800a7ce:	9001      	str	r0, [sp, #4]
 800a7d0:	f7f5 fec8 	bl	8000564 <__aeabi_i2d>
 800a7d4:	4642      	mov	r2, r8
 800a7d6:	464b      	mov	r3, r9
 800a7d8:	f7f5 ff2e 	bl	8000638 <__aeabi_dmul>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	460b      	mov	r3, r1
 800a7e0:	4630      	mov	r0, r6
 800a7e2:	4639      	mov	r1, r7
 800a7e4:	f7f5 fd70 	bl	80002c8 <__aeabi_dsub>
 800a7e8:	9e01      	ldr	r6, [sp, #4]
 800a7ea:	9f04      	ldr	r7, [sp, #16]
 800a7ec:	3630      	adds	r6, #48	; 0x30
 800a7ee:	f805 6b01 	strb.w	r6, [r5], #1
 800a7f2:	9e00      	ldr	r6, [sp, #0]
 800a7f4:	1bae      	subs	r6, r5, r6
 800a7f6:	42b7      	cmp	r7, r6
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	d134      	bne.n	800a868 <_dtoa_r+0x708>
 800a7fe:	f7f5 fd65 	bl	80002cc <__adddf3>
 800a802:	4642      	mov	r2, r8
 800a804:	464b      	mov	r3, r9
 800a806:	4606      	mov	r6, r0
 800a808:	460f      	mov	r7, r1
 800a80a:	f7f6 f9a5 	bl	8000b58 <__aeabi_dcmpgt>
 800a80e:	b9c8      	cbnz	r0, 800a844 <_dtoa_r+0x6e4>
 800a810:	4642      	mov	r2, r8
 800a812:	464b      	mov	r3, r9
 800a814:	4630      	mov	r0, r6
 800a816:	4639      	mov	r1, r7
 800a818:	f7f6 f976 	bl	8000b08 <__aeabi_dcmpeq>
 800a81c:	b110      	cbz	r0, 800a824 <_dtoa_r+0x6c4>
 800a81e:	9b01      	ldr	r3, [sp, #4]
 800a820:	07db      	lsls	r3, r3, #31
 800a822:	d40f      	bmi.n	800a844 <_dtoa_r+0x6e4>
 800a824:	4651      	mov	r1, sl
 800a826:	4620      	mov	r0, r4
 800a828:	f000 ff36 	bl	800b698 <_Bfree>
 800a82c:	2300      	movs	r3, #0
 800a82e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a830:	702b      	strb	r3, [r5, #0]
 800a832:	f10b 0301 	add.w	r3, fp, #1
 800a836:	6013      	str	r3, [r2, #0]
 800a838:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f43f ace2 	beq.w	800a204 <_dtoa_r+0xa4>
 800a840:	601d      	str	r5, [r3, #0]
 800a842:	e4df      	b.n	800a204 <_dtoa_r+0xa4>
 800a844:	465f      	mov	r7, fp
 800a846:	462b      	mov	r3, r5
 800a848:	461d      	mov	r5, r3
 800a84a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a84e:	2a39      	cmp	r2, #57	; 0x39
 800a850:	d106      	bne.n	800a860 <_dtoa_r+0x700>
 800a852:	9a00      	ldr	r2, [sp, #0]
 800a854:	429a      	cmp	r2, r3
 800a856:	d1f7      	bne.n	800a848 <_dtoa_r+0x6e8>
 800a858:	9900      	ldr	r1, [sp, #0]
 800a85a:	2230      	movs	r2, #48	; 0x30
 800a85c:	3701      	adds	r7, #1
 800a85e:	700a      	strb	r2, [r1, #0]
 800a860:	781a      	ldrb	r2, [r3, #0]
 800a862:	3201      	adds	r2, #1
 800a864:	701a      	strb	r2, [r3, #0]
 800a866:	e790      	b.n	800a78a <_dtoa_r+0x62a>
 800a868:	4ba3      	ldr	r3, [pc, #652]	; (800aaf8 <_dtoa_r+0x998>)
 800a86a:	2200      	movs	r2, #0
 800a86c:	f7f5 fee4 	bl	8000638 <__aeabi_dmul>
 800a870:	2200      	movs	r2, #0
 800a872:	2300      	movs	r3, #0
 800a874:	4606      	mov	r6, r0
 800a876:	460f      	mov	r7, r1
 800a878:	f7f6 f946 	bl	8000b08 <__aeabi_dcmpeq>
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d09e      	beq.n	800a7be <_dtoa_r+0x65e>
 800a880:	e7d0      	b.n	800a824 <_dtoa_r+0x6c4>
 800a882:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a884:	2a00      	cmp	r2, #0
 800a886:	f000 80ca 	beq.w	800aa1e <_dtoa_r+0x8be>
 800a88a:	9a07      	ldr	r2, [sp, #28]
 800a88c:	2a01      	cmp	r2, #1
 800a88e:	f300 80ad 	bgt.w	800a9ec <_dtoa_r+0x88c>
 800a892:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a894:	2a00      	cmp	r2, #0
 800a896:	f000 80a5 	beq.w	800a9e4 <_dtoa_r+0x884>
 800a89a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a89e:	9e08      	ldr	r6, [sp, #32]
 800a8a0:	9d05      	ldr	r5, [sp, #20]
 800a8a2:	9a05      	ldr	r2, [sp, #20]
 800a8a4:	441a      	add	r2, r3
 800a8a6:	9205      	str	r2, [sp, #20]
 800a8a8:	9a06      	ldr	r2, [sp, #24]
 800a8aa:	2101      	movs	r1, #1
 800a8ac:	441a      	add	r2, r3
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	9206      	str	r2, [sp, #24]
 800a8b2:	f000 fff1 	bl	800b898 <__i2b>
 800a8b6:	4607      	mov	r7, r0
 800a8b8:	b165      	cbz	r5, 800a8d4 <_dtoa_r+0x774>
 800a8ba:	9b06      	ldr	r3, [sp, #24]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	dd09      	ble.n	800a8d4 <_dtoa_r+0x774>
 800a8c0:	42ab      	cmp	r3, r5
 800a8c2:	9a05      	ldr	r2, [sp, #20]
 800a8c4:	bfa8      	it	ge
 800a8c6:	462b      	movge	r3, r5
 800a8c8:	1ad2      	subs	r2, r2, r3
 800a8ca:	9205      	str	r2, [sp, #20]
 800a8cc:	9a06      	ldr	r2, [sp, #24]
 800a8ce:	1aed      	subs	r5, r5, r3
 800a8d0:	1ad3      	subs	r3, r2, r3
 800a8d2:	9306      	str	r3, [sp, #24]
 800a8d4:	9b08      	ldr	r3, [sp, #32]
 800a8d6:	b1f3      	cbz	r3, 800a916 <_dtoa_r+0x7b6>
 800a8d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	f000 80a3 	beq.w	800aa26 <_dtoa_r+0x8c6>
 800a8e0:	2e00      	cmp	r6, #0
 800a8e2:	dd10      	ble.n	800a906 <_dtoa_r+0x7a6>
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	4632      	mov	r2, r6
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	f001 f895 	bl	800ba18 <__pow5mult>
 800a8ee:	4652      	mov	r2, sl
 800a8f0:	4601      	mov	r1, r0
 800a8f2:	4607      	mov	r7, r0
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	f000 ffe5 	bl	800b8c4 <__multiply>
 800a8fa:	4651      	mov	r1, sl
 800a8fc:	4680      	mov	r8, r0
 800a8fe:	4620      	mov	r0, r4
 800a900:	f000 feca 	bl	800b698 <_Bfree>
 800a904:	46c2      	mov	sl, r8
 800a906:	9b08      	ldr	r3, [sp, #32]
 800a908:	1b9a      	subs	r2, r3, r6
 800a90a:	d004      	beq.n	800a916 <_dtoa_r+0x7b6>
 800a90c:	4651      	mov	r1, sl
 800a90e:	4620      	mov	r0, r4
 800a910:	f001 f882 	bl	800ba18 <__pow5mult>
 800a914:	4682      	mov	sl, r0
 800a916:	2101      	movs	r1, #1
 800a918:	4620      	mov	r0, r4
 800a91a:	f000 ffbd 	bl	800b898 <__i2b>
 800a91e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a920:	2b00      	cmp	r3, #0
 800a922:	4606      	mov	r6, r0
 800a924:	f340 8081 	ble.w	800aa2a <_dtoa_r+0x8ca>
 800a928:	461a      	mov	r2, r3
 800a92a:	4601      	mov	r1, r0
 800a92c:	4620      	mov	r0, r4
 800a92e:	f001 f873 	bl	800ba18 <__pow5mult>
 800a932:	9b07      	ldr	r3, [sp, #28]
 800a934:	2b01      	cmp	r3, #1
 800a936:	4606      	mov	r6, r0
 800a938:	dd7a      	ble.n	800aa30 <_dtoa_r+0x8d0>
 800a93a:	f04f 0800 	mov.w	r8, #0
 800a93e:	6933      	ldr	r3, [r6, #16]
 800a940:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a944:	6918      	ldr	r0, [r3, #16]
 800a946:	f000 ff59 	bl	800b7fc <__hi0bits>
 800a94a:	f1c0 0020 	rsb	r0, r0, #32
 800a94e:	9b06      	ldr	r3, [sp, #24]
 800a950:	4418      	add	r0, r3
 800a952:	f010 001f 	ands.w	r0, r0, #31
 800a956:	f000 8094 	beq.w	800aa82 <_dtoa_r+0x922>
 800a95a:	f1c0 0320 	rsb	r3, r0, #32
 800a95e:	2b04      	cmp	r3, #4
 800a960:	f340 8085 	ble.w	800aa6e <_dtoa_r+0x90e>
 800a964:	9b05      	ldr	r3, [sp, #20]
 800a966:	f1c0 001c 	rsb	r0, r0, #28
 800a96a:	4403      	add	r3, r0
 800a96c:	9305      	str	r3, [sp, #20]
 800a96e:	9b06      	ldr	r3, [sp, #24]
 800a970:	4403      	add	r3, r0
 800a972:	4405      	add	r5, r0
 800a974:	9306      	str	r3, [sp, #24]
 800a976:	9b05      	ldr	r3, [sp, #20]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	dd05      	ble.n	800a988 <_dtoa_r+0x828>
 800a97c:	4651      	mov	r1, sl
 800a97e:	461a      	mov	r2, r3
 800a980:	4620      	mov	r0, r4
 800a982:	f001 f8a3 	bl	800bacc <__lshift>
 800a986:	4682      	mov	sl, r0
 800a988:	9b06      	ldr	r3, [sp, #24]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	dd05      	ble.n	800a99a <_dtoa_r+0x83a>
 800a98e:	4631      	mov	r1, r6
 800a990:	461a      	mov	r2, r3
 800a992:	4620      	mov	r0, r4
 800a994:	f001 f89a 	bl	800bacc <__lshift>
 800a998:	4606      	mov	r6, r0
 800a99a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d072      	beq.n	800aa86 <_dtoa_r+0x926>
 800a9a0:	4631      	mov	r1, r6
 800a9a2:	4650      	mov	r0, sl
 800a9a4:	f001 f8fe 	bl	800bba4 <__mcmp>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	da6c      	bge.n	800aa86 <_dtoa_r+0x926>
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	4651      	mov	r1, sl
 800a9b0:	220a      	movs	r2, #10
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	f000 fe92 	bl	800b6dc <__multadd>
 800a9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9be:	4682      	mov	sl, r0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f000 81b0 	beq.w	800ad26 <_dtoa_r+0xbc6>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	4639      	mov	r1, r7
 800a9ca:	220a      	movs	r2, #10
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f000 fe85 	bl	800b6dc <__multadd>
 800a9d2:	9b01      	ldr	r3, [sp, #4]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	4607      	mov	r7, r0
 800a9d8:	f300 8096 	bgt.w	800ab08 <_dtoa_r+0x9a8>
 800a9dc:	9b07      	ldr	r3, [sp, #28]
 800a9de:	2b02      	cmp	r3, #2
 800a9e0:	dc59      	bgt.n	800aa96 <_dtoa_r+0x936>
 800a9e2:	e091      	b.n	800ab08 <_dtoa_r+0x9a8>
 800a9e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a9e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a9ea:	e758      	b.n	800a89e <_dtoa_r+0x73e>
 800a9ec:	9b04      	ldr	r3, [sp, #16]
 800a9ee:	1e5e      	subs	r6, r3, #1
 800a9f0:	9b08      	ldr	r3, [sp, #32]
 800a9f2:	42b3      	cmp	r3, r6
 800a9f4:	bfbf      	itttt	lt
 800a9f6:	9b08      	ldrlt	r3, [sp, #32]
 800a9f8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a9fa:	9608      	strlt	r6, [sp, #32]
 800a9fc:	1af3      	sublt	r3, r6, r3
 800a9fe:	bfb4      	ite	lt
 800aa00:	18d2      	addlt	r2, r2, r3
 800aa02:	1b9e      	subge	r6, r3, r6
 800aa04:	9b04      	ldr	r3, [sp, #16]
 800aa06:	bfbc      	itt	lt
 800aa08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800aa0a:	2600      	movlt	r6, #0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	bfb7      	itett	lt
 800aa10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800aa14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800aa18:	1a9d      	sublt	r5, r3, r2
 800aa1a:	2300      	movlt	r3, #0
 800aa1c:	e741      	b.n	800a8a2 <_dtoa_r+0x742>
 800aa1e:	9e08      	ldr	r6, [sp, #32]
 800aa20:	9d05      	ldr	r5, [sp, #20]
 800aa22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa24:	e748      	b.n	800a8b8 <_dtoa_r+0x758>
 800aa26:	9a08      	ldr	r2, [sp, #32]
 800aa28:	e770      	b.n	800a90c <_dtoa_r+0x7ac>
 800aa2a:	9b07      	ldr	r3, [sp, #28]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	dc19      	bgt.n	800aa64 <_dtoa_r+0x904>
 800aa30:	9b02      	ldr	r3, [sp, #8]
 800aa32:	b9bb      	cbnz	r3, 800aa64 <_dtoa_r+0x904>
 800aa34:	9b03      	ldr	r3, [sp, #12]
 800aa36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa3a:	b99b      	cbnz	r3, 800aa64 <_dtoa_r+0x904>
 800aa3c:	9b03      	ldr	r3, [sp, #12]
 800aa3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa42:	0d1b      	lsrs	r3, r3, #20
 800aa44:	051b      	lsls	r3, r3, #20
 800aa46:	b183      	cbz	r3, 800aa6a <_dtoa_r+0x90a>
 800aa48:	9b05      	ldr	r3, [sp, #20]
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	9305      	str	r3, [sp, #20]
 800aa4e:	9b06      	ldr	r3, [sp, #24]
 800aa50:	3301      	adds	r3, #1
 800aa52:	9306      	str	r3, [sp, #24]
 800aa54:	f04f 0801 	mov.w	r8, #1
 800aa58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	f47f af6f 	bne.w	800a93e <_dtoa_r+0x7de>
 800aa60:	2001      	movs	r0, #1
 800aa62:	e774      	b.n	800a94e <_dtoa_r+0x7ee>
 800aa64:	f04f 0800 	mov.w	r8, #0
 800aa68:	e7f6      	b.n	800aa58 <_dtoa_r+0x8f8>
 800aa6a:	4698      	mov	r8, r3
 800aa6c:	e7f4      	b.n	800aa58 <_dtoa_r+0x8f8>
 800aa6e:	d082      	beq.n	800a976 <_dtoa_r+0x816>
 800aa70:	9a05      	ldr	r2, [sp, #20]
 800aa72:	331c      	adds	r3, #28
 800aa74:	441a      	add	r2, r3
 800aa76:	9205      	str	r2, [sp, #20]
 800aa78:	9a06      	ldr	r2, [sp, #24]
 800aa7a:	441a      	add	r2, r3
 800aa7c:	441d      	add	r5, r3
 800aa7e:	9206      	str	r2, [sp, #24]
 800aa80:	e779      	b.n	800a976 <_dtoa_r+0x816>
 800aa82:	4603      	mov	r3, r0
 800aa84:	e7f4      	b.n	800aa70 <_dtoa_r+0x910>
 800aa86:	9b04      	ldr	r3, [sp, #16]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	dc37      	bgt.n	800aafc <_dtoa_r+0x99c>
 800aa8c:	9b07      	ldr	r3, [sp, #28]
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	dd34      	ble.n	800aafc <_dtoa_r+0x99c>
 800aa92:	9b04      	ldr	r3, [sp, #16]
 800aa94:	9301      	str	r3, [sp, #4]
 800aa96:	9b01      	ldr	r3, [sp, #4]
 800aa98:	b963      	cbnz	r3, 800aab4 <_dtoa_r+0x954>
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	2205      	movs	r2, #5
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	f000 fe1c 	bl	800b6dc <__multadd>
 800aaa4:	4601      	mov	r1, r0
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	4650      	mov	r0, sl
 800aaaa:	f001 f87b 	bl	800bba4 <__mcmp>
 800aaae:	2800      	cmp	r0, #0
 800aab0:	f73f adbb 	bgt.w	800a62a <_dtoa_r+0x4ca>
 800aab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab6:	9d00      	ldr	r5, [sp, #0]
 800aab8:	ea6f 0b03 	mvn.w	fp, r3
 800aabc:	f04f 0800 	mov.w	r8, #0
 800aac0:	4631      	mov	r1, r6
 800aac2:	4620      	mov	r0, r4
 800aac4:	f000 fde8 	bl	800b698 <_Bfree>
 800aac8:	2f00      	cmp	r7, #0
 800aaca:	f43f aeab 	beq.w	800a824 <_dtoa_r+0x6c4>
 800aace:	f1b8 0f00 	cmp.w	r8, #0
 800aad2:	d005      	beq.n	800aae0 <_dtoa_r+0x980>
 800aad4:	45b8      	cmp	r8, r7
 800aad6:	d003      	beq.n	800aae0 <_dtoa_r+0x980>
 800aad8:	4641      	mov	r1, r8
 800aada:	4620      	mov	r0, r4
 800aadc:	f000 fddc 	bl	800b698 <_Bfree>
 800aae0:	4639      	mov	r1, r7
 800aae2:	4620      	mov	r0, r4
 800aae4:	f000 fdd8 	bl	800b698 <_Bfree>
 800aae8:	e69c      	b.n	800a824 <_dtoa_r+0x6c4>
 800aaea:	2600      	movs	r6, #0
 800aaec:	4637      	mov	r7, r6
 800aaee:	e7e1      	b.n	800aab4 <_dtoa_r+0x954>
 800aaf0:	46bb      	mov	fp, r7
 800aaf2:	4637      	mov	r7, r6
 800aaf4:	e599      	b.n	800a62a <_dtoa_r+0x4ca>
 800aaf6:	bf00      	nop
 800aaf8:	40240000 	.word	0x40240000
 800aafc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f000 80c8 	beq.w	800ac94 <_dtoa_r+0xb34>
 800ab04:	9b04      	ldr	r3, [sp, #16]
 800ab06:	9301      	str	r3, [sp, #4]
 800ab08:	2d00      	cmp	r5, #0
 800ab0a:	dd05      	ble.n	800ab18 <_dtoa_r+0x9b8>
 800ab0c:	4639      	mov	r1, r7
 800ab0e:	462a      	mov	r2, r5
 800ab10:	4620      	mov	r0, r4
 800ab12:	f000 ffdb 	bl	800bacc <__lshift>
 800ab16:	4607      	mov	r7, r0
 800ab18:	f1b8 0f00 	cmp.w	r8, #0
 800ab1c:	d05b      	beq.n	800abd6 <_dtoa_r+0xa76>
 800ab1e:	6879      	ldr	r1, [r7, #4]
 800ab20:	4620      	mov	r0, r4
 800ab22:	f000 fd79 	bl	800b618 <_Balloc>
 800ab26:	4605      	mov	r5, r0
 800ab28:	b928      	cbnz	r0, 800ab36 <_dtoa_r+0x9d6>
 800ab2a:	4b83      	ldr	r3, [pc, #524]	; (800ad38 <_dtoa_r+0xbd8>)
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ab32:	f7ff bb2e 	b.w	800a192 <_dtoa_r+0x32>
 800ab36:	693a      	ldr	r2, [r7, #16]
 800ab38:	3202      	adds	r2, #2
 800ab3a:	0092      	lsls	r2, r2, #2
 800ab3c:	f107 010c 	add.w	r1, r7, #12
 800ab40:	300c      	adds	r0, #12
 800ab42:	f7ff fa6e 	bl	800a022 <memcpy>
 800ab46:	2201      	movs	r2, #1
 800ab48:	4629      	mov	r1, r5
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f000 ffbe 	bl	800bacc <__lshift>
 800ab50:	9b00      	ldr	r3, [sp, #0]
 800ab52:	3301      	adds	r3, #1
 800ab54:	9304      	str	r3, [sp, #16]
 800ab56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab5a:	4413      	add	r3, r2
 800ab5c:	9308      	str	r3, [sp, #32]
 800ab5e:	9b02      	ldr	r3, [sp, #8]
 800ab60:	f003 0301 	and.w	r3, r3, #1
 800ab64:	46b8      	mov	r8, r7
 800ab66:	9306      	str	r3, [sp, #24]
 800ab68:	4607      	mov	r7, r0
 800ab6a:	9b04      	ldr	r3, [sp, #16]
 800ab6c:	4631      	mov	r1, r6
 800ab6e:	3b01      	subs	r3, #1
 800ab70:	4650      	mov	r0, sl
 800ab72:	9301      	str	r3, [sp, #4]
 800ab74:	f7ff fa6c 	bl	800a050 <quorem>
 800ab78:	4641      	mov	r1, r8
 800ab7a:	9002      	str	r0, [sp, #8]
 800ab7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ab80:	4650      	mov	r0, sl
 800ab82:	f001 f80f 	bl	800bba4 <__mcmp>
 800ab86:	463a      	mov	r2, r7
 800ab88:	9005      	str	r0, [sp, #20]
 800ab8a:	4631      	mov	r1, r6
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f001 f825 	bl	800bbdc <__mdiff>
 800ab92:	68c2      	ldr	r2, [r0, #12]
 800ab94:	4605      	mov	r5, r0
 800ab96:	bb02      	cbnz	r2, 800abda <_dtoa_r+0xa7a>
 800ab98:	4601      	mov	r1, r0
 800ab9a:	4650      	mov	r0, sl
 800ab9c:	f001 f802 	bl	800bba4 <__mcmp>
 800aba0:	4602      	mov	r2, r0
 800aba2:	4629      	mov	r1, r5
 800aba4:	4620      	mov	r0, r4
 800aba6:	9209      	str	r2, [sp, #36]	; 0x24
 800aba8:	f000 fd76 	bl	800b698 <_Bfree>
 800abac:	9b07      	ldr	r3, [sp, #28]
 800abae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abb0:	9d04      	ldr	r5, [sp, #16]
 800abb2:	ea43 0102 	orr.w	r1, r3, r2
 800abb6:	9b06      	ldr	r3, [sp, #24]
 800abb8:	4319      	orrs	r1, r3
 800abba:	d110      	bne.n	800abde <_dtoa_r+0xa7e>
 800abbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800abc0:	d029      	beq.n	800ac16 <_dtoa_r+0xab6>
 800abc2:	9b05      	ldr	r3, [sp, #20]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	dd02      	ble.n	800abce <_dtoa_r+0xa6e>
 800abc8:	9b02      	ldr	r3, [sp, #8]
 800abca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800abce:	9b01      	ldr	r3, [sp, #4]
 800abd0:	f883 9000 	strb.w	r9, [r3]
 800abd4:	e774      	b.n	800aac0 <_dtoa_r+0x960>
 800abd6:	4638      	mov	r0, r7
 800abd8:	e7ba      	b.n	800ab50 <_dtoa_r+0x9f0>
 800abda:	2201      	movs	r2, #1
 800abdc:	e7e1      	b.n	800aba2 <_dtoa_r+0xa42>
 800abde:	9b05      	ldr	r3, [sp, #20]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	db04      	blt.n	800abee <_dtoa_r+0xa8e>
 800abe4:	9907      	ldr	r1, [sp, #28]
 800abe6:	430b      	orrs	r3, r1
 800abe8:	9906      	ldr	r1, [sp, #24]
 800abea:	430b      	orrs	r3, r1
 800abec:	d120      	bne.n	800ac30 <_dtoa_r+0xad0>
 800abee:	2a00      	cmp	r2, #0
 800abf0:	dded      	ble.n	800abce <_dtoa_r+0xa6e>
 800abf2:	4651      	mov	r1, sl
 800abf4:	2201      	movs	r2, #1
 800abf6:	4620      	mov	r0, r4
 800abf8:	f000 ff68 	bl	800bacc <__lshift>
 800abfc:	4631      	mov	r1, r6
 800abfe:	4682      	mov	sl, r0
 800ac00:	f000 ffd0 	bl	800bba4 <__mcmp>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	dc03      	bgt.n	800ac10 <_dtoa_r+0xab0>
 800ac08:	d1e1      	bne.n	800abce <_dtoa_r+0xa6e>
 800ac0a:	f019 0f01 	tst.w	r9, #1
 800ac0e:	d0de      	beq.n	800abce <_dtoa_r+0xa6e>
 800ac10:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ac14:	d1d8      	bne.n	800abc8 <_dtoa_r+0xa68>
 800ac16:	9a01      	ldr	r2, [sp, #4]
 800ac18:	2339      	movs	r3, #57	; 0x39
 800ac1a:	7013      	strb	r3, [r2, #0]
 800ac1c:	462b      	mov	r3, r5
 800ac1e:	461d      	mov	r5, r3
 800ac20:	3b01      	subs	r3, #1
 800ac22:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac26:	2a39      	cmp	r2, #57	; 0x39
 800ac28:	d06c      	beq.n	800ad04 <_dtoa_r+0xba4>
 800ac2a:	3201      	adds	r2, #1
 800ac2c:	701a      	strb	r2, [r3, #0]
 800ac2e:	e747      	b.n	800aac0 <_dtoa_r+0x960>
 800ac30:	2a00      	cmp	r2, #0
 800ac32:	dd07      	ble.n	800ac44 <_dtoa_r+0xae4>
 800ac34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ac38:	d0ed      	beq.n	800ac16 <_dtoa_r+0xab6>
 800ac3a:	9a01      	ldr	r2, [sp, #4]
 800ac3c:	f109 0301 	add.w	r3, r9, #1
 800ac40:	7013      	strb	r3, [r2, #0]
 800ac42:	e73d      	b.n	800aac0 <_dtoa_r+0x960>
 800ac44:	9b04      	ldr	r3, [sp, #16]
 800ac46:	9a08      	ldr	r2, [sp, #32]
 800ac48:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d043      	beq.n	800acd8 <_dtoa_r+0xb78>
 800ac50:	4651      	mov	r1, sl
 800ac52:	2300      	movs	r3, #0
 800ac54:	220a      	movs	r2, #10
 800ac56:	4620      	mov	r0, r4
 800ac58:	f000 fd40 	bl	800b6dc <__multadd>
 800ac5c:	45b8      	cmp	r8, r7
 800ac5e:	4682      	mov	sl, r0
 800ac60:	f04f 0300 	mov.w	r3, #0
 800ac64:	f04f 020a 	mov.w	r2, #10
 800ac68:	4641      	mov	r1, r8
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	d107      	bne.n	800ac7e <_dtoa_r+0xb1e>
 800ac6e:	f000 fd35 	bl	800b6dc <__multadd>
 800ac72:	4680      	mov	r8, r0
 800ac74:	4607      	mov	r7, r0
 800ac76:	9b04      	ldr	r3, [sp, #16]
 800ac78:	3301      	adds	r3, #1
 800ac7a:	9304      	str	r3, [sp, #16]
 800ac7c:	e775      	b.n	800ab6a <_dtoa_r+0xa0a>
 800ac7e:	f000 fd2d 	bl	800b6dc <__multadd>
 800ac82:	4639      	mov	r1, r7
 800ac84:	4680      	mov	r8, r0
 800ac86:	2300      	movs	r3, #0
 800ac88:	220a      	movs	r2, #10
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	f000 fd26 	bl	800b6dc <__multadd>
 800ac90:	4607      	mov	r7, r0
 800ac92:	e7f0      	b.n	800ac76 <_dtoa_r+0xb16>
 800ac94:	9b04      	ldr	r3, [sp, #16]
 800ac96:	9301      	str	r3, [sp, #4]
 800ac98:	9d00      	ldr	r5, [sp, #0]
 800ac9a:	4631      	mov	r1, r6
 800ac9c:	4650      	mov	r0, sl
 800ac9e:	f7ff f9d7 	bl	800a050 <quorem>
 800aca2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800aca6:	9b00      	ldr	r3, [sp, #0]
 800aca8:	f805 9b01 	strb.w	r9, [r5], #1
 800acac:	1aea      	subs	r2, r5, r3
 800acae:	9b01      	ldr	r3, [sp, #4]
 800acb0:	4293      	cmp	r3, r2
 800acb2:	dd07      	ble.n	800acc4 <_dtoa_r+0xb64>
 800acb4:	4651      	mov	r1, sl
 800acb6:	2300      	movs	r3, #0
 800acb8:	220a      	movs	r2, #10
 800acba:	4620      	mov	r0, r4
 800acbc:	f000 fd0e 	bl	800b6dc <__multadd>
 800acc0:	4682      	mov	sl, r0
 800acc2:	e7ea      	b.n	800ac9a <_dtoa_r+0xb3a>
 800acc4:	9b01      	ldr	r3, [sp, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	bfc8      	it	gt
 800acca:	461d      	movgt	r5, r3
 800accc:	9b00      	ldr	r3, [sp, #0]
 800acce:	bfd8      	it	le
 800acd0:	2501      	movle	r5, #1
 800acd2:	441d      	add	r5, r3
 800acd4:	f04f 0800 	mov.w	r8, #0
 800acd8:	4651      	mov	r1, sl
 800acda:	2201      	movs	r2, #1
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 fef5 	bl	800bacc <__lshift>
 800ace2:	4631      	mov	r1, r6
 800ace4:	4682      	mov	sl, r0
 800ace6:	f000 ff5d 	bl	800bba4 <__mcmp>
 800acea:	2800      	cmp	r0, #0
 800acec:	dc96      	bgt.n	800ac1c <_dtoa_r+0xabc>
 800acee:	d102      	bne.n	800acf6 <_dtoa_r+0xb96>
 800acf0:	f019 0f01 	tst.w	r9, #1
 800acf4:	d192      	bne.n	800ac1c <_dtoa_r+0xabc>
 800acf6:	462b      	mov	r3, r5
 800acf8:	461d      	mov	r5, r3
 800acfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acfe:	2a30      	cmp	r2, #48	; 0x30
 800ad00:	d0fa      	beq.n	800acf8 <_dtoa_r+0xb98>
 800ad02:	e6dd      	b.n	800aac0 <_dtoa_r+0x960>
 800ad04:	9a00      	ldr	r2, [sp, #0]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d189      	bne.n	800ac1e <_dtoa_r+0xabe>
 800ad0a:	f10b 0b01 	add.w	fp, fp, #1
 800ad0e:	2331      	movs	r3, #49	; 0x31
 800ad10:	e796      	b.n	800ac40 <_dtoa_r+0xae0>
 800ad12:	4b0a      	ldr	r3, [pc, #40]	; (800ad3c <_dtoa_r+0xbdc>)
 800ad14:	f7ff ba99 	b.w	800a24a <_dtoa_r+0xea>
 800ad18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f47f aa6d 	bne.w	800a1fa <_dtoa_r+0x9a>
 800ad20:	4b07      	ldr	r3, [pc, #28]	; (800ad40 <_dtoa_r+0xbe0>)
 800ad22:	f7ff ba92 	b.w	800a24a <_dtoa_r+0xea>
 800ad26:	9b01      	ldr	r3, [sp, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dcb5      	bgt.n	800ac98 <_dtoa_r+0xb38>
 800ad2c:	9b07      	ldr	r3, [sp, #28]
 800ad2e:	2b02      	cmp	r3, #2
 800ad30:	f73f aeb1 	bgt.w	800aa96 <_dtoa_r+0x936>
 800ad34:	e7b0      	b.n	800ac98 <_dtoa_r+0xb38>
 800ad36:	bf00      	nop
 800ad38:	0800cbe8 	.word	0x0800cbe8
 800ad3c:	0800cb40 	.word	0x0800cb40
 800ad40:	0800cb6c 	.word	0x0800cb6c

0800ad44 <_free_r>:
 800ad44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad46:	2900      	cmp	r1, #0
 800ad48:	d044      	beq.n	800add4 <_free_r+0x90>
 800ad4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad4e:	9001      	str	r0, [sp, #4]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f1a1 0404 	sub.w	r4, r1, #4
 800ad56:	bfb8      	it	lt
 800ad58:	18e4      	addlt	r4, r4, r3
 800ad5a:	f000 fc51 	bl	800b600 <__malloc_lock>
 800ad5e:	4a1e      	ldr	r2, [pc, #120]	; (800add8 <_free_r+0x94>)
 800ad60:	9801      	ldr	r0, [sp, #4]
 800ad62:	6813      	ldr	r3, [r2, #0]
 800ad64:	b933      	cbnz	r3, 800ad74 <_free_r+0x30>
 800ad66:	6063      	str	r3, [r4, #4]
 800ad68:	6014      	str	r4, [r2, #0]
 800ad6a:	b003      	add	sp, #12
 800ad6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad70:	f000 bc4c 	b.w	800b60c <__malloc_unlock>
 800ad74:	42a3      	cmp	r3, r4
 800ad76:	d908      	bls.n	800ad8a <_free_r+0x46>
 800ad78:	6825      	ldr	r5, [r4, #0]
 800ad7a:	1961      	adds	r1, r4, r5
 800ad7c:	428b      	cmp	r3, r1
 800ad7e:	bf01      	itttt	eq
 800ad80:	6819      	ldreq	r1, [r3, #0]
 800ad82:	685b      	ldreq	r3, [r3, #4]
 800ad84:	1949      	addeq	r1, r1, r5
 800ad86:	6021      	streq	r1, [r4, #0]
 800ad88:	e7ed      	b.n	800ad66 <_free_r+0x22>
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	b10b      	cbz	r3, 800ad94 <_free_r+0x50>
 800ad90:	42a3      	cmp	r3, r4
 800ad92:	d9fa      	bls.n	800ad8a <_free_r+0x46>
 800ad94:	6811      	ldr	r1, [r2, #0]
 800ad96:	1855      	adds	r5, r2, r1
 800ad98:	42a5      	cmp	r5, r4
 800ad9a:	d10b      	bne.n	800adb4 <_free_r+0x70>
 800ad9c:	6824      	ldr	r4, [r4, #0]
 800ad9e:	4421      	add	r1, r4
 800ada0:	1854      	adds	r4, r2, r1
 800ada2:	42a3      	cmp	r3, r4
 800ada4:	6011      	str	r1, [r2, #0]
 800ada6:	d1e0      	bne.n	800ad6a <_free_r+0x26>
 800ada8:	681c      	ldr	r4, [r3, #0]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	6053      	str	r3, [r2, #4]
 800adae:	440c      	add	r4, r1
 800adb0:	6014      	str	r4, [r2, #0]
 800adb2:	e7da      	b.n	800ad6a <_free_r+0x26>
 800adb4:	d902      	bls.n	800adbc <_free_r+0x78>
 800adb6:	230c      	movs	r3, #12
 800adb8:	6003      	str	r3, [r0, #0]
 800adba:	e7d6      	b.n	800ad6a <_free_r+0x26>
 800adbc:	6825      	ldr	r5, [r4, #0]
 800adbe:	1961      	adds	r1, r4, r5
 800adc0:	428b      	cmp	r3, r1
 800adc2:	bf04      	itt	eq
 800adc4:	6819      	ldreq	r1, [r3, #0]
 800adc6:	685b      	ldreq	r3, [r3, #4]
 800adc8:	6063      	str	r3, [r4, #4]
 800adca:	bf04      	itt	eq
 800adcc:	1949      	addeq	r1, r1, r5
 800adce:	6021      	streq	r1, [r4, #0]
 800add0:	6054      	str	r4, [r2, #4]
 800add2:	e7ca      	b.n	800ad6a <_free_r+0x26>
 800add4:	b003      	add	sp, #12
 800add6:	bd30      	pop	{r4, r5, pc}
 800add8:	20000a98 	.word	0x20000a98

0800addc <rshift>:
 800addc:	6903      	ldr	r3, [r0, #16]
 800adde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ade2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ade6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800adea:	f100 0414 	add.w	r4, r0, #20
 800adee:	dd45      	ble.n	800ae7c <rshift+0xa0>
 800adf0:	f011 011f 	ands.w	r1, r1, #31
 800adf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800adf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800adfc:	d10c      	bne.n	800ae18 <rshift+0x3c>
 800adfe:	f100 0710 	add.w	r7, r0, #16
 800ae02:	4629      	mov	r1, r5
 800ae04:	42b1      	cmp	r1, r6
 800ae06:	d334      	bcc.n	800ae72 <rshift+0x96>
 800ae08:	1a9b      	subs	r3, r3, r2
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	1eea      	subs	r2, r5, #3
 800ae0e:	4296      	cmp	r6, r2
 800ae10:	bf38      	it	cc
 800ae12:	2300      	movcc	r3, #0
 800ae14:	4423      	add	r3, r4
 800ae16:	e015      	b.n	800ae44 <rshift+0x68>
 800ae18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ae1c:	f1c1 0820 	rsb	r8, r1, #32
 800ae20:	40cf      	lsrs	r7, r1
 800ae22:	f105 0e04 	add.w	lr, r5, #4
 800ae26:	46a1      	mov	r9, r4
 800ae28:	4576      	cmp	r6, lr
 800ae2a:	46f4      	mov	ip, lr
 800ae2c:	d815      	bhi.n	800ae5a <rshift+0x7e>
 800ae2e:	1a9a      	subs	r2, r3, r2
 800ae30:	0092      	lsls	r2, r2, #2
 800ae32:	3a04      	subs	r2, #4
 800ae34:	3501      	adds	r5, #1
 800ae36:	42ae      	cmp	r6, r5
 800ae38:	bf38      	it	cc
 800ae3a:	2200      	movcc	r2, #0
 800ae3c:	18a3      	adds	r3, r4, r2
 800ae3e:	50a7      	str	r7, [r4, r2]
 800ae40:	b107      	cbz	r7, 800ae44 <rshift+0x68>
 800ae42:	3304      	adds	r3, #4
 800ae44:	1b1a      	subs	r2, r3, r4
 800ae46:	42a3      	cmp	r3, r4
 800ae48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae4c:	bf08      	it	eq
 800ae4e:	2300      	moveq	r3, #0
 800ae50:	6102      	str	r2, [r0, #16]
 800ae52:	bf08      	it	eq
 800ae54:	6143      	streq	r3, [r0, #20]
 800ae56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae5a:	f8dc c000 	ldr.w	ip, [ip]
 800ae5e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ae62:	ea4c 0707 	orr.w	r7, ip, r7
 800ae66:	f849 7b04 	str.w	r7, [r9], #4
 800ae6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ae6e:	40cf      	lsrs	r7, r1
 800ae70:	e7da      	b.n	800ae28 <rshift+0x4c>
 800ae72:	f851 cb04 	ldr.w	ip, [r1], #4
 800ae76:	f847 cf04 	str.w	ip, [r7, #4]!
 800ae7a:	e7c3      	b.n	800ae04 <rshift+0x28>
 800ae7c:	4623      	mov	r3, r4
 800ae7e:	e7e1      	b.n	800ae44 <rshift+0x68>

0800ae80 <__hexdig_fun>:
 800ae80:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ae84:	2b09      	cmp	r3, #9
 800ae86:	d802      	bhi.n	800ae8e <__hexdig_fun+0xe>
 800ae88:	3820      	subs	r0, #32
 800ae8a:	b2c0      	uxtb	r0, r0
 800ae8c:	4770      	bx	lr
 800ae8e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ae92:	2b05      	cmp	r3, #5
 800ae94:	d801      	bhi.n	800ae9a <__hexdig_fun+0x1a>
 800ae96:	3847      	subs	r0, #71	; 0x47
 800ae98:	e7f7      	b.n	800ae8a <__hexdig_fun+0xa>
 800ae9a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ae9e:	2b05      	cmp	r3, #5
 800aea0:	d801      	bhi.n	800aea6 <__hexdig_fun+0x26>
 800aea2:	3827      	subs	r0, #39	; 0x27
 800aea4:	e7f1      	b.n	800ae8a <__hexdig_fun+0xa>
 800aea6:	2000      	movs	r0, #0
 800aea8:	4770      	bx	lr
	...

0800aeac <__gethex>:
 800aeac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb0:	4617      	mov	r7, r2
 800aeb2:	680a      	ldr	r2, [r1, #0]
 800aeb4:	b085      	sub	sp, #20
 800aeb6:	f102 0b02 	add.w	fp, r2, #2
 800aeba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aebe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aec2:	4681      	mov	r9, r0
 800aec4:	468a      	mov	sl, r1
 800aec6:	9302      	str	r3, [sp, #8]
 800aec8:	32fe      	adds	r2, #254	; 0xfe
 800aeca:	eb02 030b 	add.w	r3, r2, fp
 800aece:	46d8      	mov	r8, fp
 800aed0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	2830      	cmp	r0, #48	; 0x30
 800aed8:	d0f7      	beq.n	800aeca <__gethex+0x1e>
 800aeda:	f7ff ffd1 	bl	800ae80 <__hexdig_fun>
 800aede:	4604      	mov	r4, r0
 800aee0:	2800      	cmp	r0, #0
 800aee2:	d138      	bne.n	800af56 <__gethex+0xaa>
 800aee4:	49a7      	ldr	r1, [pc, #668]	; (800b184 <__gethex+0x2d8>)
 800aee6:	2201      	movs	r2, #1
 800aee8:	4640      	mov	r0, r8
 800aeea:	f7ff f810 	bl	8009f0e <strncmp>
 800aeee:	4606      	mov	r6, r0
 800aef0:	2800      	cmp	r0, #0
 800aef2:	d169      	bne.n	800afc8 <__gethex+0x11c>
 800aef4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800aef8:	465d      	mov	r5, fp
 800aefa:	f7ff ffc1 	bl	800ae80 <__hexdig_fun>
 800aefe:	2800      	cmp	r0, #0
 800af00:	d064      	beq.n	800afcc <__gethex+0x120>
 800af02:	465a      	mov	r2, fp
 800af04:	7810      	ldrb	r0, [r2, #0]
 800af06:	2830      	cmp	r0, #48	; 0x30
 800af08:	4690      	mov	r8, r2
 800af0a:	f102 0201 	add.w	r2, r2, #1
 800af0e:	d0f9      	beq.n	800af04 <__gethex+0x58>
 800af10:	f7ff ffb6 	bl	800ae80 <__hexdig_fun>
 800af14:	2301      	movs	r3, #1
 800af16:	fab0 f480 	clz	r4, r0
 800af1a:	0964      	lsrs	r4, r4, #5
 800af1c:	465e      	mov	r6, fp
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	4642      	mov	r2, r8
 800af22:	4615      	mov	r5, r2
 800af24:	3201      	adds	r2, #1
 800af26:	7828      	ldrb	r0, [r5, #0]
 800af28:	f7ff ffaa 	bl	800ae80 <__hexdig_fun>
 800af2c:	2800      	cmp	r0, #0
 800af2e:	d1f8      	bne.n	800af22 <__gethex+0x76>
 800af30:	4994      	ldr	r1, [pc, #592]	; (800b184 <__gethex+0x2d8>)
 800af32:	2201      	movs	r2, #1
 800af34:	4628      	mov	r0, r5
 800af36:	f7fe ffea 	bl	8009f0e <strncmp>
 800af3a:	b978      	cbnz	r0, 800af5c <__gethex+0xb0>
 800af3c:	b946      	cbnz	r6, 800af50 <__gethex+0xa4>
 800af3e:	1c6e      	adds	r6, r5, #1
 800af40:	4632      	mov	r2, r6
 800af42:	4615      	mov	r5, r2
 800af44:	3201      	adds	r2, #1
 800af46:	7828      	ldrb	r0, [r5, #0]
 800af48:	f7ff ff9a 	bl	800ae80 <__hexdig_fun>
 800af4c:	2800      	cmp	r0, #0
 800af4e:	d1f8      	bne.n	800af42 <__gethex+0x96>
 800af50:	1b73      	subs	r3, r6, r5
 800af52:	009e      	lsls	r6, r3, #2
 800af54:	e004      	b.n	800af60 <__gethex+0xb4>
 800af56:	2400      	movs	r4, #0
 800af58:	4626      	mov	r6, r4
 800af5a:	e7e1      	b.n	800af20 <__gethex+0x74>
 800af5c:	2e00      	cmp	r6, #0
 800af5e:	d1f7      	bne.n	800af50 <__gethex+0xa4>
 800af60:	782b      	ldrb	r3, [r5, #0]
 800af62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800af66:	2b50      	cmp	r3, #80	; 0x50
 800af68:	d13d      	bne.n	800afe6 <__gethex+0x13a>
 800af6a:	786b      	ldrb	r3, [r5, #1]
 800af6c:	2b2b      	cmp	r3, #43	; 0x2b
 800af6e:	d02f      	beq.n	800afd0 <__gethex+0x124>
 800af70:	2b2d      	cmp	r3, #45	; 0x2d
 800af72:	d031      	beq.n	800afd8 <__gethex+0x12c>
 800af74:	1c69      	adds	r1, r5, #1
 800af76:	f04f 0b00 	mov.w	fp, #0
 800af7a:	7808      	ldrb	r0, [r1, #0]
 800af7c:	f7ff ff80 	bl	800ae80 <__hexdig_fun>
 800af80:	1e42      	subs	r2, r0, #1
 800af82:	b2d2      	uxtb	r2, r2
 800af84:	2a18      	cmp	r2, #24
 800af86:	d82e      	bhi.n	800afe6 <__gethex+0x13a>
 800af88:	f1a0 0210 	sub.w	r2, r0, #16
 800af8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800af90:	f7ff ff76 	bl	800ae80 <__hexdig_fun>
 800af94:	f100 3cff 	add.w	ip, r0, #4294967295
 800af98:	fa5f fc8c 	uxtb.w	ip, ip
 800af9c:	f1bc 0f18 	cmp.w	ip, #24
 800afa0:	d91d      	bls.n	800afde <__gethex+0x132>
 800afa2:	f1bb 0f00 	cmp.w	fp, #0
 800afa6:	d000      	beq.n	800afaa <__gethex+0xfe>
 800afa8:	4252      	negs	r2, r2
 800afaa:	4416      	add	r6, r2
 800afac:	f8ca 1000 	str.w	r1, [sl]
 800afb0:	b1dc      	cbz	r4, 800afea <__gethex+0x13e>
 800afb2:	9b01      	ldr	r3, [sp, #4]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	bf14      	ite	ne
 800afb8:	f04f 0800 	movne.w	r8, #0
 800afbc:	f04f 0806 	moveq.w	r8, #6
 800afc0:	4640      	mov	r0, r8
 800afc2:	b005      	add	sp, #20
 800afc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc8:	4645      	mov	r5, r8
 800afca:	4626      	mov	r6, r4
 800afcc:	2401      	movs	r4, #1
 800afce:	e7c7      	b.n	800af60 <__gethex+0xb4>
 800afd0:	f04f 0b00 	mov.w	fp, #0
 800afd4:	1ca9      	adds	r1, r5, #2
 800afd6:	e7d0      	b.n	800af7a <__gethex+0xce>
 800afd8:	f04f 0b01 	mov.w	fp, #1
 800afdc:	e7fa      	b.n	800afd4 <__gethex+0x128>
 800afde:	230a      	movs	r3, #10
 800afe0:	fb03 0002 	mla	r0, r3, r2, r0
 800afe4:	e7d0      	b.n	800af88 <__gethex+0xdc>
 800afe6:	4629      	mov	r1, r5
 800afe8:	e7e0      	b.n	800afac <__gethex+0x100>
 800afea:	eba5 0308 	sub.w	r3, r5, r8
 800afee:	3b01      	subs	r3, #1
 800aff0:	4621      	mov	r1, r4
 800aff2:	2b07      	cmp	r3, #7
 800aff4:	dc0a      	bgt.n	800b00c <__gethex+0x160>
 800aff6:	4648      	mov	r0, r9
 800aff8:	f000 fb0e 	bl	800b618 <_Balloc>
 800affc:	4604      	mov	r4, r0
 800affe:	b940      	cbnz	r0, 800b012 <__gethex+0x166>
 800b000:	4b61      	ldr	r3, [pc, #388]	; (800b188 <__gethex+0x2dc>)
 800b002:	4602      	mov	r2, r0
 800b004:	21e4      	movs	r1, #228	; 0xe4
 800b006:	4861      	ldr	r0, [pc, #388]	; (800b18c <__gethex+0x2e0>)
 800b008:	f001 f9f0 	bl	800c3ec <__assert_func>
 800b00c:	3101      	adds	r1, #1
 800b00e:	105b      	asrs	r3, r3, #1
 800b010:	e7ef      	b.n	800aff2 <__gethex+0x146>
 800b012:	f100 0a14 	add.w	sl, r0, #20
 800b016:	2300      	movs	r3, #0
 800b018:	495a      	ldr	r1, [pc, #360]	; (800b184 <__gethex+0x2d8>)
 800b01a:	f8cd a004 	str.w	sl, [sp, #4]
 800b01e:	469b      	mov	fp, r3
 800b020:	45a8      	cmp	r8, r5
 800b022:	d342      	bcc.n	800b0aa <__gethex+0x1fe>
 800b024:	9801      	ldr	r0, [sp, #4]
 800b026:	f840 bb04 	str.w	fp, [r0], #4
 800b02a:	eba0 000a 	sub.w	r0, r0, sl
 800b02e:	1080      	asrs	r0, r0, #2
 800b030:	6120      	str	r0, [r4, #16]
 800b032:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b036:	4658      	mov	r0, fp
 800b038:	f000 fbe0 	bl	800b7fc <__hi0bits>
 800b03c:	683d      	ldr	r5, [r7, #0]
 800b03e:	eba8 0000 	sub.w	r0, r8, r0
 800b042:	42a8      	cmp	r0, r5
 800b044:	dd59      	ble.n	800b0fa <__gethex+0x24e>
 800b046:	eba0 0805 	sub.w	r8, r0, r5
 800b04a:	4641      	mov	r1, r8
 800b04c:	4620      	mov	r0, r4
 800b04e:	f000 ff6f 	bl	800bf30 <__any_on>
 800b052:	4683      	mov	fp, r0
 800b054:	b1b8      	cbz	r0, 800b086 <__gethex+0x1da>
 800b056:	f108 33ff 	add.w	r3, r8, #4294967295
 800b05a:	1159      	asrs	r1, r3, #5
 800b05c:	f003 021f 	and.w	r2, r3, #31
 800b060:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b064:	f04f 0b01 	mov.w	fp, #1
 800b068:	fa0b f202 	lsl.w	r2, fp, r2
 800b06c:	420a      	tst	r2, r1
 800b06e:	d00a      	beq.n	800b086 <__gethex+0x1da>
 800b070:	455b      	cmp	r3, fp
 800b072:	dd06      	ble.n	800b082 <__gethex+0x1d6>
 800b074:	f1a8 0102 	sub.w	r1, r8, #2
 800b078:	4620      	mov	r0, r4
 800b07a:	f000 ff59 	bl	800bf30 <__any_on>
 800b07e:	2800      	cmp	r0, #0
 800b080:	d138      	bne.n	800b0f4 <__gethex+0x248>
 800b082:	f04f 0b02 	mov.w	fp, #2
 800b086:	4641      	mov	r1, r8
 800b088:	4620      	mov	r0, r4
 800b08a:	f7ff fea7 	bl	800addc <rshift>
 800b08e:	4446      	add	r6, r8
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	42b3      	cmp	r3, r6
 800b094:	da41      	bge.n	800b11a <__gethex+0x26e>
 800b096:	4621      	mov	r1, r4
 800b098:	4648      	mov	r0, r9
 800b09a:	f000 fafd 	bl	800b698 <_Bfree>
 800b09e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	6013      	str	r3, [r2, #0]
 800b0a4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b0a8:	e78a      	b.n	800afc0 <__gethex+0x114>
 800b0aa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b0ae:	2a2e      	cmp	r2, #46	; 0x2e
 800b0b0:	d014      	beq.n	800b0dc <__gethex+0x230>
 800b0b2:	2b20      	cmp	r3, #32
 800b0b4:	d106      	bne.n	800b0c4 <__gethex+0x218>
 800b0b6:	9b01      	ldr	r3, [sp, #4]
 800b0b8:	f843 bb04 	str.w	fp, [r3], #4
 800b0bc:	f04f 0b00 	mov.w	fp, #0
 800b0c0:	9301      	str	r3, [sp, #4]
 800b0c2:	465b      	mov	r3, fp
 800b0c4:	7828      	ldrb	r0, [r5, #0]
 800b0c6:	9303      	str	r3, [sp, #12]
 800b0c8:	f7ff feda 	bl	800ae80 <__hexdig_fun>
 800b0cc:	9b03      	ldr	r3, [sp, #12]
 800b0ce:	f000 000f 	and.w	r0, r0, #15
 800b0d2:	4098      	lsls	r0, r3
 800b0d4:	ea4b 0b00 	orr.w	fp, fp, r0
 800b0d8:	3304      	adds	r3, #4
 800b0da:	e7a1      	b.n	800b020 <__gethex+0x174>
 800b0dc:	45a8      	cmp	r8, r5
 800b0de:	d8e8      	bhi.n	800b0b2 <__gethex+0x206>
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	9303      	str	r3, [sp, #12]
 800b0e6:	f7fe ff12 	bl	8009f0e <strncmp>
 800b0ea:	4926      	ldr	r1, [pc, #152]	; (800b184 <__gethex+0x2d8>)
 800b0ec:	9b03      	ldr	r3, [sp, #12]
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d1df      	bne.n	800b0b2 <__gethex+0x206>
 800b0f2:	e795      	b.n	800b020 <__gethex+0x174>
 800b0f4:	f04f 0b03 	mov.w	fp, #3
 800b0f8:	e7c5      	b.n	800b086 <__gethex+0x1da>
 800b0fa:	da0b      	bge.n	800b114 <__gethex+0x268>
 800b0fc:	eba5 0800 	sub.w	r8, r5, r0
 800b100:	4621      	mov	r1, r4
 800b102:	4642      	mov	r2, r8
 800b104:	4648      	mov	r0, r9
 800b106:	f000 fce1 	bl	800bacc <__lshift>
 800b10a:	eba6 0608 	sub.w	r6, r6, r8
 800b10e:	4604      	mov	r4, r0
 800b110:	f100 0a14 	add.w	sl, r0, #20
 800b114:	f04f 0b00 	mov.w	fp, #0
 800b118:	e7ba      	b.n	800b090 <__gethex+0x1e4>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	42b3      	cmp	r3, r6
 800b11e:	dd73      	ble.n	800b208 <__gethex+0x35c>
 800b120:	1b9e      	subs	r6, r3, r6
 800b122:	42b5      	cmp	r5, r6
 800b124:	dc34      	bgt.n	800b190 <__gethex+0x2e4>
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2b02      	cmp	r3, #2
 800b12a:	d023      	beq.n	800b174 <__gethex+0x2c8>
 800b12c:	2b03      	cmp	r3, #3
 800b12e:	d025      	beq.n	800b17c <__gethex+0x2d0>
 800b130:	2b01      	cmp	r3, #1
 800b132:	d115      	bne.n	800b160 <__gethex+0x2b4>
 800b134:	42b5      	cmp	r5, r6
 800b136:	d113      	bne.n	800b160 <__gethex+0x2b4>
 800b138:	2d01      	cmp	r5, #1
 800b13a:	d10b      	bne.n	800b154 <__gethex+0x2a8>
 800b13c:	9a02      	ldr	r2, [sp, #8]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6013      	str	r3, [r2, #0]
 800b142:	2301      	movs	r3, #1
 800b144:	6123      	str	r3, [r4, #16]
 800b146:	f8ca 3000 	str.w	r3, [sl]
 800b14a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b14c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b150:	601c      	str	r4, [r3, #0]
 800b152:	e735      	b.n	800afc0 <__gethex+0x114>
 800b154:	1e69      	subs	r1, r5, #1
 800b156:	4620      	mov	r0, r4
 800b158:	f000 feea 	bl	800bf30 <__any_on>
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d1ed      	bne.n	800b13c <__gethex+0x290>
 800b160:	4621      	mov	r1, r4
 800b162:	4648      	mov	r0, r9
 800b164:	f000 fa98 	bl	800b698 <_Bfree>
 800b168:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b16a:	2300      	movs	r3, #0
 800b16c:	6013      	str	r3, [r2, #0]
 800b16e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b172:	e725      	b.n	800afc0 <__gethex+0x114>
 800b174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1f2      	bne.n	800b160 <__gethex+0x2b4>
 800b17a:	e7df      	b.n	800b13c <__gethex+0x290>
 800b17c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1dc      	bne.n	800b13c <__gethex+0x290>
 800b182:	e7ed      	b.n	800b160 <__gethex+0x2b4>
 800b184:	0800cad8 	.word	0x0800cad8
 800b188:	0800cbe8 	.word	0x0800cbe8
 800b18c:	0800cbf9 	.word	0x0800cbf9
 800b190:	f106 38ff 	add.w	r8, r6, #4294967295
 800b194:	f1bb 0f00 	cmp.w	fp, #0
 800b198:	d133      	bne.n	800b202 <__gethex+0x356>
 800b19a:	f1b8 0f00 	cmp.w	r8, #0
 800b19e:	d004      	beq.n	800b1aa <__gethex+0x2fe>
 800b1a0:	4641      	mov	r1, r8
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	f000 fec4 	bl	800bf30 <__any_on>
 800b1a8:	4683      	mov	fp, r0
 800b1aa:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b1b4:	f008 081f 	and.w	r8, r8, #31
 800b1b8:	fa03 f308 	lsl.w	r3, r3, r8
 800b1bc:	4213      	tst	r3, r2
 800b1be:	4631      	mov	r1, r6
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	bf18      	it	ne
 800b1c4:	f04b 0b02 	orrne.w	fp, fp, #2
 800b1c8:	1bad      	subs	r5, r5, r6
 800b1ca:	f7ff fe07 	bl	800addc <rshift>
 800b1ce:	687e      	ldr	r6, [r7, #4]
 800b1d0:	f04f 0802 	mov.w	r8, #2
 800b1d4:	f1bb 0f00 	cmp.w	fp, #0
 800b1d8:	d04a      	beq.n	800b270 <__gethex+0x3c4>
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2b02      	cmp	r3, #2
 800b1de:	d016      	beq.n	800b20e <__gethex+0x362>
 800b1e0:	2b03      	cmp	r3, #3
 800b1e2:	d018      	beq.n	800b216 <__gethex+0x36a>
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d109      	bne.n	800b1fc <__gethex+0x350>
 800b1e8:	f01b 0f02 	tst.w	fp, #2
 800b1ec:	d006      	beq.n	800b1fc <__gethex+0x350>
 800b1ee:	f8da 3000 	ldr.w	r3, [sl]
 800b1f2:	ea4b 0b03 	orr.w	fp, fp, r3
 800b1f6:	f01b 0f01 	tst.w	fp, #1
 800b1fa:	d10f      	bne.n	800b21c <__gethex+0x370>
 800b1fc:	f048 0810 	orr.w	r8, r8, #16
 800b200:	e036      	b.n	800b270 <__gethex+0x3c4>
 800b202:	f04f 0b01 	mov.w	fp, #1
 800b206:	e7d0      	b.n	800b1aa <__gethex+0x2fe>
 800b208:	f04f 0801 	mov.w	r8, #1
 800b20c:	e7e2      	b.n	800b1d4 <__gethex+0x328>
 800b20e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b210:	f1c3 0301 	rsb	r3, r3, #1
 800b214:	930f      	str	r3, [sp, #60]	; 0x3c
 800b216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d0ef      	beq.n	800b1fc <__gethex+0x350>
 800b21c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b220:	f104 0214 	add.w	r2, r4, #20
 800b224:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b228:	9301      	str	r3, [sp, #4]
 800b22a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b22e:	2300      	movs	r3, #0
 800b230:	4694      	mov	ip, r2
 800b232:	f852 1b04 	ldr.w	r1, [r2], #4
 800b236:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b23a:	d01e      	beq.n	800b27a <__gethex+0x3ce>
 800b23c:	3101      	adds	r1, #1
 800b23e:	f8cc 1000 	str.w	r1, [ip]
 800b242:	f1b8 0f02 	cmp.w	r8, #2
 800b246:	f104 0214 	add.w	r2, r4, #20
 800b24a:	d13d      	bne.n	800b2c8 <__gethex+0x41c>
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	3b01      	subs	r3, #1
 800b250:	42ab      	cmp	r3, r5
 800b252:	d10b      	bne.n	800b26c <__gethex+0x3c0>
 800b254:	1169      	asrs	r1, r5, #5
 800b256:	2301      	movs	r3, #1
 800b258:	f005 051f 	and.w	r5, r5, #31
 800b25c:	fa03 f505 	lsl.w	r5, r3, r5
 800b260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b264:	421d      	tst	r5, r3
 800b266:	bf18      	it	ne
 800b268:	f04f 0801 	movne.w	r8, #1
 800b26c:	f048 0820 	orr.w	r8, r8, #32
 800b270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b272:	601c      	str	r4, [r3, #0]
 800b274:	9b02      	ldr	r3, [sp, #8]
 800b276:	601e      	str	r6, [r3, #0]
 800b278:	e6a2      	b.n	800afc0 <__gethex+0x114>
 800b27a:	4290      	cmp	r0, r2
 800b27c:	f842 3c04 	str.w	r3, [r2, #-4]
 800b280:	d8d6      	bhi.n	800b230 <__gethex+0x384>
 800b282:	68a2      	ldr	r2, [r4, #8]
 800b284:	4593      	cmp	fp, r2
 800b286:	db17      	blt.n	800b2b8 <__gethex+0x40c>
 800b288:	6861      	ldr	r1, [r4, #4]
 800b28a:	4648      	mov	r0, r9
 800b28c:	3101      	adds	r1, #1
 800b28e:	f000 f9c3 	bl	800b618 <_Balloc>
 800b292:	4682      	mov	sl, r0
 800b294:	b918      	cbnz	r0, 800b29e <__gethex+0x3f2>
 800b296:	4b1b      	ldr	r3, [pc, #108]	; (800b304 <__gethex+0x458>)
 800b298:	4602      	mov	r2, r0
 800b29a:	2184      	movs	r1, #132	; 0x84
 800b29c:	e6b3      	b.n	800b006 <__gethex+0x15a>
 800b29e:	6922      	ldr	r2, [r4, #16]
 800b2a0:	3202      	adds	r2, #2
 800b2a2:	f104 010c 	add.w	r1, r4, #12
 800b2a6:	0092      	lsls	r2, r2, #2
 800b2a8:	300c      	adds	r0, #12
 800b2aa:	f7fe feba 	bl	800a022 <memcpy>
 800b2ae:	4621      	mov	r1, r4
 800b2b0:	4648      	mov	r0, r9
 800b2b2:	f000 f9f1 	bl	800b698 <_Bfree>
 800b2b6:	4654      	mov	r4, sl
 800b2b8:	6922      	ldr	r2, [r4, #16]
 800b2ba:	1c51      	adds	r1, r2, #1
 800b2bc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b2c0:	6121      	str	r1, [r4, #16]
 800b2c2:	2101      	movs	r1, #1
 800b2c4:	6151      	str	r1, [r2, #20]
 800b2c6:	e7bc      	b.n	800b242 <__gethex+0x396>
 800b2c8:	6921      	ldr	r1, [r4, #16]
 800b2ca:	4559      	cmp	r1, fp
 800b2cc:	dd0b      	ble.n	800b2e6 <__gethex+0x43a>
 800b2ce:	2101      	movs	r1, #1
 800b2d0:	4620      	mov	r0, r4
 800b2d2:	f7ff fd83 	bl	800addc <rshift>
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	3601      	adds	r6, #1
 800b2da:	42b3      	cmp	r3, r6
 800b2dc:	f6ff aedb 	blt.w	800b096 <__gethex+0x1ea>
 800b2e0:	f04f 0801 	mov.w	r8, #1
 800b2e4:	e7c2      	b.n	800b26c <__gethex+0x3c0>
 800b2e6:	f015 051f 	ands.w	r5, r5, #31
 800b2ea:	d0f9      	beq.n	800b2e0 <__gethex+0x434>
 800b2ec:	9b01      	ldr	r3, [sp, #4]
 800b2ee:	441a      	add	r2, r3
 800b2f0:	f1c5 0520 	rsb	r5, r5, #32
 800b2f4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b2f8:	f000 fa80 	bl	800b7fc <__hi0bits>
 800b2fc:	42a8      	cmp	r0, r5
 800b2fe:	dbe6      	blt.n	800b2ce <__gethex+0x422>
 800b300:	e7ee      	b.n	800b2e0 <__gethex+0x434>
 800b302:	bf00      	nop
 800b304:	0800cbe8 	.word	0x0800cbe8

0800b308 <L_shift>:
 800b308:	f1c2 0208 	rsb	r2, r2, #8
 800b30c:	0092      	lsls	r2, r2, #2
 800b30e:	b570      	push	{r4, r5, r6, lr}
 800b310:	f1c2 0620 	rsb	r6, r2, #32
 800b314:	6843      	ldr	r3, [r0, #4]
 800b316:	6804      	ldr	r4, [r0, #0]
 800b318:	fa03 f506 	lsl.w	r5, r3, r6
 800b31c:	432c      	orrs	r4, r5
 800b31e:	40d3      	lsrs	r3, r2
 800b320:	6004      	str	r4, [r0, #0]
 800b322:	f840 3f04 	str.w	r3, [r0, #4]!
 800b326:	4288      	cmp	r0, r1
 800b328:	d3f4      	bcc.n	800b314 <L_shift+0xc>
 800b32a:	bd70      	pop	{r4, r5, r6, pc}

0800b32c <__match>:
 800b32c:	b530      	push	{r4, r5, lr}
 800b32e:	6803      	ldr	r3, [r0, #0]
 800b330:	3301      	adds	r3, #1
 800b332:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b336:	b914      	cbnz	r4, 800b33e <__match+0x12>
 800b338:	6003      	str	r3, [r0, #0]
 800b33a:	2001      	movs	r0, #1
 800b33c:	bd30      	pop	{r4, r5, pc}
 800b33e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b342:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b346:	2d19      	cmp	r5, #25
 800b348:	bf98      	it	ls
 800b34a:	3220      	addls	r2, #32
 800b34c:	42a2      	cmp	r2, r4
 800b34e:	d0f0      	beq.n	800b332 <__match+0x6>
 800b350:	2000      	movs	r0, #0
 800b352:	e7f3      	b.n	800b33c <__match+0x10>

0800b354 <__hexnan>:
 800b354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b358:	680b      	ldr	r3, [r1, #0]
 800b35a:	6801      	ldr	r1, [r0, #0]
 800b35c:	115e      	asrs	r6, r3, #5
 800b35e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b362:	f013 031f 	ands.w	r3, r3, #31
 800b366:	b087      	sub	sp, #28
 800b368:	bf18      	it	ne
 800b36a:	3604      	addne	r6, #4
 800b36c:	2500      	movs	r5, #0
 800b36e:	1f37      	subs	r7, r6, #4
 800b370:	4682      	mov	sl, r0
 800b372:	4690      	mov	r8, r2
 800b374:	9301      	str	r3, [sp, #4]
 800b376:	f846 5c04 	str.w	r5, [r6, #-4]
 800b37a:	46b9      	mov	r9, r7
 800b37c:	463c      	mov	r4, r7
 800b37e:	9502      	str	r5, [sp, #8]
 800b380:	46ab      	mov	fp, r5
 800b382:	784a      	ldrb	r2, [r1, #1]
 800b384:	1c4b      	adds	r3, r1, #1
 800b386:	9303      	str	r3, [sp, #12]
 800b388:	b342      	cbz	r2, 800b3dc <__hexnan+0x88>
 800b38a:	4610      	mov	r0, r2
 800b38c:	9105      	str	r1, [sp, #20]
 800b38e:	9204      	str	r2, [sp, #16]
 800b390:	f7ff fd76 	bl	800ae80 <__hexdig_fun>
 800b394:	2800      	cmp	r0, #0
 800b396:	d14f      	bne.n	800b438 <__hexnan+0xe4>
 800b398:	9a04      	ldr	r2, [sp, #16]
 800b39a:	9905      	ldr	r1, [sp, #20]
 800b39c:	2a20      	cmp	r2, #32
 800b39e:	d818      	bhi.n	800b3d2 <__hexnan+0x7e>
 800b3a0:	9b02      	ldr	r3, [sp, #8]
 800b3a2:	459b      	cmp	fp, r3
 800b3a4:	dd13      	ble.n	800b3ce <__hexnan+0x7a>
 800b3a6:	454c      	cmp	r4, r9
 800b3a8:	d206      	bcs.n	800b3b8 <__hexnan+0x64>
 800b3aa:	2d07      	cmp	r5, #7
 800b3ac:	dc04      	bgt.n	800b3b8 <__hexnan+0x64>
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	f7ff ffa8 	bl	800b308 <L_shift>
 800b3b8:	4544      	cmp	r4, r8
 800b3ba:	d950      	bls.n	800b45e <__hexnan+0x10a>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	f1a4 0904 	sub.w	r9, r4, #4
 800b3c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b3c6:	f8cd b008 	str.w	fp, [sp, #8]
 800b3ca:	464c      	mov	r4, r9
 800b3cc:	461d      	mov	r5, r3
 800b3ce:	9903      	ldr	r1, [sp, #12]
 800b3d0:	e7d7      	b.n	800b382 <__hexnan+0x2e>
 800b3d2:	2a29      	cmp	r2, #41	; 0x29
 800b3d4:	d155      	bne.n	800b482 <__hexnan+0x12e>
 800b3d6:	3102      	adds	r1, #2
 800b3d8:	f8ca 1000 	str.w	r1, [sl]
 800b3dc:	f1bb 0f00 	cmp.w	fp, #0
 800b3e0:	d04f      	beq.n	800b482 <__hexnan+0x12e>
 800b3e2:	454c      	cmp	r4, r9
 800b3e4:	d206      	bcs.n	800b3f4 <__hexnan+0xa0>
 800b3e6:	2d07      	cmp	r5, #7
 800b3e8:	dc04      	bgt.n	800b3f4 <__hexnan+0xa0>
 800b3ea:	462a      	mov	r2, r5
 800b3ec:	4649      	mov	r1, r9
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	f7ff ff8a 	bl	800b308 <L_shift>
 800b3f4:	4544      	cmp	r4, r8
 800b3f6:	d934      	bls.n	800b462 <__hexnan+0x10e>
 800b3f8:	f1a8 0204 	sub.w	r2, r8, #4
 800b3fc:	4623      	mov	r3, r4
 800b3fe:	f853 1b04 	ldr.w	r1, [r3], #4
 800b402:	f842 1f04 	str.w	r1, [r2, #4]!
 800b406:	429f      	cmp	r7, r3
 800b408:	d2f9      	bcs.n	800b3fe <__hexnan+0xaa>
 800b40a:	1b3b      	subs	r3, r7, r4
 800b40c:	f023 0303 	bic.w	r3, r3, #3
 800b410:	3304      	adds	r3, #4
 800b412:	3e03      	subs	r6, #3
 800b414:	3401      	adds	r4, #1
 800b416:	42a6      	cmp	r6, r4
 800b418:	bf38      	it	cc
 800b41a:	2304      	movcc	r3, #4
 800b41c:	4443      	add	r3, r8
 800b41e:	2200      	movs	r2, #0
 800b420:	f843 2b04 	str.w	r2, [r3], #4
 800b424:	429f      	cmp	r7, r3
 800b426:	d2fb      	bcs.n	800b420 <__hexnan+0xcc>
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	b91b      	cbnz	r3, 800b434 <__hexnan+0xe0>
 800b42c:	4547      	cmp	r7, r8
 800b42e:	d126      	bne.n	800b47e <__hexnan+0x12a>
 800b430:	2301      	movs	r3, #1
 800b432:	603b      	str	r3, [r7, #0]
 800b434:	2005      	movs	r0, #5
 800b436:	e025      	b.n	800b484 <__hexnan+0x130>
 800b438:	3501      	adds	r5, #1
 800b43a:	2d08      	cmp	r5, #8
 800b43c:	f10b 0b01 	add.w	fp, fp, #1
 800b440:	dd06      	ble.n	800b450 <__hexnan+0xfc>
 800b442:	4544      	cmp	r4, r8
 800b444:	d9c3      	bls.n	800b3ce <__hexnan+0x7a>
 800b446:	2300      	movs	r3, #0
 800b448:	f844 3c04 	str.w	r3, [r4, #-4]
 800b44c:	2501      	movs	r5, #1
 800b44e:	3c04      	subs	r4, #4
 800b450:	6822      	ldr	r2, [r4, #0]
 800b452:	f000 000f 	and.w	r0, r0, #15
 800b456:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b45a:	6020      	str	r0, [r4, #0]
 800b45c:	e7b7      	b.n	800b3ce <__hexnan+0x7a>
 800b45e:	2508      	movs	r5, #8
 800b460:	e7b5      	b.n	800b3ce <__hexnan+0x7a>
 800b462:	9b01      	ldr	r3, [sp, #4]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0df      	beq.n	800b428 <__hexnan+0xd4>
 800b468:	f1c3 0320 	rsb	r3, r3, #32
 800b46c:	f04f 32ff 	mov.w	r2, #4294967295
 800b470:	40da      	lsrs	r2, r3
 800b472:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b476:	4013      	ands	r3, r2
 800b478:	f846 3c04 	str.w	r3, [r6, #-4]
 800b47c:	e7d4      	b.n	800b428 <__hexnan+0xd4>
 800b47e:	3f04      	subs	r7, #4
 800b480:	e7d2      	b.n	800b428 <__hexnan+0xd4>
 800b482:	2004      	movs	r0, #4
 800b484:	b007      	add	sp, #28
 800b486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800b48c <malloc>:
 800b48c:	4b02      	ldr	r3, [pc, #8]	; (800b498 <malloc+0xc>)
 800b48e:	4601      	mov	r1, r0
 800b490:	6818      	ldr	r0, [r3, #0]
 800b492:	f000 b823 	b.w	800b4dc <_malloc_r>
 800b496:	bf00      	nop
 800b498:	200001dc 	.word	0x200001dc

0800b49c <sbrk_aligned>:
 800b49c:	b570      	push	{r4, r5, r6, lr}
 800b49e:	4e0e      	ldr	r6, [pc, #56]	; (800b4d8 <sbrk_aligned+0x3c>)
 800b4a0:	460c      	mov	r4, r1
 800b4a2:	6831      	ldr	r1, [r6, #0]
 800b4a4:	4605      	mov	r5, r0
 800b4a6:	b911      	cbnz	r1, 800b4ae <sbrk_aligned+0x12>
 800b4a8:	f000 ff90 	bl	800c3cc <_sbrk_r>
 800b4ac:	6030      	str	r0, [r6, #0]
 800b4ae:	4621      	mov	r1, r4
 800b4b0:	4628      	mov	r0, r5
 800b4b2:	f000 ff8b 	bl	800c3cc <_sbrk_r>
 800b4b6:	1c43      	adds	r3, r0, #1
 800b4b8:	d00a      	beq.n	800b4d0 <sbrk_aligned+0x34>
 800b4ba:	1cc4      	adds	r4, r0, #3
 800b4bc:	f024 0403 	bic.w	r4, r4, #3
 800b4c0:	42a0      	cmp	r0, r4
 800b4c2:	d007      	beq.n	800b4d4 <sbrk_aligned+0x38>
 800b4c4:	1a21      	subs	r1, r4, r0
 800b4c6:	4628      	mov	r0, r5
 800b4c8:	f000 ff80 	bl	800c3cc <_sbrk_r>
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	d101      	bne.n	800b4d4 <sbrk_aligned+0x38>
 800b4d0:	f04f 34ff 	mov.w	r4, #4294967295
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	bd70      	pop	{r4, r5, r6, pc}
 800b4d8:	20000a9c 	.word	0x20000a9c

0800b4dc <_malloc_r>:
 800b4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e0:	1ccd      	adds	r5, r1, #3
 800b4e2:	f025 0503 	bic.w	r5, r5, #3
 800b4e6:	3508      	adds	r5, #8
 800b4e8:	2d0c      	cmp	r5, #12
 800b4ea:	bf38      	it	cc
 800b4ec:	250c      	movcc	r5, #12
 800b4ee:	2d00      	cmp	r5, #0
 800b4f0:	4607      	mov	r7, r0
 800b4f2:	db01      	blt.n	800b4f8 <_malloc_r+0x1c>
 800b4f4:	42a9      	cmp	r1, r5
 800b4f6:	d905      	bls.n	800b504 <_malloc_r+0x28>
 800b4f8:	230c      	movs	r3, #12
 800b4fa:	603b      	str	r3, [r7, #0]
 800b4fc:	2600      	movs	r6, #0
 800b4fe:	4630      	mov	r0, r6
 800b500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b504:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b5d8 <_malloc_r+0xfc>
 800b508:	f000 f87a 	bl	800b600 <__malloc_lock>
 800b50c:	f8d8 3000 	ldr.w	r3, [r8]
 800b510:	461c      	mov	r4, r3
 800b512:	bb5c      	cbnz	r4, 800b56c <_malloc_r+0x90>
 800b514:	4629      	mov	r1, r5
 800b516:	4638      	mov	r0, r7
 800b518:	f7ff ffc0 	bl	800b49c <sbrk_aligned>
 800b51c:	1c43      	adds	r3, r0, #1
 800b51e:	4604      	mov	r4, r0
 800b520:	d155      	bne.n	800b5ce <_malloc_r+0xf2>
 800b522:	f8d8 4000 	ldr.w	r4, [r8]
 800b526:	4626      	mov	r6, r4
 800b528:	2e00      	cmp	r6, #0
 800b52a:	d145      	bne.n	800b5b8 <_malloc_r+0xdc>
 800b52c:	2c00      	cmp	r4, #0
 800b52e:	d048      	beq.n	800b5c2 <_malloc_r+0xe6>
 800b530:	6823      	ldr	r3, [r4, #0]
 800b532:	4631      	mov	r1, r6
 800b534:	4638      	mov	r0, r7
 800b536:	eb04 0903 	add.w	r9, r4, r3
 800b53a:	f000 ff47 	bl	800c3cc <_sbrk_r>
 800b53e:	4581      	cmp	r9, r0
 800b540:	d13f      	bne.n	800b5c2 <_malloc_r+0xe6>
 800b542:	6821      	ldr	r1, [r4, #0]
 800b544:	1a6d      	subs	r5, r5, r1
 800b546:	4629      	mov	r1, r5
 800b548:	4638      	mov	r0, r7
 800b54a:	f7ff ffa7 	bl	800b49c <sbrk_aligned>
 800b54e:	3001      	adds	r0, #1
 800b550:	d037      	beq.n	800b5c2 <_malloc_r+0xe6>
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	442b      	add	r3, r5
 800b556:	6023      	str	r3, [r4, #0]
 800b558:	f8d8 3000 	ldr.w	r3, [r8]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d038      	beq.n	800b5d2 <_malloc_r+0xf6>
 800b560:	685a      	ldr	r2, [r3, #4]
 800b562:	42a2      	cmp	r2, r4
 800b564:	d12b      	bne.n	800b5be <_malloc_r+0xe2>
 800b566:	2200      	movs	r2, #0
 800b568:	605a      	str	r2, [r3, #4]
 800b56a:	e00f      	b.n	800b58c <_malloc_r+0xb0>
 800b56c:	6822      	ldr	r2, [r4, #0]
 800b56e:	1b52      	subs	r2, r2, r5
 800b570:	d41f      	bmi.n	800b5b2 <_malloc_r+0xd6>
 800b572:	2a0b      	cmp	r2, #11
 800b574:	d917      	bls.n	800b5a6 <_malloc_r+0xca>
 800b576:	1961      	adds	r1, r4, r5
 800b578:	42a3      	cmp	r3, r4
 800b57a:	6025      	str	r5, [r4, #0]
 800b57c:	bf18      	it	ne
 800b57e:	6059      	strne	r1, [r3, #4]
 800b580:	6863      	ldr	r3, [r4, #4]
 800b582:	bf08      	it	eq
 800b584:	f8c8 1000 	streq.w	r1, [r8]
 800b588:	5162      	str	r2, [r4, r5]
 800b58a:	604b      	str	r3, [r1, #4]
 800b58c:	4638      	mov	r0, r7
 800b58e:	f104 060b 	add.w	r6, r4, #11
 800b592:	f000 f83b 	bl	800b60c <__malloc_unlock>
 800b596:	f026 0607 	bic.w	r6, r6, #7
 800b59a:	1d23      	adds	r3, r4, #4
 800b59c:	1af2      	subs	r2, r6, r3
 800b59e:	d0ae      	beq.n	800b4fe <_malloc_r+0x22>
 800b5a0:	1b9b      	subs	r3, r3, r6
 800b5a2:	50a3      	str	r3, [r4, r2]
 800b5a4:	e7ab      	b.n	800b4fe <_malloc_r+0x22>
 800b5a6:	42a3      	cmp	r3, r4
 800b5a8:	6862      	ldr	r2, [r4, #4]
 800b5aa:	d1dd      	bne.n	800b568 <_malloc_r+0x8c>
 800b5ac:	f8c8 2000 	str.w	r2, [r8]
 800b5b0:	e7ec      	b.n	800b58c <_malloc_r+0xb0>
 800b5b2:	4623      	mov	r3, r4
 800b5b4:	6864      	ldr	r4, [r4, #4]
 800b5b6:	e7ac      	b.n	800b512 <_malloc_r+0x36>
 800b5b8:	4634      	mov	r4, r6
 800b5ba:	6876      	ldr	r6, [r6, #4]
 800b5bc:	e7b4      	b.n	800b528 <_malloc_r+0x4c>
 800b5be:	4613      	mov	r3, r2
 800b5c0:	e7cc      	b.n	800b55c <_malloc_r+0x80>
 800b5c2:	230c      	movs	r3, #12
 800b5c4:	603b      	str	r3, [r7, #0]
 800b5c6:	4638      	mov	r0, r7
 800b5c8:	f000 f820 	bl	800b60c <__malloc_unlock>
 800b5cc:	e797      	b.n	800b4fe <_malloc_r+0x22>
 800b5ce:	6025      	str	r5, [r4, #0]
 800b5d0:	e7dc      	b.n	800b58c <_malloc_r+0xb0>
 800b5d2:	605b      	str	r3, [r3, #4]
 800b5d4:	deff      	udf	#255	; 0xff
 800b5d6:	bf00      	nop
 800b5d8:	20000a98 	.word	0x20000a98

0800b5dc <__ascii_mbtowc>:
 800b5dc:	b082      	sub	sp, #8
 800b5de:	b901      	cbnz	r1, 800b5e2 <__ascii_mbtowc+0x6>
 800b5e0:	a901      	add	r1, sp, #4
 800b5e2:	b142      	cbz	r2, 800b5f6 <__ascii_mbtowc+0x1a>
 800b5e4:	b14b      	cbz	r3, 800b5fa <__ascii_mbtowc+0x1e>
 800b5e6:	7813      	ldrb	r3, [r2, #0]
 800b5e8:	600b      	str	r3, [r1, #0]
 800b5ea:	7812      	ldrb	r2, [r2, #0]
 800b5ec:	1e10      	subs	r0, r2, #0
 800b5ee:	bf18      	it	ne
 800b5f0:	2001      	movne	r0, #1
 800b5f2:	b002      	add	sp, #8
 800b5f4:	4770      	bx	lr
 800b5f6:	4610      	mov	r0, r2
 800b5f8:	e7fb      	b.n	800b5f2 <__ascii_mbtowc+0x16>
 800b5fa:	f06f 0001 	mvn.w	r0, #1
 800b5fe:	e7f8      	b.n	800b5f2 <__ascii_mbtowc+0x16>

0800b600 <__malloc_lock>:
 800b600:	4801      	ldr	r0, [pc, #4]	; (800b608 <__malloc_lock+0x8>)
 800b602:	f7fe bd0c 	b.w	800a01e <__retarget_lock_acquire_recursive>
 800b606:	bf00      	nop
 800b608:	20000a94 	.word	0x20000a94

0800b60c <__malloc_unlock>:
 800b60c:	4801      	ldr	r0, [pc, #4]	; (800b614 <__malloc_unlock+0x8>)
 800b60e:	f7fe bd07 	b.w	800a020 <__retarget_lock_release_recursive>
 800b612:	bf00      	nop
 800b614:	20000a94 	.word	0x20000a94

0800b618 <_Balloc>:
 800b618:	b570      	push	{r4, r5, r6, lr}
 800b61a:	69c6      	ldr	r6, [r0, #28]
 800b61c:	4604      	mov	r4, r0
 800b61e:	460d      	mov	r5, r1
 800b620:	b976      	cbnz	r6, 800b640 <_Balloc+0x28>
 800b622:	2010      	movs	r0, #16
 800b624:	f7ff ff32 	bl	800b48c <malloc>
 800b628:	4602      	mov	r2, r0
 800b62a:	61e0      	str	r0, [r4, #28]
 800b62c:	b920      	cbnz	r0, 800b638 <_Balloc+0x20>
 800b62e:	4b18      	ldr	r3, [pc, #96]	; (800b690 <_Balloc+0x78>)
 800b630:	4818      	ldr	r0, [pc, #96]	; (800b694 <_Balloc+0x7c>)
 800b632:	216b      	movs	r1, #107	; 0x6b
 800b634:	f000 feda 	bl	800c3ec <__assert_func>
 800b638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b63c:	6006      	str	r6, [r0, #0]
 800b63e:	60c6      	str	r6, [r0, #12]
 800b640:	69e6      	ldr	r6, [r4, #28]
 800b642:	68f3      	ldr	r3, [r6, #12]
 800b644:	b183      	cbz	r3, 800b668 <_Balloc+0x50>
 800b646:	69e3      	ldr	r3, [r4, #28]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b64e:	b9b8      	cbnz	r0, 800b680 <_Balloc+0x68>
 800b650:	2101      	movs	r1, #1
 800b652:	fa01 f605 	lsl.w	r6, r1, r5
 800b656:	1d72      	adds	r2, r6, #5
 800b658:	0092      	lsls	r2, r2, #2
 800b65a:	4620      	mov	r0, r4
 800b65c:	f000 fee4 	bl	800c428 <_calloc_r>
 800b660:	b160      	cbz	r0, 800b67c <_Balloc+0x64>
 800b662:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b666:	e00e      	b.n	800b686 <_Balloc+0x6e>
 800b668:	2221      	movs	r2, #33	; 0x21
 800b66a:	2104      	movs	r1, #4
 800b66c:	4620      	mov	r0, r4
 800b66e:	f000 fedb 	bl	800c428 <_calloc_r>
 800b672:	69e3      	ldr	r3, [r4, #28]
 800b674:	60f0      	str	r0, [r6, #12]
 800b676:	68db      	ldr	r3, [r3, #12]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1e4      	bne.n	800b646 <_Balloc+0x2e>
 800b67c:	2000      	movs	r0, #0
 800b67e:	bd70      	pop	{r4, r5, r6, pc}
 800b680:	6802      	ldr	r2, [r0, #0]
 800b682:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b686:	2300      	movs	r3, #0
 800b688:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b68c:	e7f7      	b.n	800b67e <_Balloc+0x66>
 800b68e:	bf00      	nop
 800b690:	0800cb79 	.word	0x0800cb79
 800b694:	0800cc59 	.word	0x0800cc59

0800b698 <_Bfree>:
 800b698:	b570      	push	{r4, r5, r6, lr}
 800b69a:	69c6      	ldr	r6, [r0, #28]
 800b69c:	4605      	mov	r5, r0
 800b69e:	460c      	mov	r4, r1
 800b6a0:	b976      	cbnz	r6, 800b6c0 <_Bfree+0x28>
 800b6a2:	2010      	movs	r0, #16
 800b6a4:	f7ff fef2 	bl	800b48c <malloc>
 800b6a8:	4602      	mov	r2, r0
 800b6aa:	61e8      	str	r0, [r5, #28]
 800b6ac:	b920      	cbnz	r0, 800b6b8 <_Bfree+0x20>
 800b6ae:	4b09      	ldr	r3, [pc, #36]	; (800b6d4 <_Bfree+0x3c>)
 800b6b0:	4809      	ldr	r0, [pc, #36]	; (800b6d8 <_Bfree+0x40>)
 800b6b2:	218f      	movs	r1, #143	; 0x8f
 800b6b4:	f000 fe9a 	bl	800c3ec <__assert_func>
 800b6b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6bc:	6006      	str	r6, [r0, #0]
 800b6be:	60c6      	str	r6, [r0, #12]
 800b6c0:	b13c      	cbz	r4, 800b6d2 <_Bfree+0x3a>
 800b6c2:	69eb      	ldr	r3, [r5, #28]
 800b6c4:	6862      	ldr	r2, [r4, #4]
 800b6c6:	68db      	ldr	r3, [r3, #12]
 800b6c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6cc:	6021      	str	r1, [r4, #0]
 800b6ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6d2:	bd70      	pop	{r4, r5, r6, pc}
 800b6d4:	0800cb79 	.word	0x0800cb79
 800b6d8:	0800cc59 	.word	0x0800cc59

0800b6dc <__multadd>:
 800b6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e0:	690d      	ldr	r5, [r1, #16]
 800b6e2:	4607      	mov	r7, r0
 800b6e4:	460c      	mov	r4, r1
 800b6e6:	461e      	mov	r6, r3
 800b6e8:	f101 0c14 	add.w	ip, r1, #20
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	f8dc 3000 	ldr.w	r3, [ip]
 800b6f2:	b299      	uxth	r1, r3
 800b6f4:	fb02 6101 	mla	r1, r2, r1, r6
 800b6f8:	0c1e      	lsrs	r6, r3, #16
 800b6fa:	0c0b      	lsrs	r3, r1, #16
 800b6fc:	fb02 3306 	mla	r3, r2, r6, r3
 800b700:	b289      	uxth	r1, r1
 800b702:	3001      	adds	r0, #1
 800b704:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b708:	4285      	cmp	r5, r0
 800b70a:	f84c 1b04 	str.w	r1, [ip], #4
 800b70e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b712:	dcec      	bgt.n	800b6ee <__multadd+0x12>
 800b714:	b30e      	cbz	r6, 800b75a <__multadd+0x7e>
 800b716:	68a3      	ldr	r3, [r4, #8]
 800b718:	42ab      	cmp	r3, r5
 800b71a:	dc19      	bgt.n	800b750 <__multadd+0x74>
 800b71c:	6861      	ldr	r1, [r4, #4]
 800b71e:	4638      	mov	r0, r7
 800b720:	3101      	adds	r1, #1
 800b722:	f7ff ff79 	bl	800b618 <_Balloc>
 800b726:	4680      	mov	r8, r0
 800b728:	b928      	cbnz	r0, 800b736 <__multadd+0x5a>
 800b72a:	4602      	mov	r2, r0
 800b72c:	4b0c      	ldr	r3, [pc, #48]	; (800b760 <__multadd+0x84>)
 800b72e:	480d      	ldr	r0, [pc, #52]	; (800b764 <__multadd+0x88>)
 800b730:	21ba      	movs	r1, #186	; 0xba
 800b732:	f000 fe5b 	bl	800c3ec <__assert_func>
 800b736:	6922      	ldr	r2, [r4, #16]
 800b738:	3202      	adds	r2, #2
 800b73a:	f104 010c 	add.w	r1, r4, #12
 800b73e:	0092      	lsls	r2, r2, #2
 800b740:	300c      	adds	r0, #12
 800b742:	f7fe fc6e 	bl	800a022 <memcpy>
 800b746:	4621      	mov	r1, r4
 800b748:	4638      	mov	r0, r7
 800b74a:	f7ff ffa5 	bl	800b698 <_Bfree>
 800b74e:	4644      	mov	r4, r8
 800b750:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b754:	3501      	adds	r5, #1
 800b756:	615e      	str	r6, [r3, #20]
 800b758:	6125      	str	r5, [r4, #16]
 800b75a:	4620      	mov	r0, r4
 800b75c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b760:	0800cbe8 	.word	0x0800cbe8
 800b764:	0800cc59 	.word	0x0800cc59

0800b768 <__s2b>:
 800b768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b76c:	460c      	mov	r4, r1
 800b76e:	4615      	mov	r5, r2
 800b770:	461f      	mov	r7, r3
 800b772:	2209      	movs	r2, #9
 800b774:	3308      	adds	r3, #8
 800b776:	4606      	mov	r6, r0
 800b778:	fb93 f3f2 	sdiv	r3, r3, r2
 800b77c:	2100      	movs	r1, #0
 800b77e:	2201      	movs	r2, #1
 800b780:	429a      	cmp	r2, r3
 800b782:	db09      	blt.n	800b798 <__s2b+0x30>
 800b784:	4630      	mov	r0, r6
 800b786:	f7ff ff47 	bl	800b618 <_Balloc>
 800b78a:	b940      	cbnz	r0, 800b79e <__s2b+0x36>
 800b78c:	4602      	mov	r2, r0
 800b78e:	4b19      	ldr	r3, [pc, #100]	; (800b7f4 <__s2b+0x8c>)
 800b790:	4819      	ldr	r0, [pc, #100]	; (800b7f8 <__s2b+0x90>)
 800b792:	21d3      	movs	r1, #211	; 0xd3
 800b794:	f000 fe2a 	bl	800c3ec <__assert_func>
 800b798:	0052      	lsls	r2, r2, #1
 800b79a:	3101      	adds	r1, #1
 800b79c:	e7f0      	b.n	800b780 <__s2b+0x18>
 800b79e:	9b08      	ldr	r3, [sp, #32]
 800b7a0:	6143      	str	r3, [r0, #20]
 800b7a2:	2d09      	cmp	r5, #9
 800b7a4:	f04f 0301 	mov.w	r3, #1
 800b7a8:	6103      	str	r3, [r0, #16]
 800b7aa:	dd16      	ble.n	800b7da <__s2b+0x72>
 800b7ac:	f104 0909 	add.w	r9, r4, #9
 800b7b0:	46c8      	mov	r8, r9
 800b7b2:	442c      	add	r4, r5
 800b7b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b7b8:	4601      	mov	r1, r0
 800b7ba:	3b30      	subs	r3, #48	; 0x30
 800b7bc:	220a      	movs	r2, #10
 800b7be:	4630      	mov	r0, r6
 800b7c0:	f7ff ff8c 	bl	800b6dc <__multadd>
 800b7c4:	45a0      	cmp	r8, r4
 800b7c6:	d1f5      	bne.n	800b7b4 <__s2b+0x4c>
 800b7c8:	f1a5 0408 	sub.w	r4, r5, #8
 800b7cc:	444c      	add	r4, r9
 800b7ce:	1b2d      	subs	r5, r5, r4
 800b7d0:	1963      	adds	r3, r4, r5
 800b7d2:	42bb      	cmp	r3, r7
 800b7d4:	db04      	blt.n	800b7e0 <__s2b+0x78>
 800b7d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7da:	340a      	adds	r4, #10
 800b7dc:	2509      	movs	r5, #9
 800b7de:	e7f6      	b.n	800b7ce <__s2b+0x66>
 800b7e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b7e4:	4601      	mov	r1, r0
 800b7e6:	3b30      	subs	r3, #48	; 0x30
 800b7e8:	220a      	movs	r2, #10
 800b7ea:	4630      	mov	r0, r6
 800b7ec:	f7ff ff76 	bl	800b6dc <__multadd>
 800b7f0:	e7ee      	b.n	800b7d0 <__s2b+0x68>
 800b7f2:	bf00      	nop
 800b7f4:	0800cbe8 	.word	0x0800cbe8
 800b7f8:	0800cc59 	.word	0x0800cc59

0800b7fc <__hi0bits>:
 800b7fc:	0c03      	lsrs	r3, r0, #16
 800b7fe:	041b      	lsls	r3, r3, #16
 800b800:	b9d3      	cbnz	r3, 800b838 <__hi0bits+0x3c>
 800b802:	0400      	lsls	r0, r0, #16
 800b804:	2310      	movs	r3, #16
 800b806:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b80a:	bf04      	itt	eq
 800b80c:	0200      	lsleq	r0, r0, #8
 800b80e:	3308      	addeq	r3, #8
 800b810:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b814:	bf04      	itt	eq
 800b816:	0100      	lsleq	r0, r0, #4
 800b818:	3304      	addeq	r3, #4
 800b81a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b81e:	bf04      	itt	eq
 800b820:	0080      	lsleq	r0, r0, #2
 800b822:	3302      	addeq	r3, #2
 800b824:	2800      	cmp	r0, #0
 800b826:	db05      	blt.n	800b834 <__hi0bits+0x38>
 800b828:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b82c:	f103 0301 	add.w	r3, r3, #1
 800b830:	bf08      	it	eq
 800b832:	2320      	moveq	r3, #32
 800b834:	4618      	mov	r0, r3
 800b836:	4770      	bx	lr
 800b838:	2300      	movs	r3, #0
 800b83a:	e7e4      	b.n	800b806 <__hi0bits+0xa>

0800b83c <__lo0bits>:
 800b83c:	6803      	ldr	r3, [r0, #0]
 800b83e:	f013 0207 	ands.w	r2, r3, #7
 800b842:	d00c      	beq.n	800b85e <__lo0bits+0x22>
 800b844:	07d9      	lsls	r1, r3, #31
 800b846:	d422      	bmi.n	800b88e <__lo0bits+0x52>
 800b848:	079a      	lsls	r2, r3, #30
 800b84a:	bf49      	itett	mi
 800b84c:	085b      	lsrmi	r3, r3, #1
 800b84e:	089b      	lsrpl	r3, r3, #2
 800b850:	6003      	strmi	r3, [r0, #0]
 800b852:	2201      	movmi	r2, #1
 800b854:	bf5c      	itt	pl
 800b856:	6003      	strpl	r3, [r0, #0]
 800b858:	2202      	movpl	r2, #2
 800b85a:	4610      	mov	r0, r2
 800b85c:	4770      	bx	lr
 800b85e:	b299      	uxth	r1, r3
 800b860:	b909      	cbnz	r1, 800b866 <__lo0bits+0x2a>
 800b862:	0c1b      	lsrs	r3, r3, #16
 800b864:	2210      	movs	r2, #16
 800b866:	b2d9      	uxtb	r1, r3
 800b868:	b909      	cbnz	r1, 800b86e <__lo0bits+0x32>
 800b86a:	3208      	adds	r2, #8
 800b86c:	0a1b      	lsrs	r3, r3, #8
 800b86e:	0719      	lsls	r1, r3, #28
 800b870:	bf04      	itt	eq
 800b872:	091b      	lsreq	r3, r3, #4
 800b874:	3204      	addeq	r2, #4
 800b876:	0799      	lsls	r1, r3, #30
 800b878:	bf04      	itt	eq
 800b87a:	089b      	lsreq	r3, r3, #2
 800b87c:	3202      	addeq	r2, #2
 800b87e:	07d9      	lsls	r1, r3, #31
 800b880:	d403      	bmi.n	800b88a <__lo0bits+0x4e>
 800b882:	085b      	lsrs	r3, r3, #1
 800b884:	f102 0201 	add.w	r2, r2, #1
 800b888:	d003      	beq.n	800b892 <__lo0bits+0x56>
 800b88a:	6003      	str	r3, [r0, #0]
 800b88c:	e7e5      	b.n	800b85a <__lo0bits+0x1e>
 800b88e:	2200      	movs	r2, #0
 800b890:	e7e3      	b.n	800b85a <__lo0bits+0x1e>
 800b892:	2220      	movs	r2, #32
 800b894:	e7e1      	b.n	800b85a <__lo0bits+0x1e>
	...

0800b898 <__i2b>:
 800b898:	b510      	push	{r4, lr}
 800b89a:	460c      	mov	r4, r1
 800b89c:	2101      	movs	r1, #1
 800b89e:	f7ff febb 	bl	800b618 <_Balloc>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	b928      	cbnz	r0, 800b8b2 <__i2b+0x1a>
 800b8a6:	4b05      	ldr	r3, [pc, #20]	; (800b8bc <__i2b+0x24>)
 800b8a8:	4805      	ldr	r0, [pc, #20]	; (800b8c0 <__i2b+0x28>)
 800b8aa:	f240 1145 	movw	r1, #325	; 0x145
 800b8ae:	f000 fd9d 	bl	800c3ec <__assert_func>
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	6144      	str	r4, [r0, #20]
 800b8b6:	6103      	str	r3, [r0, #16]
 800b8b8:	bd10      	pop	{r4, pc}
 800b8ba:	bf00      	nop
 800b8bc:	0800cbe8 	.word	0x0800cbe8
 800b8c0:	0800cc59 	.word	0x0800cc59

0800b8c4 <__multiply>:
 800b8c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c8:	4691      	mov	r9, r2
 800b8ca:	690a      	ldr	r2, [r1, #16]
 800b8cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	bfb8      	it	lt
 800b8d4:	460b      	movlt	r3, r1
 800b8d6:	460c      	mov	r4, r1
 800b8d8:	bfbc      	itt	lt
 800b8da:	464c      	movlt	r4, r9
 800b8dc:	4699      	movlt	r9, r3
 800b8de:	6927      	ldr	r7, [r4, #16]
 800b8e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b8e4:	68a3      	ldr	r3, [r4, #8]
 800b8e6:	6861      	ldr	r1, [r4, #4]
 800b8e8:	eb07 060a 	add.w	r6, r7, sl
 800b8ec:	42b3      	cmp	r3, r6
 800b8ee:	b085      	sub	sp, #20
 800b8f0:	bfb8      	it	lt
 800b8f2:	3101      	addlt	r1, #1
 800b8f4:	f7ff fe90 	bl	800b618 <_Balloc>
 800b8f8:	b930      	cbnz	r0, 800b908 <__multiply+0x44>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	4b44      	ldr	r3, [pc, #272]	; (800ba10 <__multiply+0x14c>)
 800b8fe:	4845      	ldr	r0, [pc, #276]	; (800ba14 <__multiply+0x150>)
 800b900:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b904:	f000 fd72 	bl	800c3ec <__assert_func>
 800b908:	f100 0514 	add.w	r5, r0, #20
 800b90c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b910:	462b      	mov	r3, r5
 800b912:	2200      	movs	r2, #0
 800b914:	4543      	cmp	r3, r8
 800b916:	d321      	bcc.n	800b95c <__multiply+0x98>
 800b918:	f104 0314 	add.w	r3, r4, #20
 800b91c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b920:	f109 0314 	add.w	r3, r9, #20
 800b924:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b928:	9202      	str	r2, [sp, #8]
 800b92a:	1b3a      	subs	r2, r7, r4
 800b92c:	3a15      	subs	r2, #21
 800b92e:	f022 0203 	bic.w	r2, r2, #3
 800b932:	3204      	adds	r2, #4
 800b934:	f104 0115 	add.w	r1, r4, #21
 800b938:	428f      	cmp	r7, r1
 800b93a:	bf38      	it	cc
 800b93c:	2204      	movcc	r2, #4
 800b93e:	9201      	str	r2, [sp, #4]
 800b940:	9a02      	ldr	r2, [sp, #8]
 800b942:	9303      	str	r3, [sp, #12]
 800b944:	429a      	cmp	r2, r3
 800b946:	d80c      	bhi.n	800b962 <__multiply+0x9e>
 800b948:	2e00      	cmp	r6, #0
 800b94a:	dd03      	ble.n	800b954 <__multiply+0x90>
 800b94c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b950:	2b00      	cmp	r3, #0
 800b952:	d05b      	beq.n	800ba0c <__multiply+0x148>
 800b954:	6106      	str	r6, [r0, #16]
 800b956:	b005      	add	sp, #20
 800b958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b95c:	f843 2b04 	str.w	r2, [r3], #4
 800b960:	e7d8      	b.n	800b914 <__multiply+0x50>
 800b962:	f8b3 a000 	ldrh.w	sl, [r3]
 800b966:	f1ba 0f00 	cmp.w	sl, #0
 800b96a:	d024      	beq.n	800b9b6 <__multiply+0xf2>
 800b96c:	f104 0e14 	add.w	lr, r4, #20
 800b970:	46a9      	mov	r9, r5
 800b972:	f04f 0c00 	mov.w	ip, #0
 800b976:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b97a:	f8d9 1000 	ldr.w	r1, [r9]
 800b97e:	fa1f fb82 	uxth.w	fp, r2
 800b982:	b289      	uxth	r1, r1
 800b984:	fb0a 110b 	mla	r1, sl, fp, r1
 800b988:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b98c:	f8d9 2000 	ldr.w	r2, [r9]
 800b990:	4461      	add	r1, ip
 800b992:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b996:	fb0a c20b 	mla	r2, sl, fp, ip
 800b99a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b99e:	b289      	uxth	r1, r1
 800b9a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9a4:	4577      	cmp	r7, lr
 800b9a6:	f849 1b04 	str.w	r1, [r9], #4
 800b9aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9ae:	d8e2      	bhi.n	800b976 <__multiply+0xb2>
 800b9b0:	9a01      	ldr	r2, [sp, #4]
 800b9b2:	f845 c002 	str.w	ip, [r5, r2]
 800b9b6:	9a03      	ldr	r2, [sp, #12]
 800b9b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b9bc:	3304      	adds	r3, #4
 800b9be:	f1b9 0f00 	cmp.w	r9, #0
 800b9c2:	d021      	beq.n	800ba08 <__multiply+0x144>
 800b9c4:	6829      	ldr	r1, [r5, #0]
 800b9c6:	f104 0c14 	add.w	ip, r4, #20
 800b9ca:	46ae      	mov	lr, r5
 800b9cc:	f04f 0a00 	mov.w	sl, #0
 800b9d0:	f8bc b000 	ldrh.w	fp, [ip]
 800b9d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b9d8:	fb09 220b 	mla	r2, r9, fp, r2
 800b9dc:	4452      	add	r2, sl
 800b9de:	b289      	uxth	r1, r1
 800b9e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9e4:	f84e 1b04 	str.w	r1, [lr], #4
 800b9e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b9ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9f0:	f8be 1000 	ldrh.w	r1, [lr]
 800b9f4:	fb09 110a 	mla	r1, r9, sl, r1
 800b9f8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b9fc:	4567      	cmp	r7, ip
 800b9fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba02:	d8e5      	bhi.n	800b9d0 <__multiply+0x10c>
 800ba04:	9a01      	ldr	r2, [sp, #4]
 800ba06:	50a9      	str	r1, [r5, r2]
 800ba08:	3504      	adds	r5, #4
 800ba0a:	e799      	b.n	800b940 <__multiply+0x7c>
 800ba0c:	3e01      	subs	r6, #1
 800ba0e:	e79b      	b.n	800b948 <__multiply+0x84>
 800ba10:	0800cbe8 	.word	0x0800cbe8
 800ba14:	0800cc59 	.word	0x0800cc59

0800ba18 <__pow5mult>:
 800ba18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba1c:	4615      	mov	r5, r2
 800ba1e:	f012 0203 	ands.w	r2, r2, #3
 800ba22:	4606      	mov	r6, r0
 800ba24:	460f      	mov	r7, r1
 800ba26:	d007      	beq.n	800ba38 <__pow5mult+0x20>
 800ba28:	4c25      	ldr	r4, [pc, #148]	; (800bac0 <__pow5mult+0xa8>)
 800ba2a:	3a01      	subs	r2, #1
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba32:	f7ff fe53 	bl	800b6dc <__multadd>
 800ba36:	4607      	mov	r7, r0
 800ba38:	10ad      	asrs	r5, r5, #2
 800ba3a:	d03d      	beq.n	800bab8 <__pow5mult+0xa0>
 800ba3c:	69f4      	ldr	r4, [r6, #28]
 800ba3e:	b97c      	cbnz	r4, 800ba60 <__pow5mult+0x48>
 800ba40:	2010      	movs	r0, #16
 800ba42:	f7ff fd23 	bl	800b48c <malloc>
 800ba46:	4602      	mov	r2, r0
 800ba48:	61f0      	str	r0, [r6, #28]
 800ba4a:	b928      	cbnz	r0, 800ba58 <__pow5mult+0x40>
 800ba4c:	4b1d      	ldr	r3, [pc, #116]	; (800bac4 <__pow5mult+0xac>)
 800ba4e:	481e      	ldr	r0, [pc, #120]	; (800bac8 <__pow5mult+0xb0>)
 800ba50:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ba54:	f000 fcca 	bl	800c3ec <__assert_func>
 800ba58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba5c:	6004      	str	r4, [r0, #0]
 800ba5e:	60c4      	str	r4, [r0, #12]
 800ba60:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ba64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba68:	b94c      	cbnz	r4, 800ba7e <__pow5mult+0x66>
 800ba6a:	f240 2171 	movw	r1, #625	; 0x271
 800ba6e:	4630      	mov	r0, r6
 800ba70:	f7ff ff12 	bl	800b898 <__i2b>
 800ba74:	2300      	movs	r3, #0
 800ba76:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba7a:	4604      	mov	r4, r0
 800ba7c:	6003      	str	r3, [r0, #0]
 800ba7e:	f04f 0900 	mov.w	r9, #0
 800ba82:	07eb      	lsls	r3, r5, #31
 800ba84:	d50a      	bpl.n	800ba9c <__pow5mult+0x84>
 800ba86:	4639      	mov	r1, r7
 800ba88:	4622      	mov	r2, r4
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ff1a 	bl	800b8c4 <__multiply>
 800ba90:	4639      	mov	r1, r7
 800ba92:	4680      	mov	r8, r0
 800ba94:	4630      	mov	r0, r6
 800ba96:	f7ff fdff 	bl	800b698 <_Bfree>
 800ba9a:	4647      	mov	r7, r8
 800ba9c:	106d      	asrs	r5, r5, #1
 800ba9e:	d00b      	beq.n	800bab8 <__pow5mult+0xa0>
 800baa0:	6820      	ldr	r0, [r4, #0]
 800baa2:	b938      	cbnz	r0, 800bab4 <__pow5mult+0x9c>
 800baa4:	4622      	mov	r2, r4
 800baa6:	4621      	mov	r1, r4
 800baa8:	4630      	mov	r0, r6
 800baaa:	f7ff ff0b 	bl	800b8c4 <__multiply>
 800baae:	6020      	str	r0, [r4, #0]
 800bab0:	f8c0 9000 	str.w	r9, [r0]
 800bab4:	4604      	mov	r4, r0
 800bab6:	e7e4      	b.n	800ba82 <__pow5mult+0x6a>
 800bab8:	4638      	mov	r0, r7
 800baba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800babe:	bf00      	nop
 800bac0:	0800cda8 	.word	0x0800cda8
 800bac4:	0800cb79 	.word	0x0800cb79
 800bac8:	0800cc59 	.word	0x0800cc59

0800bacc <__lshift>:
 800bacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bad0:	460c      	mov	r4, r1
 800bad2:	6849      	ldr	r1, [r1, #4]
 800bad4:	6923      	ldr	r3, [r4, #16]
 800bad6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bada:	68a3      	ldr	r3, [r4, #8]
 800badc:	4607      	mov	r7, r0
 800bade:	4691      	mov	r9, r2
 800bae0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bae4:	f108 0601 	add.w	r6, r8, #1
 800bae8:	42b3      	cmp	r3, r6
 800baea:	db0b      	blt.n	800bb04 <__lshift+0x38>
 800baec:	4638      	mov	r0, r7
 800baee:	f7ff fd93 	bl	800b618 <_Balloc>
 800baf2:	4605      	mov	r5, r0
 800baf4:	b948      	cbnz	r0, 800bb0a <__lshift+0x3e>
 800baf6:	4602      	mov	r2, r0
 800baf8:	4b28      	ldr	r3, [pc, #160]	; (800bb9c <__lshift+0xd0>)
 800bafa:	4829      	ldr	r0, [pc, #164]	; (800bba0 <__lshift+0xd4>)
 800bafc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bb00:	f000 fc74 	bl	800c3ec <__assert_func>
 800bb04:	3101      	adds	r1, #1
 800bb06:	005b      	lsls	r3, r3, #1
 800bb08:	e7ee      	b.n	800bae8 <__lshift+0x1c>
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	f100 0114 	add.w	r1, r0, #20
 800bb10:	f100 0210 	add.w	r2, r0, #16
 800bb14:	4618      	mov	r0, r3
 800bb16:	4553      	cmp	r3, sl
 800bb18:	db33      	blt.n	800bb82 <__lshift+0xb6>
 800bb1a:	6920      	ldr	r0, [r4, #16]
 800bb1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb20:	f104 0314 	add.w	r3, r4, #20
 800bb24:	f019 091f 	ands.w	r9, r9, #31
 800bb28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb30:	d02b      	beq.n	800bb8a <__lshift+0xbe>
 800bb32:	f1c9 0e20 	rsb	lr, r9, #32
 800bb36:	468a      	mov	sl, r1
 800bb38:	2200      	movs	r2, #0
 800bb3a:	6818      	ldr	r0, [r3, #0]
 800bb3c:	fa00 f009 	lsl.w	r0, r0, r9
 800bb40:	4310      	orrs	r0, r2
 800bb42:	f84a 0b04 	str.w	r0, [sl], #4
 800bb46:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb4a:	459c      	cmp	ip, r3
 800bb4c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb50:	d8f3      	bhi.n	800bb3a <__lshift+0x6e>
 800bb52:	ebac 0304 	sub.w	r3, ip, r4
 800bb56:	3b15      	subs	r3, #21
 800bb58:	f023 0303 	bic.w	r3, r3, #3
 800bb5c:	3304      	adds	r3, #4
 800bb5e:	f104 0015 	add.w	r0, r4, #21
 800bb62:	4584      	cmp	ip, r0
 800bb64:	bf38      	it	cc
 800bb66:	2304      	movcc	r3, #4
 800bb68:	50ca      	str	r2, [r1, r3]
 800bb6a:	b10a      	cbz	r2, 800bb70 <__lshift+0xa4>
 800bb6c:	f108 0602 	add.w	r6, r8, #2
 800bb70:	3e01      	subs	r6, #1
 800bb72:	4638      	mov	r0, r7
 800bb74:	612e      	str	r6, [r5, #16]
 800bb76:	4621      	mov	r1, r4
 800bb78:	f7ff fd8e 	bl	800b698 <_Bfree>
 800bb7c:	4628      	mov	r0, r5
 800bb7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb82:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb86:	3301      	adds	r3, #1
 800bb88:	e7c5      	b.n	800bb16 <__lshift+0x4a>
 800bb8a:	3904      	subs	r1, #4
 800bb8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb90:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb94:	459c      	cmp	ip, r3
 800bb96:	d8f9      	bhi.n	800bb8c <__lshift+0xc0>
 800bb98:	e7ea      	b.n	800bb70 <__lshift+0xa4>
 800bb9a:	bf00      	nop
 800bb9c:	0800cbe8 	.word	0x0800cbe8
 800bba0:	0800cc59 	.word	0x0800cc59

0800bba4 <__mcmp>:
 800bba4:	b530      	push	{r4, r5, lr}
 800bba6:	6902      	ldr	r2, [r0, #16]
 800bba8:	690c      	ldr	r4, [r1, #16]
 800bbaa:	1b12      	subs	r2, r2, r4
 800bbac:	d10e      	bne.n	800bbcc <__mcmp+0x28>
 800bbae:	f100 0314 	add.w	r3, r0, #20
 800bbb2:	3114      	adds	r1, #20
 800bbb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bbb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bbbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bbc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bbc4:	42a5      	cmp	r5, r4
 800bbc6:	d003      	beq.n	800bbd0 <__mcmp+0x2c>
 800bbc8:	d305      	bcc.n	800bbd6 <__mcmp+0x32>
 800bbca:	2201      	movs	r2, #1
 800bbcc:	4610      	mov	r0, r2
 800bbce:	bd30      	pop	{r4, r5, pc}
 800bbd0:	4283      	cmp	r3, r0
 800bbd2:	d3f3      	bcc.n	800bbbc <__mcmp+0x18>
 800bbd4:	e7fa      	b.n	800bbcc <__mcmp+0x28>
 800bbd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bbda:	e7f7      	b.n	800bbcc <__mcmp+0x28>

0800bbdc <__mdiff>:
 800bbdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	4690      	mov	r8, r2
 800bbea:	f7ff ffdb 	bl	800bba4 <__mcmp>
 800bbee:	1e05      	subs	r5, r0, #0
 800bbf0:	d110      	bne.n	800bc14 <__mdiff+0x38>
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f7ff fd0f 	bl	800b618 <_Balloc>
 800bbfa:	b930      	cbnz	r0, 800bc0a <__mdiff+0x2e>
 800bbfc:	4b3a      	ldr	r3, [pc, #232]	; (800bce8 <__mdiff+0x10c>)
 800bbfe:	4602      	mov	r2, r0
 800bc00:	f240 2137 	movw	r1, #567	; 0x237
 800bc04:	4839      	ldr	r0, [pc, #228]	; (800bcec <__mdiff+0x110>)
 800bc06:	f000 fbf1 	bl	800c3ec <__assert_func>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc14:	bfa4      	itt	ge
 800bc16:	4643      	movge	r3, r8
 800bc18:	46a0      	movge	r8, r4
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bc20:	bfa6      	itte	ge
 800bc22:	461c      	movge	r4, r3
 800bc24:	2500      	movge	r5, #0
 800bc26:	2501      	movlt	r5, #1
 800bc28:	f7ff fcf6 	bl	800b618 <_Balloc>
 800bc2c:	b920      	cbnz	r0, 800bc38 <__mdiff+0x5c>
 800bc2e:	4b2e      	ldr	r3, [pc, #184]	; (800bce8 <__mdiff+0x10c>)
 800bc30:	4602      	mov	r2, r0
 800bc32:	f240 2145 	movw	r1, #581	; 0x245
 800bc36:	e7e5      	b.n	800bc04 <__mdiff+0x28>
 800bc38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bc3c:	6926      	ldr	r6, [r4, #16]
 800bc3e:	60c5      	str	r5, [r0, #12]
 800bc40:	f104 0914 	add.w	r9, r4, #20
 800bc44:	f108 0514 	add.w	r5, r8, #20
 800bc48:	f100 0e14 	add.w	lr, r0, #20
 800bc4c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bc50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc54:	f108 0210 	add.w	r2, r8, #16
 800bc58:	46f2      	mov	sl, lr
 800bc5a:	2100      	movs	r1, #0
 800bc5c:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc60:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bc64:	fa11 f88b 	uxtah	r8, r1, fp
 800bc68:	b299      	uxth	r1, r3
 800bc6a:	0c1b      	lsrs	r3, r3, #16
 800bc6c:	eba8 0801 	sub.w	r8, r8, r1
 800bc70:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc74:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bc78:	fa1f f888 	uxth.w	r8, r8
 800bc7c:	1419      	asrs	r1, r3, #16
 800bc7e:	454e      	cmp	r6, r9
 800bc80:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bc84:	f84a 3b04 	str.w	r3, [sl], #4
 800bc88:	d8e8      	bhi.n	800bc5c <__mdiff+0x80>
 800bc8a:	1b33      	subs	r3, r6, r4
 800bc8c:	3b15      	subs	r3, #21
 800bc8e:	f023 0303 	bic.w	r3, r3, #3
 800bc92:	3304      	adds	r3, #4
 800bc94:	3415      	adds	r4, #21
 800bc96:	42a6      	cmp	r6, r4
 800bc98:	bf38      	it	cc
 800bc9a:	2304      	movcc	r3, #4
 800bc9c:	441d      	add	r5, r3
 800bc9e:	4473      	add	r3, lr
 800bca0:	469e      	mov	lr, r3
 800bca2:	462e      	mov	r6, r5
 800bca4:	4566      	cmp	r6, ip
 800bca6:	d30e      	bcc.n	800bcc6 <__mdiff+0xea>
 800bca8:	f10c 0203 	add.w	r2, ip, #3
 800bcac:	1b52      	subs	r2, r2, r5
 800bcae:	f022 0203 	bic.w	r2, r2, #3
 800bcb2:	3d03      	subs	r5, #3
 800bcb4:	45ac      	cmp	ip, r5
 800bcb6:	bf38      	it	cc
 800bcb8:	2200      	movcc	r2, #0
 800bcba:	4413      	add	r3, r2
 800bcbc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bcc0:	b17a      	cbz	r2, 800bce2 <__mdiff+0x106>
 800bcc2:	6107      	str	r7, [r0, #16]
 800bcc4:	e7a4      	b.n	800bc10 <__mdiff+0x34>
 800bcc6:	f856 8b04 	ldr.w	r8, [r6], #4
 800bcca:	fa11 f288 	uxtah	r2, r1, r8
 800bcce:	1414      	asrs	r4, r2, #16
 800bcd0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bcd4:	b292      	uxth	r2, r2
 800bcd6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bcda:	f84e 2b04 	str.w	r2, [lr], #4
 800bcde:	1421      	asrs	r1, r4, #16
 800bce0:	e7e0      	b.n	800bca4 <__mdiff+0xc8>
 800bce2:	3f01      	subs	r7, #1
 800bce4:	e7ea      	b.n	800bcbc <__mdiff+0xe0>
 800bce6:	bf00      	nop
 800bce8:	0800cbe8 	.word	0x0800cbe8
 800bcec:	0800cc59 	.word	0x0800cc59

0800bcf0 <__ulp>:
 800bcf0:	b082      	sub	sp, #8
 800bcf2:	ed8d 0b00 	vstr	d0, [sp]
 800bcf6:	9a01      	ldr	r2, [sp, #4]
 800bcf8:	4b0f      	ldr	r3, [pc, #60]	; (800bd38 <__ulp+0x48>)
 800bcfa:	4013      	ands	r3, r2
 800bcfc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	dc08      	bgt.n	800bd16 <__ulp+0x26>
 800bd04:	425b      	negs	r3, r3
 800bd06:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bd0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bd0e:	da04      	bge.n	800bd1a <__ulp+0x2a>
 800bd10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bd14:	4113      	asrs	r3, r2
 800bd16:	2200      	movs	r2, #0
 800bd18:	e008      	b.n	800bd2c <__ulp+0x3c>
 800bd1a:	f1a2 0314 	sub.w	r3, r2, #20
 800bd1e:	2b1e      	cmp	r3, #30
 800bd20:	bfda      	itte	le
 800bd22:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bd26:	40da      	lsrle	r2, r3
 800bd28:	2201      	movgt	r2, #1
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	4610      	mov	r0, r2
 800bd30:	ec41 0b10 	vmov	d0, r0, r1
 800bd34:	b002      	add	sp, #8
 800bd36:	4770      	bx	lr
 800bd38:	7ff00000 	.word	0x7ff00000

0800bd3c <__b2d>:
 800bd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd40:	6906      	ldr	r6, [r0, #16]
 800bd42:	f100 0814 	add.w	r8, r0, #20
 800bd46:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bd4a:	1f37      	subs	r7, r6, #4
 800bd4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bd50:	4610      	mov	r0, r2
 800bd52:	f7ff fd53 	bl	800b7fc <__hi0bits>
 800bd56:	f1c0 0320 	rsb	r3, r0, #32
 800bd5a:	280a      	cmp	r0, #10
 800bd5c:	600b      	str	r3, [r1, #0]
 800bd5e:	491b      	ldr	r1, [pc, #108]	; (800bdcc <__b2d+0x90>)
 800bd60:	dc15      	bgt.n	800bd8e <__b2d+0x52>
 800bd62:	f1c0 0c0b 	rsb	ip, r0, #11
 800bd66:	fa22 f30c 	lsr.w	r3, r2, ip
 800bd6a:	45b8      	cmp	r8, r7
 800bd6c:	ea43 0501 	orr.w	r5, r3, r1
 800bd70:	bf34      	ite	cc
 800bd72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bd76:	2300      	movcs	r3, #0
 800bd78:	3015      	adds	r0, #21
 800bd7a:	fa02 f000 	lsl.w	r0, r2, r0
 800bd7e:	fa23 f30c 	lsr.w	r3, r3, ip
 800bd82:	4303      	orrs	r3, r0
 800bd84:	461c      	mov	r4, r3
 800bd86:	ec45 4b10 	vmov	d0, r4, r5
 800bd8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd8e:	45b8      	cmp	r8, r7
 800bd90:	bf3a      	itte	cc
 800bd92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bd96:	f1a6 0708 	subcc.w	r7, r6, #8
 800bd9a:	2300      	movcs	r3, #0
 800bd9c:	380b      	subs	r0, #11
 800bd9e:	d012      	beq.n	800bdc6 <__b2d+0x8a>
 800bda0:	f1c0 0120 	rsb	r1, r0, #32
 800bda4:	fa23 f401 	lsr.w	r4, r3, r1
 800bda8:	4082      	lsls	r2, r0
 800bdaa:	4322      	orrs	r2, r4
 800bdac:	4547      	cmp	r7, r8
 800bdae:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bdb2:	bf8c      	ite	hi
 800bdb4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bdb8:	2200      	movls	r2, #0
 800bdba:	4083      	lsls	r3, r0
 800bdbc:	40ca      	lsrs	r2, r1
 800bdbe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	e7de      	b.n	800bd84 <__b2d+0x48>
 800bdc6:	ea42 0501 	orr.w	r5, r2, r1
 800bdca:	e7db      	b.n	800bd84 <__b2d+0x48>
 800bdcc:	3ff00000 	.word	0x3ff00000

0800bdd0 <__d2b>:
 800bdd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bdd4:	460f      	mov	r7, r1
 800bdd6:	2101      	movs	r1, #1
 800bdd8:	ec59 8b10 	vmov	r8, r9, d0
 800bddc:	4616      	mov	r6, r2
 800bdde:	f7ff fc1b 	bl	800b618 <_Balloc>
 800bde2:	4604      	mov	r4, r0
 800bde4:	b930      	cbnz	r0, 800bdf4 <__d2b+0x24>
 800bde6:	4602      	mov	r2, r0
 800bde8:	4b24      	ldr	r3, [pc, #144]	; (800be7c <__d2b+0xac>)
 800bdea:	4825      	ldr	r0, [pc, #148]	; (800be80 <__d2b+0xb0>)
 800bdec:	f240 310f 	movw	r1, #783	; 0x30f
 800bdf0:	f000 fafc 	bl	800c3ec <__assert_func>
 800bdf4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bdf8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bdfc:	bb2d      	cbnz	r5, 800be4a <__d2b+0x7a>
 800bdfe:	9301      	str	r3, [sp, #4]
 800be00:	f1b8 0300 	subs.w	r3, r8, #0
 800be04:	d026      	beq.n	800be54 <__d2b+0x84>
 800be06:	4668      	mov	r0, sp
 800be08:	9300      	str	r3, [sp, #0]
 800be0a:	f7ff fd17 	bl	800b83c <__lo0bits>
 800be0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800be12:	b1e8      	cbz	r0, 800be50 <__d2b+0x80>
 800be14:	f1c0 0320 	rsb	r3, r0, #32
 800be18:	fa02 f303 	lsl.w	r3, r2, r3
 800be1c:	430b      	orrs	r3, r1
 800be1e:	40c2      	lsrs	r2, r0
 800be20:	6163      	str	r3, [r4, #20]
 800be22:	9201      	str	r2, [sp, #4]
 800be24:	9b01      	ldr	r3, [sp, #4]
 800be26:	61a3      	str	r3, [r4, #24]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	bf14      	ite	ne
 800be2c:	2202      	movne	r2, #2
 800be2e:	2201      	moveq	r2, #1
 800be30:	6122      	str	r2, [r4, #16]
 800be32:	b1bd      	cbz	r5, 800be64 <__d2b+0x94>
 800be34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be38:	4405      	add	r5, r0
 800be3a:	603d      	str	r5, [r7, #0]
 800be3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be40:	6030      	str	r0, [r6, #0]
 800be42:	4620      	mov	r0, r4
 800be44:	b003      	add	sp, #12
 800be46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be4e:	e7d6      	b.n	800bdfe <__d2b+0x2e>
 800be50:	6161      	str	r1, [r4, #20]
 800be52:	e7e7      	b.n	800be24 <__d2b+0x54>
 800be54:	a801      	add	r0, sp, #4
 800be56:	f7ff fcf1 	bl	800b83c <__lo0bits>
 800be5a:	9b01      	ldr	r3, [sp, #4]
 800be5c:	6163      	str	r3, [r4, #20]
 800be5e:	3020      	adds	r0, #32
 800be60:	2201      	movs	r2, #1
 800be62:	e7e5      	b.n	800be30 <__d2b+0x60>
 800be64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be6c:	6038      	str	r0, [r7, #0]
 800be6e:	6918      	ldr	r0, [r3, #16]
 800be70:	f7ff fcc4 	bl	800b7fc <__hi0bits>
 800be74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be78:	e7e2      	b.n	800be40 <__d2b+0x70>
 800be7a:	bf00      	nop
 800be7c:	0800cbe8 	.word	0x0800cbe8
 800be80:	0800cc59 	.word	0x0800cc59

0800be84 <__ratio>:
 800be84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be88:	4688      	mov	r8, r1
 800be8a:	4669      	mov	r1, sp
 800be8c:	4681      	mov	r9, r0
 800be8e:	f7ff ff55 	bl	800bd3c <__b2d>
 800be92:	a901      	add	r1, sp, #4
 800be94:	4640      	mov	r0, r8
 800be96:	ec55 4b10 	vmov	r4, r5, d0
 800be9a:	f7ff ff4f 	bl	800bd3c <__b2d>
 800be9e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bea2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bea6:	eba3 0c02 	sub.w	ip, r3, r2
 800beaa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800beae:	1a9b      	subs	r3, r3, r2
 800beb0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800beb4:	ec51 0b10 	vmov	r0, r1, d0
 800beb8:	2b00      	cmp	r3, #0
 800beba:	bfd6      	itet	le
 800bebc:	460a      	movle	r2, r1
 800bebe:	462a      	movgt	r2, r5
 800bec0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bec4:	468b      	mov	fp, r1
 800bec6:	462f      	mov	r7, r5
 800bec8:	bfd4      	ite	le
 800beca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bece:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bed2:	4620      	mov	r0, r4
 800bed4:	ee10 2a10 	vmov	r2, s0
 800bed8:	465b      	mov	r3, fp
 800beda:	4639      	mov	r1, r7
 800bedc:	f7f4 fcd6 	bl	800088c <__aeabi_ddiv>
 800bee0:	ec41 0b10 	vmov	d0, r0, r1
 800bee4:	b003      	add	sp, #12
 800bee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800beea <__copybits>:
 800beea:	3901      	subs	r1, #1
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	1149      	asrs	r1, r1, #5
 800bef0:	6914      	ldr	r4, [r2, #16]
 800bef2:	3101      	adds	r1, #1
 800bef4:	f102 0314 	add.w	r3, r2, #20
 800bef8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800befc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bf00:	1f05      	subs	r5, r0, #4
 800bf02:	42a3      	cmp	r3, r4
 800bf04:	d30c      	bcc.n	800bf20 <__copybits+0x36>
 800bf06:	1aa3      	subs	r3, r4, r2
 800bf08:	3b11      	subs	r3, #17
 800bf0a:	f023 0303 	bic.w	r3, r3, #3
 800bf0e:	3211      	adds	r2, #17
 800bf10:	42a2      	cmp	r2, r4
 800bf12:	bf88      	it	hi
 800bf14:	2300      	movhi	r3, #0
 800bf16:	4418      	add	r0, r3
 800bf18:	2300      	movs	r3, #0
 800bf1a:	4288      	cmp	r0, r1
 800bf1c:	d305      	bcc.n	800bf2a <__copybits+0x40>
 800bf1e:	bd70      	pop	{r4, r5, r6, pc}
 800bf20:	f853 6b04 	ldr.w	r6, [r3], #4
 800bf24:	f845 6f04 	str.w	r6, [r5, #4]!
 800bf28:	e7eb      	b.n	800bf02 <__copybits+0x18>
 800bf2a:	f840 3b04 	str.w	r3, [r0], #4
 800bf2e:	e7f4      	b.n	800bf1a <__copybits+0x30>

0800bf30 <__any_on>:
 800bf30:	f100 0214 	add.w	r2, r0, #20
 800bf34:	6900      	ldr	r0, [r0, #16]
 800bf36:	114b      	asrs	r3, r1, #5
 800bf38:	4298      	cmp	r0, r3
 800bf3a:	b510      	push	{r4, lr}
 800bf3c:	db11      	blt.n	800bf62 <__any_on+0x32>
 800bf3e:	dd0a      	ble.n	800bf56 <__any_on+0x26>
 800bf40:	f011 011f 	ands.w	r1, r1, #31
 800bf44:	d007      	beq.n	800bf56 <__any_on+0x26>
 800bf46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bf4a:	fa24 f001 	lsr.w	r0, r4, r1
 800bf4e:	fa00 f101 	lsl.w	r1, r0, r1
 800bf52:	428c      	cmp	r4, r1
 800bf54:	d10b      	bne.n	800bf6e <__any_on+0x3e>
 800bf56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d803      	bhi.n	800bf66 <__any_on+0x36>
 800bf5e:	2000      	movs	r0, #0
 800bf60:	bd10      	pop	{r4, pc}
 800bf62:	4603      	mov	r3, r0
 800bf64:	e7f7      	b.n	800bf56 <__any_on+0x26>
 800bf66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf6a:	2900      	cmp	r1, #0
 800bf6c:	d0f5      	beq.n	800bf5a <__any_on+0x2a>
 800bf6e:	2001      	movs	r0, #1
 800bf70:	e7f6      	b.n	800bf60 <__any_on+0x30>

0800bf72 <__ascii_wctomb>:
 800bf72:	b149      	cbz	r1, 800bf88 <__ascii_wctomb+0x16>
 800bf74:	2aff      	cmp	r2, #255	; 0xff
 800bf76:	bf85      	ittet	hi
 800bf78:	238a      	movhi	r3, #138	; 0x8a
 800bf7a:	6003      	strhi	r3, [r0, #0]
 800bf7c:	700a      	strbls	r2, [r1, #0]
 800bf7e:	f04f 30ff 	movhi.w	r0, #4294967295
 800bf82:	bf98      	it	ls
 800bf84:	2001      	movls	r0, #1
 800bf86:	4770      	bx	lr
 800bf88:	4608      	mov	r0, r1
 800bf8a:	4770      	bx	lr

0800bf8c <__ssputs_r>:
 800bf8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf90:	688e      	ldr	r6, [r1, #8]
 800bf92:	461f      	mov	r7, r3
 800bf94:	42be      	cmp	r6, r7
 800bf96:	680b      	ldr	r3, [r1, #0]
 800bf98:	4682      	mov	sl, r0
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	4690      	mov	r8, r2
 800bf9e:	d82c      	bhi.n	800bffa <__ssputs_r+0x6e>
 800bfa0:	898a      	ldrh	r2, [r1, #12]
 800bfa2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfa6:	d026      	beq.n	800bff6 <__ssputs_r+0x6a>
 800bfa8:	6965      	ldr	r5, [r4, #20]
 800bfaa:	6909      	ldr	r1, [r1, #16]
 800bfac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfb0:	eba3 0901 	sub.w	r9, r3, r1
 800bfb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfb8:	1c7b      	adds	r3, r7, #1
 800bfba:	444b      	add	r3, r9
 800bfbc:	106d      	asrs	r5, r5, #1
 800bfbe:	429d      	cmp	r5, r3
 800bfc0:	bf38      	it	cc
 800bfc2:	461d      	movcc	r5, r3
 800bfc4:	0553      	lsls	r3, r2, #21
 800bfc6:	d527      	bpl.n	800c018 <__ssputs_r+0x8c>
 800bfc8:	4629      	mov	r1, r5
 800bfca:	f7ff fa87 	bl	800b4dc <_malloc_r>
 800bfce:	4606      	mov	r6, r0
 800bfd0:	b360      	cbz	r0, 800c02c <__ssputs_r+0xa0>
 800bfd2:	6921      	ldr	r1, [r4, #16]
 800bfd4:	464a      	mov	r2, r9
 800bfd6:	f7fe f824 	bl	800a022 <memcpy>
 800bfda:	89a3      	ldrh	r3, [r4, #12]
 800bfdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bfe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfe4:	81a3      	strh	r3, [r4, #12]
 800bfe6:	6126      	str	r6, [r4, #16]
 800bfe8:	6165      	str	r5, [r4, #20]
 800bfea:	444e      	add	r6, r9
 800bfec:	eba5 0509 	sub.w	r5, r5, r9
 800bff0:	6026      	str	r6, [r4, #0]
 800bff2:	60a5      	str	r5, [r4, #8]
 800bff4:	463e      	mov	r6, r7
 800bff6:	42be      	cmp	r6, r7
 800bff8:	d900      	bls.n	800bffc <__ssputs_r+0x70>
 800bffa:	463e      	mov	r6, r7
 800bffc:	6820      	ldr	r0, [r4, #0]
 800bffe:	4632      	mov	r2, r6
 800c000:	4641      	mov	r1, r8
 800c002:	f000 f9c9 	bl	800c398 <memmove>
 800c006:	68a3      	ldr	r3, [r4, #8]
 800c008:	1b9b      	subs	r3, r3, r6
 800c00a:	60a3      	str	r3, [r4, #8]
 800c00c:	6823      	ldr	r3, [r4, #0]
 800c00e:	4433      	add	r3, r6
 800c010:	6023      	str	r3, [r4, #0]
 800c012:	2000      	movs	r0, #0
 800c014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c018:	462a      	mov	r2, r5
 800c01a:	f000 fa1b 	bl	800c454 <_realloc_r>
 800c01e:	4606      	mov	r6, r0
 800c020:	2800      	cmp	r0, #0
 800c022:	d1e0      	bne.n	800bfe6 <__ssputs_r+0x5a>
 800c024:	6921      	ldr	r1, [r4, #16]
 800c026:	4650      	mov	r0, sl
 800c028:	f7fe fe8c 	bl	800ad44 <_free_r>
 800c02c:	230c      	movs	r3, #12
 800c02e:	f8ca 3000 	str.w	r3, [sl]
 800c032:	89a3      	ldrh	r3, [r4, #12]
 800c034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c038:	81a3      	strh	r3, [r4, #12]
 800c03a:	f04f 30ff 	mov.w	r0, #4294967295
 800c03e:	e7e9      	b.n	800c014 <__ssputs_r+0x88>

0800c040 <_svfiprintf_r>:
 800c040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c044:	4698      	mov	r8, r3
 800c046:	898b      	ldrh	r3, [r1, #12]
 800c048:	061b      	lsls	r3, r3, #24
 800c04a:	b09d      	sub	sp, #116	; 0x74
 800c04c:	4607      	mov	r7, r0
 800c04e:	460d      	mov	r5, r1
 800c050:	4614      	mov	r4, r2
 800c052:	d50e      	bpl.n	800c072 <_svfiprintf_r+0x32>
 800c054:	690b      	ldr	r3, [r1, #16]
 800c056:	b963      	cbnz	r3, 800c072 <_svfiprintf_r+0x32>
 800c058:	2140      	movs	r1, #64	; 0x40
 800c05a:	f7ff fa3f 	bl	800b4dc <_malloc_r>
 800c05e:	6028      	str	r0, [r5, #0]
 800c060:	6128      	str	r0, [r5, #16]
 800c062:	b920      	cbnz	r0, 800c06e <_svfiprintf_r+0x2e>
 800c064:	230c      	movs	r3, #12
 800c066:	603b      	str	r3, [r7, #0]
 800c068:	f04f 30ff 	mov.w	r0, #4294967295
 800c06c:	e0d0      	b.n	800c210 <_svfiprintf_r+0x1d0>
 800c06e:	2340      	movs	r3, #64	; 0x40
 800c070:	616b      	str	r3, [r5, #20]
 800c072:	2300      	movs	r3, #0
 800c074:	9309      	str	r3, [sp, #36]	; 0x24
 800c076:	2320      	movs	r3, #32
 800c078:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c07c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c080:	2330      	movs	r3, #48	; 0x30
 800c082:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c228 <_svfiprintf_r+0x1e8>
 800c086:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c08a:	f04f 0901 	mov.w	r9, #1
 800c08e:	4623      	mov	r3, r4
 800c090:	469a      	mov	sl, r3
 800c092:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c096:	b10a      	cbz	r2, 800c09c <_svfiprintf_r+0x5c>
 800c098:	2a25      	cmp	r2, #37	; 0x25
 800c09a:	d1f9      	bne.n	800c090 <_svfiprintf_r+0x50>
 800c09c:	ebba 0b04 	subs.w	fp, sl, r4
 800c0a0:	d00b      	beq.n	800c0ba <_svfiprintf_r+0x7a>
 800c0a2:	465b      	mov	r3, fp
 800c0a4:	4622      	mov	r2, r4
 800c0a6:	4629      	mov	r1, r5
 800c0a8:	4638      	mov	r0, r7
 800c0aa:	f7ff ff6f 	bl	800bf8c <__ssputs_r>
 800c0ae:	3001      	adds	r0, #1
 800c0b0:	f000 80a9 	beq.w	800c206 <_svfiprintf_r+0x1c6>
 800c0b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0b6:	445a      	add	r2, fp
 800c0b8:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	f000 80a1 	beq.w	800c206 <_svfiprintf_r+0x1c6>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c0ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0ce:	f10a 0a01 	add.w	sl, sl, #1
 800c0d2:	9304      	str	r3, [sp, #16]
 800c0d4:	9307      	str	r3, [sp, #28]
 800c0d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0da:	931a      	str	r3, [sp, #104]	; 0x68
 800c0dc:	4654      	mov	r4, sl
 800c0de:	2205      	movs	r2, #5
 800c0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0e4:	4850      	ldr	r0, [pc, #320]	; (800c228 <_svfiprintf_r+0x1e8>)
 800c0e6:	f7f4 f893 	bl	8000210 <memchr>
 800c0ea:	9a04      	ldr	r2, [sp, #16]
 800c0ec:	b9d8      	cbnz	r0, 800c126 <_svfiprintf_r+0xe6>
 800c0ee:	06d0      	lsls	r0, r2, #27
 800c0f0:	bf44      	itt	mi
 800c0f2:	2320      	movmi	r3, #32
 800c0f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0f8:	0711      	lsls	r1, r2, #28
 800c0fa:	bf44      	itt	mi
 800c0fc:	232b      	movmi	r3, #43	; 0x2b
 800c0fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c102:	f89a 3000 	ldrb.w	r3, [sl]
 800c106:	2b2a      	cmp	r3, #42	; 0x2a
 800c108:	d015      	beq.n	800c136 <_svfiprintf_r+0xf6>
 800c10a:	9a07      	ldr	r2, [sp, #28]
 800c10c:	4654      	mov	r4, sl
 800c10e:	2000      	movs	r0, #0
 800c110:	f04f 0c0a 	mov.w	ip, #10
 800c114:	4621      	mov	r1, r4
 800c116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c11a:	3b30      	subs	r3, #48	; 0x30
 800c11c:	2b09      	cmp	r3, #9
 800c11e:	d94d      	bls.n	800c1bc <_svfiprintf_r+0x17c>
 800c120:	b1b0      	cbz	r0, 800c150 <_svfiprintf_r+0x110>
 800c122:	9207      	str	r2, [sp, #28]
 800c124:	e014      	b.n	800c150 <_svfiprintf_r+0x110>
 800c126:	eba0 0308 	sub.w	r3, r0, r8
 800c12a:	fa09 f303 	lsl.w	r3, r9, r3
 800c12e:	4313      	orrs	r3, r2
 800c130:	9304      	str	r3, [sp, #16]
 800c132:	46a2      	mov	sl, r4
 800c134:	e7d2      	b.n	800c0dc <_svfiprintf_r+0x9c>
 800c136:	9b03      	ldr	r3, [sp, #12]
 800c138:	1d19      	adds	r1, r3, #4
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	9103      	str	r1, [sp, #12]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	bfbb      	ittet	lt
 800c142:	425b      	neglt	r3, r3
 800c144:	f042 0202 	orrlt.w	r2, r2, #2
 800c148:	9307      	strge	r3, [sp, #28]
 800c14a:	9307      	strlt	r3, [sp, #28]
 800c14c:	bfb8      	it	lt
 800c14e:	9204      	strlt	r2, [sp, #16]
 800c150:	7823      	ldrb	r3, [r4, #0]
 800c152:	2b2e      	cmp	r3, #46	; 0x2e
 800c154:	d10c      	bne.n	800c170 <_svfiprintf_r+0x130>
 800c156:	7863      	ldrb	r3, [r4, #1]
 800c158:	2b2a      	cmp	r3, #42	; 0x2a
 800c15a:	d134      	bne.n	800c1c6 <_svfiprintf_r+0x186>
 800c15c:	9b03      	ldr	r3, [sp, #12]
 800c15e:	1d1a      	adds	r2, r3, #4
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	9203      	str	r2, [sp, #12]
 800c164:	2b00      	cmp	r3, #0
 800c166:	bfb8      	it	lt
 800c168:	f04f 33ff 	movlt.w	r3, #4294967295
 800c16c:	3402      	adds	r4, #2
 800c16e:	9305      	str	r3, [sp, #20]
 800c170:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c238 <_svfiprintf_r+0x1f8>
 800c174:	7821      	ldrb	r1, [r4, #0]
 800c176:	2203      	movs	r2, #3
 800c178:	4650      	mov	r0, sl
 800c17a:	f7f4 f849 	bl	8000210 <memchr>
 800c17e:	b138      	cbz	r0, 800c190 <_svfiprintf_r+0x150>
 800c180:	9b04      	ldr	r3, [sp, #16]
 800c182:	eba0 000a 	sub.w	r0, r0, sl
 800c186:	2240      	movs	r2, #64	; 0x40
 800c188:	4082      	lsls	r2, r0
 800c18a:	4313      	orrs	r3, r2
 800c18c:	3401      	adds	r4, #1
 800c18e:	9304      	str	r3, [sp, #16]
 800c190:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c194:	4825      	ldr	r0, [pc, #148]	; (800c22c <_svfiprintf_r+0x1ec>)
 800c196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c19a:	2206      	movs	r2, #6
 800c19c:	f7f4 f838 	bl	8000210 <memchr>
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	d038      	beq.n	800c216 <_svfiprintf_r+0x1d6>
 800c1a4:	4b22      	ldr	r3, [pc, #136]	; (800c230 <_svfiprintf_r+0x1f0>)
 800c1a6:	bb1b      	cbnz	r3, 800c1f0 <_svfiprintf_r+0x1b0>
 800c1a8:	9b03      	ldr	r3, [sp, #12]
 800c1aa:	3307      	adds	r3, #7
 800c1ac:	f023 0307 	bic.w	r3, r3, #7
 800c1b0:	3308      	adds	r3, #8
 800c1b2:	9303      	str	r3, [sp, #12]
 800c1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b6:	4433      	add	r3, r6
 800c1b8:	9309      	str	r3, [sp, #36]	; 0x24
 800c1ba:	e768      	b.n	800c08e <_svfiprintf_r+0x4e>
 800c1bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1c0:	460c      	mov	r4, r1
 800c1c2:	2001      	movs	r0, #1
 800c1c4:	e7a6      	b.n	800c114 <_svfiprintf_r+0xd4>
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	3401      	adds	r4, #1
 800c1ca:	9305      	str	r3, [sp, #20]
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	f04f 0c0a 	mov.w	ip, #10
 800c1d2:	4620      	mov	r0, r4
 800c1d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1d8:	3a30      	subs	r2, #48	; 0x30
 800c1da:	2a09      	cmp	r2, #9
 800c1dc:	d903      	bls.n	800c1e6 <_svfiprintf_r+0x1a6>
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d0c6      	beq.n	800c170 <_svfiprintf_r+0x130>
 800c1e2:	9105      	str	r1, [sp, #20]
 800c1e4:	e7c4      	b.n	800c170 <_svfiprintf_r+0x130>
 800c1e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e7f0      	b.n	800c1d2 <_svfiprintf_r+0x192>
 800c1f0:	ab03      	add	r3, sp, #12
 800c1f2:	9300      	str	r3, [sp, #0]
 800c1f4:	462a      	mov	r2, r5
 800c1f6:	4b0f      	ldr	r3, [pc, #60]	; (800c234 <_svfiprintf_r+0x1f4>)
 800c1f8:	a904      	add	r1, sp, #16
 800c1fa:	4638      	mov	r0, r7
 800c1fc:	f7fd f994 	bl	8009528 <_printf_float>
 800c200:	1c42      	adds	r2, r0, #1
 800c202:	4606      	mov	r6, r0
 800c204:	d1d6      	bne.n	800c1b4 <_svfiprintf_r+0x174>
 800c206:	89ab      	ldrh	r3, [r5, #12]
 800c208:	065b      	lsls	r3, r3, #25
 800c20a:	f53f af2d 	bmi.w	800c068 <_svfiprintf_r+0x28>
 800c20e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c210:	b01d      	add	sp, #116	; 0x74
 800c212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c216:	ab03      	add	r3, sp, #12
 800c218:	9300      	str	r3, [sp, #0]
 800c21a:	462a      	mov	r2, r5
 800c21c:	4b05      	ldr	r3, [pc, #20]	; (800c234 <_svfiprintf_r+0x1f4>)
 800c21e:	a904      	add	r1, sp, #16
 800c220:	4638      	mov	r0, r7
 800c222:	f7fd fc25 	bl	8009a70 <_printf_i>
 800c226:	e7eb      	b.n	800c200 <_svfiprintf_r+0x1c0>
 800c228:	0800ceb5 	.word	0x0800ceb5
 800c22c:	0800cebf 	.word	0x0800cebf
 800c230:	08009529 	.word	0x08009529
 800c234:	0800bf8d 	.word	0x0800bf8d
 800c238:	0800cebb 	.word	0x0800cebb

0800c23c <__sflush_r>:
 800c23c:	898a      	ldrh	r2, [r1, #12]
 800c23e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c242:	4605      	mov	r5, r0
 800c244:	0710      	lsls	r0, r2, #28
 800c246:	460c      	mov	r4, r1
 800c248:	d458      	bmi.n	800c2fc <__sflush_r+0xc0>
 800c24a:	684b      	ldr	r3, [r1, #4]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	dc05      	bgt.n	800c25c <__sflush_r+0x20>
 800c250:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c252:	2b00      	cmp	r3, #0
 800c254:	dc02      	bgt.n	800c25c <__sflush_r+0x20>
 800c256:	2000      	movs	r0, #0
 800c258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c25c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c25e:	2e00      	cmp	r6, #0
 800c260:	d0f9      	beq.n	800c256 <__sflush_r+0x1a>
 800c262:	2300      	movs	r3, #0
 800c264:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c268:	682f      	ldr	r7, [r5, #0]
 800c26a:	6a21      	ldr	r1, [r4, #32]
 800c26c:	602b      	str	r3, [r5, #0]
 800c26e:	d032      	beq.n	800c2d6 <__sflush_r+0x9a>
 800c270:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	075a      	lsls	r2, r3, #29
 800c276:	d505      	bpl.n	800c284 <__sflush_r+0x48>
 800c278:	6863      	ldr	r3, [r4, #4]
 800c27a:	1ac0      	subs	r0, r0, r3
 800c27c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c27e:	b10b      	cbz	r3, 800c284 <__sflush_r+0x48>
 800c280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c282:	1ac0      	subs	r0, r0, r3
 800c284:	2300      	movs	r3, #0
 800c286:	4602      	mov	r2, r0
 800c288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c28a:	6a21      	ldr	r1, [r4, #32]
 800c28c:	4628      	mov	r0, r5
 800c28e:	47b0      	blx	r6
 800c290:	1c43      	adds	r3, r0, #1
 800c292:	89a3      	ldrh	r3, [r4, #12]
 800c294:	d106      	bne.n	800c2a4 <__sflush_r+0x68>
 800c296:	6829      	ldr	r1, [r5, #0]
 800c298:	291d      	cmp	r1, #29
 800c29a:	d82b      	bhi.n	800c2f4 <__sflush_r+0xb8>
 800c29c:	4a29      	ldr	r2, [pc, #164]	; (800c344 <__sflush_r+0x108>)
 800c29e:	410a      	asrs	r2, r1
 800c2a0:	07d6      	lsls	r6, r2, #31
 800c2a2:	d427      	bmi.n	800c2f4 <__sflush_r+0xb8>
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	6062      	str	r2, [r4, #4]
 800c2a8:	04d9      	lsls	r1, r3, #19
 800c2aa:	6922      	ldr	r2, [r4, #16]
 800c2ac:	6022      	str	r2, [r4, #0]
 800c2ae:	d504      	bpl.n	800c2ba <__sflush_r+0x7e>
 800c2b0:	1c42      	adds	r2, r0, #1
 800c2b2:	d101      	bne.n	800c2b8 <__sflush_r+0x7c>
 800c2b4:	682b      	ldr	r3, [r5, #0]
 800c2b6:	b903      	cbnz	r3, 800c2ba <__sflush_r+0x7e>
 800c2b8:	6560      	str	r0, [r4, #84]	; 0x54
 800c2ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2bc:	602f      	str	r7, [r5, #0]
 800c2be:	2900      	cmp	r1, #0
 800c2c0:	d0c9      	beq.n	800c256 <__sflush_r+0x1a>
 800c2c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2c6:	4299      	cmp	r1, r3
 800c2c8:	d002      	beq.n	800c2d0 <__sflush_r+0x94>
 800c2ca:	4628      	mov	r0, r5
 800c2cc:	f7fe fd3a 	bl	800ad44 <_free_r>
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	6360      	str	r0, [r4, #52]	; 0x34
 800c2d4:	e7c0      	b.n	800c258 <__sflush_r+0x1c>
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	4628      	mov	r0, r5
 800c2da:	47b0      	blx	r6
 800c2dc:	1c41      	adds	r1, r0, #1
 800c2de:	d1c8      	bne.n	800c272 <__sflush_r+0x36>
 800c2e0:	682b      	ldr	r3, [r5, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d0c5      	beq.n	800c272 <__sflush_r+0x36>
 800c2e6:	2b1d      	cmp	r3, #29
 800c2e8:	d001      	beq.n	800c2ee <__sflush_r+0xb2>
 800c2ea:	2b16      	cmp	r3, #22
 800c2ec:	d101      	bne.n	800c2f2 <__sflush_r+0xb6>
 800c2ee:	602f      	str	r7, [r5, #0]
 800c2f0:	e7b1      	b.n	800c256 <__sflush_r+0x1a>
 800c2f2:	89a3      	ldrh	r3, [r4, #12]
 800c2f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2f8:	81a3      	strh	r3, [r4, #12]
 800c2fa:	e7ad      	b.n	800c258 <__sflush_r+0x1c>
 800c2fc:	690f      	ldr	r7, [r1, #16]
 800c2fe:	2f00      	cmp	r7, #0
 800c300:	d0a9      	beq.n	800c256 <__sflush_r+0x1a>
 800c302:	0793      	lsls	r3, r2, #30
 800c304:	680e      	ldr	r6, [r1, #0]
 800c306:	bf08      	it	eq
 800c308:	694b      	ldreq	r3, [r1, #20]
 800c30a:	600f      	str	r7, [r1, #0]
 800c30c:	bf18      	it	ne
 800c30e:	2300      	movne	r3, #0
 800c310:	eba6 0807 	sub.w	r8, r6, r7
 800c314:	608b      	str	r3, [r1, #8]
 800c316:	f1b8 0f00 	cmp.w	r8, #0
 800c31a:	dd9c      	ble.n	800c256 <__sflush_r+0x1a>
 800c31c:	6a21      	ldr	r1, [r4, #32]
 800c31e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c320:	4643      	mov	r3, r8
 800c322:	463a      	mov	r2, r7
 800c324:	4628      	mov	r0, r5
 800c326:	47b0      	blx	r6
 800c328:	2800      	cmp	r0, #0
 800c32a:	dc06      	bgt.n	800c33a <__sflush_r+0xfe>
 800c32c:	89a3      	ldrh	r3, [r4, #12]
 800c32e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c332:	81a3      	strh	r3, [r4, #12]
 800c334:	f04f 30ff 	mov.w	r0, #4294967295
 800c338:	e78e      	b.n	800c258 <__sflush_r+0x1c>
 800c33a:	4407      	add	r7, r0
 800c33c:	eba8 0800 	sub.w	r8, r8, r0
 800c340:	e7e9      	b.n	800c316 <__sflush_r+0xda>
 800c342:	bf00      	nop
 800c344:	dfbffffe 	.word	0xdfbffffe

0800c348 <_fflush_r>:
 800c348:	b538      	push	{r3, r4, r5, lr}
 800c34a:	690b      	ldr	r3, [r1, #16]
 800c34c:	4605      	mov	r5, r0
 800c34e:	460c      	mov	r4, r1
 800c350:	b913      	cbnz	r3, 800c358 <_fflush_r+0x10>
 800c352:	2500      	movs	r5, #0
 800c354:	4628      	mov	r0, r5
 800c356:	bd38      	pop	{r3, r4, r5, pc}
 800c358:	b118      	cbz	r0, 800c362 <_fflush_r+0x1a>
 800c35a:	6a03      	ldr	r3, [r0, #32]
 800c35c:	b90b      	cbnz	r3, 800c362 <_fflush_r+0x1a>
 800c35e:	f7fd fd35 	bl	8009dcc <__sinit>
 800c362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d0f3      	beq.n	800c352 <_fflush_r+0xa>
 800c36a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c36c:	07d0      	lsls	r0, r2, #31
 800c36e:	d404      	bmi.n	800c37a <_fflush_r+0x32>
 800c370:	0599      	lsls	r1, r3, #22
 800c372:	d402      	bmi.n	800c37a <_fflush_r+0x32>
 800c374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c376:	f7fd fe52 	bl	800a01e <__retarget_lock_acquire_recursive>
 800c37a:	4628      	mov	r0, r5
 800c37c:	4621      	mov	r1, r4
 800c37e:	f7ff ff5d 	bl	800c23c <__sflush_r>
 800c382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c384:	07da      	lsls	r2, r3, #31
 800c386:	4605      	mov	r5, r0
 800c388:	d4e4      	bmi.n	800c354 <_fflush_r+0xc>
 800c38a:	89a3      	ldrh	r3, [r4, #12]
 800c38c:	059b      	lsls	r3, r3, #22
 800c38e:	d4e1      	bmi.n	800c354 <_fflush_r+0xc>
 800c390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c392:	f7fd fe45 	bl	800a020 <__retarget_lock_release_recursive>
 800c396:	e7dd      	b.n	800c354 <_fflush_r+0xc>

0800c398 <memmove>:
 800c398:	4288      	cmp	r0, r1
 800c39a:	b510      	push	{r4, lr}
 800c39c:	eb01 0402 	add.w	r4, r1, r2
 800c3a0:	d902      	bls.n	800c3a8 <memmove+0x10>
 800c3a2:	4284      	cmp	r4, r0
 800c3a4:	4623      	mov	r3, r4
 800c3a6:	d807      	bhi.n	800c3b8 <memmove+0x20>
 800c3a8:	1e43      	subs	r3, r0, #1
 800c3aa:	42a1      	cmp	r1, r4
 800c3ac:	d008      	beq.n	800c3c0 <memmove+0x28>
 800c3ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3b6:	e7f8      	b.n	800c3aa <memmove+0x12>
 800c3b8:	4402      	add	r2, r0
 800c3ba:	4601      	mov	r1, r0
 800c3bc:	428a      	cmp	r2, r1
 800c3be:	d100      	bne.n	800c3c2 <memmove+0x2a>
 800c3c0:	bd10      	pop	{r4, pc}
 800c3c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3ca:	e7f7      	b.n	800c3bc <memmove+0x24>

0800c3cc <_sbrk_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4d06      	ldr	r5, [pc, #24]	; (800c3e8 <_sbrk_r+0x1c>)
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	4608      	mov	r0, r1
 800c3d6:	602b      	str	r3, [r5, #0]
 800c3d8:	f7f6 fda0 	bl	8002f1c <_sbrk>
 800c3dc:	1c43      	adds	r3, r0, #1
 800c3de:	d102      	bne.n	800c3e6 <_sbrk_r+0x1a>
 800c3e0:	682b      	ldr	r3, [r5, #0]
 800c3e2:	b103      	cbz	r3, 800c3e6 <_sbrk_r+0x1a>
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	bd38      	pop	{r3, r4, r5, pc}
 800c3e8:	20000a90 	.word	0x20000a90

0800c3ec <__assert_func>:
 800c3ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3ee:	4614      	mov	r4, r2
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	4b09      	ldr	r3, [pc, #36]	; (800c418 <__assert_func+0x2c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	4605      	mov	r5, r0
 800c3f8:	68d8      	ldr	r0, [r3, #12]
 800c3fa:	b14c      	cbz	r4, 800c410 <__assert_func+0x24>
 800c3fc:	4b07      	ldr	r3, [pc, #28]	; (800c41c <__assert_func+0x30>)
 800c3fe:	9100      	str	r1, [sp, #0]
 800c400:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c404:	4906      	ldr	r1, [pc, #24]	; (800c420 <__assert_func+0x34>)
 800c406:	462b      	mov	r3, r5
 800c408:	f000 f854 	bl	800c4b4 <fiprintf>
 800c40c:	f000 f864 	bl	800c4d8 <abort>
 800c410:	4b04      	ldr	r3, [pc, #16]	; (800c424 <__assert_func+0x38>)
 800c412:	461c      	mov	r4, r3
 800c414:	e7f3      	b.n	800c3fe <__assert_func+0x12>
 800c416:	bf00      	nop
 800c418:	200001dc 	.word	0x200001dc
 800c41c:	0800cec6 	.word	0x0800cec6
 800c420:	0800ced3 	.word	0x0800ced3
 800c424:	0800cf01 	.word	0x0800cf01

0800c428 <_calloc_r>:
 800c428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c42a:	fba1 2402 	umull	r2, r4, r1, r2
 800c42e:	b94c      	cbnz	r4, 800c444 <_calloc_r+0x1c>
 800c430:	4611      	mov	r1, r2
 800c432:	9201      	str	r2, [sp, #4]
 800c434:	f7ff f852 	bl	800b4dc <_malloc_r>
 800c438:	9a01      	ldr	r2, [sp, #4]
 800c43a:	4605      	mov	r5, r0
 800c43c:	b930      	cbnz	r0, 800c44c <_calloc_r+0x24>
 800c43e:	4628      	mov	r0, r5
 800c440:	b003      	add	sp, #12
 800c442:	bd30      	pop	{r4, r5, pc}
 800c444:	220c      	movs	r2, #12
 800c446:	6002      	str	r2, [r0, #0]
 800c448:	2500      	movs	r5, #0
 800c44a:	e7f8      	b.n	800c43e <_calloc_r+0x16>
 800c44c:	4621      	mov	r1, r4
 800c44e:	f7fd fd56 	bl	8009efe <memset>
 800c452:	e7f4      	b.n	800c43e <_calloc_r+0x16>

0800c454 <_realloc_r>:
 800c454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c458:	4680      	mov	r8, r0
 800c45a:	4614      	mov	r4, r2
 800c45c:	460e      	mov	r6, r1
 800c45e:	b921      	cbnz	r1, 800c46a <_realloc_r+0x16>
 800c460:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c464:	4611      	mov	r1, r2
 800c466:	f7ff b839 	b.w	800b4dc <_malloc_r>
 800c46a:	b92a      	cbnz	r2, 800c478 <_realloc_r+0x24>
 800c46c:	f7fe fc6a 	bl	800ad44 <_free_r>
 800c470:	4625      	mov	r5, r4
 800c472:	4628      	mov	r0, r5
 800c474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c478:	f000 f835 	bl	800c4e6 <_malloc_usable_size_r>
 800c47c:	4284      	cmp	r4, r0
 800c47e:	4607      	mov	r7, r0
 800c480:	d802      	bhi.n	800c488 <_realloc_r+0x34>
 800c482:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c486:	d812      	bhi.n	800c4ae <_realloc_r+0x5a>
 800c488:	4621      	mov	r1, r4
 800c48a:	4640      	mov	r0, r8
 800c48c:	f7ff f826 	bl	800b4dc <_malloc_r>
 800c490:	4605      	mov	r5, r0
 800c492:	2800      	cmp	r0, #0
 800c494:	d0ed      	beq.n	800c472 <_realloc_r+0x1e>
 800c496:	42bc      	cmp	r4, r7
 800c498:	4622      	mov	r2, r4
 800c49a:	4631      	mov	r1, r6
 800c49c:	bf28      	it	cs
 800c49e:	463a      	movcs	r2, r7
 800c4a0:	f7fd fdbf 	bl	800a022 <memcpy>
 800c4a4:	4631      	mov	r1, r6
 800c4a6:	4640      	mov	r0, r8
 800c4a8:	f7fe fc4c 	bl	800ad44 <_free_r>
 800c4ac:	e7e1      	b.n	800c472 <_realloc_r+0x1e>
 800c4ae:	4635      	mov	r5, r6
 800c4b0:	e7df      	b.n	800c472 <_realloc_r+0x1e>
	...

0800c4b4 <fiprintf>:
 800c4b4:	b40e      	push	{r1, r2, r3}
 800c4b6:	b503      	push	{r0, r1, lr}
 800c4b8:	4601      	mov	r1, r0
 800c4ba:	ab03      	add	r3, sp, #12
 800c4bc:	4805      	ldr	r0, [pc, #20]	; (800c4d4 <fiprintf+0x20>)
 800c4be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c2:	6800      	ldr	r0, [r0, #0]
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	f000 f83f 	bl	800c548 <_vfiprintf_r>
 800c4ca:	b002      	add	sp, #8
 800c4cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4d0:	b003      	add	sp, #12
 800c4d2:	4770      	bx	lr
 800c4d4:	200001dc 	.word	0x200001dc

0800c4d8 <abort>:
 800c4d8:	b508      	push	{r3, lr}
 800c4da:	2006      	movs	r0, #6
 800c4dc:	f000 fa0c 	bl	800c8f8 <raise>
 800c4e0:	2001      	movs	r0, #1
 800c4e2:	f7f6 fca3 	bl	8002e2c <_exit>

0800c4e6 <_malloc_usable_size_r>:
 800c4e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ea:	1f18      	subs	r0, r3, #4
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	bfbc      	itt	lt
 800c4f0:	580b      	ldrlt	r3, [r1, r0]
 800c4f2:	18c0      	addlt	r0, r0, r3
 800c4f4:	4770      	bx	lr

0800c4f6 <__sfputc_r>:
 800c4f6:	6893      	ldr	r3, [r2, #8]
 800c4f8:	3b01      	subs	r3, #1
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	b410      	push	{r4}
 800c4fe:	6093      	str	r3, [r2, #8]
 800c500:	da08      	bge.n	800c514 <__sfputc_r+0x1e>
 800c502:	6994      	ldr	r4, [r2, #24]
 800c504:	42a3      	cmp	r3, r4
 800c506:	db01      	blt.n	800c50c <__sfputc_r+0x16>
 800c508:	290a      	cmp	r1, #10
 800c50a:	d103      	bne.n	800c514 <__sfputc_r+0x1e>
 800c50c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c510:	f000 b934 	b.w	800c77c <__swbuf_r>
 800c514:	6813      	ldr	r3, [r2, #0]
 800c516:	1c58      	adds	r0, r3, #1
 800c518:	6010      	str	r0, [r2, #0]
 800c51a:	7019      	strb	r1, [r3, #0]
 800c51c:	4608      	mov	r0, r1
 800c51e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c522:	4770      	bx	lr

0800c524 <__sfputs_r>:
 800c524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c526:	4606      	mov	r6, r0
 800c528:	460f      	mov	r7, r1
 800c52a:	4614      	mov	r4, r2
 800c52c:	18d5      	adds	r5, r2, r3
 800c52e:	42ac      	cmp	r4, r5
 800c530:	d101      	bne.n	800c536 <__sfputs_r+0x12>
 800c532:	2000      	movs	r0, #0
 800c534:	e007      	b.n	800c546 <__sfputs_r+0x22>
 800c536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c53a:	463a      	mov	r2, r7
 800c53c:	4630      	mov	r0, r6
 800c53e:	f7ff ffda 	bl	800c4f6 <__sfputc_r>
 800c542:	1c43      	adds	r3, r0, #1
 800c544:	d1f3      	bne.n	800c52e <__sfputs_r+0xa>
 800c546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c548 <_vfiprintf_r>:
 800c548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c54c:	460d      	mov	r5, r1
 800c54e:	b09d      	sub	sp, #116	; 0x74
 800c550:	4614      	mov	r4, r2
 800c552:	4698      	mov	r8, r3
 800c554:	4606      	mov	r6, r0
 800c556:	b118      	cbz	r0, 800c560 <_vfiprintf_r+0x18>
 800c558:	6a03      	ldr	r3, [r0, #32]
 800c55a:	b90b      	cbnz	r3, 800c560 <_vfiprintf_r+0x18>
 800c55c:	f7fd fc36 	bl	8009dcc <__sinit>
 800c560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c562:	07d9      	lsls	r1, r3, #31
 800c564:	d405      	bmi.n	800c572 <_vfiprintf_r+0x2a>
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	059a      	lsls	r2, r3, #22
 800c56a:	d402      	bmi.n	800c572 <_vfiprintf_r+0x2a>
 800c56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c56e:	f7fd fd56 	bl	800a01e <__retarget_lock_acquire_recursive>
 800c572:	89ab      	ldrh	r3, [r5, #12]
 800c574:	071b      	lsls	r3, r3, #28
 800c576:	d501      	bpl.n	800c57c <_vfiprintf_r+0x34>
 800c578:	692b      	ldr	r3, [r5, #16]
 800c57a:	b99b      	cbnz	r3, 800c5a4 <_vfiprintf_r+0x5c>
 800c57c:	4629      	mov	r1, r5
 800c57e:	4630      	mov	r0, r6
 800c580:	f000 f93a 	bl	800c7f8 <__swsetup_r>
 800c584:	b170      	cbz	r0, 800c5a4 <_vfiprintf_r+0x5c>
 800c586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c588:	07dc      	lsls	r4, r3, #31
 800c58a:	d504      	bpl.n	800c596 <_vfiprintf_r+0x4e>
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	b01d      	add	sp, #116	; 0x74
 800c592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c596:	89ab      	ldrh	r3, [r5, #12]
 800c598:	0598      	lsls	r0, r3, #22
 800c59a:	d4f7      	bmi.n	800c58c <_vfiprintf_r+0x44>
 800c59c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c59e:	f7fd fd3f 	bl	800a020 <__retarget_lock_release_recursive>
 800c5a2:	e7f3      	b.n	800c58c <_vfiprintf_r+0x44>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c5a8:	2320      	movs	r3, #32
 800c5aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5b2:	2330      	movs	r3, #48	; 0x30
 800c5b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c768 <_vfiprintf_r+0x220>
 800c5b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5bc:	f04f 0901 	mov.w	r9, #1
 800c5c0:	4623      	mov	r3, r4
 800c5c2:	469a      	mov	sl, r3
 800c5c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5c8:	b10a      	cbz	r2, 800c5ce <_vfiprintf_r+0x86>
 800c5ca:	2a25      	cmp	r2, #37	; 0x25
 800c5cc:	d1f9      	bne.n	800c5c2 <_vfiprintf_r+0x7a>
 800c5ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c5d2:	d00b      	beq.n	800c5ec <_vfiprintf_r+0xa4>
 800c5d4:	465b      	mov	r3, fp
 800c5d6:	4622      	mov	r2, r4
 800c5d8:	4629      	mov	r1, r5
 800c5da:	4630      	mov	r0, r6
 800c5dc:	f7ff ffa2 	bl	800c524 <__sfputs_r>
 800c5e0:	3001      	adds	r0, #1
 800c5e2:	f000 80a9 	beq.w	800c738 <_vfiprintf_r+0x1f0>
 800c5e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5e8:	445a      	add	r2, fp
 800c5ea:	9209      	str	r2, [sp, #36]	; 0x24
 800c5ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 80a1 	beq.w	800c738 <_vfiprintf_r+0x1f0>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c5fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c600:	f10a 0a01 	add.w	sl, sl, #1
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	9307      	str	r3, [sp, #28]
 800c608:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c60c:	931a      	str	r3, [sp, #104]	; 0x68
 800c60e:	4654      	mov	r4, sl
 800c610:	2205      	movs	r2, #5
 800c612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c616:	4854      	ldr	r0, [pc, #336]	; (800c768 <_vfiprintf_r+0x220>)
 800c618:	f7f3 fdfa 	bl	8000210 <memchr>
 800c61c:	9a04      	ldr	r2, [sp, #16]
 800c61e:	b9d8      	cbnz	r0, 800c658 <_vfiprintf_r+0x110>
 800c620:	06d1      	lsls	r1, r2, #27
 800c622:	bf44      	itt	mi
 800c624:	2320      	movmi	r3, #32
 800c626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c62a:	0713      	lsls	r3, r2, #28
 800c62c:	bf44      	itt	mi
 800c62e:	232b      	movmi	r3, #43	; 0x2b
 800c630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c634:	f89a 3000 	ldrb.w	r3, [sl]
 800c638:	2b2a      	cmp	r3, #42	; 0x2a
 800c63a:	d015      	beq.n	800c668 <_vfiprintf_r+0x120>
 800c63c:	9a07      	ldr	r2, [sp, #28]
 800c63e:	4654      	mov	r4, sl
 800c640:	2000      	movs	r0, #0
 800c642:	f04f 0c0a 	mov.w	ip, #10
 800c646:	4621      	mov	r1, r4
 800c648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c64c:	3b30      	subs	r3, #48	; 0x30
 800c64e:	2b09      	cmp	r3, #9
 800c650:	d94d      	bls.n	800c6ee <_vfiprintf_r+0x1a6>
 800c652:	b1b0      	cbz	r0, 800c682 <_vfiprintf_r+0x13a>
 800c654:	9207      	str	r2, [sp, #28]
 800c656:	e014      	b.n	800c682 <_vfiprintf_r+0x13a>
 800c658:	eba0 0308 	sub.w	r3, r0, r8
 800c65c:	fa09 f303 	lsl.w	r3, r9, r3
 800c660:	4313      	orrs	r3, r2
 800c662:	9304      	str	r3, [sp, #16]
 800c664:	46a2      	mov	sl, r4
 800c666:	e7d2      	b.n	800c60e <_vfiprintf_r+0xc6>
 800c668:	9b03      	ldr	r3, [sp, #12]
 800c66a:	1d19      	adds	r1, r3, #4
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	9103      	str	r1, [sp, #12]
 800c670:	2b00      	cmp	r3, #0
 800c672:	bfbb      	ittet	lt
 800c674:	425b      	neglt	r3, r3
 800c676:	f042 0202 	orrlt.w	r2, r2, #2
 800c67a:	9307      	strge	r3, [sp, #28]
 800c67c:	9307      	strlt	r3, [sp, #28]
 800c67e:	bfb8      	it	lt
 800c680:	9204      	strlt	r2, [sp, #16]
 800c682:	7823      	ldrb	r3, [r4, #0]
 800c684:	2b2e      	cmp	r3, #46	; 0x2e
 800c686:	d10c      	bne.n	800c6a2 <_vfiprintf_r+0x15a>
 800c688:	7863      	ldrb	r3, [r4, #1]
 800c68a:	2b2a      	cmp	r3, #42	; 0x2a
 800c68c:	d134      	bne.n	800c6f8 <_vfiprintf_r+0x1b0>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	1d1a      	adds	r2, r3, #4
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	9203      	str	r2, [sp, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	bfb8      	it	lt
 800c69a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c69e:	3402      	adds	r4, #2
 800c6a0:	9305      	str	r3, [sp, #20]
 800c6a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c778 <_vfiprintf_r+0x230>
 800c6a6:	7821      	ldrb	r1, [r4, #0]
 800c6a8:	2203      	movs	r2, #3
 800c6aa:	4650      	mov	r0, sl
 800c6ac:	f7f3 fdb0 	bl	8000210 <memchr>
 800c6b0:	b138      	cbz	r0, 800c6c2 <_vfiprintf_r+0x17a>
 800c6b2:	9b04      	ldr	r3, [sp, #16]
 800c6b4:	eba0 000a 	sub.w	r0, r0, sl
 800c6b8:	2240      	movs	r2, #64	; 0x40
 800c6ba:	4082      	lsls	r2, r0
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	3401      	adds	r4, #1
 800c6c0:	9304      	str	r3, [sp, #16]
 800c6c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6c6:	4829      	ldr	r0, [pc, #164]	; (800c76c <_vfiprintf_r+0x224>)
 800c6c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6cc:	2206      	movs	r2, #6
 800c6ce:	f7f3 fd9f 	bl	8000210 <memchr>
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d03f      	beq.n	800c756 <_vfiprintf_r+0x20e>
 800c6d6:	4b26      	ldr	r3, [pc, #152]	; (800c770 <_vfiprintf_r+0x228>)
 800c6d8:	bb1b      	cbnz	r3, 800c722 <_vfiprintf_r+0x1da>
 800c6da:	9b03      	ldr	r3, [sp, #12]
 800c6dc:	3307      	adds	r3, #7
 800c6de:	f023 0307 	bic.w	r3, r3, #7
 800c6e2:	3308      	adds	r3, #8
 800c6e4:	9303      	str	r3, [sp, #12]
 800c6e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6e8:	443b      	add	r3, r7
 800c6ea:	9309      	str	r3, [sp, #36]	; 0x24
 800c6ec:	e768      	b.n	800c5c0 <_vfiprintf_r+0x78>
 800c6ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6f2:	460c      	mov	r4, r1
 800c6f4:	2001      	movs	r0, #1
 800c6f6:	e7a6      	b.n	800c646 <_vfiprintf_r+0xfe>
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	3401      	adds	r4, #1
 800c6fc:	9305      	str	r3, [sp, #20]
 800c6fe:	4619      	mov	r1, r3
 800c700:	f04f 0c0a 	mov.w	ip, #10
 800c704:	4620      	mov	r0, r4
 800c706:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c70a:	3a30      	subs	r2, #48	; 0x30
 800c70c:	2a09      	cmp	r2, #9
 800c70e:	d903      	bls.n	800c718 <_vfiprintf_r+0x1d0>
 800c710:	2b00      	cmp	r3, #0
 800c712:	d0c6      	beq.n	800c6a2 <_vfiprintf_r+0x15a>
 800c714:	9105      	str	r1, [sp, #20]
 800c716:	e7c4      	b.n	800c6a2 <_vfiprintf_r+0x15a>
 800c718:	fb0c 2101 	mla	r1, ip, r1, r2
 800c71c:	4604      	mov	r4, r0
 800c71e:	2301      	movs	r3, #1
 800c720:	e7f0      	b.n	800c704 <_vfiprintf_r+0x1bc>
 800c722:	ab03      	add	r3, sp, #12
 800c724:	9300      	str	r3, [sp, #0]
 800c726:	462a      	mov	r2, r5
 800c728:	4b12      	ldr	r3, [pc, #72]	; (800c774 <_vfiprintf_r+0x22c>)
 800c72a:	a904      	add	r1, sp, #16
 800c72c:	4630      	mov	r0, r6
 800c72e:	f7fc fefb 	bl	8009528 <_printf_float>
 800c732:	4607      	mov	r7, r0
 800c734:	1c78      	adds	r0, r7, #1
 800c736:	d1d6      	bne.n	800c6e6 <_vfiprintf_r+0x19e>
 800c738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c73a:	07d9      	lsls	r1, r3, #31
 800c73c:	d405      	bmi.n	800c74a <_vfiprintf_r+0x202>
 800c73e:	89ab      	ldrh	r3, [r5, #12]
 800c740:	059a      	lsls	r2, r3, #22
 800c742:	d402      	bmi.n	800c74a <_vfiprintf_r+0x202>
 800c744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c746:	f7fd fc6b 	bl	800a020 <__retarget_lock_release_recursive>
 800c74a:	89ab      	ldrh	r3, [r5, #12]
 800c74c:	065b      	lsls	r3, r3, #25
 800c74e:	f53f af1d 	bmi.w	800c58c <_vfiprintf_r+0x44>
 800c752:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c754:	e71c      	b.n	800c590 <_vfiprintf_r+0x48>
 800c756:	ab03      	add	r3, sp, #12
 800c758:	9300      	str	r3, [sp, #0]
 800c75a:	462a      	mov	r2, r5
 800c75c:	4b05      	ldr	r3, [pc, #20]	; (800c774 <_vfiprintf_r+0x22c>)
 800c75e:	a904      	add	r1, sp, #16
 800c760:	4630      	mov	r0, r6
 800c762:	f7fd f985 	bl	8009a70 <_printf_i>
 800c766:	e7e4      	b.n	800c732 <_vfiprintf_r+0x1ea>
 800c768:	0800ceb5 	.word	0x0800ceb5
 800c76c:	0800cebf 	.word	0x0800cebf
 800c770:	08009529 	.word	0x08009529
 800c774:	0800c525 	.word	0x0800c525
 800c778:	0800cebb 	.word	0x0800cebb

0800c77c <__swbuf_r>:
 800c77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c77e:	460e      	mov	r6, r1
 800c780:	4614      	mov	r4, r2
 800c782:	4605      	mov	r5, r0
 800c784:	b118      	cbz	r0, 800c78e <__swbuf_r+0x12>
 800c786:	6a03      	ldr	r3, [r0, #32]
 800c788:	b90b      	cbnz	r3, 800c78e <__swbuf_r+0x12>
 800c78a:	f7fd fb1f 	bl	8009dcc <__sinit>
 800c78e:	69a3      	ldr	r3, [r4, #24]
 800c790:	60a3      	str	r3, [r4, #8]
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	071a      	lsls	r2, r3, #28
 800c796:	d525      	bpl.n	800c7e4 <__swbuf_r+0x68>
 800c798:	6923      	ldr	r3, [r4, #16]
 800c79a:	b31b      	cbz	r3, 800c7e4 <__swbuf_r+0x68>
 800c79c:	6823      	ldr	r3, [r4, #0]
 800c79e:	6922      	ldr	r2, [r4, #16]
 800c7a0:	1a98      	subs	r0, r3, r2
 800c7a2:	6963      	ldr	r3, [r4, #20]
 800c7a4:	b2f6      	uxtb	r6, r6
 800c7a6:	4283      	cmp	r3, r0
 800c7a8:	4637      	mov	r7, r6
 800c7aa:	dc04      	bgt.n	800c7b6 <__swbuf_r+0x3a>
 800c7ac:	4621      	mov	r1, r4
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	f7ff fdca 	bl	800c348 <_fflush_r>
 800c7b4:	b9e0      	cbnz	r0, 800c7f0 <__swbuf_r+0x74>
 800c7b6:	68a3      	ldr	r3, [r4, #8]
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	60a3      	str	r3, [r4, #8]
 800c7bc:	6823      	ldr	r3, [r4, #0]
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	6022      	str	r2, [r4, #0]
 800c7c2:	701e      	strb	r6, [r3, #0]
 800c7c4:	6962      	ldr	r2, [r4, #20]
 800c7c6:	1c43      	adds	r3, r0, #1
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d004      	beq.n	800c7d6 <__swbuf_r+0x5a>
 800c7cc:	89a3      	ldrh	r3, [r4, #12]
 800c7ce:	07db      	lsls	r3, r3, #31
 800c7d0:	d506      	bpl.n	800c7e0 <__swbuf_r+0x64>
 800c7d2:	2e0a      	cmp	r6, #10
 800c7d4:	d104      	bne.n	800c7e0 <__swbuf_r+0x64>
 800c7d6:	4621      	mov	r1, r4
 800c7d8:	4628      	mov	r0, r5
 800c7da:	f7ff fdb5 	bl	800c348 <_fflush_r>
 800c7de:	b938      	cbnz	r0, 800c7f0 <__swbuf_r+0x74>
 800c7e0:	4638      	mov	r0, r7
 800c7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7e4:	4621      	mov	r1, r4
 800c7e6:	4628      	mov	r0, r5
 800c7e8:	f000 f806 	bl	800c7f8 <__swsetup_r>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d0d5      	beq.n	800c79c <__swbuf_r+0x20>
 800c7f0:	f04f 37ff 	mov.w	r7, #4294967295
 800c7f4:	e7f4      	b.n	800c7e0 <__swbuf_r+0x64>
	...

0800c7f8 <__swsetup_r>:
 800c7f8:	b538      	push	{r3, r4, r5, lr}
 800c7fa:	4b2a      	ldr	r3, [pc, #168]	; (800c8a4 <__swsetup_r+0xac>)
 800c7fc:	4605      	mov	r5, r0
 800c7fe:	6818      	ldr	r0, [r3, #0]
 800c800:	460c      	mov	r4, r1
 800c802:	b118      	cbz	r0, 800c80c <__swsetup_r+0x14>
 800c804:	6a03      	ldr	r3, [r0, #32]
 800c806:	b90b      	cbnz	r3, 800c80c <__swsetup_r+0x14>
 800c808:	f7fd fae0 	bl	8009dcc <__sinit>
 800c80c:	89a3      	ldrh	r3, [r4, #12]
 800c80e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c812:	0718      	lsls	r0, r3, #28
 800c814:	d422      	bmi.n	800c85c <__swsetup_r+0x64>
 800c816:	06d9      	lsls	r1, r3, #27
 800c818:	d407      	bmi.n	800c82a <__swsetup_r+0x32>
 800c81a:	2309      	movs	r3, #9
 800c81c:	602b      	str	r3, [r5, #0]
 800c81e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c822:	81a3      	strh	r3, [r4, #12]
 800c824:	f04f 30ff 	mov.w	r0, #4294967295
 800c828:	e034      	b.n	800c894 <__swsetup_r+0x9c>
 800c82a:	0758      	lsls	r0, r3, #29
 800c82c:	d512      	bpl.n	800c854 <__swsetup_r+0x5c>
 800c82e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c830:	b141      	cbz	r1, 800c844 <__swsetup_r+0x4c>
 800c832:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c836:	4299      	cmp	r1, r3
 800c838:	d002      	beq.n	800c840 <__swsetup_r+0x48>
 800c83a:	4628      	mov	r0, r5
 800c83c:	f7fe fa82 	bl	800ad44 <_free_r>
 800c840:	2300      	movs	r3, #0
 800c842:	6363      	str	r3, [r4, #52]	; 0x34
 800c844:	89a3      	ldrh	r3, [r4, #12]
 800c846:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c84a:	81a3      	strh	r3, [r4, #12]
 800c84c:	2300      	movs	r3, #0
 800c84e:	6063      	str	r3, [r4, #4]
 800c850:	6923      	ldr	r3, [r4, #16]
 800c852:	6023      	str	r3, [r4, #0]
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	f043 0308 	orr.w	r3, r3, #8
 800c85a:	81a3      	strh	r3, [r4, #12]
 800c85c:	6923      	ldr	r3, [r4, #16]
 800c85e:	b94b      	cbnz	r3, 800c874 <__swsetup_r+0x7c>
 800c860:	89a3      	ldrh	r3, [r4, #12]
 800c862:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c866:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c86a:	d003      	beq.n	800c874 <__swsetup_r+0x7c>
 800c86c:	4621      	mov	r1, r4
 800c86e:	4628      	mov	r0, r5
 800c870:	f000 f884 	bl	800c97c <__smakebuf_r>
 800c874:	89a0      	ldrh	r0, [r4, #12]
 800c876:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c87a:	f010 0301 	ands.w	r3, r0, #1
 800c87e:	d00a      	beq.n	800c896 <__swsetup_r+0x9e>
 800c880:	2300      	movs	r3, #0
 800c882:	60a3      	str	r3, [r4, #8]
 800c884:	6963      	ldr	r3, [r4, #20]
 800c886:	425b      	negs	r3, r3
 800c888:	61a3      	str	r3, [r4, #24]
 800c88a:	6923      	ldr	r3, [r4, #16]
 800c88c:	b943      	cbnz	r3, 800c8a0 <__swsetup_r+0xa8>
 800c88e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c892:	d1c4      	bne.n	800c81e <__swsetup_r+0x26>
 800c894:	bd38      	pop	{r3, r4, r5, pc}
 800c896:	0781      	lsls	r1, r0, #30
 800c898:	bf58      	it	pl
 800c89a:	6963      	ldrpl	r3, [r4, #20]
 800c89c:	60a3      	str	r3, [r4, #8]
 800c89e:	e7f4      	b.n	800c88a <__swsetup_r+0x92>
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	e7f7      	b.n	800c894 <__swsetup_r+0x9c>
 800c8a4:	200001dc 	.word	0x200001dc

0800c8a8 <_raise_r>:
 800c8a8:	291f      	cmp	r1, #31
 800c8aa:	b538      	push	{r3, r4, r5, lr}
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	460d      	mov	r5, r1
 800c8b0:	d904      	bls.n	800c8bc <_raise_r+0x14>
 800c8b2:	2316      	movs	r3, #22
 800c8b4:	6003      	str	r3, [r0, #0]
 800c8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8ba:	bd38      	pop	{r3, r4, r5, pc}
 800c8bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c8be:	b112      	cbz	r2, 800c8c6 <_raise_r+0x1e>
 800c8c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8c4:	b94b      	cbnz	r3, 800c8da <_raise_r+0x32>
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f000 f830 	bl	800c92c <_getpid_r>
 800c8cc:	462a      	mov	r2, r5
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8d6:	f000 b817 	b.w	800c908 <_kill_r>
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	d00a      	beq.n	800c8f4 <_raise_r+0x4c>
 800c8de:	1c59      	adds	r1, r3, #1
 800c8e0:	d103      	bne.n	800c8ea <_raise_r+0x42>
 800c8e2:	2316      	movs	r3, #22
 800c8e4:	6003      	str	r3, [r0, #0]
 800c8e6:	2001      	movs	r0, #1
 800c8e8:	e7e7      	b.n	800c8ba <_raise_r+0x12>
 800c8ea:	2400      	movs	r4, #0
 800c8ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	4798      	blx	r3
 800c8f4:	2000      	movs	r0, #0
 800c8f6:	e7e0      	b.n	800c8ba <_raise_r+0x12>

0800c8f8 <raise>:
 800c8f8:	4b02      	ldr	r3, [pc, #8]	; (800c904 <raise+0xc>)
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	6818      	ldr	r0, [r3, #0]
 800c8fe:	f7ff bfd3 	b.w	800c8a8 <_raise_r>
 800c902:	bf00      	nop
 800c904:	200001dc 	.word	0x200001dc

0800c908 <_kill_r>:
 800c908:	b538      	push	{r3, r4, r5, lr}
 800c90a:	4d07      	ldr	r5, [pc, #28]	; (800c928 <_kill_r+0x20>)
 800c90c:	2300      	movs	r3, #0
 800c90e:	4604      	mov	r4, r0
 800c910:	4608      	mov	r0, r1
 800c912:	4611      	mov	r1, r2
 800c914:	602b      	str	r3, [r5, #0]
 800c916:	f7f6 fa79 	bl	8002e0c <_kill>
 800c91a:	1c43      	adds	r3, r0, #1
 800c91c:	d102      	bne.n	800c924 <_kill_r+0x1c>
 800c91e:	682b      	ldr	r3, [r5, #0]
 800c920:	b103      	cbz	r3, 800c924 <_kill_r+0x1c>
 800c922:	6023      	str	r3, [r4, #0]
 800c924:	bd38      	pop	{r3, r4, r5, pc}
 800c926:	bf00      	nop
 800c928:	20000a90 	.word	0x20000a90

0800c92c <_getpid_r>:
 800c92c:	f7f6 ba66 	b.w	8002dfc <_getpid>

0800c930 <__swhatbuf_r>:
 800c930:	b570      	push	{r4, r5, r6, lr}
 800c932:	460c      	mov	r4, r1
 800c934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c938:	2900      	cmp	r1, #0
 800c93a:	b096      	sub	sp, #88	; 0x58
 800c93c:	4615      	mov	r5, r2
 800c93e:	461e      	mov	r6, r3
 800c940:	da0d      	bge.n	800c95e <__swhatbuf_r+0x2e>
 800c942:	89a3      	ldrh	r3, [r4, #12]
 800c944:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c948:	f04f 0100 	mov.w	r1, #0
 800c94c:	bf0c      	ite	eq
 800c94e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c952:	2340      	movne	r3, #64	; 0x40
 800c954:	2000      	movs	r0, #0
 800c956:	6031      	str	r1, [r6, #0]
 800c958:	602b      	str	r3, [r5, #0]
 800c95a:	b016      	add	sp, #88	; 0x58
 800c95c:	bd70      	pop	{r4, r5, r6, pc}
 800c95e:	466a      	mov	r2, sp
 800c960:	f000 f848 	bl	800c9f4 <_fstat_r>
 800c964:	2800      	cmp	r0, #0
 800c966:	dbec      	blt.n	800c942 <__swhatbuf_r+0x12>
 800c968:	9901      	ldr	r1, [sp, #4]
 800c96a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c96e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c972:	4259      	negs	r1, r3
 800c974:	4159      	adcs	r1, r3
 800c976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c97a:	e7eb      	b.n	800c954 <__swhatbuf_r+0x24>

0800c97c <__smakebuf_r>:
 800c97c:	898b      	ldrh	r3, [r1, #12]
 800c97e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c980:	079d      	lsls	r5, r3, #30
 800c982:	4606      	mov	r6, r0
 800c984:	460c      	mov	r4, r1
 800c986:	d507      	bpl.n	800c998 <__smakebuf_r+0x1c>
 800c988:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c98c:	6023      	str	r3, [r4, #0]
 800c98e:	6123      	str	r3, [r4, #16]
 800c990:	2301      	movs	r3, #1
 800c992:	6163      	str	r3, [r4, #20]
 800c994:	b002      	add	sp, #8
 800c996:	bd70      	pop	{r4, r5, r6, pc}
 800c998:	ab01      	add	r3, sp, #4
 800c99a:	466a      	mov	r2, sp
 800c99c:	f7ff ffc8 	bl	800c930 <__swhatbuf_r>
 800c9a0:	9900      	ldr	r1, [sp, #0]
 800c9a2:	4605      	mov	r5, r0
 800c9a4:	4630      	mov	r0, r6
 800c9a6:	f7fe fd99 	bl	800b4dc <_malloc_r>
 800c9aa:	b948      	cbnz	r0, 800c9c0 <__smakebuf_r+0x44>
 800c9ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9b0:	059a      	lsls	r2, r3, #22
 800c9b2:	d4ef      	bmi.n	800c994 <__smakebuf_r+0x18>
 800c9b4:	f023 0303 	bic.w	r3, r3, #3
 800c9b8:	f043 0302 	orr.w	r3, r3, #2
 800c9bc:	81a3      	strh	r3, [r4, #12]
 800c9be:	e7e3      	b.n	800c988 <__smakebuf_r+0xc>
 800c9c0:	89a3      	ldrh	r3, [r4, #12]
 800c9c2:	6020      	str	r0, [r4, #0]
 800c9c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9c8:	81a3      	strh	r3, [r4, #12]
 800c9ca:	9b00      	ldr	r3, [sp, #0]
 800c9cc:	6163      	str	r3, [r4, #20]
 800c9ce:	9b01      	ldr	r3, [sp, #4]
 800c9d0:	6120      	str	r0, [r4, #16]
 800c9d2:	b15b      	cbz	r3, 800c9ec <__smakebuf_r+0x70>
 800c9d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f000 f81d 	bl	800ca18 <_isatty_r>
 800c9de:	b128      	cbz	r0, 800c9ec <__smakebuf_r+0x70>
 800c9e0:	89a3      	ldrh	r3, [r4, #12]
 800c9e2:	f023 0303 	bic.w	r3, r3, #3
 800c9e6:	f043 0301 	orr.w	r3, r3, #1
 800c9ea:	81a3      	strh	r3, [r4, #12]
 800c9ec:	89a3      	ldrh	r3, [r4, #12]
 800c9ee:	431d      	orrs	r5, r3
 800c9f0:	81a5      	strh	r5, [r4, #12]
 800c9f2:	e7cf      	b.n	800c994 <__smakebuf_r+0x18>

0800c9f4 <_fstat_r>:
 800c9f4:	b538      	push	{r3, r4, r5, lr}
 800c9f6:	4d07      	ldr	r5, [pc, #28]	; (800ca14 <_fstat_r+0x20>)
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	4604      	mov	r4, r0
 800c9fc:	4608      	mov	r0, r1
 800c9fe:	4611      	mov	r1, r2
 800ca00:	602b      	str	r3, [r5, #0]
 800ca02:	f7f6 fa62 	bl	8002eca <_fstat>
 800ca06:	1c43      	adds	r3, r0, #1
 800ca08:	d102      	bne.n	800ca10 <_fstat_r+0x1c>
 800ca0a:	682b      	ldr	r3, [r5, #0]
 800ca0c:	b103      	cbz	r3, 800ca10 <_fstat_r+0x1c>
 800ca0e:	6023      	str	r3, [r4, #0]
 800ca10:	bd38      	pop	{r3, r4, r5, pc}
 800ca12:	bf00      	nop
 800ca14:	20000a90 	.word	0x20000a90

0800ca18 <_isatty_r>:
 800ca18:	b538      	push	{r3, r4, r5, lr}
 800ca1a:	4d06      	ldr	r5, [pc, #24]	; (800ca34 <_isatty_r+0x1c>)
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	4604      	mov	r4, r0
 800ca20:	4608      	mov	r0, r1
 800ca22:	602b      	str	r3, [r5, #0]
 800ca24:	f7f6 fa61 	bl	8002eea <_isatty>
 800ca28:	1c43      	adds	r3, r0, #1
 800ca2a:	d102      	bne.n	800ca32 <_isatty_r+0x1a>
 800ca2c:	682b      	ldr	r3, [r5, #0]
 800ca2e:	b103      	cbz	r3, 800ca32 <_isatty_r+0x1a>
 800ca30:	6023      	str	r3, [r4, #0]
 800ca32:	bd38      	pop	{r3, r4, r5, pc}
 800ca34:	20000a90 	.word	0x20000a90

0800ca38 <_init>:
 800ca38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca3a:	bf00      	nop
 800ca3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca3e:	bc08      	pop	{r3}
 800ca40:	469e      	mov	lr, r3
 800ca42:	4770      	bx	lr

0800ca44 <_fini>:
 800ca44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca46:	bf00      	nop
 800ca48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca4a:	bc08      	pop	{r3}
 800ca4c:	469e      	mov	lr, r3
 800ca4e:	4770      	bx	lr
