\doxysection{srsran\+::pucch\+\_\+processor\+::format2\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration}{}\label{structsrsran_1_1pucch__processor_1_1format2__configuration}\index{srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}}


Collects PUCCH Format 2 parameters.  




{\ttfamily \#include $<$pucch\+\_\+processor.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a228793df6a34af8824d3cf617ef19e2c}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a228793df6a34af8824d3cf617ef19e2c} 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ \mbox{\hyperlink{classsrsran_1_1pucch__context}{pucch\+\_\+context}} $>$ {\bfseries context}
\begin{DoxyCompactList}\small\item\em Context information. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a47cf1745c7d0ce36dab3b0afbbd1581d}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a47cf1745c7d0ce36dab3b0afbbd1581d} 
\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\+\_\+point}} {\bfseries slot}
\begin{DoxyCompactList}\small\item\em Slot and numerology. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_af148178fbdc92c9571f66578ed8c23c0}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_af148178fbdc92c9571f66578ed8c23c0} 
\mbox{\hyperlink{classsrsran_1_1cyclic__prefix}{cyclic\+\_\+prefix}} {\bfseries cp}
\begin{DoxyCompactList}\small\item\em Cyclic prefix configuration for the slot. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a9f8d83c32aceb0e312824bdff8c81113}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a9f8d83c32aceb0e312824bdff8c81113} 
\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ uint8\+\_\+t, MAX\+\_\+\+PORTS $>$ {\bfseries ports}
\begin{DoxyCompactList}\small\item\em Port indexes used for the PUCCH reception. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a04bbc247408cccf5656651c574732fc9}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a04bbc247408cccf5656651c574732fc9} 
unsigned {\bfseries bwp\+\_\+size\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Number of contiguous PRBs allocated to the BWP \{1, ..., 275\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a817bb6a4ae35cdd490f2530ed8226769}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a817bb6a4ae35cdd490f2530ed8226769} 
unsigned {\bfseries bwp\+\_\+start\+\_\+rb}
\begin{DoxyCompactList}\small\item\em BWP start RB index from Point A \{0, ..., 274\}. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pucch__processor_1_1format2__configuration_af5f9ea053718abe8548a2bbb9d33374e}{starting\+\_\+prb}}
\begin{DoxyCompactList}\small\item\em Lowest PRB index used for the PUCCH transmission within the BWP \{0, ..., 274\}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ unsigned $>$ \mbox{\hyperlink{structsrsran_1_1pucch__processor_1_1format2__configuration_a3f13ff14f74875424850c0e49cb7bf2a}{second\+\_\+hop\+\_\+prb}}
\begin{DoxyCompactList}\small\item\em Index of the first PRB after frequency hopping as per TS38.\+213 Section 9.\+2.\+1. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pucch__processor_1_1format2__configuration_a2637404adccee083994ceaebbd6a53c8}{nof\+\_\+prb}}
\begin{DoxyCompactList}\small\item\em Number of PRB \{1, ..., 16\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_ac94cd56303701d0f2608226b2e7e38af}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_ac94cd56303701d0f2608226b2e7e38af} 
unsigned {\bfseries start\+\_\+symbol\+\_\+index}
\begin{DoxyCompactList}\small\item\em Start symbol index \{0, ..., 12\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a3628a4021b25cb98fadc14f5d094705f}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a3628a4021b25cb98fadc14f5d094705f} 
unsigned {\bfseries nof\+\_\+symbols}
\begin{DoxyCompactList}\small\item\em Number of symbols for the PUCCH transmission \{1, 2\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a0ba187c11b5779b318911c5a478837d4}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a0ba187c11b5779b318911c5a478837d4} 
uint16\+\_\+t {\bfseries rnti}
\begin{DoxyCompactList}\small\item\em Radio Network Temporary Identifier, see parameter $n_{RNTI}$ in TS38.\+211 Section 6.\+3.\+2.\+5.\+1. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_af3846aa71f97703604833547dc4f537c}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_af3846aa71f97703604833547dc4f537c} 
unsigned {\bfseries n\+\_\+id}
\begin{DoxyCompactList}\small\item\em Scrambling identifier, see parameter $n_{ID}$ in TS38.\+211 Section 6.\+3.\+2.\+5.\+1. Range is \{0, ..., 1023\}. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pucch__processor_1_1format2__configuration_ab201c7c128a8f160feb96efba112421b}{n\+\_\+id\+\_\+0}}
\begin{DoxyCompactList}\small\item\em DM-\/\+RS scrambling identity \{0, ..., 65535\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a8a7ee11d6cf4b6a8ecafa759227a8e3f}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a8a7ee11d6cf4b6a8ecafa759227a8e3f} 
unsigned {\bfseries nof\+\_\+harq\+\_\+ack}
\begin{DoxyCompactList}\small\item\em Number of expected HARQ-\/\+ACK bits \{0, ..., 1706\} (see also \doxylink{classsrsran_1_1pucch__processor_PUCCH_payload_size}{here}). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a437e0606e1de88f562652ee976788d5e}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a437e0606e1de88f562652ee976788d5e} 
unsigned {\bfseries nof\+\_\+sr}
\begin{DoxyCompactList}\small\item\em Number of expected SR bits \{0, ..., 4\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_aa2680b537dfdb436d155047417464176}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_aa2680b537dfdb436d155047417464176} 
unsigned {\bfseries nof\+\_\+csi\+\_\+part1}
\begin{DoxyCompactList}\small\item\em Number of expected CSI Part 1 bits \{0, ..., 1706\} (see also \doxylink{classsrsran_1_1pucch__processor_PUCCH_payload_size}{here}). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a9e7b19f7f042dba37641eb8d2d1d9fb7}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a9e7b19f7f042dba37641eb8d2d1d9fb7} 
unsigned {\bfseries nof\+\_\+csi\+\_\+part2}
\begin{DoxyCompactList}\small\item\em Number of expected CSI Part 2 bits \{0, ..., 1706\} (see also \doxylink{classsrsran_1_1pucch__processor_PUCCH_payload_size}{here}). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Collects PUCCH Format 2 parameters. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_ab201c7c128a8f160feb96efba112421b}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_ab201c7c128a8f160feb96efba112421b} 
\index{srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}!n\_id\_0@{n\_id\_0}}
\index{n\_id\_0@{n\_id\_0}!srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}}
\doxysubsubsection{\texorpdfstring{n\_id\_0}{n\_id\_0}}
{\footnotesize\ttfamily unsigned srsran\+::pucch\+\_\+processor\+::format2\+\_\+configuration\+::n\+\_\+id\+\_\+0}



DM-\/\+RS scrambling identity \{0, ..., 65535\}. 

Corresponds to parameter $N_{\textup{ID}}^0$ in TS38.\+211 Section 6.\+4.\+1.\+3.\+2.\+1.

It must be set to the higher layer parameter {\itshape scrambling\+ID0} given by TS38.\+331 Section 6.\+3.\+2, Information Element {\itshape DMRS-\/\+Uplink\+Config}, if it is configured. Otherwise, it must be equal to the physical cell identifier $N_{\textup{ID}}^{\textup{cell}}$. \Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a2637404adccee083994ceaebbd6a53c8}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a2637404adccee083994ceaebbd6a53c8} 
\index{srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}!nof\_prb@{nof\_prb}}
\index{nof\_prb@{nof\_prb}!srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}}
\doxysubsubsection{\texorpdfstring{nof\_prb}{nof\_prb}}
{\footnotesize\ttfamily unsigned srsran\+::pucch\+\_\+processor\+::format2\+\_\+configuration\+::nof\+\_\+prb}



Number of PRB \{1, ..., 16\}. 

This parameter is equivalent to parameter $N^\textup{PUCCH, 2}_\textup{PRB}$ in TS38.\+212 Section 6.\+3.\+1.\+4, and parameter $M^\textup{PUCCH}_\textup{RB,min}$ in TS38.\+213 Section 9.\+2.\+5.\+2. \Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_a3f13ff14f74875424850c0e49cb7bf2a}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_a3f13ff14f74875424850c0e49cb7bf2a} 
\index{srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}!second\_hop\_prb@{second\_hop\_prb}}
\index{second\_hop\_prb@{second\_hop\_prb}!srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}}
\doxysubsubsection{\texorpdfstring{second\_hop\_prb}{second\_hop\_prb}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$unsigned$>$ srsran\+::pucch\+\_\+processor\+::format2\+\_\+configuration\+::second\+\_\+hop\+\_\+prb}



Index of the first PRB after frequency hopping as per TS38.\+213 Section 9.\+2.\+1. 

Lowest PRB index used for the PUCCH transmission within the BWP \{0, ..., 274\} if intra-\/slot frequency hopping is enabled, empty otherwise. \Hypertarget{structsrsran_1_1pucch__processor_1_1format2__configuration_af5f9ea053718abe8548a2bbb9d33374e}\label{structsrsran_1_1pucch__processor_1_1format2__configuration_af5f9ea053718abe8548a2bbb9d33374e} 
\index{srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}!starting\_prb@{starting\_prb}}
\index{starting\_prb@{starting\_prb}!srsran::pucch\_processor::format2\_configuration@{srsran::pucch\_processor::format2\_configuration}}
\doxysubsubsection{\texorpdfstring{starting\_prb}{starting\_prb}}
{\footnotesize\ttfamily unsigned srsran\+::pucch\+\_\+processor\+::format2\+\_\+configuration\+::starting\+\_\+prb}



Lowest PRB index used for the PUCCH transmission within the BWP \{0, ..., 274\}. 

Index of the first PRB prior to frequency hopping or for no frequency hopping as per TS38.\+213 Section 9.\+2.\+1. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/pucch\+\_\+processor.\+h\end{DoxyCompactItemize}
