#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1257092a0 .scope module, "testbench" "testbench" 2 37;
 .timescale -6 -9;
P_0x12570a190 .param/real "HIGH_TIME" 0 2 43, Cr<m58f5c28f5c28f400gfc2>; value=1.39000
P_0x12570a1d0 .param/real "LOW_TIME" 0 2 44, Cr<m698f5c28f5c29000gfc6>; value=26.3900
v0x125721e50_0 .var "CONV", 0 0;
v0x125721f30_0 .var "Vpeak", 9 0;
v0x125722000_0 .net "reset_signal", 0 0, L_0x125722140;  1 drivers
E_0x125705470 .event anyedge, v0x125721da0_0;
S_0x125709410 .scope module, "M2" "project" 2 41, 2 1 0, S_0x1257092a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CONV";
    .port_info 1 /INPUT 10 "Vpeak";
    .port_info 2 /OUTPUT 1 "reset_signal";
L_0x125722090 .functor NOT 1, v0x1257217d0_0, C4<0>, C4<0>, C4<0>;
L_0x125722140 .functor AND 1, L_0x125722090, v0x1257211e0_0, C4<1>, C4<1>;
L_0x125722270 .functor NAND 1, v0x1257211e0_0, v0x1257217d0_0, C4<1>, C4<1>;
v0x125721960_0 .net "CONV", 0 0, v0x125721e50_0;  1 drivers
v0x125721a10_0 .net "Dff_output", 0 0, v0x1257211e0_0;  1 drivers
v0x125721ac0_0 .net "LM311DR_not", 0 0, L_0x125722090;  1 drivers
v0x125721b70_0 .net "LM311DR_signal", 0 0, v0x1257217d0_0;  1 drivers
v0x125721c20_0 .net "Vpeak", 9 0, v0x125721f30_0;  1 drivers
v0x125721cf0_0 .net "dff_clear", 0 0, L_0x125722270;  1 drivers
v0x125721da0_0 .net "reset_signal", 0 0, L_0x125722140;  alias, 1 drivers
S_0x125704580 .scope module, "M0" "Dff" 2 9, 2 12 0, S_0x125709410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "set";
    .port_info 4 /OUTPUT 1 "Q";
L_0x118068010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12570f540_0 .net "D", 0 0, L_0x118068010;  1 drivers
v0x1257211e0_0 .var "Q", 0 0;
v0x125721280_0 .net "clear", 0 0, L_0x125722270;  alias, 1 drivers
v0x125721330_0 .net "clk", 0 0, v0x125721e50_0;  alias, 1 drivers
L_0x118068058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257213d0_0 .net "set", 0 0, L_0x118068058;  1 drivers
E_0x125705640/0 .event negedge, v0x1257213d0_0, v0x125721280_0;
E_0x125705640/1 .event posedge, v0x125721330_0;
E_0x125705640 .event/or E_0x125705640/0, E_0x125705640/1;
S_0x125721530 .scope module, "M1" "LMM311DR" 2 2, 2 25 0, S_0x125709410;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Vpeak";
    .port_info 1 /OUTPUT 1 "LM311DR_signal";
P_0x1257216f0 .param/l "Vref" 0 2 26, C4<0110001000>;
v0x1257217d0_0 .var "LM311DR_signal", 0 0;
v0x125721880_0 .net "Vpeak", 9 0, v0x125721f30_0;  alias, 1 drivers
E_0x125721770 .event anyedge, v0x125721880_0;
    .scope S_0x125721530;
T_0 ;
    %wait E_0x125721770;
    %load/vec4 v0x125721880_0;
    %cmpi/u 392, 0, 10;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257217d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1257217d0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x125704580;
T_1 ;
    %wait E_0x125705640;
    %load/vec4 v0x125721280_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x1257213d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257211e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1257213d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.3, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257211e0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x125721280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257211e0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x12570f540_0;
    %assign/vec4 v0x1257211e0_0, 0;
T_1.6 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1257092a0;
T_2 ;
    %delay 150000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1257092a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125721e50_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125721e50_0, 0, 1;
T_3.0 ;
    %delay 1390, 0;
    %load/vec4 v0x125721e50_0;
    %inv;
    %store/vec4 v0x125721e50_0, 0, 1;
    %delay 26390, 0;
    %load/vec4 v0x125721e50_0;
    %inv;
    %store/vec4 v0x125721e50_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x1257092a0;
T_4 ;
    %wait E_0x125705470;
    %load/vec4 v0x125722000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %delay 300, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x125721f30_0, 0, 10;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1257092a0;
T_5 ;
    %fork t_1, S_0x1257092a0;
    %fork t_2, S_0x1257092a0;
    %fork t_3, S_0x1257092a0;
    %fork t_4, S_0x1257092a0;
    %fork t_5, S_0x1257092a0;
    %fork t_6, S_0x1257092a0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x125721f30_0, 0, 10;
    %end;
t_2 ;
    %delay 40000, 0;
    %pushi/vec4 136, 0, 10;
    %store/vec4 v0x125721f30_0, 0, 10;
    %end;
t_3 ;
    %delay 80000, 0;
    %pushi/vec4 908, 0, 10;
    %store/vec4 v0x125721f30_0, 0, 10;
    %end;
t_4 ;
    %delay 120000, 0;
    %pushi/vec4 648, 0, 10;
    %store/vec4 v0x125721f30_0, 0, 10;
    %end;
t_5 ;
    %vpi_call 2 63 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
t_6 ;
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1257092a0 {0 0 0};
    %end;
    .scope S_0x1257092a0;
t_0 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "project_final.v";
