{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678805778203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805778203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:56:18 2023 " "Processing started: Tue Mar 14 07:56:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805778203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805778203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_lab -c VGA_lab " "Command: quartus_sta VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805778203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678805778283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678805778679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678805778680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805778709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805778709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1678805779055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_lab.sdc " "Synopsys Design Constraints File file not found: 'VGA_lab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678805779082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync " "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk " "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50MHz clock50MHz " "create_clock -period 1.000 -name clock50MHz clock50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync " "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out " "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name make_image1:inst11\|ball_y_pos\[0\] make_image1:inst11\|ball_y_pos\[0\] " "create_clock -period 1.000 -name make_image1:inst11\|ball_y_pos\[0\] make_image1:inst11\|ball_y_pos\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|combout " "Node \"inst11\|scorePlayer_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|dataa " "Node \"inst11\|scorePlayer_T\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678805779084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|combout " "Node \"inst11\|scoreBoxed_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|datad " "Node \"inst11\|scoreBoxed_T\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678805779084 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805779086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779132 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678805779133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805779139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805779203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805779203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.165 " "Worst-case setup slack is -12.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.165             -65.815 make_image1:inst11\|ball_y_pos\[0\]  " "  -12.165             -65.815 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.931            -356.310 vga_control:inst\|vsync  " "   -6.931            -356.310 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.352             -69.279 vga_control:inst\|hsync  " "   -4.352             -69.279 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992             -64.314 vga_control:inst\|pixel_clk  " "   -3.992             -64.314 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.729             -99.077 clock50MHz  " "   -3.729             -99.077 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -34.762 clock_divider:inst10\|clk_out  " "   -1.490             -34.762 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 vga_control:inst\|vsync  " "    0.298               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clock_divider:inst10\|clk_out  " "    0.337               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 vga_control:inst\|pixel_clk  " "    0.446               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clock50MHz  " "    0.482               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 vga_control:inst\|hsync  " "    0.527               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.595               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805779216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805779218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.821 " "Worst-case minimum pulse width slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -19.384 clock50MHz  " "   -0.821             -19.384 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799             -12.463 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.799             -12.463 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -53.962 vga_control:inst\|vsync  " "   -0.394             -53.962 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.297 clock_divider:inst10\|clk_out  " "   -0.394             -17.297 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.219 vga_control:inst\|pixel_clk  " "   -0.394             -13.219 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.726 vga_control:inst\|hsync  " "   -0.394             -12.726 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779222 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805779229 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779229 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805779232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805779254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805779950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805780007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805780074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805780074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.866 " "Worst-case setup slack is -11.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.866             -64.070 make_image1:inst11\|ball_y_pos\[0\]  " "  -11.866             -64.070 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.791            -351.548 vga_control:inst\|vsync  " "   -6.791            -351.548 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395             -70.233 vga_control:inst\|hsync  " "   -4.395             -70.233 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045             -65.648 vga_control:inst\|pixel_clk  " "   -4.045             -65.648 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -97.583 clock50MHz  " "   -3.676             -97.583 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -34.028 clock_divider:inst10\|clk_out  " "   -1.476             -34.028 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 vga_control:inst\|vsync  " "    0.289               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock_divider:inst10\|clk_out  " "    0.394               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock50MHz  " "    0.467               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 vga_control:inst\|pixel_clk  " "    0.508               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 vga_control:inst\|hsync  " "    0.552               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.402               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.837 " "Worst-case minimum pulse width slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837             -21.485 clock50MHz  " "   -0.837             -21.485 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822             -15.747 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.822             -15.747 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -54.316 vga_control:inst\|vsync  " "   -0.394             -54.316 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.065 clock_divider:inst10\|clk_out  " "   -0.394             -17.065 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.965 vga_control:inst\|pixel_clk  " "   -0.394             -12.965 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.711 vga_control:inst\|hsync  " "   -0.394             -12.711 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780094 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805780102 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780102 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805780105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805780222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805780793 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805780854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805780905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805780905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.566 " "Worst-case setup slack is -7.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.566             -40.990 make_image1:inst11\|ball_y_pos\[0\]  " "   -7.566             -40.990 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874            -186.841 vga_control:inst\|vsync  " "   -3.874            -186.841 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945             -49.170 clock50MHz  " "   -2.945             -49.170 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -31.924 vga_control:inst\|hsync  " "   -2.196             -31.924 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977             -29.296 vga_control:inst\|pixel_clk  " "   -1.977             -29.296 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -15.053 clock_divider:inst10\|clk_out  " "   -0.698             -15.053 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 vga_control:inst\|vsync  " "    0.040               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 vga_control:inst\|pixel_clk  " "    0.066               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clock_divider:inst10\|clk_out  " "    0.085               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 vga_control:inst\|hsync  " "    0.115               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clock50MHz  " "    0.266               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.202               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.754 " "Worst-case minimum pulse width slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -4.853 clock50MHz  " "   -0.754              -4.853 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -1.400 vga_control:inst\|vsync  " "   -0.118              -1.400 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.405 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.087              -0.405 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.242 clock_divider:inst10\|clk_out  " "   -0.085              -0.242 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 vga_control:inst\|pixel_clk  " "    0.009               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 vga_control:inst\|hsync  " "    0.030               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780926 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805780934 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805780937 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805781060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805781107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805781112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805781112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.680 " "Worst-case setup slack is -6.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.680             -36.076 make_image1:inst11\|ball_y_pos\[0\]  " "   -6.680             -36.076 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.457            -166.808 vga_control:inst\|vsync  " "   -3.457            -166.808 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.587             -41.644 clock50MHz  " "   -2.587             -41.644 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -28.975 vga_control:inst\|hsync  " "   -1.976             -28.975 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790             -26.094 vga_control:inst\|pixel_clk  " "   -1.790             -26.094 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -12.349 clock_divider:inst10\|clk_out  " "   -0.579             -12.349 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.022 " "Worst-case hold slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 vga_control:inst\|vsync  " "   -0.022              -0.022 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 vga_control:inst\|pixel_clk  " "    0.045               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 vga_control:inst\|hsync  " "    0.093               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 clock_divider:inst10\|clk_out  " "    0.102               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock50MHz  " "    0.242               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.053               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805781124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805781126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.726 " "Worst-case minimum pulse width slack is -0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -4.773 clock50MHz  " "   -0.726              -4.773 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.298 vga_control:inst\|vsync  " "   -0.059              -0.298 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.158 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.044              -0.158 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 clock_divider:inst10\|clk_out  " "   -0.028              -0.028 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 vga_control:inst\|pixel_clk  " "    0.047               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 vga_control:inst\|hsync  " "    0.052               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781129 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805781136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805781136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805782210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805782216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:56:22 2023 " "Processing ended: Tue Mar 14 07:56:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678805782268 ""}
