// Seed: 2150581133
module module_0 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    output tri0 id_16
    , id_37,
    output supply0 id_17,
    output tri1 id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output supply1 id_22,
    input uwire id_23,
    input tri id_24,
    input wand id_25,
    input supply1 id_26,
    input wand id_27,
    input wire id_28,
    output uwire id_29,
    input tri1 id_30,
    output supply0 id_31,
    input supply1 id_32,
    output wire id_33,
    output supply1 id_34,
    output supply0 id_35
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5 id_12,
    input uwire id_6,
    output wor id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire id_10
);
  assign id_7 = 1'b0;
  module_0(
      id_10,
      id_4,
      id_9,
      id_5,
      id_6,
      id_12,
      id_12,
      id_9,
      id_12,
      id_0,
      id_12,
      id_10,
      id_5,
      id_7,
      id_10,
      id_0,
      id_12,
      id_8,
      id_8,
      id_12,
      id_1,
      id_0,
      id_7,
      id_10,
      id_2,
      id_5,
      id_12,
      id_6,
      id_3,
      id_7,
      id_12,
      id_7,
      id_6,
      id_8,
      id_1,
      id_8
  );
endmodule
