<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.594</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.594</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.594</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.406</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.406</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.406</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.406</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>2</BRAM>
      <CLB>0</CLB>
      <DSP>8</DSP>
      <FF>687</FF>
      <LATCH>0</LATCH>
      <LUT>1335</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="cpu" DISPNAME="inst" RTLNAME="cpu">
      <SubModules count="3">grp_cpu_Pipeline_PROGRAM_LOOP_fu_58 grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52 reg_file_U</SubModules>
      <Resources BRAM="2" DSP="8" FF="687" LUT="1335"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58" DEPTH="1" TYPE="function" MODULENAME="cpu_Pipeline_PROGRAM_LOOP" DISPNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58" RTLNAME="cpu_cpu_Pipeline_PROGRAM_LOOP">
      <SubModules count="3">mul_32ns_32ns_64_2_1_U2 mul_32ns_32s_64_2_1_U3 mul_32s_32s_64_2_1_U4</SubModules>
      <Resources DSP="8" FF="672" LUT="1320"/>
      <LocalResources FF="621" LUT="1178"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2" DEPTH="2" TYPE="resource" MODULENAME="mul_32ns_32ns_64_2_1" DISPNAME="mul_32ns_32ns_64_2_1_U2" RTLNAME="cpu_mul_32ns_32ns_64_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U2" SOURCE="riscv32i.cc:152" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_uu" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32s_64_2_1_U3" DEPTH="2" TYPE="resource" MODULENAME="mul_32ns_32s_64_2_1" DISPNAME="mul_32ns_32s_64_2_1_U3" RTLNAME="cpu_mul_32ns_32s_64_2_1">
      <Resources DSP="2" LUT="94"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_64_2_1_U3" SOURCE="riscv32i.cc:161" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_su" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32s_32s_64_2_1_U4" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_64_2_1" DISPNAME="mul_32s_32s_64_2_1_U4" RTLNAME="cpu_mul_32s_32s_64_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_64_2_1_U4" SOURCE="riscv32i.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_ss" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52" DEPTH="1" TYPE="function" MODULENAME="cpu_Pipeline_VITIS_LOOP_22_1" DISPNAME="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52" RTLNAME="cpu_cpu_Pipeline_VITIS_LOOP_22_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="cpu_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/reg_file_U" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_1WNR_AUTO_1R1W" DISPNAME="reg_file_U" RTLNAME="cpu_reg_file_RAM_1WNR_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="reg_file_U" SOURCE="riscv32i.cc:19" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="reg_file" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[0]" LOGIC_LEVELS="0" MAX_FANOUT="2" SLACK="3.406" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32ns_32ns_64_2_1_U2</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[10]" LOGIC_LEVELS="0" MAX_FANOUT="2" SLACK="3.406" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32ns_32ns_64_2_1_U2</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[11]" LOGIC_LEVELS="0" MAX_FANOUT="2" SLACK="3.406" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32ns_32ns_64_2_1_U2</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[12]" LOGIC_LEVELS="0" MAX_FANOUT="2" SLACK="3.406" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32ns_32ns_64_2_1_U2</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg/C[13]" LOGIC_LEVELS="0" MAX_FANOUT="2" SLACK="3.406" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0/CLK">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="cpu_mul_32ns_32ns_64_2_1.v" LINE_NUMBER="47" MODULE_INSTNAME="mul_32ns_32ns_64_2_1_U2" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_32ns_32ns_64_2_1_U2</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/cpu_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/cpu_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/cpu_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/cpu_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/cpu_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/cpu_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/cpu_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Feb 17 20:53:49 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="loop_component"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

