#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 26 18:07:45 2022
# Process ID: 3661
# Current directory: /home/jesudara/Desktop/FPGA_projects/Vivdao
# Command line: vivado
# Log file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.log
# Journal file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.jou
#-----------------------------------------------------------
start_gui
create_project data_selector_verilog /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sources_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sources_1/new/data_selector1.v w ]
add_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sources_1/new/data_selector1.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation
source data_selector1.tcl
synth_design -rtl -name rtl_1
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selector1.xdc w ]
add_files -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selector1.xdc
refresh_design
export_ip_user_files -of_objects  [get_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selector1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selector1.xdc
refresh_design
open_run synth_1 -name synth_1
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_dataSEL.v w ]
add_files -fileset sim_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_dataSEL.v
update_compile_order -fileset sim_1
open_project /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.xpr
update_compile_order -fileset sources_1
current_project data_selector_verilog
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation
source tb_dataSel.tcl
close_sim
close_sim
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list A]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Q]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SEL]]
place_ports A R2
place_ports B T1
place_ports Q U1
startgroup
set_property package_pin "" [get_ports [list  Q]]
place_ports SEL U1
endgroup
place_ports Q W3
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selcon.xdc w ]
add_files -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selcon.xdc
set_property target_constrs_file /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/constrs_1/new/data_selcon.xdc [current_fileset -constrset]
save_constraints -force
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.runs/impl_1/data_selector1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.runs/impl_1/data_selector1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
