
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Tue Jun 30 14:13:19 2020
Host:		cad29 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog {VCC GND}
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CHIP.ioc
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=06/30 14:15:18, mem=467.4M)
#% End Load MMMC data ... (date=06/30 14:15:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=467.4M, current mem=464.3M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Jun 30 14:15:18 2020
viaInitial ends at Tue Jun 30 14:15:18 2020
Loading view definition file from mmmc.view
Reading lib_max timing library '/home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb04/b4502040/ECC/Final/synthesis/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=23.9M, fe_cpu=0.38min, fe_real=2.02min, fe_mem=572.1M) ***
**ERROR: (IMPSYT-16038):	The specified file 'VCC' could not be found. Check your file system, correct the file name.
**ERROR: (IMPSYT-16038):	The specified file 'GND' could not be found. Check your file system, correct the file name.
**ERROR: (IMPIMEX-7008):	No netlist files are found.
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog design/CHIP_syn.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CHIP.ioc
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=06/30 14:15:56, mem=490.8M)
The existing analysis_view 'av_func_mode_max' has been replaced with new attributes.
The existing analysis_view 'av_func_mode_min' has been replaced with new attributes.
The existing analysis_view 'av_scan_mode_max' has been replaced with new attributes.
The existing analysis_view 'av_scan_mode_min' has been replaced with new attributes.
INFO: New setup and hold views overwrite old settings during design initialization
#% End Load MMMC data ... (date=06/30 14:15:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=493.6M, current mem=493.6M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
**WARN: (IMPLF-119):	LAYER 'overlap' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA12_HH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA12_HV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA12_VH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA12_VV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA23_HH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA23_HV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA23_VH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA23_VV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA34_HH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA34_HV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA34_VH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA34_VV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA45_HH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA45_HV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA45_VH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA45_VV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA56_HH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA56_HV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA56_VH' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA56_VV' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'VIAM1M2A' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIAM2M3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIAM3M4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIAM4M5' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIAM5M6' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm1m2a' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm1m2b' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm2m3a' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm2m3b' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm3m4a' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm3m4b' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm4m5a' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm4m5b' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm5m6a' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'genm5m6b' has been defined, the content will be skipped.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	819 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
Loading view definition file from mmmc.view
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.41min, fe_real=2.62min, fe_mem=573.6M) ***
#% Begin Load netlist data ... (date=06/30 14:15:56, mem=489.1M)
*** Begin netlist parsing (mem=573.6M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'design/CHIP_syn.v'

*** Memory Usage v#1 (Current mem = 574.586M, initial mem = 184.410M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=574.6M) ***
#% End Load netlist data ... (date=06/30 14:15:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=503.4M, current mem=503.4M)
Set top cell to CHIP.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 881 modules.
** info: there are 12981 stdCell insts.
** info: there are 32 Pad insts.

*** Memory Usage v#1 (Current mem = 617.754M, initial mem = 184.410M) ***
Reading IO assignment file "design/CHIP.ioc" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:25.4, real=0:02:38, peak res=660.9M, current mem=660.9M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'i_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 28).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 15 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=678.2M, current mem=678.2M)
Current (total cpu=0:00:25.5, real=0:02:38, peak res=678.2M, current mem=678.2M)
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:25.6, real=0:02:38, peak res=678.2M, current mem=678.2M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'i_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 28).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 15 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=678.5M, current mem=678.5M)
Current (total cpu=0:00:25.6, real=0:02:38, peak res=678.5M, current mem=678.5M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
<CMD> globalNetConnect GND -type pgpin -pin GND -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -d 1500 1500 80 84 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 120 wires.
ViaGen created 1800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       60       |       NA       |
|  via4  |      1800      |        0       |
| metal5 |       60       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Jun 30 14:18:51 2020 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb04/b4502040/ECC/Final/synthesis
SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.el6.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1891.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 126 macros, 126 used
Read in 163 components
  119 core components: 119 unplaced, 0 placed, 0 fixed
  44 pad components: 0 unplaced, 0 placed, 44 fixed
Read in 32 logical pins
Read in 32 nets
Read in 2 special nets, 2 routed
Read in 242 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1904.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 12 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       12       |       NA       |
|  via4  |       12       |        0       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1105.3) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.6  MEM: 70.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 50 -start_from left -start_offset 20 -stop_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (691.10, 150.34) (691.10, 152.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (691.10, 154.90) (691.10, 156.90).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (692.38, 1287.02) (692.38, 1289.02).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (792.38, 148.06) (792.38, 150.06).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (792.38, 152.62) (792.38, 154.62).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (792.38, 148.06) (792.38, 150.06).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (792.38, 148.06) (792.38, 150.06).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (792.38, 148.06) (792.38, 150.06).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (691.10, 150.34) (691.10, 152.34).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (691.10, 150.34) (691.10, 152.34).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (691.10, 150.34) (691.10, 152.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (791.10, 1348.58) (791.10, 1350.58).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (791.10, 1348.58) (791.10, 1350.58).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (791.10, 1348.58) (791.10, 1350.58).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (692.38, 1350.86) (692.38, 1352.86).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (692.38, 1350.86) (692.38, 1352.86).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (692.38, 1350.86) (692.38, 1352.86).
Stripe generation is complete.
vias are now being generated.
addStripe created 50 wires.
ViaGen created 1264 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       46       |       NA       |
|  via4  |      1264      |        0       |
| metal5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign dbs2/powerplan
#% Begin save design ... (date=06/30 14:23:35, mem=981.5M)
% Begin Save netlist data ... (date=06/30 14:23:35, mem=982.0M)
Writing Binary DB to dbs2/powerplan.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/30 14:23:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.3M, current mem=982.3M)
% Begin Save AAE data ... (date=06/30 14:23:35, mem=982.1M)
Saving AAE Data ...
% End Save AAE data ... (date=06/30 14:23:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.1M, current mem=982.1M)
% Begin Save clock tree data ... (date=06/30 14:23:35, mem=982.9M)
% End Save clock tree data ... (date=06/30 14:23:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.9M, current mem=982.9M)
Saving preference file dbs2/powerplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/30 14:23:36, mem=983.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/30 14:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.2M, current mem=983.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/30 14:23:36, mem=983.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/30 14:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
% Begin Save routing data ... (date=06/30 14:23:36, mem=983.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1196.8M) ***
% End Save routing data ... (date=06/30 14:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
Saving property file dbs2/powerplan.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1196.8M) ***
% Begin Save power constraints data ... (date=06/30 14:23:36, mem=985.6M)
% End Save power constraints data ... (date=06/30 14:23:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=985.7M, current mem=985.7M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design powerplan.dat
#% End save design ... (date=06/30 14:23:37, total cpu=0:00:00.6, real=0:00:02.0, peak res=985.7M, current mem=985.7M)
<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 55 of filler cell 'EMPTY16D' on top side.
Added 55 of filler cell 'EMPTY16D' on left side.
Added 55 of filler cell 'EMPTY16D' on bottom side.
Added 55 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 0 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 11 of filler cell 'EMPTY4D' on top side.
Added 11 of filler cell 'EMPTY4D' on left side.
Added 11 of filler cell 'EMPTY4D' on bottom side.
Added 11 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 11 of filler cell 'EMPTY2D' on top side.
Added 11 of filler cell 'EMPTY2D' on left side.
Added 11 of filler cell 'EMPTY2D' on bottom side.
Added 11 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 11 of filler cell 'EMPTY1D' on top side.
Added 22 of filler cell 'EMPTY1D' on left side.
Added 11 of filler cell 'EMPTY1D' on bottom side.
Added 22 of filler cell 'EMPTY1D' on right side.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Jun 30 14:24:15 2020 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb04/b4502040/ECC/Final/synthesis
SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.el6.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1957.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 788 macros, 132 used
Read in 537 components
  119 core components: 119 unplaced, 0 placed, 0 fixed
  418 pad components: 0 unplaced, 374 placed, 44 fixed
Read in 32 logical pins
Read in 32 nets
Read in 2 special nets, 2 routed
Read in 242 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 420
  Number of Followpin connections: 210
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1972.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 630 wires.
ViaGen created 1260 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       630      |       NA       |
|   via  |       420      |        0       |
|  via2  |       420      |        0       |
|  via3  |       420      |        0       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1173.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 154
End Summary

  Verification Complete : 154 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 67.9M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1240.06 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.

*summary: 864 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:06.9) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=12261 (0 fixed + 12261 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=418 #net=12771 #term=44905 #term/net=3.52, #fixedIo=418, #floatIo=0, #fixedPin=32, #floatPin=0
stdCell: 12261 single + 0 double + 0 multi
Total standard cell length = 53.8470 (mm), area = 0.2714 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.243.
Density for the design = 0.243.
       = stdcell_area 86850 sites (271389 um^2) / alloc_area 357155 sites (1116037 um^2).
Pin Density = 0.1257.
            = total # of pins 44905 / total area 357181.
Identified 13 spare or floating instances, with no clusters.
=== lastAutoLevel = 9 
Total number of fetched objects 12784
End delay calculation. (MEM=1516.05 CPU=0:00:02.2 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.646e+04 (3.00e+04 2.65e+04)
              Est.  stn bbox = 6.924e+04 (3.57e+04 3.36e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1384.6M
Iteration  2: Total net bbox = 5.646e+04 (3.00e+04 2.65e+04)
              Est.  stn bbox = 6.924e+04 (3.57e+04 3.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1384.6M
Total number of fetched objects 12784
End delay calculation. (MEM=1506.59 CPU=0:00:02.1 REAL=0:00:02.0)
Iteration  3: Total net bbox = 4.831e+04 (2.45e+04 2.38e+04)
              Est.  stn bbox = 6.371e+04 (3.15e+04 3.23e+04)
              cpu = 0:00:16.0 real = 0:00:16.0 mem = 1568.3M
Iteration  4: Total net bbox = 2.578e+05 (1.50e+05 1.08e+05)
              Est.  stn bbox = 3.571e+05 (2.07e+05 1.50e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1570.4M
Iteration  5: Total net bbox = 2.578e+05 (1.50e+05 1.08e+05)
              Est.  stn bbox = 3.571e+05 (2.07e+05 1.50e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1570.4M
Iteration  6: Total net bbox = 3.598e+05 (1.84e+05 1.76e+05)
              Est.  stn bbox = 5.104e+05 (2.64e+05 2.47e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1571.4M
Iteration  7: Total net bbox = 3.786e+05 (1.99e+05 1.80e+05)
              Est.  stn bbox = 5.305e+05 (2.79e+05 2.51e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1576.4M
Iteration  8: Total net bbox = 3.786e+05 (1.99e+05 1.80e+05)
              Est.  stn bbox = 5.305e+05 (2.79e+05 2.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1576.4M
Iteration  9: Total net bbox = 4.142e+05 (2.14e+05 2.00e+05)
              Est.  stn bbox = 5.744e+05 (2.97e+05 2.77e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1578.5M
Iteration 10: Total net bbox = 4.142e+05 (2.14e+05 2.00e+05)
              Est.  stn bbox = 5.744e+05 (2.97e+05 2.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.5M
Iteration 11: Total net bbox = 4.209e+05 (2.16e+05 2.05e+05)
              Est.  stn bbox = 5.819e+05 (2.99e+05 2.82e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1580.5M
Iteration 12: Total net bbox = 4.209e+05 (2.16e+05 2.05e+05)
              Est.  stn bbox = 5.819e+05 (2.99e+05 2.82e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1580.5M

Active views After View pruning: 
av_func_mode_max
Iteration 13: Total net bbox = 4.420e+05 (2.23e+05 2.19e+05)
              Est.  stn bbox = 5.918e+05 (3.00e+05 2.92e+05)
              cpu = 0:00:14.7 real = 0:00:15.0 mem = 1580.5M
Iteration 14: Total net bbox = 4.420e+05 (2.23e+05 2.19e+05)
              Est.  stn bbox = 5.918e+05 (3.00e+05 2.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1580.5M
Finished Global Placement (cpu=0:00:46.9, real=0:00:48.0, mem=1580.5M)
Info: 1 clock gating cells identified, 0 (on average) moved
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:19 mem=1566.3M) ***
Total net bbox length = 4.420e+05 (2.231e+05 2.189e+05) (ext = 2.260e+04)
Move report: Detail placement moves 12261 insts, mean move: 2.79 um, max move: 43.45 um
	Max move on inst (top0/control_0/d0/U123): (605.52, 747.79) --> (629.30, 728.12)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1566.3MB
Summary Report:
Instances move: 12261 (out of 12261 movable)
Instances flipped: 0
Mean displacement: 2.79 um
Max displacement: 43.45 um (Instance: top0/control_0/d0/U123) (605.523, 747.788) -> (629.3, 728.12)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 4.256e+05 (2.051e+05 2.206e+05) (ext = 2.259e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1566.3MB
*** Finished refinePlace (0:02:22 mem=1566.3M) ***
*** Finished Initial Placement (cpu=0:01:03, real=0:01:05, mem=1566.3M) ***
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12771  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12739 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12739 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 5.404039e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       87( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 44841
[NR-eGR] Layer2(metal2)(V) length: 1.985618e+05um, number of vias: 63192
[NR-eGR] Layer3(metal3)(H) length: 2.473925e+05um, number of vias: 3976
[NR-eGR] Layer4(metal4)(V) length: 8.926238e+04um, number of vias: 463
[NR-eGR] Layer5(metal5)(H) length: 2.212608e+04um, number of vias: 69
[NR-eGR] Layer6(metal6)(V) length: 4.034800e+03um, number of vias: 0
[NR-eGR] Total length: 5.613776e+05um, number of vias: 112541
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.663889e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
**placeDesign ... cpu = 0: 1:11, real = 0: 1:14, mem = 1424.3M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1132.6M, totSessionCpu=0:02:27 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1430.3M)
Extraction called for design 'CHIP' of instances=12679 and nets=12918 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1424.309M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1437.01)
AAE DB initialization (MEM=1481.92 CPU=0:00:01.6 REAL=0:00:02.0) 
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Total number of fetched objects 12784
End delay calculation. (MEM=1742.61 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1645.23 CPU=0:00:19.2 REAL=0:00:21.0)
*** Done Building Timing Graph (cpu=0:00:20.2 real=0:00:21.0 totSessionCpu=0:02:48 mem=1645.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.044  |
|           TNS (ns):| -1223.7 |
|    Violating Paths:|   613   |
|          All Paths:|  2399   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     94 (94)      |  -11.696   |     95 (95)      |
|   max_tran     |    93 (4797)     |   -8.305   |    93 (4797)     |
|   max_fanout   |    148 (148)     |   -1179    |    149 (149)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.315%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1264.3M, totSessionCpu=0:02:48 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1593.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1593.2M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 744 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1697.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11987  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11955 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11955 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 5.252789e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       87( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 42143
[NR-eGR] Layer2(metal2)(V) length: 1.921932e+05um, number of vias: 59541
[NR-eGR] Layer3(metal3)(H) length: 2.417645e+05um, number of vias: 3856
[NR-eGR] Layer4(metal4)(V) length: 8.747640e+04um, number of vias: 465
[NR-eGR] Layer5(metal5)(H) length: 1.995966e+04um, number of vias: 55
[NR-eGR] Layer6(metal6)(V) length: 3.883040e+03um, number of vias: 0
[NR-eGR] Total length: 5.452768e+05um, number of vias: 106060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.708159e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1671.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.80 seconds
Extraction called for design 'CHIP' of instances=11935 and nets=12918 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.648M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1677.45)
Total number of fetched objects 11987
End delay calculation. (MEM=1724.7 CPU=0:00:02.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1724.7 CPU=0:00:06.0 REAL=0:00:06.0)
Begin: GigaOpt high fanout net optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    22.81%|        -|  -7.058|-1003.439|   0:00:00.0| 1836.1M|
|    22.90%|       27|  -7.058|-1003.405|   0:00:01.0| 1838.1M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1838.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    96|  4689|    -9.14|    96|    96|    -0.72|   162|   162|     0|     0|    -7.06| -1003.40|       0|       0|       0|  22.90|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   173|   173|     0|     0|    -2.50|  -167.76|      48|       6|      49|  23.01| 0:00:05.0|  1838.1M|
|     0|     0|     0.00|     0|     0|     0.00|   173|   173|     0|     0|    -2.50|  -167.76|       0|       0|       0|  23.01| 0:00:00.0|  1838.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=1838.1M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1360.5M, totSessionCpu=0:03:25 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 931 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.497  TNS Slack -167.764 
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -2.497|-167.764|    23.01%|   0:00:00.0| 1849.6M|av_func_mode_max|  default| top0/control_0/d1/Py_reg[31]/D                |
|  -2.294|-120.501|    23.05%|   0:00:03.0| 1863.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -2.292| -90.460|    23.10%|   0:00:02.0| 1866.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -2.292| -90.460|    23.10%|   0:00:01.0| 1866.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -2.287| -77.871|    23.16%|   0:00:02.0| 1866.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.230| -76.851|    23.17%|   0:00:02.0| 1869.9M|av_func_mode_max|  default| top0/control_0/d1/Py_reg[31]/D                |
|  -2.085| -71.032|    23.17%|   0:00:01.0| 1869.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.085| -71.032|    23.17%|   0:00:00.0| 1869.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.081| -70.584|    23.19%|   0:00:00.0| 1869.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.080| -70.573|    23.19%|   0:00:02.0| 1870.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.007| -70.783|    23.20%|   0:00:00.0| 1870.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -2.007| -70.783|    23.20%|   0:00:00.0| 1870.9M|av_func_mode_max|  default| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.992| -70.330|    23.21%|   0:00:01.0| 1870.9M|av_func_mode_max|  default| top0/control_0/d1/Py_reg[31]/D                |
|  -1.992| -70.330|    23.21%|   0:00:00.0| 1870.9M|av_func_mode_max|  default| top0/control_0/d1/Py_reg[31]/D                |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:14.3 real=0:00:14.0 mem=1870.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.3 real=0:00:14.0 mem=1870.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.992  TNS Slack -70.331 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.992
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0536
real setup target slack: 0.0536
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1732.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12113  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12081 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12081 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 5.255057e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      89( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       89( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1743.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:49 mem=1743.8M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 11601 insts, mean move: 18.88 um, max move: 344.74 um
	Max move on inst (top0/FE_OFC15_FE_DBTN1_i_i_rst): (690.06, 894.44) --> (541.88, 697.88)
	Runtime: CPU: 0:01:06 REAL: 0:01:06 MEM: 1799.0MB
Move report: Detail placement moves 3512 insts, mean move: 4.20 um, max move: 38.44 um
	Max move on inst (top0/control_0/d0/gte_2787/U178): (668.36, 687.80) --> (706.80, 687.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1799.0MB
Summary Report:
Instances move: 11599 (out of 11643 movable)
Instances flipped: 17
Mean displacement: 18.97 um
Max displacement: 348.46 um (Instance: top0/FE_OFC15_FE_DBTN1_i_i_rst) (690.06, 894.44) -> (538.16, 697.88)
	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: INV12
Runtime: CPU: 0:01:08 REAL: 0:01:07 MEM: 1799.0MB
*** Finished refinePlace (0:04:57 mem=1799.0M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12113  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12081 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12081 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.223002e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      89( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       90( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 42395
[NR-eGR] Layer2(metal2)(V) length: 1.905495e+05um, number of vias: 59895
[NR-eGR] Layer3(metal3)(H) length: 2.384915e+05um, number of vias: 4094
[NR-eGR] Layer4(metal4)(V) length: 8.929874e+04um, number of vias: 552
[NR-eGR] Layer5(metal5)(H) length: 2.168371e+04um, number of vias: 59
[NR-eGR] Layer6(metal6)(V) length: 2.921799e+03um, number of vias: 0
[NR-eGR] Total length: 5.429453e+05um, number of vias: 106995
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.623347e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.6, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1715.2M)
Extraction called for design 'CHIP' of instances=12061 and nets=13044 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1715.227M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:31, real = 0:02:33, mem = 1316.7M, totSessionCpu=0:04:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1719.04)
Total number of fetched objects 12113
End delay calculation. (MEM=1762.55 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1762.55 CPU=0:00:03.2 REAL=0:00:04.0)
*** Timing NOT met, worst failing slack is -1.998
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 931 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -67.393 Density 23.21
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -1.998|   -1.998| -67.393|  -67.393|    23.21%|   0:00:00.0| 1890.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.923|   -1.923| -66.756|  -66.756|    23.21%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -1.890|   -1.890| -66.366|  -66.366|    23.21%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.852|   -1.852| -65.718|  -65.718|    23.22%|   0:00:02.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -1.828|   -1.828| -65.125|  -65.125|    23.22%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.821|   -1.821| -64.629|  -64.629|    23.23%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.791|   -1.791| -64.187|  -64.187|    23.24%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[30]/D                |
|  -1.764|   -1.764| -63.814|  -63.814|    23.24%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -1.736|   -1.736| -60.702|  -60.702|    23.27%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.706|   -1.706| -60.263|  -60.263|    23.28%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -1.673|   -1.673| -58.903|  -58.903|    23.29%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[30]/D                |
|  -1.673|   -1.673| -57.201|  -57.201|    23.31%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[30]/D                |
|  -1.639|   -1.639| -56.906|  -56.906|    23.32%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.639|   -1.639| -55.286|  -55.286|    23.36%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.611|   -1.611| -54.863|  -54.863|    23.37%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -1.584|   -1.584| -53.442|  -53.442|    23.38%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|  -1.556|   -1.556| -52.755|  -52.755|    23.39%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -1.535|   -1.535| -51.241|  -51.241|    23.41%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|  -1.519|   -1.519| -50.120|  -50.120|    23.42%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.487|   -1.487| -48.819|  -48.819|    23.44%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.483|   -1.483| -47.238|  -47.238|    23.46%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.464|   -1.464| -46.467|  -46.467|    23.47%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.430|   -1.430| -45.703|  -45.703|    23.48%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.402|   -1.402| -43.811|  -43.811|    23.50%|   0:00:00.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -1.367|   -1.367| -42.987|  -42.987|    23.51%|   0:00:01.0| 1911.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.367|   -1.367| -41.213|  -41.213|    23.53%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.339|   -1.339| -40.898|  -40.898|    23.53%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.312|   -1.312| -39.985|  -39.985|    23.56%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|  -1.304|   -1.304| -38.475|  -38.475|    23.57%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.277|   -1.277| -38.389|  -38.389|    23.58%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -1.247|   -1.247| -36.367|  -36.367|    23.60%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -1.218|   -1.218| -35.690|  -35.690|    23.62%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.191|   -1.191| -34.841|  -34.841|    23.63%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/mult_0/mult_out_mid_reg[32]/D     |
|  -1.163|   -1.163| -32.680|  -32.680|    23.65%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -1.127|   -1.127| -31.426|  -31.426|    23.68%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -1.094|   -1.094| -30.806|  -30.806|    23.69%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|  -1.067|   -1.067| -29.456|  -29.456|    23.71%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[30]/D                |
|  -1.066|   -1.066| -28.599|  -28.599|    23.72%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.066|   -1.066| -28.419|  -28.419|    23.73%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -1.029|   -1.029| -28.301|  -28.301|    23.73%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -0.998|   -0.998| -26.981|  -26.981|    23.77%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|  -0.970|   -0.970| -25.721|  -25.721|    23.79%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -0.938|   -0.938| -24.797|  -24.797|    23.81%|   0:00:01.0| 1911.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/mult_0/mult_out_mid_reg[32]/D     |
|  -0.909|   -0.909| -23.891|  -23.891|    23.82%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -0.908|   -0.908| -23.056|  -23.056|    23.84%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -0.881|   -0.881| -22.993|  -22.993|    23.84%|   0:00:00.0| 1911.1M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -0.871|   -0.871| -21.324|  -21.324|    23.88%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.843|   -0.843| -20.797|  -20.797|    23.89%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -0.793|   -0.793| -18.983|  -18.983|    23.91%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.756|   -0.756| -18.252|  -18.252|    23.93%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.727|   -0.727| -17.172|  -17.172|    23.97%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/U_reg[30]/D                 |
|  -0.699|   -0.699| -15.651|  -15.651|    24.02%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|  -0.682|   -0.682| -13.788|  -13.788|    24.05%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.651|   -0.651| -13.618|  -13.618|    24.05%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|  -0.616|   -0.616| -12.900|  -12.900|    24.09%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.579|   -0.579| -12.167|  -12.167|    24.12%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|  -0.549|   -0.549| -10.913|  -10.913|    24.15%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|  -0.530|   -0.530|  -9.819|   -9.819|    24.17%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -0.499|   -0.499|  -9.148|   -9.148|    24.19%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|  -0.484|   -0.484|  -8.707|   -8.707|    24.21%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|  -0.444|   -0.444|  -8.153|   -8.153|    24.24%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.419|   -0.419|  -6.806|   -6.806|    24.30%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.390|   -0.390|  -6.430|   -6.430|    24.31%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.348|   -0.348|  -5.501|   -5.501|    24.34%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/V_reg[30]/D                 |
|  -0.331|   -0.331|  -5.003|   -5.003|    24.35%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.304|   -0.304|  -4.736|   -4.736|    24.37%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.272|   -0.272|  -3.738|   -3.738|    24.42%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/mult_0/mult_out_mid_reg[32]/D     |
|  -0.252|   -0.252|  -3.156|   -3.156|    24.44%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -0.216|   -0.216|  -2.560|   -2.560|    24.48%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|  -0.182|   -0.182|  -1.943|   -1.943|    24.51%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -0.154|   -0.154|  -1.559|   -1.559|    24.54%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.120|   -0.120|  -1.196|   -1.196|    24.54%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|  -0.108|   -0.108|  -0.804|   -0.804|    24.54%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -0.076|   -0.076|  -0.724|   -0.724|    24.54%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.051|   -0.051|  -0.424|   -0.424|    24.55%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -0.023|   -0.023|  -0.137|   -0.137|    24.56%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/V_reg[30]/D                 |
|   0.009|    0.009|   0.000|    0.000|    24.55%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|   0.036|    0.036|   0.000|    0.000|    24.55%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/V_reg[30]/D                 |
|   0.069|    0.069|   0.000|    0.000|    24.55%|   0:00:01.0| 1879.5M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|   0.069|    0.069|   0.000|    0.000|    24.55%|   0:00:00.0| 1879.5M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.7 real=0:00:34.0 mem=1879.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:34.0 mem=1879.5M) ***
** GigaOpt Optimizer WNS Slack 0.069 TNS Slack 0.000 Density 24.55
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 24.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    24.55%|        -|   0.000|   0.000|   0:00:00.0| 1879.5M|
|    24.32%|      232|   0.000|   0.000|   0:00:02.0| 1879.5M|
|    24.32%|        0|   0.000|   0.000|   0:00:00.0| 1879.5M|
|    24.00%|      452|  -0.002|  -0.006|   0:00:08.0| 1879.5M|
|    23.99%|       10|  -0.002|  -0.003|   0:00:01.0| 1879.5M|
|    23.99%|        0|  -0.002|  -0.003|   0:00:00.0| 1879.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.003 Density 23.99
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1876.98M, totSessionCpu=0:06:00).
*** Starting refinePlace (0:06:00 mem=1877.0M) ***
Total net bbox length = 4.409e+05 (2.175e+05 2.234e+05) (ext = 2.337e+04)
Move report: Detail placement moves 3167 insts, mean move: 3.84 um, max move: 15.58 um
	Max move on inst (top0/control_0/d0/sub_2776_S2/FE_RC_534_0): (500.96, 823.88) --> (511.50, 818.84)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1883.3MB
Summary Report:
Instances move: 3167 (out of 13378 movable)
Instances flipped: 0
Mean displacement: 3.84 um
Max displacement: 15.58 um (Instance: top0/control_0/d0/sub_2776_S2/FE_RC_534_0) (500.96, 823.88) -> (511.5, 818.84)
	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: XNR2HS
Total net bbox length = 4.537e+05 (2.250e+05 2.287e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1883.3MB
*** Finished refinePlace (0:06:01 mem=1883.3M) ***
*** maximum move = 15.58 um ***
*** Finished re-routing un-routed nets (1883.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1883.3M) ***
** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.003 Density 24.22
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.002|   -0.002|  -0.003|   -0.003|    24.22%|   0:00:00.0| 1883.3M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|   0.037|    0.037|   0.000|    0.000|    24.28%|   0:00:04.0| 1904.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|   0.051|    0.051|   0.000|    0.000|    24.31%|   0:00:03.0| 1904.1M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|   0.070|    0.070|   0.000|    0.000|    24.31%|   0:00:01.0| 1904.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
|   0.070|    0.070|   0.000|    0.000|    24.31%|   0:00:00.0| 1904.1M|av_func_mode_max|  reg2reg| top0/control_0/d0/Px_reg[31]/D                |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:08.0 mem=1904.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:08.0 mem=1904.1M) ***
** GigaOpt Optimizer WNS Slack 0.070 TNS Slack 0.000 Density 24.31
*** Starting refinePlace (0:06:09 mem=1904.1M) ***
Total net bbox length = 4.550e+05 (2.258e+05 2.293e+05) (ext = 2.337e+04)
Move report: Detail placement moves 372 insts, mean move: 1.45 um, max move: 8.68 um
	Max move on inst (top0/GFAU_0/div_0/r349/FE_RC_2301_0): (735.94, 1070.84) --> (744.62, 1070.84)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1904.1MB
Summary Report:
Instances move: 372 (out of 13415 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 8.68 um (Instance: top0/GFAU_0/div_0/r349/FE_RC_2301_0) (735.94, 1070.84) -> (744.62, 1070.84)
	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: MXL2HS
Total net bbox length = 4.554e+05 (2.261e+05 2.293e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1904.1MB
*** Finished refinePlace (0:06:10 mem=1904.1M) ***
*** maximum move = 8.68 um ***
*** Finished re-routing un-routed nets (1904.1M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1904.1M) ***
** GigaOpt Optimizer WNS Slack 0.070 TNS Slack 0.000 Density 24.31
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:57.0 real=0:00:57.0 mem=1904.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.070
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 24.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    24.31%|        -|   0.000|   0.000|   0:00:00.0| 1885.1M|
|    24.31%|        0|   0.000|   0.000|   0:00:00.0| 1885.1M|
|    24.25%|       53|  -0.007|  -0.007|   0:00:02.0| 1885.1M|
|    24.25%|        3|  -0.007|  -0.007|   0:00:00.0| 1885.1M|
|    24.15%|      174|   0.000|   0.000|   0:00:06.0| 1885.1M|
|    24.14%|        9|   0.000|   0.000|   0:00:00.0| 1885.1M|
|    24.14%|        0|   0.000|   0.000|   0:00:00.0| 1885.1M|
|    24.14%|        0|   0.000|   0.000|   0:00:00.0| 1885.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 24.14
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:11.0) **
*** Starting refinePlace (0:06:22 mem=1885.1M) ***
Total net bbox length = 4.548e+05 (2.259e+05 2.289e+05) (ext = 2.337e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1885.1MB
Summary Report:
Instances move: 0 (out of 13356 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.548e+05 (2.259e+05 2.289e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1885.1MB
*** Finished refinePlace (0:06:22 mem=1885.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1885.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1885.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1751.51M, totSessionCpu=0:06:22).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13574  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13542 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13542 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.501513e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      91( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       91( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47199
[NR-eGR] Layer2(metal2)(V) length: 1.912019e+05um, number of vias: 65811
[NR-eGR] Layer3(metal3)(H) length: 2.476175e+05um, number of vias: 5517
[NR-eGR] Layer4(metal4)(V) length: 1.002053e+05um, number of vias: 910
[NR-eGR] Layer5(metal5)(H) length: 3.091010e+04um, number of vias: 93
[NR-eGR] Layer6(metal6)(V) length: 4.746279e+03um, number of vias: 0
[NR-eGR] Total length: 5.746811e+05um, number of vias: 119530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.607073e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1733.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.21 seconds
Extraction called for design 'CHIP' of instances=13774 and nets=14505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1731.641M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1784.88)
Total number of fetched objects 13574
End delay calculation. (MEM=1788.3 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1788.3 CPU=0:00:06.2 REAL=0:00:06.0)
Begin: GigaOpt postEco DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|   177|   177|     0|     0|    -0.29|    -3.06|       0|       0|       0|  24.14|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   177|   177|     0|     0|    -0.29|    -3.06|       0|       0|       1|  24.14| 0:00:03.0|  1879.9M|
|     0|     0|     0.00|     0|     0|     0.00|   177|   177|     0|     0|    -0.29|    -3.06|       0|       0|       0|  24.14| 0:00:00.0|  1879.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=1879.9M) ***

*** Starting refinePlace (0:06:37 mem=1895.9M) ***
Total net bbox length = 4.548e+05 (2.259e+05 2.289e+05) (ext = 2.337e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1895.9MB
Summary Report:
Instances move: 0 (out of 13356 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.548e+05 (2.259e+05 2.289e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1895.9MB
*** Finished refinePlace (0:06:37 mem=1895.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1895.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1895.9M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.287 (bump = 0.287)
Begin: GigaOpt postEco optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 931 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.288 TNS Slack -3.063 Density 24.14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.288|   -0.288|  -3.063|   -3.063|    24.14%|   0:00:00.0| 1895.9M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|  -0.235|   -0.235|  -2.272|   -2.272|    24.14%|   0:00:01.0| 1895.9M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.200|   -0.200|  -2.194|   -2.194|    24.14%|   0:00:00.0| 1915.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[32]/D                 |
|  -0.178|   -0.178|  -2.011|   -2.011|    24.15%|   0:00:01.0| 1917.0M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.149|   -0.149|  -1.792|   -1.792|    24.15%|   0:00:00.0| 1917.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.118|   -0.118|  -1.357|   -1.357|    24.15%|   0:00:02.0| 1917.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/R_reg[31]/D                 |
|  -0.089|   -0.089|  -0.912|   -0.912|    24.15%|   0:00:01.0| 1917.0M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|  -0.061|   -0.061|  -0.609|   -0.609|    24.16%|   0:00:01.0| 1897.9M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|  -0.034|   -0.034|  -0.207|   -0.207|    24.16%|   0:00:01.0| 1897.9M|av_func_mode_max|  reg2reg| top0/control_0/d0/A_reg[31]/D                 |
|  -0.005|   -0.005|  -0.012|   -0.012|    24.16%|   0:00:00.0| 1897.9M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|   0.000|    0.001|   0.000|    0.000|    24.16%|   0:00:01.0| 1897.9M|              NA|       NA| NA                                            |
|   0.000|    0.001|   0.000|    0.000|    24.16%|   0:00:00.0| 1897.9M|av_func_mode_max|       NA| NA                                            |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.4 real=0:00:08.0 mem=1897.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.4 real=0:00:08.0 mem=1897.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.16
*** Starting refinePlace (0:06:50 mem=1897.9M) ***
Total net bbox length = 4.558e+05 (2.264e+05 2.294e+05) (ext = 2.337e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1897.9MB
Summary Report:
Instances move: 0 (out of 13476 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.558e+05 (2.264e+05 2.294e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1897.9MB
*** Finished refinePlace (0:06:50 mem=1897.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1897.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1897.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.30
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.1 real=0:00:08.0 mem=1897.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.935%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1878.8M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=13894 and nets=14625 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1728.750M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13694  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13662 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13662 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.510232e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      93( 0.16%)   ( 0.16%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       93( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1746.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.39 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1742.02)
Total number of fetched objects 13694
End delay calculation. (MEM=1784.34 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1784.34 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:06:55 mem=1784.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:28, real = 0:04:30, mem = 1384.7M, totSessionCpu=0:06:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  4.398  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    177 (177)     |    -55     |    178 (178)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.301%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:29, real = 0:04:33, mem = 1386.5M, totSessionCpu=0:06:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1713.9M)
**place_opt_design ... cpu = 0:05:45, real = 0:05:51, mem = 1659.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
*** Message Summary: 24 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1293.7M, totSessionCpu=0:07:02 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1684.3M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1667.99)
Total number of fetched objects 13694
End delay calculation. (MEM=1725.57 CPU=0:00:03.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1725.57 CPU=0:00:05.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:07:09 mem=1725.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    177 (177)     |    -55     |    178 (178)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.301%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1289.2M, totSessionCpu=0:07:10 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1662.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1662.3M) ***
The useful skew maximum allowed delay is: 0.3
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1750.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13694  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13662 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13662 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.568545e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      88( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       88( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47439
[NR-eGR] Layer2(metal2)(V) length: 1.905278e+05um, number of vias: 66036
[NR-eGR] Layer3(metal3)(H) length: 2.502144e+05um, number of vias: 5601
[NR-eGR] Layer4(metal4)(V) length: 1.037565e+05um, number of vias: 1005
[NR-eGR] Layer5(metal5)(H) length: 3.299220e+04um, number of vias: 90
[NR-eGR] Layer6(metal6)(V) length: 4.387600e+03um, number of vias: 0
[NR-eGR] Total length: 5.818785e+05um, number of vias: 120171
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.697205e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1732.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.77 seconds
Extraction called for design 'CHIP' of instances=13894 and nets=14625 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1730.445M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1736.54)
Total number of fetched objects 13694
End delay calculation. (MEM=1776.79 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1776.79 CPU=0:00:02.6 REAL=0:00:03.0)
Begin: GigaOpt high fanout net optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    24.30%|        -|  -0.046|  -0.199|   0:00:00.0| 1869.1M|
|    24.30%|        -|  -0.046|  -0.199|   0:00:00.0| 1869.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1869.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   177|   177|     0|     0|    -0.05|    -0.20|       0|       0|       0|  24.30|          |         |
|     1|    18|    -0.02|     1|     1|    -0.03|     0|     0|     0|     0|    -0.44|   -11.58|     240|      61|      79|  24.65| 0:00:05.0|  1870.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|   -11.58|       0|       0|       1|  24.65| 0:00:00.0|  1870.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1870.1M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1353.9M, totSessionCpu=0:07:36 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 931 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.438  TNS Slack -11.578 
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.438| -11.578|    24.65%|   0:00:00.0| 1886.1M|av_func_mode_max|  default| top0/GFAU_0/add_0/add_out_reg[24]/D           |
|  -0.112|  -0.651|    24.65%|   0:00:01.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.112|  -0.509|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.112|  -0.509|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.112|  -0.337|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.052|  -0.122|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.052|  -0.122|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.052|  -0.122|    24.66%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.052|  -0.080|    24.67%|   0:00:00.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
|  -0.052|  -0.080|    24.67%|   0:00:01.0| 1887.9M|av_func_mode_max|  default| top0/control_0/d1/Px_reg[31]/D                |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1887.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1887.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.052  TNS Slack -0.080 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.052
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0536
real setup target slack: 0.0536
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1750.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13996  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13964 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13964 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.542841e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      94( 0.16%)   ( 0.16%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       94( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1763.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:07:47 mem=1763.2M) ***
Density distribution unevenness ratio = 58.887%
incr SKP is on..., with optDC mode
total jobs 10678
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:01.3 mem=1763.2M) ***
total jobs 0 -> 10200
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.8 mem=1763.2M) ***
Density distribution unevenness ratio = 56.970%
Move report: Timing Driven Placement moves 13683 insts, mean move: 17.18 um, max move: 470.98 um
	Max move on inst (top0/GFAU_0/div_0/sub_3447/FE_RC_1067_0): (618.14, 642.44) --> (1063.92, 667.64)
	Runtime: CPU: 0:01:14 REAL: 0:01:14 MEM: 1846.5MB
Density distribution unevenness ratio = 56.970%
Move report: Detail placement moves 4338 insts, mean move: 3.72 um, max move: 36.58 um
	Max move on inst (top0/GFAU_0/FE_OFC396_FE_OFN37_raw_prime_25): (1052.76, 763.40) --> (1016.18, 763.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1846.5MB
Summary Report:
Instances move: 13694 (out of 13778 movable)
Instances flipped: 25
Mean displacement: 17.21 um
Max displacement: 480.28 um (Instance: top0/GFAU_0/div_0/sub_3447/FE_RC_1067_0) (618.14, 642.44) -> (1073.22, 667.64)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Runtime: CPU: 0:01:16 REAL: 0:01:16 MEM: 1846.5MB
*** Finished refinePlace (0:09:04 mem=1846.5M) ***
Density distribution unevenness ratio = 56.975%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13996  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13964 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13964 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.524546e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       88( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 48043
[NR-eGR] Layer2(metal2)(V) length: 1.994730e+05um, number of vias: 66509
[NR-eGR] Layer3(metal3)(H) length: 2.513602e+05um, number of vias: 4492
[NR-eGR] Layer4(metal4)(V) length: 9.379301e+04um, number of vias: 602
[NR-eGR] Layer5(metal5)(H) length: 2.628681e+04um, number of vias: 77
[NR-eGR] Layer6(metal6)(V) length: 4.498480e+03um, number of vias: 0
[NR-eGR] Total length: 5.754115e+05um, number of vias: 119723
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.629345e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1762.5M)
Extraction called for design 'CHIP' of instances=14196 and nets=14931 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1762.547M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1379.7M, totSessionCpu=0:09:05 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1766.44)
Total number of fetched objects 13996
End delay calculation. (MEM=1806.02 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1806.02 CPU=0:00:05.4 REAL=0:00:06.0)
*** Timing NOT met, worst failing slack is -0.075
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 935 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.075 TNS Slack -0.302 Density 24.67
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.075|   -0.075|  -0.302|   -0.302|    24.67%|   0:00:00.0| 1933.4M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|   0.018|    0.018|   0.000|    0.000|    24.68%|   0:00:05.0| 1935.4M|av_func_mode_max|  reg2reg| top0/control_0/d0/Py_reg[31]/D                |
|   0.045|    0.045|   0.000|    0.000|    24.68%|   0:00:01.0| 1935.4M|av_func_mode_max|  reg2reg| top0/GFAU_0/sub_0/sub_out_reg[31]/D           |
|   0.068|    0.068|   0.000|    0.000|    24.69%|   0:00:00.0| 1935.4M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
|   0.068|    0.068|   0.000|    0.000|    24.69%|   0:00:00.0| 1935.4M|av_func_mode_max|  reg2reg| top0/control_0/d1/Py_reg[31]/D                |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=1935.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=1935.4M) ***
** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 24.69
*** Starting refinePlace (0:09:32 mem=1935.4M) ***
Total net bbox length = 4.770e+05 (2.323e+05 2.448e+05) (ext = 2.219e+04)
Density distribution unevenness ratio = 56.974%
Density distribution unevenness ratio = 56.974%
Move report: Detail placement moves 17 insts, mean move: 1.94 um, max move: 5.04 um
	Max move on inst (top0/control_0/U1486): (768.80, 753.32) --> (768.80, 748.28)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1935.4MB
Summary Report:
Instances move: 17 (out of 13783 movable)
Instances flipped: 1
Mean displacement: 1.94 um
Max displacement: 5.04 um (Instance: top0/control_0/U1486) (768.8, 753.32) -> (768.8, 748.28)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
Total net bbox length = 4.770e+05 (2.323e+05 2.448e+05) (ext = 2.219e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1935.4MB
*** Finished refinePlace (0:09:35 mem=1935.4M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (1935.4M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1935.4M) ***
** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 24.69
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.5 real=0:00:11.0 mem=1935.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.068
*** Check timing (0:00:00.0)
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 24.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    24.69%|        -|   0.000|   0.000|   0:00:00.0| 1920.4M|
|    24.69%|        0|   0.000|   0.000|   0:00:00.0| 1920.4M|
|    24.53%|      132|   0.000|   0.000|   0:00:02.0| 1920.4M|
|    24.37%|      389|  -0.020|  -0.030|   0:00:09.0| 1920.4M|
|    24.37%|        7|  -0.020|  -0.029|   0:00:01.0| 1920.4M|
|    24.37%|        0|  -0.020|  -0.029|   0:00:00.0| 1920.4M|
|    24.37%|        0|  -0.020|  -0.029|   0:00:00.0| 1920.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.020  TNS Slack -0.029 Density 24.37
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.0) (real = 0:00:15.0) **
*** Starting refinePlace (0:09:50 mem=1920.4M) ***
Total net bbox length = 4.764e+05 (2.320e+05 2.444e+05) (ext = 2.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1920.4MB
Summary Report:
Instances move: 0 (out of 13650 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.764e+05 (2.320e+05 2.444e+05) (ext = 2.219e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1920.4MB
*** Finished refinePlace (0:09:50 mem=1920.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1920.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1920.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1786.81M, totSessionCpu=0:09:51).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13867  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13835 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13835 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.524445e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       88( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47787
[NR-eGR] Layer2(metal2)(V) length: 1.998030e+05um, number of vias: 66392
[NR-eGR] Layer3(metal3)(H) length: 2.514676e+05um, number of vias: 4447
[NR-eGR] Layer4(metal4)(V) length: 9.354997e+04um, number of vias: 617
[NR-eGR] Layer5(metal5)(H) length: 2.631888e+04um, number of vias: 67
[NR-eGR] Layer6(metal6)(V) length: 4.139520e+03um, number of vias: 0
[NR-eGR] Total length: 5.752790e+05um, number of vias: 119310
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.633629e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1771.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.59 seconds
Extraction called for design 'CHIP' of instances=14068 and nets=14802 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1769.055M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1822.29)
Total number of fetched objects 13867
End delay calculation. (MEM=1825.71 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1825.71 CPU=0:00:04.0 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    16|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|    -0.03|    -0.13|       0|       0|       0|  24.37|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.13|       0|       0|       1|  24.37| 0:00:02.0|  1917.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.13|       0|       0|       0|  24.37| 0:00:00.0|  1917.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1917.3M) ***

*** Starting refinePlace (0:10:02 mem=1933.3M) ***
Total net bbox length = 4.764e+05 (2.320e+05 2.444e+05) (ext = 2.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1933.3MB
Summary Report:
Instances move: 0 (out of 13650 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.764e+05 (2.320e+05 2.444e+05) (ext = 2.219e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1933.3MB
*** Finished refinePlace (0:10:02 mem=1933.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1933.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1933.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.020 -> -0.028 (bump = 0.008)
Begin: GigaOpt postEco optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 935 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.028 TNS Slack -0.135 Density 24.37
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.028|   -0.028|  -0.135|   -0.135|    24.37%|   0:00:00.0| 1933.3M|av_func_mode_max|  reg2reg| top0/GFAU_0/div_0/S_reg[32]/D                 |
|   0.000|    0.001|   0.000|    0.000|    24.37%|   0:00:03.0| 1933.3M|av_func_mode_max|       NA| NA                                            |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1933.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1933.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.37
*** Starting refinePlace (0:10:11 mem=1933.3M) ***
Total net bbox length = 4.765e+05 (2.321e+05 2.444e+05) (ext = 2.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1933.3MB
Summary Report:
Instances move: 0 (out of 13658 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.765e+05 (2.321e+05 2.444e+05) (ext = 2.219e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1933.3MB
*** Finished refinePlace (0:10:12 mem=1933.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1933.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1933.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.38
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1933.3M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.375%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1914.2M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=14076 and nets=14810 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1765.789M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13875  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13843 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13843 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.526209e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       88( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1784.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1782.71)
Total number of fetched objects 13875
End delay calculation. (MEM=1825.04 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1825.04 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:10:17 mem=1825.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:15, real = 0:03:14, mem = 1434.0M, totSessionCpu=0:10:17 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  1.835  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.383%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:16, real = 0:03:16, mem = 1434.2M, totSessionCpu=0:10:18 **
*** Finished optDesign ***
<CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property case_analysis -pin ipad_i_clk/PD 0
<CMD> set_ccopt_property case_analysis -pin ipad_i_clk/PU 0
<CMD> set_ccopt_property case_analysis -pin ipad_i_clk/SMT 0
<CMD> create_ccopt_clock_tree -name i_clk -source i_clk -no_skew_group
Extracting original clock gating for i_clk...
  clock_tree i_clk contains 1167 sinks and 0 clock gates.
  Extraction for i_clk complete.
Extracting original clock gating for i_clk done.
<CMD> set_ccopt_property clock_period -pin i_clk 10
<CMD> create_ccopt_skew_group -name i_clk/func_mode -sources i_clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group i_clk/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group i_clk/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group i_clk/func_mode i_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group i_clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group i_clk/func_mode {DC_max DC_min}
<CMD> create_ccopt_skew_group -name i_clk/scan_mode -sources i_clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group i_clk/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group i_clk/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group i_clk/scan_mode i_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group i_clk/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group i_clk/scan_mode {DC_max DC_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/30 14:35:53, mem=1423.1M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1742.6M, init mem=1742.6M)
IO instance overlap:44
*info: Placed = 13658         
*info: Unplaced = 0           
Placement Density:24.38%(272142/1116119)
Placement Density (including fixed std cells):24.38%(272142/1116119)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1742.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.i_clk/scan_mode has been identified as a duplicate of: i_clk/func_mode
The skew group i_clk/scan_mode has been identified as a duplicate of: i_clk/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1742.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13875  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13843 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13843 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.526209e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      87( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       88( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47803
[NR-eGR] Layer2(metal2)(V) length: 1.997848e+05um, number of vias: 66454
[NR-eGR] Layer3(metal3)(H) length: 2.522497e+05um, number of vias: 4463
[NR-eGR] Layer4(metal4)(V) length: 9.383725e+04um, number of vias: 619
[NR-eGR] Layer5(metal5)(H) length: 2.583814e+04um, number of vias: 71
[NR-eGR] Layer6(metal6)(V) length: 3.789520e+03um, number of vias: 0
[NR-eGR] Total length: 5.754994e+05um, number of vias: 119410
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.633250e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1699.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.23 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_insertion_delay is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree i_clk:
Non-default CCOpt properties for clock tree i_clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree i_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
  For power domain auto-default:
    Buffers:     
    Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
    Clock gates: GCKETF GCKETT GCKETP GCKETN 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1210024.173um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner DC_max:setup, late:
    Slew time target (leaf):    0.222ns
    Slew time target (trunk):   0.222ns
    Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.134ns
    Buffer max distance for power domain auto-default: 862.222um
  Fastest wire driving cells and distances for power domain auto-default:
    Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
    Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of i_clk, which drives the root of clock_tree i_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.

Logic Sizing Table:

---------------------------------------------------------------
Cell    Instance count    Source         Eligible library cells
---------------------------------------------------------------
XMD           1           library set    {XMD}
---------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'i_clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'i_clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree i_clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group i_clk/func_mode:
  Sources:                     pin i_clk
  Total number of sinks:       1167
  Delay constrained sinks:     1167
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.134ns
  Insertion delay target:      0.500ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree i_clk at (575.050,1498.740), in power domain auto-default, which drives a net i_clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.


**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree i_clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree i_clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree i_clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group i_clk/func_mode with 1167 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------------
Layer    Via Cell               Res.     Cap.     RC       Top of Stack
Range                           (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------
M1-M2    VIA12_VV               6.500    0.038    0.245    false
M2-M3    VIA23_VH               6.500    0.031    0.201    false
M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
M3-M4    VIA34_VH               6.500    0.031    0.201    false
M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
M4-M5    VIA45_VH               6.500    0.031    0.201    false
M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
M5-M6    VIA56_HH               6.500    0.067    0.438    false
M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
-----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
**WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree i_clk because the root output net i_clk is marked dont_touch.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:03.5)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before merging {count}:
     Logics: XMD: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before clustering {count}:
     Logics: XMD: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree i_clk...
    Clustering clock_tree i_clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Bottom-up phase done. (took cpu=0:00:03.3 real=0:00:03.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:10:27 mem=1764.6M) ***
Total net bbox length = 4.845e+05 (2.361e+05 2.484e+05) (ext = 2.207e+04)
Density distribution unevenness ratio = 56.632%
Move report: Detail placement moves 244 insts, mean move: 2.93 um, max move: 10.08 um
	Max move on inst (top0/CTS_ccl_a_INV_CLOCK_NODE_UID_A6129): (781.20, 909.56) --> (781.20, 899.48)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1764.6MB
Summary Report:
Instances move: 244 (out of 13697 movable)
Instances flipped: 0
Mean displacement: 2.93 um
Max displacement: 10.08 um (Instance: top0/CTS_ccl_a_INV_CLOCK_NODE_UID_A6129) (781.2, 909.56) -> (781.2, 899.48)
	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: INV8CK
Total net bbox length = 4.849e+05 (2.363e+05 2.486e+05) (ext = 2.207e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1764.6MB
*** Finished refinePlace (0:10:29 mem=1764.6M) ***
    Moved 51 and flipped 13 of 1207 clock instance(s) during refinement.
    The largest move was 10.1 microns for top0/CTS_ccl_a_INV_CLOCK_NODE_UID_A6146.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'i_clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'i_clk'. Using estimated values, based on estimated route, as a fallback.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.86,2.682)            1
    [2.682,3.504)           1
    [3.504,4.326)           0
    [4.326,5.148)           0
    [5.148,5.97)            0
    [5.97,6.792)            0
    [6.792,7.614)           0
    [7.614,8.436)           1
    [8.436,9.258)           0
    [9.258,10.08)           7
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        10.08        (781.200,909.560)    (781.200,899.480)    ccl_a clock inverter, uid:A6129 (a lib_cell INV8CK) at (781.200,899.480), in power domain auto-default
        10.08        (990.760,723.080)    (990.760,713.000)    ccl_a clock inverter, uid:A612b (a lib_cell INV12CK) at (990.760,713.000), in power domain auto-default
        10.08        (991.380,773.480)    (991.380,763.400)    ccl_a clock inverter, uid:A6128 (a lib_cell INV8CK) at (991.380,763.400), in power domain auto-default
        10.08        (668.360,733.160)    (668.360,723.080)    ccl_a clock inverter, uid:A6139 (a lib_cell INV12CK) at (668.360,723.080), in power domain auto-default
        10.08        (781.200,733.160)    (781.200,723.080)    ccl_a clock inverter, uid:A6146 (a lib_cell INV12CK) at (781.200,723.080), in power domain auto-default
         9.3         (824.600,541.640)    (815.300,541.640)    ccl_a clock inverter, uid:A612d (a lib_cell INV6CK) at (815.300,541.640), in power domain auto-default
         9.3         (830.180,461.000)    (820.880,461.000)    ccl_a clock inverter, uid:A612c (a lib_cell INV6CK) at (820.880,461.000), in power domain auto-default
         8.06        (830.180,541.640)    (838.240,541.640)    ccl_a clock inverter, uid:A6138 (a lib_cell INV12CK) at (838.240,541.640), in power domain auto-default
         3.1         (678.900,733.160)    (682.000,733.160)    ccl_a clock inverter, uid:A6101 (a lib_cell INV12CK) at (682.000,733.160), in power domain auto-default
         1.86        (841.960,461.000)    (843.820,461.000)    ccl_a clock inverter, uid:A6106 (a lib_cell INV12CK) at (843.820,461.000), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.8 real=0:00:01.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.510pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Clustering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.574, avg=1.538, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.574}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Clustering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.574, avg=1.538, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.574}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.574ns] average 1.538ns std.dev 0.013ns
    Legalizer calls during this step: 733 succeeded with DRC/Color checks: 733 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:05.3 real=0:00:05.3)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------------------------------------------------
  Trunk        20       2.050       1         3        0.686      {4 <= 2, 11 <= 3, 5 <= 4}
  Leaf         22      53.045      40        65        7.853      {4 <= 45, 3 <= 50, 4 <= 55, 7 <= 60, 3 <= 65, 1 <= 70}
  ----------------------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------------------
  Net Type    Clusters    Clusters    Net Skew    Transition
              Tried       Failed      Failures    Failures
  ----------------------------------------------------------
  Trunk         134          34          1            34
  Leaf          231          69          0            69
  ----------------------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14115 and nets=16797 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1704.891M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
    cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
    cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
    sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
    wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
  Clock DAG net violations After congestion update:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
    Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
  Skew group summary After congestion update:
    skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
  Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
  Update congestion based capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Clustering done. (took cpu=0:00:05.6 real=0:00:05.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1853.006um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10627.321um^2
      cell capacitance : b=0.000pF, i=2.165pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.169pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.439pF, leaf=2.514pF, total=2.953pF
      wire lengths     : top=0.000um, trunk=3107.779um, leaf=16684.574um, total=19792.353um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.045ns min=0.000ns max=0.206ns {1 <= 0.044ns, 2 <= 0.133ns, 12 <= 0.178ns, 4 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.011ns min=0.174ns max=0.214ns {2 <= 0.178ns, 20 <= 0.222ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INV12CK: 34 INV8CK: 2 INV6CK: 3 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Skew group summary after 'Removing longest path buffering':
      skew_group i_clk/func_mode: insertion delay [min=1.509, max=1.575, avg=1.539, sd=0.013], skew [0.066 vs 0.134, 100% {1.509, 1.575}] (wid=0.075 ws=0.024) (gid=1.510 gs=0.060)
    Clock network insertion delays are now [1.509ns, 1.575ns] average 1.539ns std.dev 0.013ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15747}Legalizer calls during this step: 174 succeeded with DRC/Color checks: 174 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:02.2 real=0:00:02.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1865.506um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10639.820um^2
      cell capacitance : b=0.000pF, i=2.184pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.188pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.515pF, total=2.949pF
      wire lengths     : top=0.000um, trunk=3089.010um, leaf=16688.285um, total=19777.295um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.222ns count=19 avg=0.149ns sd=0.042ns min=0.000ns max=0.203ns {1 <= 0.044ns, 3 <= 0.133ns, 13 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.193ns sd=0.011ns min=0.170ns max=0.208ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INV12CK: 34 INV8CK: 4 INV6CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group i_clk/func_mode: insertion delay [min=1.490, max=1.540, avg=1.523, sd=0.011], skew [0.050 vs 0.134, 100% {1.490, 1.540}] (wid=0.073 ws=0.033) (gid=1.482 gs=0.039)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group i_clk/func_mode: insertion delay [min=1.490, max=1.540, avg=1.523, sd=0.011], skew [0.050 vs 0.134, 100% {1.490, 1.540}] (wid=0.073 ws=0.033) (gid=1.482 gs=0.039)
    Clock network insertion delays are now [1.490ns, 1.540ns] average 1.523ns std.dev 0.011ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15401}Legalizer calls during this step: 551 succeeded with DRC/Color checks: 549 succeeded without DRC/Color checks: 2
  Reducing insertion delay 2 done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.3 real=0:00:06.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.0 real=0:00:12.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1865.506um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10639.820um^2
      cell capacitance : b=0.000pF, i=2.184pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.188pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
      wire lengths     : top=0.000um, trunk=3079.771um, leaf=16688.285um, total=19768.056um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.222ns count=19 avg=0.149ns sd=0.042ns min=0.000ns max=0.203ns {1 <= 0.044ns, 3 <= 0.133ns, 13 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.193ns sd=0.011ns min=0.170ns max=0.208ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INV12CK: 34 INV8CK: 4 INV6CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group i_clk/func_mode: insertion delay [min=1.489, max=1.540, avg=1.523, sd=0.011], skew [0.051 vs 0.134, 100% {1.489, 1.540}] (wid=0.073 ws=0.032) (gid=1.482 gs=0.040)
    Skew group summary after 'Improving clock tree routing':
      skew_group i_clk/func_mode: insertion delay [min=1.489, max=1.540, avg=1.523, sd=0.011], skew [0.051 vs 0.134, 100% {1.489, 1.540}] (wid=0.073 ws=0.032) (gid=1.482 gs=0.040)
    Clock network insertion delays are now [1.489ns, 1.540ns] average 1.523ns std.dev 0.011ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15401}Legalizer calls during this step: 64 succeeded with DRC/Color checks: 64 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1843.632um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10617.946um^2
      cell capacitance : b=0.000pF, i=2.155pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.159pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.432pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3073.571um, leaf=16688.285um, total=19761.856um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.043ns min=0.000ns max=0.203ns {1 <= 0.044ns, 3 <= 0.133ns, 12 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INV12CK: 33 INV8CK: 4 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.540, avg=1.524, sd=0.010], skew [0.043 vs 0.134, 100% {1.497, 1.540}] (wid=0.073 ws=0.034) (gid=1.485 gs=0.035)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.540, avg=1.524, sd=0.010], skew [0.043 vs 0.134, 100% {1.497, 1.540}] (wid=0.073 ws=0.034) (gid=1.485 gs=0.035)
    Clock network insertion delays are now [1.497ns, 1.540ns] average 1.524ns std.dev 0.010ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15401}Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1843.632um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10617.946um^2
      cell capacitance : b=0.000pF, i=2.155pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.159pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.432pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3073.571um, leaf=16688.285um, total=19761.856um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.222ns count=19 avg=0.151ns sd=0.043ns min=0.000ns max=0.203ns {1 <= 0.044ns, 3 <= 0.133ns, 12 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INV12CK: 33 INV8CK: 4 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.540, avg=1.524, sd=0.010], skew [0.043 vs 0.134, 100% {1.497, 1.540}] (wid=0.073 ws=0.034) (gid=1.485 gs=0.035)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.540, avg=1.524, sd=0.010], skew [0.043 vs 0.134, 100% {1.497, 1.540}] (wid=0.073 ws=0.034) (gid=1.485 gs=0.035)
    Clock network insertion delays are now [1.497ns, 1.540ns] average 1.524ns std.dev 0.010ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {i_clk/func_mode,WC: 5676.7 -> 15401}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group i_clk/func_mode from 0.568ns to 1.540ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 42 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1843.632um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10617.946um^2
          cell capacitance : b=0.000pF, i=2.155pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.159pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.432pF, leaf=2.515pF, total=2.947pF
          wire lengths     : top=0.000um, trunk=3073.571um, leaf=16688.285um, total=19761.856um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.222ns count=19 avg=0.151ns sd=0.043ns min=0.000ns max=0.203ns {1 <= 0.044ns, 3 <= 0.133ns, 12 <= 0.178ns, 3 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INV12CK: 33 INV8CK: 4 INV6CK: 2 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.497ns, 1.540ns] average 1.524ns std.dev 0.010ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
          wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
        Legalizer calls during this step: 27 succeeded with DRC/Color checks: 27 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
          wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 27 succeeded with DRC/Color checks: 27 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
    cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
    cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
    sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
    wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
    Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
   Logics: XMD: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
  Skew group summary after Approximately balancing fragments:
    skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
  Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Improving fragments clock skew':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
          wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Approximately balancing step':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Fixing clock tree overload':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Approximately balancing paths':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.071 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14115 and nets=16797 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1707.945M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
    cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
    cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
    sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
    wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
    Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
  Skew group summary After congestion update:
    skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
  Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
  Merging balancing drivers for power...
    Tried: 42 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Improving clock skew':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4.551pF fall=4.551pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 4 succeeded with DRC/Color checks: 4 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.433pF, leaf=2.515pF, total=2.948pF
      wire lengths     : top=0.000um, trunk=3076.651um, leaf=16688.285um, total=19764.936um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.170ns max=0.214ns {3 <= 0.178ns, 19 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Skew group summary after 'Improving insertion delay':
      skew_group i_clk/func_mode: insertion delay [min=1.496, max=1.540, avg=1.523, sd=0.010], skew [0.044 vs 0.134, 100% {1.496, 1.540}] (wid=0.072 ws=0.034) (gid=1.486 gs=0.036)
    Clock network insertion delays are now [1.496ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=7.498pF fall=7.498pF), of which (rise=2.948pF fall=2.948pF) is wire, and (rise=4.551pF fall=4.551pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:10:38 mem=1765.2M) ***
Total net bbox length = 4.849e+05 (2.363e+05 2.486e+05) (ext = 2.206e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1765.2MB
Summary Report:
Instances move: 0 (out of 13697 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.849e+05 (2.363e+05 2.486e+05) (ext = 2.206e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1765.2MB
*** Finished refinePlace (0:10:38 mem=1765.2M) ***
  Moved 0 and flipped 0 of 1207 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=40, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=2914, trialRouted=13842, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 41 for routing of which 40 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13914  numIgnoredNets=13895
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 18 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.054240e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46692
[NR-eGR] Layer2(metal2)(V) length: 1.920014e+05um, number of vias: 64172
[NR-eGR] Layer3(metal3)(H) length: 2.452889e+05um, number of vias: 4441
[NR-eGR] Layer4(metal4)(V) length: 9.534448e+04um, number of vias: 617
[NR-eGR] Layer5(metal5)(H) length: 2.583669e+04um, number of vias: 69
[NR-eGR] Layer6(metal6)(V) length: 3.778880e+03um, number of vias: 0
[NR-eGR] Total length: 5.622503e+05um, number of vias: 115991
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.083470e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 57
[NR-eGR] Layer2(metal2)(V) length: 1.467200e+02um, number of vias: 58
[NR-eGR] Layer3(metal3)(H) length: 1.268520e+03um, number of vias: 37
[NR-eGR] Layer4(metal4)(V) length: 1.668230e+03um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.083470e+03um, number of vias: 152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.083470e+03um, number of vias: 152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1704.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.82 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1704.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 18  numPreroutedWires = 167
[NR-eGR] Read numTotalNets=13914  numIgnoredNets=13892
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 22 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.622376e+04um
[NR-eGR] 
[NR-eGR] Move 18 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 18 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.306872e+04um
[NR-eGR] 
[NR-eGR] Move 3 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.178160e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47881
[NR-eGR] Layer2(metal2)(V) length: 1.960944e+05um, number of vias: 65610
[NR-eGR] Layer3(metal3)(H) length: 2.534858e+05um, number of vias: 4993
[NR-eGR] Layer4(metal4)(V) length: 9.960944e+04um, number of vias: 637
[NR-eGR] Layer5(metal5)(H) length: 2.604331e+04um, number of vias: 69
[NR-eGR] Layer6(metal6)(V) length: 3.778880e+03um, number of vias: 0
[NR-eGR] Total length: 5.790118e+05um, number of vias: 119190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.676148e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1189
[NR-eGR] Layer2(metal2)(V) length: 4.093043e+03um, number of vias: 1438
[NR-eGR] Layer3(metal3)(H) length: 8.196869e+03um, number of vias: 552
[NR-eGR] Layer4(metal4)(V) length: 4.264957e+03um, number of vias: 20
[NR-eGR] Layer5(metal5)(H) length: 2.066110e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.676148e+04um, number of vias: 3199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.676148e+04um, number of vias: 3199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1704.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.28 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:02.2 real=0:00:02.2)
Set FIXED routing status on 40 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=2914, trialRouted=13842, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.3 real=0:00:02.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14115 and nets=16797 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1704.891M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'i_clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'i_clk'. Using estimated values, based on estimated route, as a fallback.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.565pF, total=3.001pF
          wire lengths     : top=0.000um, trunk=3083.470um, leaf=16761.480um, total=19844.950um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.171ns max=0.215ns {5 <= 0.178ns, 17 <= 0.222ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Skew group summary eGRPC initial state:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Clock network insertion delays are now [1.497ns, 1.542ns] average 1.524ns std.dev 0.010ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.565pF, total=3.001pF
          wire lengths     : top=0.000um, trunk=3083.470um, leaf=16761.480um, total=19844.950um
        Clock DAG net violations eGRPC after moving buffers:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.171ns max=0.215ns {5 <= 0.178ns, 17 <= 0.222ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Skew group summary eGRPC after moving buffers:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Clock network insertion delays are now [1.497ns, 1.542ns] average 1.524ns std.dev 0.010ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group i_clk/func_mode from 0.568ns to 1.542ns.
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 169 long paths. The largest offset applied was 0.008ns
          
          Skew Group Offsets:
          
          ---------------------------------------------------------------------------------------------
          Skew Group         Num.     Num.       Offset        Max        Previous Max.    Current Max.
                             Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ---------------------------------------------------------------------------------------------
          i_clk/func_mode    1167       169       14.482%      0.008ns       1.542ns         1.534ns
          ---------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.005       145
            0.005      and above      24
          -------------------------------
          
          Mean=0.003ns Median=0.003ns Std.Dev=0.002ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'i_clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'i_clk'. Using estimated values, based on estimated route, as a fallback.
100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 21, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 20, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 21, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 20, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.565pF, total=3.001pF
          wire lengths     : top=0.000um, trunk=3083.470um, leaf=16761.480um, total=19844.950um
        Clock DAG net violations eGRPC after downsizing:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.171ns max=0.215ns {5 <= 0.178ns, 17 <= 0.222ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Skew group summary eGRPC after downsizing:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Clock network insertion delays are now [1.497ns, 1.542ns] average 1.524ns std.dev 0.010ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
          cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
          cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
          sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.565pF, total=3.001pF
          wire lengths     : top=0.000um, trunk=3083.470um, leaf=16761.480um, total=19844.950um
        Clock DAG net violations eGRPC after DRV fixing:
          Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
          Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.171ns max=0.215ns {5 <= 0.178ns, 17 <= 0.222ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Skew group summary eGRPC after DRV fixing:
          skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
        Clock network insertion delays are now [1.497ns, 1.542ns] average 1.524ns std.dev 0.010ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net i_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 21 insts, 42 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:10:42 mem=1762.1M) ***
Total net bbox length = 4.849e+05 (2.363e+05 2.486e+05) (ext = 2.206e+04)
Density distribution unevenness ratio = 57.063%
Move report: Detail placement moves 37 insts, mean move: 3.85 um, max move: 11.24 um
	Max move on inst (top0/control_0/U656): (807.24, 556.76) --> (801.04, 551.72)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1762.1MB
Summary Report:
Instances move: 37 (out of 13697 movable)
Instances flipped: 0
Mean displacement: 3.85 um
Max displacement: 11.24 um (Instance: top0/control_0/U656) (807.24, 556.76) -> (801.04, 551.72)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.850e+05 (2.363e+05 2.487e+05) (ext = 2.206e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1762.1MB
*** Finished refinePlace (0:10:42 mem=1762.1M) ***
  Moved 0 and flipped 0 of 1207 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.2 real=0:00:04.2)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
    cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
    cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
    sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.437pF, leaf=2.565pF, total=3.001pF
    wire lengths     : top=0.000um, trunk=3083.470um, leaf=16761.480um, total=19844.950um
  Clock DAG net violations before routing clock trees:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 14 <= 0.178ns, 2 <= 0.222ns}
    Leaf  : target=0.222ns count=22 avg=0.194ns sd=0.013ns min=0.171ns max=0.215ns {5 <= 0.178ns, 17 <= 0.222ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
   Logics: XMD: 1 
  Primary reporting skew group before routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
  Skew group summary before routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=1.497, max=1.542, avg=1.524, sd=0.010], skew [0.044 vs 0.134, 100% {1.497, 1.542}] (wid=0.070 ws=0.034) (gid=1.488 gs=0.035)
  Clock network insertion delays are now [1.497ns, 1.542ns] average 1.524ns std.dev 0.010ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=2914, trialRouted=13842, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 41 for routing of which 40 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13914  numIgnoredNets=13895
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 18 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.054240e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46692
[NR-eGR] Layer2(metal2)(V) length: 1.920014e+05um, number of vias: 64172
[NR-eGR] Layer3(metal3)(H) length: 2.452889e+05um, number of vias: 4441
[NR-eGR] Layer4(metal4)(V) length: 9.534448e+04um, number of vias: 617
[NR-eGR] Layer5(metal5)(H) length: 2.583669e+04um, number of vias: 69
[NR-eGR] Layer6(metal6)(V) length: 3.778880e+03um, number of vias: 0
[NR-eGR] Total length: 5.622503e+05um, number of vias: 115991
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.083470e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 57
[NR-eGR] Layer2(metal2)(V) length: 1.467200e+02um, number of vias: 58
[NR-eGR] Layer3(metal3)(H) length: 1.268520e+03um, number of vias: 37
[NR-eGR] Layer4(metal4)(V) length: 1.668230e+03um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.083470e+03um, number of vias: 152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.083470e+03um, number of vias: 152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1704.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.77 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1704.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 18  numPreroutedWires = 167
[NR-eGR] Read numTotalNets=13914  numIgnoredNets=13892
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 22 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.622376e+04um
[NR-eGR] 
[NR-eGR] Move 18 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 18 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.306872e+04um
[NR-eGR] 
[NR-eGR] Move 3 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.178160e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 47881
[NR-eGR] Layer2(metal2)(V) length: 1.960944e+05um, number of vias: 65610
[NR-eGR] Layer3(metal3)(H) length: 2.534858e+05um, number of vias: 4993
[NR-eGR] Layer4(metal4)(V) length: 9.960944e+04um, number of vias: 637
[NR-eGR] Layer5(metal5)(H) length: 2.604331e+04um, number of vias: 69
[NR-eGR] Layer6(metal6)(V) length: 3.778880e+03um, number of vias: 0
[NR-eGR] Total length: 5.790118e+05um, number of vias: 119190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.676148e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1189
[NR-eGR] Layer2(metal2)(V) length: 4.093043e+03um, number of vias: 1438
[NR-eGR] Layer3(metal3)(H) length: 8.196869e+03um, number of vias: 552
[NR-eGR] Layer4(metal4)(V) length: 4.264957e+03um, number of vias: 20
[NR-eGR] Layer5(metal5)(H) length: 2.066110e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.676148e+04um, number of vias: 3199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.676148e+04um, number of vias: 3199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1704.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.42 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/.rgfFtE1xg
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.3 real=0:00:02.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 41 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 40 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/30 14:36:18, mem=1370.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 30 14:36:18 2020
#
#WARNING (NRDB-733) PIN Px[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_clk in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_rst in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_start in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jun 30 14:36:19 2020
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 16795 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1417.91 (MB), peak = 1508.39 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Tue Jun 30 14:36:23 2020
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 17.05 (MB)
#Total memory = 1418.14 (MB)
#Peak memory = 1508.39 (MB)
#
#
#Start global routing on Tue Jun 30 14:36:23 2020
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jun 30 14:36:23 2020
#
#Start routing resource analysis on Tue Jun 30 14:36:23 2020
#
#Routing resource analysis is done on Tue Jun 30 14:36:23 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1898         781       32041    50.80%
#  metal2         V        1723         696       32041    34.04%
#  metal3         H        1902         777       32041    34.28%
#  metal4         V        1703         716       32041    41.25%
#  metal5         H        1901         778       32041    41.02%
#  metal6         V         433         171       32041    34.42%
#  --------------------------------------------------------------
#  Total                   9562      28.96%      192246    39.30%
#
#  41 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 30 14:36:23 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.51 (MB), peak = 1508.39 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.15 (MB), peak = 1508.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1444.96 (MB), peak = 1508.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.10 (MB), peak = 1508.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2915 (skipped).
#Total number of selected nets for routing = 40.
#Total number of unselected nets (but routable) for routing = 13842 (skipped).
#Total number of nets in the design = 16797.
#
#13842 skipped nets do not have any wires.
#40 routable nets have only global wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40               0  
#------------------------------------------------
#        Total                 40               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40           13842  
#------------------------------------------------
#        Total                 40           13842  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 19244 um.
#Total half perimeter of net bounding box = 9746 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3864 um.
#Total wire length on LAYER metal3 = 9232 um.
#Total wire length on LAYER metal4 = 5956 um.
#Total wire length on LAYER metal5 = 193 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2772
#Up-Via Summary (total 2772):
#           
#-----------------------
# metal1           1245
# metal2           1019
# metal3            494
# metal4             14
#-----------------------
#                  2772 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 426.9
#Average of max src_to_sink distance for priority net 187.4
#Average of ave src_to_sink distance for priority net 115.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 27.01 (MB)
#Total memory = 1445.16 (MB)
#Peak memory = 1508.39 (MB)
#
#Finished global routing on Tue Jun 30 14:36:26 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.11 (MB), peak = 1508.39 (MB)
#Start Track Assignment.
#Done with 800 horizontal wires in 2 hboxes and 785 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 20820 um.
#Total half perimeter of net bounding box = 9746 um.
#Total wire length on LAYER metal1 = 1730 um.
#Total wire length on LAYER metal2 = 3831 um.
#Total wire length on LAYER metal3 = 9072 um.
#Total wire length on LAYER metal4 = 5982 um.
#Total wire length on LAYER metal5 = 203 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2772
#Up-Via Summary (total 2772):
#           
#-----------------------
# metal1           1245
# metal2           1019
# metal3            494
# metal4             14
#-----------------------
#                  2772 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.12 (MB), peak = 1508.39 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 28.08 (MB)
#Total memory = 1429.13 (MB)
#Peak memory = 1508.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 20.7% required routing.
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1451.51 (MB), peak = 1508.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1451.59 (MB), peak = 1508.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 20634 um.
#Total half perimeter of net bounding box = 9746 um.
#Total wire length on LAYER metal1 = 7 um.
#Total wire length on LAYER metal2 = 509 um.
#Total wire length on LAYER metal3 = 10453 um.
#Total wire length on LAYER metal4 = 9478 um.
#Total wire length on LAYER metal5 = 187 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 3861
#Up-Via Summary (total 3861):
#           
#-----------------------
# metal1           1245
# metal2           1248
# metal3           1355
# metal4             13
#-----------------------
#                  3861 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -1.07 (MB)
#Total memory = 1428.07 (MB)
#Peak memory = 1508.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -1.05 (MB)
#Total memory = 1428.08 (MB)
#Peak memory = 1508.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 59.69 (MB)
#Total memory = 1429.90 (MB)
#Peak memory = 1508.39 (MB)
#Number of warnings = 41
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 30 14:36:37 2020
#
% End globalDetailRoute (date=06/30 14:36:37, total cpu=0:00:19.2, real=0:00:19.0, peak res=1443.6M, current mem=1429.9M)
        NanoRoute done. (took cpu=0:00:19.2 real=0:00:19.1)
      Clock detailed routing done.
Checking guided vs. routed lengths for 41 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           5
        50.000     100.000           4
       100.000     150.000           3
       150.000     200.000          15
       200.000     250.000           7
       250.000     300.000           2
       300.000     350.000           0
       350.000     400.000           4
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          19
        0.000      2.000          14
        2.000      4.000           5
        4.000      6.000           1
        6.000      8.000           0
        8.000     10.000           1
       10.000     12.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net top0/CTS_78 (64 terminals)
    Guided length:  max path =   154.840um, total =   793.588um
    Routed length:  max path =   157.320um, total =   920.720um
    Deviation:      max path =     1.602%,  total =    16.020%

    Net top0/control_0/CTS_51 (53 terminals)
    Guided length:  max path =   164.820um, total =   584.860um
    Routed length:  max path =   168.300um, total =   678.210um
    Deviation:      max path =     2.111%,  total =    15.961%

    Net top0/control_0/CTS_50 (65 terminals)
    Guided length:  max path =   194.000um, total =   733.800um
    Routed length:  max path =   194.200um, total =   850.340um
    Deviation:      max path =     0.103%,  total =    15.882%

    Net top0/control_0/CTS_46 (60 terminals)
    Guided length:  max path =   150.720um, total =   689.000um
    Routed length:  max path =   152.960um, total =   783.160um
    Deviation:      max path =     1.486%,  total =    13.666%

    Net top0/CTS_87 (59 terminals)
    Guided length:  max path =   231.740um, total =   831.520um
    Routed length:  max path =   221.160um, total =   942.210um
    Deviation:      max path =    -4.565%,  total =    13.312%

    Net top0/control_0/CTS_48 (51 terminals)
    Guided length:  max path =   160.100um, total =   588.520um
    Routed length:  max path =   161.780um, total =   666.660um
    Deviation:      max path =     1.049%,  total =    13.277%

    Net top0/CTS_70 (51 terminals)
    Guided length:  max path =   266.480um, total =   737.329um
    Routed length:  max path =   265.720um, total =   825.560um
    Deviation:      max path =    -0.285%,  total =    11.966%

    Net top0/control_0/CTS_57 (57 terminals)
    Guided length:  max path =   207.298um, total =   747.287um
    Routed length:  max path =   229.280um, total =   807.800um
    Deviation:      max path =    10.604%,  total =     8.098%

    Net top0/control_0/CTS_47 (48 terminals)
    Guided length:  max path =   198.680um, total =   637.600um
    Routed length:  max path =   199.560um, total =   701.880um
    Deviation:      max path =     0.443%,  total =    10.082%

    Net top0/control_0/CTS_54 (59 terminals)
    Guided length:  max path =   173.220um, total =   681.029um
    Routed length:  max path =   174.900um, total =   743.040um
    Deviation:      max path =     0.970%,  total =     9.105%

Set FIXED routing status on 40 net(s)
Set FIXED placed status on 39 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=16756, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 40  numPreroutedWires = 4407
[NR-eGR] Read numTotalNets=13914  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 13842 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13842 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.378335e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      90( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       4( 0.01%)   ( 0.01%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       96( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 6.820000e+00um, number of vias: 47880
[NR-eGR] Layer2(metal2)(V) length: 1.925965e+05um, number of vias: 65419
[NR-eGR] Layer3(metal3)(H) length: 2.436926e+05um, number of vias: 5971
[NR-eGR] Layer4(metal4)(V) length: 9.835700e+04um, number of vias: 1157
[NR-eGR] Layer5(metal5)(H) length: 3.724406e+04um, number of vias: 167
[NR-eGR] Layer6(metal6)(V) length: 8.027880e+03um, number of vias: 0
[NR-eGR] Total length: 5.799249e+05um, number of vias: 120594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=2914, trialRouted=13842, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:22.6 real=0:00:22.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14115 and nets=16797 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1767.711M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'i_clk' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'i_clk'. Using estimated values, based on estimated route, as a fallback.
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
    cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
    cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
    sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
    wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
    Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
   Logics: XMD: 1 
  Primary reporting skew group after routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
  Skew group summary after routing clock trees:
    skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
  Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
  CCOpt::Phase::Routing done. (took cpu=0:00:23.0 real=0:00:23.0)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'i_clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
      wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 65 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group i_clk/func_mode from 0.568ns to 1.540ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
      wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Skew group summary PostConditioning after DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 41, nets tested: 41, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
      wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
      cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
      cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
      sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
      wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
      Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
    Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net i_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=14115 and nets=16797 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1767.711M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 16756 (unrouted=2914, trialRouted=13842, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2883, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                         0          0.000       0.000
  Inverters                      39       1828.008       2.135
  Integrated Clock Gates          0          0.000       0.000
  Non-Integrated Clock Gates      0          0.000       0.000
  Clock Logic                     1       8774.314       0.004
  All                            40      10602.322       2.139
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3090.070
  Leaf      17543.760
  Total     20633.830
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    2.139    0.434    2.572
  Leaf     2.412    2.620    5.032
  Total    4.551    3.054    7.604
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1167     2.412     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.004       0.000      0.004    [0.004]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                 Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.222      19       0.150       0.042      0.000    0.199    {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}         -
  Leaf        0.222      22       0.195       0.013      0.172    0.216    {4 <= 0.178ns, 18 <= 0.222ns}                                     -
  -------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name       Type        Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  INV12CK    inverter     32       1599.898
  INV8CK     inverter      5        171.864
  INV6CK     inverter      2         56.246
  XMD        logic         1       8774.314
  ------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    i_clk/func_mode    1.495     1.540     0.045       0.134         0.026           0.012           1.523        0.010     100% {1.495, 1.540}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    i_clk/func_mode    1.495     1.540     0.045       0.134         0.026           0.012           1.523        0.010     100% {1.495, 1.540}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1853.7)
Total number of fetched objects 13914
Total number of fetched objects 13914
End delay calculation. (MEM=1910.86 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1910.86 CPU=0:00:01.9 REAL=0:00:02.0)
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.52265
	 Executing: set_clock_latency -source -early -max -rise -1.02265 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.52265
	 Executing: set_clock_latency -source -late -max -rise -1.02265 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.27819
	 Executing: set_clock_latency -source -early -max -fall -0.778191 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.27819
	 Executing: set_clock_latency -source -late -max -fall -0.778191 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.747835
	 Executing: set_clock_latency -source -early -min -rise -0.247835 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.747835
	 Executing: set_clock_latency -source -late -min -rise -0.247835 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.641987
	 Executing: set_clock_latency -source -early -min -fall -0.141987 [get_pins i_clk]
	Clock: i_clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.641987
	 Executing: set_clock_latency -source -late -min -fall -0.141987 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.747835
	 Executing: set_clock_latency -source -early -min -rise -0.247835 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.747835
	 Executing: set_clock_latency -source -late -min -rise -0.247835 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.641987
	 Executing: set_clock_latency -source -early -min -fall -0.141987 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.641987
	 Executing: set_clock_latency -source -late -min -fall -0.141987 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.52265
	 Executing: set_clock_latency -source -early -max -rise -1.02265 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.52265
	 Executing: set_clock_latency -source -late -max -rise -1.02265 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.27819
	 Executing: set_clock_latency -source -early -max -fall -0.778191 [get_pins i_clk]
	Clock: i_clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.27819
	 Executing: set_clock_latency -source -late -max -fall -0.778191 [get_pins i_clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=39, icg=0, nicg=0, l=1, total=40
  cell areas       : b=0.000um^2, i=1828.008um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=10602.322um^2
  cell capacitance : b=0.000pF, i=2.135pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=2.139pF
  sink capacitance : count=1167, total=2.412pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.434pF, leaf=2.620pF, total=3.054pF
  wire lengths     : top=0.000um, trunk=3090.070um, leaf=17543.760um, total=20633.830um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.222ns count=19 avg=0.150ns sd=0.042ns min=0.000ns max=0.199ns {1 <= 0.044ns, 2 <= 0.133ns, 13 <= 0.178ns, 3 <= 0.222ns}
  Leaf  : target=0.222ns count=22 avg=0.195ns sd=0.013ns min=0.172ns max=0.216ns {4 <= 0.178ns, 18 <= 0.222ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INV12CK: 32 INV8CK: 5 INV6CK: 2 
 Logics: XMD: 1 
Primary reporting skew group after update timingGraph:
  skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
Skew group summary after update timingGraph:
  skew_group i_clk/func_mode: insertion delay [min=1.495, max=1.540, avg=1.523, sd=0.010], skew [0.045 vs 0.134, 100% {1.495, 1.540}] (wid=0.064 ws=0.026) (gid=1.489 gs=0.038)
Clock network insertion delays are now [1.495ns, 1.540ns] average 1.523ns std.dev 0.010ns
Logging CTS constraint violations...
  Clock tree i_clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree i_clk at (575.050,1498.740), in power domain auto-default. Achieved capacitance of 0.004pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group i_clk/func_mode. Achieved longest insertion delay of 1.540ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:03.9 real=0:00:03.9)
Copying last skew targets (including wire skew targets) from i_clk/func_mode to i_clk/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from i_clk/func_mode to i_clk/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:49.8 real=0:00:49.8)
Runtime Summary
===============
Clock Runtime:  (33%) Core CTS          16.81 (Init 2.31, Construction 10.34, Implementation 1.95, eGRPC 1.22, PostConditioning 0.36, Other 0.64)
Clock Runtime:  (61%) CTS services      30.66 (RefinePlace 2.51, EarlyGlobalClock 4.47, NanoRoute 19.14, ExtractRC 0.64, TimingAnalysis 3.90)
Clock Runtime:   (4%) Other CTS          2.28 (Init 1.37, CongRepair 0.91)
Clock Runtime: (100%) Total             49.76

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
WARNING   IMPCCOPT-2171        5  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        5  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 32 warning(s), 0 error(s)

#% End ccopt_design (date=06/30 14:36:43, total cpu=0:00:49.9, real=0:00:50.0, peak res=1464.0M, current mem=1464.0M)
<CMD> ctd_win -id ctd_window
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1805.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1819.14)
Total number of fetched objects 13914
End delay calculation. (MEM=1894.73 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1894.73 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:11:18 mem=1894.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  1.804  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):| -0.400  | -0.400  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.547%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.72 sec
Total Real time: 6.0 sec
Total Memory Usage: 1836.496094 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1467.3M, totSessionCpu=0:11:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1858.5M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1842.16)
Total number of fetched objects 13914
End delay calculation. (MEM=1899.75 CPU=0:00:04.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1899.75 CPU=0:00:04.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:11:31 mem=1899.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.054  |
|           TNS (ns):| -0.400  |
|    Violating Paths:|   14    |
|          All Paths:|  2335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.547%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1464.6M, totSessionCpu=0:11:32 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1828.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.0M) ***
*** Starting optimizing excluded clock nets MEM= 1828.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.0M) ***
Info: Done creating the CCOpt slew target map.

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.054
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*info: 32 io nets excluded
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 935 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -0.400 Density 24.55
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.054|   -0.054|  -0.400|   -0.400|    24.55%|   0:00:00.0| 2010.0M|av_func_mode_max|  reg2reg| top0/control_0/d1/Px_reg[31]/D                |
|   0.000|    0.000|   0.000|    0.000|    24.59%|   0:00:07.0| 2075.1M|av_func_mode_max|       NA| NA                                            |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:07.0 mem=2075.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=2075.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.59
*** Starting refinePlace (0:11:58 mem=2075.1M) ***
Total net bbox length = 4.860e+05 (2.371e+05 2.489e+05) (ext = 2.206e+04)
Density distribution unevenness ratio = 57.069%
Density distribution unevenness ratio = 57.069%
Move report: Detail placement moves 81 insts, mean move: 2.55 um, max move: 8.14 um
	Max move on inst (top0/control_0/d0/add_2733/FE_RC_2375_0): (686.96, 697.88) --> (683.86, 692.84)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2075.1MB
Summary Report:
Instances move: 81 (out of 13693 movable)
Instances flipped: 0
Mean displacement: 2.55 um
Max displacement: 8.14 um (Instance: top0/control_0/d0/add_2733/FE_RC_2375_0) (686.96, 697.88) -> (683.86, 692.84)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 4.862e+05 (2.372e+05 2.490e+05) (ext = 2.206e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2075.1MB
*** Finished refinePlace (0:11:59 mem=2075.1M) ***
*** maximum move = 8.14 um ***
*** Finished re-routing un-routed nets (2075.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2075.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 24.59
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.4 real=0:00:10.0 mem=2075.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 24.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    24.59%|        -|   0.000|   0.000|   0:00:00.0| 2033.9M|
|    24.57%|       35|   0.001|   0.000|   0:00:03.0| 2035.6M|
|    24.57%|        0|   0.001|   0.000|   0:00:00.0| 2035.6M|
|    24.56%|        8|   0.002|   0.000|   0:00:01.0| 2035.6M|
|    24.56%|        0|   0.002|   0.000|   0:00:00.0| 2035.6M|
|    24.54%|       29|   0.002|   0.000|   0:00:01.0| 2035.6M|
|    24.54%|        0|   0.002|   0.000|   0:00:00.0| 2035.6M|
|    24.54%|        0|   0.002|   0.000|   0:00:01.0| 2035.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 24.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.9) (real = 0:00:10.0) **
*** Starting refinePlace (0:12:09 mem=2035.6M) ***
Total net bbox length = 4.858e+05 (2.370e+05 2.488e+05) (ext = 2.206e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2035.6MB
Summary Report:
Instances move: 0 (out of 13651 movable)
Instances flipped: 19
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.858e+05 (2.370e+05 2.488e+05) (ext = 2.206e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2035.6MB
*** Finished refinePlace (0:12:10 mem=2035.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2035.6M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2035.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1902.07M, totSessionCpu=0:12:10).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 40  numPreroutedWires = 4407
[NR-eGR] Read numTotalNets=13904  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13832 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13832 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.385946e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      91( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       95( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 6.820000e+00um, number of vias: 47843
[NR-eGR] Layer2(metal2)(V) length: 1.924274e+05um, number of vias: 65443
[NR-eGR] Layer3(metal3)(H) length: 2.434682e+05um, number of vias: 6028
[NR-eGR] Layer4(metal4)(V) length: 9.828196e+04um, number of vias: 1201
[NR-eGR] Layer5(metal5)(H) length: 3.813239e+04um, number of vias: 174
[NR-eGR] Layer6(metal6)(V) length: 8.422400e+03um, number of vias: 0
[NR-eGR] Total length: 5.807391e+05um, number of vias: 120689
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1878.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.79 seconds
Extraction called for design 'CHIP' of instances=14108 and nets=14839 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1876.195M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1929.43)
Total number of fetched objects 13904
End delay calculation. (MEM=1932.86 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1932.86 CPU=0:00:03.0 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  24.54|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  24.54| 0:00:00.0|  2024.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2024.4M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.230%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=14108 and nets=14839 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1855.441M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1855.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2642 numPGBlocks=8434 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 40  numPreroutedWires = 4407
[NR-eGR] Read numTotalNets=13904  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13832 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13832 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.385946e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      91( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       95( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1866.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1880.72)
Total number of fetched objects 13904
End delay calculation. (MEM=1923.04 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1923.04 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:12:25 mem=1923.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1536.1M, totSessionCpu=0:12:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  1.803  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.544%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 1534.4M, totSessionCpu=0:12:26 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1786.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1793.22)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 13904
End delay calculation. (MEM=1866.81 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1866.81 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:12:32 mem=1866.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.136  |  0.136  |   N/A   |  1.976  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 24.544%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.85 sec
Total Real time: 6.0 sec
Total Memory Usage: 1784.09375 Mbytes
<CMD> saveDesign dbs2/cts
#% Begin save design ... (date=06/30 14:40:13, mem=1430.5M)
% Begin Save netlist data ... (date=06/30 14:40:13, mem=1431.4M)
Writing Binary DB to dbs2/cts.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/30 14:40:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1432.7M, current mem=1432.7M)
% Begin Save AAE data ... (date=06/30 14:40:14, mem=1432.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/30 14:40:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1432.7M, current mem=1432.7M)
% Begin Save clock tree data ... (date=06/30 14:40:14, mem=1433.0M)
% End Save clock tree data ... (date=06/30 14:40:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1433.0M, current mem=1433.0M)
Saving preference file dbs2/cts.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/30 14:40:15, mem=1433.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/30 14:40:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1433.4M, current mem=1433.4M)
Saving Drc markers ...
... 154 markers are saved ...
... 154 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/30 14:40:15, mem=1433.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/30 14:40:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1433.6M, current mem=1433.6M)
% Begin Save routing data ... (date=06/30 14:40:15, mem=1433.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1792.1M) ***
% End Save routing data ... (date=06/30 14:40:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1434.6M, current mem=1434.6M)
Saving property file dbs2/cts.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1792.1M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/30 14:40:16, mem=1434.6M)
% End Save power constraints data ... (date=06/30 14:40:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1434.6M, current mem=1434.6M)
Saving rc congestion map dbs2/cts.dat/CHIP.congmap.gz ...
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design cts.dat
#% End save design ... (date=06/30 14:40:17, total cpu=0:00:01.6, real=0:00:04.0, peak res=1434.6M, current mem=1430.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setMultiCpuUsage -localCpu 4 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 30 seconds.
Submit command for task runs will be: local
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.08 (MB), peak = 1594.60 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1788.1M, init mem=1788.1M)
IO instance overlap:44
*info: Placed = 13690          (Fixed = 39)
*info: Unplaced = 0           
Placement Density:24.54%(273942/1116119)
Placement Density (including fixed std cells):24.54%(273942/1116119)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1788.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (40) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1788.1M) ***
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.16 (MB), peak = 1594.60 (MB)

globalDetailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Jun 30 14:41:58 2020
#
#Generating timing data, please wait...
#13904 total nets, 40 already routed, 40 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
Total number of fetched objects 13904
End delay calculation. (MEM=2191.88 CPU=0:00:02.8 REAL=0:00:01.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:17, elapsed time = 00:00:10, memory = 1632.59 (MB), peak = 1632.59 (MB)
#Library Standard Delay: 53.60ps
#Slack threshold: 107.20ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1703.31 (MB), peak = 1703.32 (MB)
#Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1716.62 (MB), peak = 1716.62 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1717.70 (MB), peak = 1718.61 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
CHIP
CHIP
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:28, elapsed time = 00:00:19, memory = 1480.72 (MB), peak = 1718.61 (MB)
#Done generating timing data.
#WARNING (NRDB-733) PIN Px[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_clk in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_rst in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_start in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_70091.tif.gz ...
#Read in timing information for 32 ports, 13722 instances from timing file .timing_file_70091.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jun 30 14:42:18 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 14837 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.38 (MB), peak = 1718.61 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.82 (MB), peak = 1718.61 (MB)
#Using multithreading with 4 threads.
#Merging special wires using 4 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 852.190 660.120 ) on metal1 for NET top0/control_0/CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 835.450 660.120 ) on metal1 for NET top0/control_0/CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 693.470 503.800 ) on metal1 for NET top0/control_0/CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 938.370 655.000 ) on metal1 for NET top0/control_0/CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 670.650 982.680 ) on metal1 for NET top0/CTS_86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 676.730 705.400 ) on metal1 for NET top0/control_0/CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 673.630 700.440 ) on metal1 for NET top0/control_0/CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 609.890 644.920 ) on metal1 for NET top0/CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#6 routed nets are extracted.
#    6 (0.04%) extracted nets are partially routed.
#34 routed net(s) are imported.
#13832 (93.21%) nets are without wires.
#967 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 14839.
#
#
#Finished routing data preparation on Tue Jun 30 14:42:18 2020
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 1514.06 (MB)
#Peak memory = 1718.61 (MB)
#
#
#Start global routing on Tue Jun 30 14:42:18 2020
#
#Number of eco nets is 6
#
#Start global routing data preparation on Tue Jun 30 14:42:18 2020
#
#Start routing resource analysis on Tue Jun 30 14:42:18 2020
#
#Routing resource analysis is done on Tue Jun 30 14:42:18 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1898         781       32041    50.80%
#  metal2         V        1723         696       32041    34.04%
#  metal3         H        1902         777       32041    34.28%
#  metal4         V        1703         716       32041    41.25%
#  metal5         H        1901         778       32041    41.02%
#  metal6         V         433         171       32041    34.42%
#  --------------------------------------------------------------
#  Total                   9562      28.96%      192246    39.30%
#
#  41 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 30 14:42:18 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.74 (MB), peak = 1718.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.32 (MB), peak = 1718.61 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1577.78 (MB), peak = 1718.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.88 (MB), peak = 1718.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 13872.
#Total number of nets in the design = 14839.
#
#13838 routable nets have only global wires.
#34 routable nets have only detail routed wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#34 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6           13832  
#------------------------------------------------
#        Total                  6           13832  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40           13832  
#------------------------------------------------
#        Total                 40           13832  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       81(0.38%)     18(0.08%)      2(0.01%)      1(0.00%)   (0.48%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     81(0.07%)     18(0.02%)      2(0.00%)      1(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.00% H + 0.17% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 541671 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 5433 um.
#Total wire length on LAYER metal2 = 166241 um.
#Total wire length on LAYER metal3 = 218267 um.
#Total wire length on LAYER metal4 = 104779 um.
#Total wire length on LAYER metal5 = 45287 um.
#Total wire length on LAYER metal6 = 1663 um.
#Total number of vias = 77126
#Up-Via Summary (total 77126):
#           
#-----------------------
# metal1          45007
# metal2          26671
# metal3           4626
# metal4            792
# metal5             30
#-----------------------
#                 77126 
#
#Total number of involved regular nets 1930
#Maximum src to sink distance  1180.9
#Average of max src_to_sink distance  155.2
#Average of ave src_to_sink distance  95.9
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 232.5
#Average of max src_to_sink distance for priority net 188.0
#Average of ave src_to_sink distance for priority net 109.0
#Max overcon = 7 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 69.03 (MB)
#Total memory = 1583.09 (MB)
#Peak memory = 1718.61 (MB)
#
#Finished global routing on Tue Jun 30 14:42:23 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.07 (MB), peak = 1718.61 (MB)
#Start Track Assignment.
#Done with 17907 horizontal wires in 2 hboxes and 17776 vertical wires in 2 hboxes.
#Done with 4153 horizontal wires in 2 hboxes and 4752 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      5465.44 	  0.00%  	  0.00% 	  0.00%
# metal2    164606.13 	  0.08%  	  0.00% 	  0.00%
# metal3    202749.71 	  0.08%  	  0.00% 	  0.00%
# metal4     95374.16 	  0.02%  	  0.00% 	  0.01%
# metal5     45309.22 	  0.00%  	  0.00% 	  0.00%
# metal6      1688.48 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      515193.14  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 578469 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 31591 um.
#Total wire length on LAYER metal2 = 164230 um.
#Total wire length on LAYER metal3 = 229021 um.
#Total wire length on LAYER metal4 = 106044 um.
#Total wire length on LAYER metal5 = 45894 um.
#Total wire length on LAYER metal6 = 1688 um.
#Total number of vias = 77126
#Up-Via Summary (total 77126):
#           
#-----------------------
# metal1          45007
# metal2          26671
# metal3           4626
# metal4            792
# metal5             30
#-----------------------
#                 77126 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1557.70 (MB), peak = 1718.61 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 45.27 (MB)
#Total memory = 1546.96 (MB)
#Peak memory = 1718.61 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        6        0        6
#	metal2        3        5        8
#	Totals        9        5       14
#152 out of 14108 instances (1.1%) need to be verified(marked ipoed), dirty area=0.2%.
#2.7% of the total area is being checked for drcs
#2.7% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        6        0        6
#	metal2        3        5        8
#	Totals        9        5       14
#cpu time = 00:01:34, elapsed time = 00:00:24, memory = 1692.48 (MB), peak = 1718.61 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1693.84 (MB), peak = 1718.61 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.86 (MB), peak = 1718.61 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.86 (MB), peak = 1718.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 598700 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42070 um.
#Total wire length on LAYER metal2 = 187676 um.
#Total wire length on LAYER metal3 = 195246 um.
#Total wire length on LAYER metal4 = 124740 um.
#Total wire length on LAYER metal5 = 46725 um.
#Total wire length on LAYER metal6 = 2244 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:36
#Elapsed time = 00:00:25
#Increased memory = -5.52 (MB)
#Total memory = 1541.45 (MB)
#Peak memory = 1718.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1542.82 (MB), peak = 1718.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 598700 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42070 um.
#Total wire length on LAYER metal2 = 187676 um.
#Total wire length on LAYER metal3 = 195246 um.
#Total wire length on LAYER metal4 = 124740 um.
#Total wire length on LAYER metal5 = 46725 um.
#Total wire length on LAYER metal6 = 2244 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 598700 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42070 um.
#Total wire length on LAYER metal2 = 187676 um.
#Total wire length on LAYER metal3 = 195246 um.
#Total wire length on LAYER metal4 = 124740 um.
#Total wire length on LAYER metal5 = 46725 um.
#Total wire length on LAYER metal6 = 2244 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 1653.13 (MB), peak = 1718.61 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jun 30 14:42:56 2020
#
#
#Start Post Route Wire Spread.
#Done with 2863 horizontal wires in 3 hboxes and 2611 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 603953 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42193 um.
#Total wire length on LAYER metal2 = 188776 um.
#Total wire length on LAYER metal3 = 197408 um.
#Total wire length on LAYER metal4 = 126376 um.
#Total wire length on LAYER metal5 = 46902 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1657.11 (MB), peak = 1718.61 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1541.56 (MB), peak = 1718.61 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 603953 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42193 um.
#Total wire length on LAYER metal2 = 188776 um.
#Total wire length on LAYER metal3 = 197408 um.
#Total wire length on LAYER metal4 = 126376 um.
#Total wire length on LAYER metal5 = 46902 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#detailRoute Statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:00:32
#Increased memory = -6.75 (MB)
#Total memory = 1540.21 (MB)
#Peak memory = 1718.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:35
#Elapsed time = 00:01:01
#Increased memory = 77.35 (MB)
#Total memory = 1510.51 (MB)
#Peak memory = 1718.61 (MB)
#Number of warnings = 29
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 30 14:42:59 2020
#

detailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Tue Jun 30 14:42:59 2020
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN Px[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_clk in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_rst in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_start in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_70091.tif.gz ...
#Read in timing information for 32 ports, 13722 instances from timing file .timing_file_70091.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Using multithreading with 4 threads.
#Start routing data preparation on Tue Jun 30 14:43:00 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 14837 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.55 (MB), peak = 1718.61 (MB)
#Merging special wires using 4 threads...
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1521.28 (MB), peak = 1718.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 603953 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42193 um.
#Total wire length on LAYER metal2 = 188776 um.
#Total wire length on LAYER metal3 = 197408 um.
#Total wire length on LAYER metal4 = 126376 um.
#Total wire length on LAYER metal5 = 46902 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:08
#Increased memory = 8.25 (MB)
#Total memory = 1519.87 (MB)
#Peak memory = 1718.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1521.46 (MB), peak = 1718.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 603953 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42193 um.
#Total wire length on LAYER metal2 = 188776 um.
#Total wire length on LAYER metal3 = 197408 um.
#Total wire length on LAYER metal4 = 126376 um.
#Total wire length on LAYER metal5 = 46902 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 603953 um.
#Total half perimeter of net bounding box = 516885 um.
#Total wire length on LAYER metal1 = 42193 um.
#Total wire length on LAYER metal2 = 188776 um.
#Total wire length on LAYER metal3 = 197408 um.
#Total wire length on LAYER metal4 = 126376 um.
#Total wire length on LAYER metal5 = 46902 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 81299
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 81296 (100.0%)
#Up-Via Summary (total 81299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         46182 (100.0%)         3 (  0.0%)      46185
# metal2         27035 (100.0%)         0 (  0.0%)      27035
# metal3          7042 (100.0%)         0 (  0.0%)       7042
# metal4           987 (100.0%)         0 (  0.0%)        987
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                81296 (100.0%)         3 (  0.0%)      81299 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:15
#Increased memory = -2.29 (MB)
#Total memory = 1508.22 (MB)
#Peak memory = 1718.61 (MB)
#Number of warnings = 21
#Total number of warnings = 98
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jun 30 14:43:14 2020
#
#routeDesign: cpu time = 00:02:52, elapsed time = 00:01:16, memory = 1508.22 (MB), peak = 1718.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=14108 and nets=14839 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1983.5M)
Extracted 10.0015% (CPU Time= 0:00:00.9  MEM= 2046.2M)
Extracted 20.0014% (CPU Time= 0:00:01.0  MEM= 2046.2M)
Extracted 30.0013% (CPU Time= 0:00:01.1  MEM= 2046.2M)
Extracted 40.0012% (CPU Time= 0:00:01.2  MEM= 2046.2M)
Extracted 50.0012% (CPU Time= 0:00:03.4  MEM= 2046.2M)
Extracted 60.0011% (CPU Time= 0:00:03.7  MEM= 2046.2M)
Extracted 70.001% (CPU Time= 0:00:03.9  MEM= 2046.2M)
Extracted 80.0009% (CPU Time= 0:00:04.4  MEM= 2050.2M)
Extracted 90.0008% (CPU Time= 0:00:04.6  MEM= 2050.2M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2050.2M)
Number of Extracted Resistors     : 218070
Number of Extracted Ground Cap.   : 226405
Number of Extracted Coupling Cap. : 415940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2014.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:13.0  MEM: 2018.223M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2092.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2328.62 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2328.62 CPU=0:00:05.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2328.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2328.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2336.7)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 13904. 
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2336.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2336.7 CPU=0:00:00.2 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.067  |  1.067  |  3.118  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.544%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 34.29 sec
Total Real time: 28.0 sec
Total Memory Usage: 2104.699219 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CHIP' of instances=14108 and nets=14839 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2102.7M)
Extracted 10.0015% (CPU Time= 0:00:00.8  MEM= 2187.4M)
Extracted 20.0014% (CPU Time= 0:00:00.9  MEM= 2187.4M)
Extracted 30.0013% (CPU Time= 0:00:01.0  MEM= 2187.4M)
Extracted 40.0012% (CPU Time= 0:00:01.1  MEM= 2187.4M)
Extracted 50.0012% (CPU Time= 0:00:01.2  MEM= 2187.4M)
Extracted 60.0011% (CPU Time= 0:00:01.4  MEM= 2187.4M)
Extracted 70.001% (CPU Time= 0:00:01.6  MEM= 2187.4M)
Extracted 80.0009% (CPU Time= 0:00:02.1  MEM= 2191.4M)
Extracted 90.0008% (CPU Time= 0:00:02.2  MEM= 2191.4M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 2191.4M)
Number of Extracted Resistors     : 218070
Number of Extracted Ground Cap.   : 226405
Number of Extracted Coupling Cap. : 415940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2159.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:06.0  MEM: 2159.426M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2087.5)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2323.84 CPU=0:00:09.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2323.84 CPU=0:00:12.2 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2323.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2323.8M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2331.91)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 32. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2331.91 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2331.91 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:10.0 totSessionCpu=0:16:36 mem=2331.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.112  |   N/A   |  1.944  |   N/A   |  0.000  |
|           TNS (ns):| -45.501 | -45.501 |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   870   |   870   |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 24.544%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 23.49 sec
Total Real time: 17.0 sec
Total Memory Usage: 2042.371094 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 4 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1646.8M, totSessionCpu=0:16:39 **
#Created 428 library cell signatures
#Created 14839 NETS and 0 SPECIALNETS signatures
#Created 14108 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.27 (MB), peak = 1718.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.30 (MB), peak = 1718.61 (MB)
Begin checking placement ... (start mem=2100.5M, init mem=2100.5M)
IO instance overlap:44
*info: Placed = 13690          (Fixed = 39)
*info: Unplaced = 0           
Placement Density:24.54%(273942/1116119)
Placement Density (including fixed std cells):24.54%(273942/1116119)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=2100.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CHIP' of instances=14108 and nets=14839 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2092.5M)
Extracted 10.0015% (CPU Time= 0:00:00.7  MEM= 2157.2M)
Extracted 20.0014% (CPU Time= 0:00:00.8  MEM= 2157.2M)
Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 2157.2M)
Extracted 40.0012% (CPU Time= 0:00:02.5  MEM= 2157.2M)
Extracted 50.0012% (CPU Time= 0:00:02.6  MEM= 2157.2M)
Extracted 60.0011% (CPU Time= 0:00:02.7  MEM= 2157.2M)
Extracted 70.001% (CPU Time= 0:00:02.9  MEM= 2157.2M)
Extracted 80.0009% (CPU Time= 0:00:03.3  MEM= 2161.2M)
Extracted 90.0008% (CPU Time= 0:00:03.4  MEM= 2161.2M)
Extracted 100% (CPU Time= 0:00:03.8  MEM= 2161.2M)
Number of Extracted Resistors     : 218070
Number of Extracted Ground Cap.   : 226405
Number of Extracted Coupling Cap. : 415940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2129.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:06.0  MEM: 2129.223M)
Unfixed 0 ViaPillar Nets

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:44 mem=2129.2M ***
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
*info: Run optDesign holdfix with 4 threads.
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2553.89)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2617.46 CPU=0:00:04.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2617.46 CPU=0:00:04.6 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2617.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2617.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2625.53)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 13904. 
Total number of fetched objects 13904
AAE_INFO-618: Total number of nets in the design is 14839,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2625.53 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2625.53 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:09.0 totSessionCpu=0:17:10 mem=2625.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:25.1 real=0:00:24.0 totSessionCpu=0:17:10 mem=2625.5M ***
Setting latch borrow mode to budget during optimization.
   ____________________________________________________________________
__/ message from Non-Blocking QThread

### Console output from threaded job 0 ###

Multithreaded Timing Analysis is initialized with 3 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (3 T). (MEM=0)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 13904
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 14839,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:10.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.7 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views:  av_func_mode_max
  Hold  views: av_func_mode_min 
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (3 T). (MEM=0)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 13904
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 14839,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:08.0 totSessionCpu=0:00:16.7 mem=0.0M)

Active hold views:
 av_func_mode_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:16.7 real=0:00:09.0 totSessionCpu=0:00:16.7 mem=0.0M ***
Done building hold timer [30948 node(s), 38346 edge(s), 1 view(s)] (fixHold) cpu=0:00:20.0 real=0:00:12.0 totSessionCpu=0:00:20.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/coe_eosdata_xA4qaS/av_func_mode_min.twf, for view: av_func_mode_min 
	 Dumping view 2 av_func_mode_min 

#######################################################

_______________________________________________________________________
Restoring autoHoldViews:  av_func_mode_min
Loading timing data from /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/coe_eosdata_xA4qaS/av_func_mode_min.twf 
	 Loading view 2 av_func_mode_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max
Hold  views included:
 av_func_mode_min

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.067  |  1.067  |  3.118  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  | -0.112  |   N/A   |  1.944  |   N/A   |  0.000  |
|           TNS (ns):| -45.501 | -45.501 |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   870   |   870   |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.544%
------------------------------------------------------------

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: av_func_mode_max
**optDesign ... cpu = 0:00:47, real = 0:00:38, mem = 1751.5M, totSessionCpu=0:17:26 **
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 41 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:41.7 real=0:00:32.0 totSessionCpu=0:17:26 mem=2588.7M density=24.544% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.112|   -45.50|     870|          0|       0(     0)|    24.54%|   0:00:32.0|  2592.7M|
|   1|  -0.112|   -45.50|     870|          0|       0(     0)|    24.54%|   0:00:32.0|  2596.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.112|   -45.50|     870|          0|       0(     0)|    24.54%|   0:00:32.0|  2596.7M|
|   1|  -0.036|    -1.72|     194|        791|       2(     0)|    25.61%|   0:00:42.0|  2646.8M|
|   2|   0.000|     0.00|       0|        179|       7(     0)|    25.83%|   0:00:43.0|  2646.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 970 cells added for Phase I
*info:    Total 9 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:11 real=0:00:43.0 totSessionCpu=0:17:56 mem=2646.8M density=25.826% ***

*info:
*info: Added a total of 970 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF1' used
*info:          420 cells of type 'BUF1CK' used
*info:          348 cells of type 'BUF1S' used
*info:            1 cell  of type 'BUF2' used
*info:           31 cells of type 'BUF2CK' used
*info:           14 cells of type 'BUF3' used
*info:            6 cells of type 'BUF4' used
*info:            5 cells of type 'BUF3CK' used
*info:            7 cells of type 'BUF4CK' used
*info:          136 cells of type 'DELA' used
*info:            1 cell  of type 'DELB' used
*info:
*info: Total 9 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:11 real=0:00:43.0 totSessionCpu=0:17:56 mem=2646.8M density=25.826%) ***
*** Starting refinePlace (0:17:58 mem=2530.6M) ***
Density distribution unevenness ratio = 57.088%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2530.6MB
Summary Report:
Instances move: 0 (out of 14621 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2530.6MB
*** Finished refinePlace (0:17:59 mem=2530.6M) ***
Density distribution unevenness ratio = 57.003%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.827  |  0.827  |  3.118  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.826%
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:00:53, mem = 1779.2M, totSessionCpu=0:18:00 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 30 14:46:21 2020
#
#WARNING (NRDB-733) PIN Px[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_clk in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_rst in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_start in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 1014 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 973
#  Number of instances deleted (including moved) = 3
#  Total number of placement changes (moved instances are counted twice) = 976
#Using multithreading with 4 threads.
#Start routing data preparation on Tue Jun 30 14:46:21 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 15807 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.52 (MB), peak = 1892.72 (MB)
#Merging special wires using 4 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1042.520 650.000 ) on metal1 for NET top0/final_output_1[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1023.920 650.000 ) on metal1 for NET top0/final_output_1[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 720.120 1083.440 ) on metal1 for NET top0/GFAU_0/div_out[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1022.680 483.680 ) on metal1 for NET top0/final_output_2[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1015.240 650.000 ) on metal1 for NET top0/final_output_1[16]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 680.850 624.650 ) on metal1 for NET top0/control_0/i1_w[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 930.300 650.000 ) on metal1 for NET top0/final_output_1[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 898.680 634.880 ) on metal1 for NET top0/final_output_1[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1053.680 650.000 ) on metal1 for NET top0/final_output_1[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 907.980 599.600 ) on metal1 for NET top0/final_output_1[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 890.620 594.560 ) on metal1 for NET top0/final_output_1[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1025.780 564.320 ) on metal1 for NET top0/final_output_2[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1015.250 554.240 ) on metal1 for NET top0/final_output_2[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 526.680 599.600 ) on metal1 for NET top0/raw_prime[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 943.110 695.210 ) on metal1 for NET top0/control_0/x3_w[18]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 623.400 675.200 ) on metal1 for NET top0/control_0/i1_w[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1071.040 670.160 ) on metal1 for NET top0/final_output_1[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 903.020 594.560 ) on metal1 for NET top0/final_output_1[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 942.080 650.000 ) on metal1 for NET top0/final_output_1[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 671.140 1033.040 ) on metal1 for NET top0/GFAU_0/div_0/U[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/GFAU_0/mult_out[1]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/control_0/n1291. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/control_0/n838. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/control_0/lookup_0/Px_store_2[19]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/control_0/lookup_0/FE_PHN911_Py_store_1_21. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET top0/control_0/lookup_0/Py_store_3[27]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/raw_a[16]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET top0/GFAU_0/div_0/V[22]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#1207 routed nets are extracted.
#    1149 (7.27%) extracted nets are partially routed.
#12989 routed net(s) are imported.
#646 (4.09%) nets are without wires.
#967 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15809.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jun 30 14:46:22 2020
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.88 (MB)
#Total memory = 1755.52 (MB)
#Peak memory = 1892.72 (MB)
#
#
#Start global routing on Tue Jun 30 14:46:22 2020
#
#Number of eco nets is 1149
#
#Start global routing data preparation on Tue Jun 30 14:46:22 2020
#
#Start routing resource analysis on Tue Jun 30 14:46:22 2020
#
#Routing resource analysis is done on Tue Jun 30 14:46:22 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1898         781       32041    51.18%
#  metal2         V        1723         696       32041    34.04%
#  metal3         H        1902         777       32041    34.28%
#  metal4         V        1703         716       32041    41.25%
#  metal5         H        1901         778       32041    41.02%
#  metal6         V         433         171       32041    34.42%
#  --------------------------------------------------------------
#  Total                   9562      28.96%      192246    39.36%
#
#  41 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 30 14:46:22 2020
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1756.85 (MB), peak = 1892.72 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1757.40 (MB), peak = 1892.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.33 (MB), peak = 1892.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.33 (MB), peak = 1892.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 14842.
#Total number of nets in the design = 15809.
#
#1795 routable nets have only global wires.
#13047 routable nets have only detail routed wires.
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1795  
#-----------------------------
#        Total            1795  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40           14802  
#------------------------------------------------
#        Total                 40           14802  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        3(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  metal2       43(0.20%)      6(0.03%)      2(0.01%)      1(0.00%)   (0.25%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     46(0.04%)      6(0.01%)      2(0.00%)      1(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.01% H + 0.09% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616849 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 41789 um.
#Total wire length on LAYER metal2 = 192234 um.
#Total wire length on LAYER metal3 = 204737 um.
#Total wire length on LAYER metal4 = 128376 um.
#Total wire length on LAYER metal5 = 47415 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 83912
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 83909 (100.0%)
#Up-Via Summary (total 83912):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         47478 (100.0%)         3 (  0.0%)      47481
# metal2         28153 (100.0%)         0 (  0.0%)      28153
# metal3          7223 (100.0%)         0 (  0.0%)       7223
# metal4          1005 (100.0%)         0 (  0.0%)       1005
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                83909 (100.0%)         3 (  0.0%)      83912 
#
#Max overcon = 4 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 34.00 (MB)
#Total memory = 1789.52 (MB)
#Peak memory = 1892.72 (MB)
#
#Finished global routing on Tue Jun 30 14:46:23 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.59 (MB), peak = 1892.72 (MB)
#Start Track Assignment.
#Done with 726 horizontal wires in 2 hboxes and 566 vertical wires in 2 hboxes.
#Done with 72 horizontal wires in 2 hboxes and 80 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 618620 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 42656 um.
#Total wire length on LAYER metal2 = 192335 um.
#Total wire length on LAYER metal3 = 205485 um.
#Total wire length on LAYER metal4 = 128402 um.
#Total wire length on LAYER metal5 = 47444 um.
#Total wire length on LAYER metal6 = 2298 um.
#Total number of vias = 83889
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 83886 (100.0%)
#Up-Via Summary (total 83889):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         47467 (100.0%)         3 (  0.0%)      47470
# metal2         28141 (100.0%)         0 (  0.0%)      28141
# metal3          7223 (100.0%)         0 (  0.0%)       7223
# metal4          1005 (100.0%)         0 (  0.0%)       1005
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                83886 (100.0%)         3 (  0.0%)      83889 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1797.71 (MB), peak = 1892.72 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 46.07 (MB)
#Total memory = 1797.71 (MB)
#Peak memory = 1892.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.2% of the total area was rechecked for DRC, and 15.3% required routing.
#   number of violations = 259
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	metal1        4       23       17        0       44
#	metal2       47      164        0        4      215
#	Totals       51      187       17        4      259
#973 out of 15078 instances (6.5%) need to be verified(marked ipoed), dirty area=0.7%.
#9.1% of the total area is being checked for drcs
#9.1% of the total area was checked
#   number of violations = 2396
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	metal1      667     1483       20        0     2170
#	metal2       51      171        0        4      226
#	Totals      718     1654       20        4     2396
#cpu time = 00:00:17, elapsed time = 00:00:04, memory = 1907.01 (MB), peak = 1909.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        5        5
#	Totals        5        5
#cpu time = 00:00:15, elapsed time = 00:00:04, memory = 1906.49 (MB), peak = 1910.42 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1907.19 (MB), peak = 1910.42 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 615089 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 39965 um.
#Total wire length on LAYER metal2 = 189353 um.
#Total wire length on LAYER metal3 = 206525 um.
#Total wire length on LAYER metal4 = 129274 um.
#Total wire length on LAYER metal5 = 47698 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87613
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87610 (100.0%)
#Up-Via Summary (total 87613):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48260 (100.0%)         3 (  0.0%)      48263
# metal2         30536 (100.0%)         0 (  0.0%)      30536
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87610 (100.0%)         3 (  0.0%)      87613 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:09
#Increased memory = -31.47 (MB)
#Total memory = 1766.24 (MB)
#Peak memory = 1910.42 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.59 (MB), peak = 1910.42 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 615089 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 39965 um.
#Total wire length on LAYER metal2 = 189353 um.
#Total wire length on LAYER metal3 = 206525 um.
#Total wire length on LAYER metal4 = 129274 um.
#Total wire length on LAYER metal5 = 47698 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87613
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87610 (100.0%)
#Up-Via Summary (total 87613):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48260 (100.0%)         3 (  0.0%)      48263
# metal2         30536 (100.0%)         0 (  0.0%)      30536
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87610 (100.0%)         3 (  0.0%)      87613 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 615089 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 39965 um.
#Total wire length on LAYER metal2 = 189353 um.
#Total wire length on LAYER metal3 = 206525 um.
#Total wire length on LAYER metal4 = 129274 um.
#Total wire length on LAYER metal5 = 47698 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87613
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87610 (100.0%)
#Up-Via Summary (total 87613):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48260 (100.0%)         3 (  0.0%)      48263
# metal2         30536 (100.0%)         0 (  0.0%)      30536
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87610 (100.0%)         3 (  0.0%)      87613 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jun 30 14:46:35 2020
#
#
#Start Post Route Wire Spread.
#Done with 1704 horizontal wires in 3 hboxes and 1116 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616883 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 39985 um.
#Total wire length on LAYER metal2 = 189727 um.
#Total wire length on LAYER metal3 = 207363 um.
#Total wire length on LAYER metal4 = 129778 um.
#Total wire length on LAYER metal5 = 47755 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87613
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87610 (100.0%)
#Up-Via Summary (total 87613):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48260 (100.0%)         3 (  0.0%)      48263
# metal2         30536 (100.0%)         0 (  0.0%)      30536
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87610 (100.0%)         3 (  0.0%)      87613 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1807.11 (MB), peak = 1910.42 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616883 um.
#Total half perimeter of net bounding box = 533314 um.
#Total wire length on LAYER metal1 = 39985 um.
#Total wire length on LAYER metal2 = 189727 um.
#Total wire length on LAYER metal3 = 207363 um.
#Total wire length on LAYER metal4 = 129778 um.
#Total wire length on LAYER metal5 = 47755 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87613
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87610 (100.0%)
#Up-Via Summary (total 87613):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48260 (100.0%)         3 (  0.0%)      48263
# metal2         30536 (100.0%)         0 (  0.0%)      30536
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87610 (100.0%)         3 (  0.0%)      87613 
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:12
#Increased memory = -32.43 (MB)
#Total memory = 1765.28 (MB)
#Peak memory = 1910.42 (MB)
#Updating routing design signature
#Created 428 library cell signatures
#Created 15809 NETS and 0 SPECIALNETS signatures
#Created 15078 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.42 (MB), peak = 1910.42 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.43 (MB), peak = 1910.42 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:16
#Increased memory = -47.82 (MB)
#Total memory = 1731.43 (MB)
#Peak memory = 1910.42 (MB)
#Number of warnings = 50
#Total number of warnings = 148
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 30 14:46:37 2020
#
**optDesign ... cpu = 0:02:06, real = 0:01:10, mem = 1657.0M, totSessionCpu=0:18:45 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CHIP' of instances=15078 and nets=15809 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2173.8M)
Extracted 10.0014% (CPU Time= 0:00:00.6  MEM= 2234.3M)
Extracted 20.0014% (CPU Time= 0:00:00.7  MEM= 2234.3M)
Extracted 30.0014% (CPU Time= 0:00:00.8  MEM= 2234.3M)
Extracted 40.0014% (CPU Time= 0:00:00.9  MEM= 2234.3M)
Extracted 50.0014% (CPU Time= 0:00:01.0  MEM= 2234.3M)
Extracted 60.0014% (CPU Time= 0:00:01.2  MEM= 2234.3M)
Extracted 70.0014% (CPU Time= 0:00:01.4  MEM= 2238.3M)
Extracted 80.0014% (CPU Time= 0:00:01.7  MEM= 2238.3M)
Extracted 90.0014% (CPU Time= 0:00:01.9  MEM= 2238.3M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 2238.3M)
Number of Extracted Resistors     : 235180
Number of Extracted Ground Cap.   : 243543
Number of Extracted Coupling Cap. : 456180
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2206.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 2206.262M)
**optDesign ... cpu = 0:02:09, real = 0:01:13, mem = 1654.7M, totSessionCpu=0:18:48 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2202.9)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2437.31 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2437.31 CPU=0:00:04.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2437.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2437.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2445.38)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14874. 
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2445.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2445.38 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:03.0 totSessionCpu=0:18:56 mem=2445.4M)
**optDesign ... cpu = 0:02:17, real = 0:01:16, mem = 1772.3M, totSessionCpu=0:18:56 **
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:17, real = 0:01:16, mem = 1772.3M, totSessionCpu=0:18:56 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2216.44M, totSessionCpu=0:18:56).
**optDesign ... cpu = 0:02:18, real = 0:01:17, mem = 1772.9M, totSessionCpu=0:18:56 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views:  av_func_mode_min 
*** Enable all active views. ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:18, real = 0:01:17, mem = 1769.0M, totSessionCpu=0:18:57 **
**INFO: Starting Blocking QThread with 4 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 4 CPU(s).
Multithreaded Timing Analysis is initialized with 4 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:02.0 totSessionCpu=0:00:18.9 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 
Hold  views included:
 av_func_mode_min

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.826  |  0.826  |  3.094  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |   N/A   |  1.945  |   N/A   |  0.000  |
|           TNS (ns):| -0.015  | -0.015  |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    8    |    8    |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.826%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:01:23, mem = 1766.4M, totSessionCpu=0:19:05 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 4 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1698.5M, totSessionCpu=0:19:09 **
#Created 428 library cell signatures
#Created 15809 NETS and 0 SPECIALNETS signatures
#Created 15078 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.50 (MB), peak = 1910.42 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.52 (MB), peak = 1910.42 (MB)
Begin checking placement ... (start mem=2178.9M, init mem=2178.9M)
IO instance overlap:44
*info: Placed = 14660          (Fixed = 39)
*info: Unplaced = 0           
Placement Density:25.83%(288253/1116119)
Placement Density (including fixed std cells):25.83%(288253/1116119)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=2178.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CHIP' of instances=15078 and nets=15809 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2170.8M)
Extracted 10.0014% (CPU Time= 0:00:00.6  MEM= 2243.6M)
Extracted 20.0014% (CPU Time= 0:00:00.7  MEM= 2243.6M)
Extracted 30.0014% (CPU Time= 0:00:00.8  MEM= 2243.6M)
Extracted 40.0014% (CPU Time= 0:00:00.9  MEM= 2243.6M)
Extracted 50.0014% (CPU Time= 0:00:01.0  MEM= 2243.6M)
Extracted 60.0014% (CPU Time= 0:00:01.1  MEM= 2243.6M)
Extracted 70.0014% (CPU Time= 0:00:01.3  MEM= 2247.6M)
Extracted 80.0014% (CPU Time= 0:00:01.6  MEM= 2247.6M)
Extracted 90.0014% (CPU Time= 0:00:01.8  MEM= 2247.6M)
Extracted 100% (CPU Time= 0:00:02.1  MEM= 2247.6M)
Number of Extracted Resistors     : 235180
Number of Extracted Ground Cap.   : 243543
Number of Extracted Coupling Cap. : 456180
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2203.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 2203.547M)
Unfixed 0 ViaPillar Nets
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views:  av_func_mode_min 
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:19:13 mem=2181.1M ***
*info: Run optDesign holdfix with 4 threads.
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2594.8)
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2667.98 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2667.98 CPU=0:00:04.5 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2668.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2668.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2676.05)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14874. 
Total number of fetched objects 14874
AAE_INFO-618: Total number of nets in the design is 15809,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2676.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2676.05 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:09.0 totSessionCpu=0:19:30 mem=2676.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=0:19:30 mem=2676.0M ***
Setting latch borrow mode to budget during optimization.
   ____________________________________________________________________
__/ message from Non-Blocking QThread

### Console output from threaded job 0 ###

Multithreaded Timing Analysis is initialized with 3 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (3 T). (MEM=0)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 14874
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15809,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (3 T). (MEM=0)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 14874
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15809,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:04.0 totSessionCpu=0:00:26.5 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:08.5 real=0:00:04.0 totSessionCpu=0:00:26.5 mem=0.0M ***
Done building hold timer [28257 node(s), 33627 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.7 real=0:00:08.0 totSessionCpu=0:00:30.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/coe_eosdata_aCmeRW/av_func_mode_min.twf, for view: av_func_mode_min 
	 Dumping view 2 av_func_mode_min 

#######################################################

_______________________________________________________________________
Loading timing data from /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/coe_eosdata_aCmeRW/av_func_mode_min.twf 
	 Loading view 2 av_func_mode_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max
Hold  views included:
 av_func_mode_min

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.826  |  0.826  |  3.094  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |   N/A   |  1.945  |   N/A   |  0.000  |
|           TNS (ns):| -0.015  | -0.015  |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    8    |    8    |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.826%
------------------------------------------------------------

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: av_func_mode_max
**optDesign ... cpu = 0:00:33, real = 0:00:24, mem = 1795.0M, totSessionCpu=0:19:43 **
Info: 9 top-level, potential tri-state nets excluded from IPO operation.
Info: 32 io nets excluded
Info: 41 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:29.5 real=0:00:20.0 totSessionCpu=0:19:43 mem=2640.3M density=25.826% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.005|    -0.02|       8|          0|       0(     0)|    25.83%|   0:00:21.0|  2644.4M|
|   1|  -0.005|    -0.02|       8|          0|       0(     0)|    25.83%|   0:00:21.0|  2644.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.005|    -0.02|       8|          0|       0(     0)|    25.83%|   0:00:21.0|  2644.4M|
|   1|   0.000|     0.00|       0|          6|       2(     0)|    25.84%|   0:00:21.0|  2663.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 6 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:30.2 real=0:00:21.0 totSessionCpu=0:19:44 mem=2663.1M density=25.838% ***

*info:
*info: Added a total of 6 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            5 cells of type 'BUF1CK' used
*info:            1 cell  of type 'BUF12CK' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:30.2 real=0:00:21.0 totSessionCpu=0:19:44 mem=2663.1M density=25.838%) ***
*** Starting refinePlace (0:19:44 mem=2546.9M) ***
Density distribution unevenness ratio = 57.090%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2546.9MB
Summary Report:
Instances move: 0 (out of 14627 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2546.9MB
*** Finished refinePlace (0:19:44 mem=2546.9M) ***
Density distribution unevenness ratio = 57.004%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.826  |  0.826  |  3.094  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.838%
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:26, mem = 1787.0M, totSessionCpu=0:19:45 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 30 14:47:31 2020
#
#WARNING (NRDB-733) PIN Px[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Px[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN Py[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN a[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_clk in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_rst in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN i_start in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN kPx[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 50 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 6
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 8
#Using multithreading with 4 threads.
#Start routing data preparation on Tue Jun 30 14:47:31 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 15813 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1771.85 (MB), peak = 1910.42 (MB)
#Merging special wires using 4 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1012.770 584.300 ) on metal1 for NET top0/control_0/y3_w[29]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1005.940 755.840 ) on metal1 for NET top0/control_0/FE_DBTN70_x3_w_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 772.200 463.520 ) on metal1 for NET top0/control_0/y1[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1018.900 584.320 ) on metal1 for NET top0/control_0/FE_PHN1638_y3_w_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1006.970 755.690 ) on metal1 for NET top0/control_0/FE_PHN1636_FE_DBTN70_x3_w_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 703.710 589.790 ) on metal1 for NET top0/control_0/d1/FE_PHN752_n530. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 814.980 821.360 ) on metal1 for NET top0/control_0/FE_PHN800_n878. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 822.420 811.280 ) on metal1 for NET top0/control_0/FE_PHN814_n858. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 790.180 821.360 ) on metal1 for NET top0/control_0/FE_PHN760_n838. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#56 routed nets are extracted.
#    9 (0.06%) extracted nets are partially routed.
#14788 routed net(s) are imported.
#4 (0.03%) nets are without wires.
#967 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15815.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jun 30 14:47:32 2020
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.44 (MB)
#Total memory = 1771.82 (MB)
#Peak memory = 1910.42 (MB)
#
#
#Start global routing on Tue Jun 30 14:47:32 2020
#
#Number of eco nets is 9
#
#Start global routing data preparation on Tue Jun 30 14:47:32 2020
#
#Start routing resource analysis on Tue Jun 30 14:47:32 2020
#
#Routing resource analysis is done on Tue Jun 30 14:47:32 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1898         781       32041    51.18%
#  metal2         V        1723         696       32041    34.04%
#  metal3         H        1902         777       32041    34.28%
#  metal4         V        1703         716       32041    41.25%
#  metal5         H        1901         778       32041    41.02%
#  metal6         V         433         171       32041    34.42%
#  --------------------------------------------------------------
#  Total                   9562      28.96%      192246    39.36%
#
#  41 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 30 14:47:32 2020
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1773.77 (MB), peak = 1910.42 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1774.35 (MB), peak = 1910.42 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.84 (MB), peak = 1910.42 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.84 (MB), peak = 1910.42 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 14848.
#Total number of nets in the design = 15815.
#
#13 routable nets have only global wires.
#14835 routable nets have only detail routed wires.
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              13  
#-----------------------------
#        Total              13  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40           14808  
#------------------------------------------------
#        Total                 40           14808  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616973 um.
#Total half perimeter of net bounding box = 533404 um.
#Total wire length on LAYER metal1 = 39981 um.
#Total wire length on LAYER metal2 = 189756 um.
#Total wire length on LAYER metal3 = 207428 um.
#Total wire length on LAYER metal4 = 129778 um.
#Total wire length on LAYER metal5 = 47755 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87641
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87638 (100.0%)
#Up-Via Summary (total 87641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48274 (100.0%)         3 (  0.0%)      48277
# metal2         30550 (100.0%)         0 (  0.0%)      30550
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87638 (100.0%)         3 (  0.0%)      87641 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 27.21 (MB)
#Total memory = 1799.03 (MB)
#Peak memory = 1910.42 (MB)
#
#Finished global routing on Tue Jun 30 14:47:32 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.11 (MB), peak = 1910.42 (MB)
#Start Track Assignment.
#Done with 7 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616996 um.
#Total half perimeter of net bounding box = 533404 um.
#Total wire length on LAYER metal1 = 39994 um.
#Total wire length on LAYER metal2 = 189756 um.
#Total wire length on LAYER metal3 = 207439 um.
#Total wire length on LAYER metal4 = 129778 um.
#Total wire length on LAYER metal5 = 47755 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87641
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87638 (100.0%)
#Up-Via Summary (total 87641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48274 (100.0%)         3 (  0.0%)      48277
# metal2         30550 (100.0%)         0 (  0.0%)      30550
# metal3          7695 (100.0%)         0 (  0.0%)       7695
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87638 (100.0%)         3 (  0.0%)      87641 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1809.32 (MB), peak = 1910.42 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 41.95 (MB)
#Total memory = 1809.32 (MB)
#Peak memory = 1910.42 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.9% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        2        1        3
#	Totals        2        1        3
#8 out of 15084 instances (0.1%) need to be verified(marked ipoed), dirty area=0.0%.
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        8       15       23
#	metal2        2        1        3
#	Totals       10       16       26
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1860.23 (MB), peak = 1910.42 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1868.68 (MB), peak = 1910.42 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616942 um.
#Total half perimeter of net bounding box = 533404 um.
#Total wire length on LAYER metal1 = 39979 um.
#Total wire length on LAYER metal2 = 189702 um.
#Total wire length on LAYER metal3 = 207379 um.
#Total wire length on LAYER metal4 = 129822 um.
#Total wire length on LAYER metal5 = 47786 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87655
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87652 (100.0%)
#Up-Via Summary (total 87655):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48275 (100.0%)         3 (  0.0%)      48278
# metal2         30553 (100.0%)         0 (  0.0%)      30553
# metal3          7705 (100.0%)         0 (  0.0%)       7705
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87652 (100.0%)         3 (  0.0%)      87655 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -32.66 (MB)
#Total memory = 1776.67 (MB)
#Peak memory = 1910.42 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1778.09 (MB), peak = 1910.42 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616942 um.
#Total half perimeter of net bounding box = 533404 um.
#Total wire length on LAYER metal1 = 39979 um.
#Total wire length on LAYER metal2 = 189702 um.
#Total wire length on LAYER metal3 = 207379 um.
#Total wire length on LAYER metal4 = 129822 um.
#Total wire length on LAYER metal5 = 47786 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87655
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87652 (100.0%)
#Up-Via Summary (total 87655):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48275 (100.0%)         3 (  0.0%)      48278
# metal2         30553 (100.0%)         0 (  0.0%)      30553
# metal3          7705 (100.0%)         0 (  0.0%)       7705
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87652 (100.0%)         3 (  0.0%)      87655 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 616942 um.
#Total half perimeter of net bounding box = 533404 um.
#Total wire length on LAYER metal1 = 39979 um.
#Total wire length on LAYER metal2 = 189702 um.
#Total wire length on LAYER metal3 = 207379 um.
#Total wire length on LAYER metal4 = 129822 um.
#Total wire length on LAYER metal5 = 47786 um.
#Total wire length on LAYER metal6 = 2275 um.
#Total number of vias = 87655
#Total number of multi-cut vias = 3 (  0.0%)
#Total number of single cut vias = 87652 (100.0%)
#Up-Via Summary (total 87655):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# metal1         48275 (100.0%)         3 (  0.0%)      48278
# metal2         30553 (100.0%)         0 (  0.0%)      30553
# metal3          7705 (100.0%)         0 (  0.0%)       7705
# metal4          1069 (100.0%)         0 (  0.0%)       1069
# metal5            50 (100.0%)         0 (  0.0%)         50
#-----------------------------------------------------------
#                87652 (100.0%)         3 (  0.0%)      87655 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = -28.32 (MB)
#Total memory = 1781.01 (MB)
#Peak memory = 1910.42 (MB)
#Updating routing design signature
#Created 428 library cell signatures
#Created 15815 NETS and 0 SPECIALNETS signatures
#Created 15084 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.39 (MB), peak = 1910.42 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.43 (MB), peak = 1910.42 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = -35.02 (MB)
#Total memory = 1751.96 (MB)
#Peak memory = 1910.42 (MB)
#Number of warnings = 30
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 30 14:47:36 2020
#
**optDesign ... cpu = 0:00:44, real = 0:00:31, mem = 1669.9M, totSessionCpu=0:19:54 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CHIP' of instances=15084 and nets=15815 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: RC_worst
 Corner: RC_best
extractDetailRC Option : -outfile /tmp/innovus_temp_70091_cad29_b4502040_jRpfFf/CHIP_70091_bmULj7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2198.3M)
Extracted 10.0008% (CPU Time= 0:00:00.6  MEM= 2257.1M)
Extracted 20.0009% (CPU Time= 0:00:00.6  MEM= 2257.1M)
Extracted 30.0009% (CPU Time= 0:00:00.7  MEM= 2257.1M)
Extracted 40.001% (CPU Time= 0:00:00.8  MEM= 2257.1M)
Extracted 50.0011% (CPU Time= 0:00:00.9  MEM= 2257.1M)
Extracted 60.0012% (CPU Time= 0:00:01.1  MEM= 2257.1M)
Extracted 70.0012% (CPU Time= 0:00:01.2  MEM= 2261.1M)
Extracted 80.0013% (CPU Time= 0:00:01.6  MEM= 2261.1M)
Extracted 90.0014% (CPU Time= 0:00:01.7  MEM= 2261.1M)
Extracted 100% (CPU Time= 0:00:02.0  MEM= 2261.1M)
Number of Extracted Resistors     : 233637
Number of Extracted Ground Cap.   : 241999
Number of Extracted Coupling Cap. : 450880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_worst
 Corner: RC_best
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2229.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 2229.035M)
**optDesign ... cpu = 0:00:47, real = 0:00:34, mem = 1673.6M, totSessionCpu=0:19:56 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2219.15)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2472.64 CPU=0:00:04.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2472.64 CPU=0:00:04.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2472.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2472.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2480.71)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14880. 
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2480.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2480.71 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:20:04 mem=2480.7M)
**optDesign ... cpu = 0:00:55, real = 0:00:37, mem = 1791.2M, totSessionCpu=0:20:04 **
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:55, real = 0:00:37, mem = 1791.2M, totSessionCpu=0:20:04 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2226.16M, totSessionCpu=0:20:05).
**optDesign ... cpu = 0:00:55, real = 0:00:38, mem = 1791.5M, totSessionCpu=0:20:05 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views:  av_func_mode_min 
*** Enable all active views. ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:00:38, mem = 1787.6M, totSessionCpu=0:20:05 **
**INFO: Starting Blocking QThread with 4 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 4 CPU(s).
Multithreaded Timing Analysis is initialized with 4 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:03.0 totSessionCpu=0:00:34.0 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 
Hold  views included:
 av_func_mode_min

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.825  |  0.825  |  3.093  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  2335   |  1168   |  1328   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |   N/A   |  1.945  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |
|          All Paths:|  1177   |  1168   |   N/A   |    9    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     22 (22)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.838%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:00:43, mem = 1784.7M, totSessionCpu=0:20:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign dbs2/routed
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/30 14:48:34, mem=1778.3M)
% Begin Save netlist data ... (date=06/30 14:48:34, mem=1778.7M)
Writing Binary DB to dbs2/routed.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/30 14:48:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1779.1M, current mem=1779.1M)
% Begin Save AAE data ... (date=06/30 14:48:35, mem=1779.1M)
Saving AAE Data ...
% End Save AAE data ... (date=06/30 14:48:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.1M, current mem=1779.1M)
% Begin Save clock tree data ... (date=06/30 14:48:35, mem=1782.5M)
% End Save clock tree data ... (date=06/30 14:48:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1782.5M, current mem=1782.5M)
Saving preference file dbs2/routed.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving symbol-table file in separate thread ...
Saving Drc markers ...
... 198 markers are saved ...
... 154 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=06/30 14:48:36, mem=1782.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2248.5M) ***
% End Save routing data ... (date=06/30 14:48:37, total cpu=0:00:00.4, real=0:00:01.0, peak res=1783.1M, current mem=1783.1M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 1) ...
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file dbs2/routed.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2258.5M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/30 14:48:38, mem=1783.7M)
% End Save power constraints data ... (date=06/30 14:48:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.7M, current mem=1783.7M)
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design routed.dat
#% End save design ... (date=06/30 14:48:39, total cpu=0:00:02.2, real=0:00:05.0, peak res=1783.7M, current mem=1701.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER4C FILLER2C FILLER8 FILLER64 FILLER4 FILLER32 FILLER2 FILLER16 FILLER1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 3114 filler insts (cell FILLER64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
*INFO:   Added 274 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
*INFO:   Added 523 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
*INFO:   Added 1516 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
*INFO:   Added 4710 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
*INFO:   Added 5788 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
*INFO:   Added 5918 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 21843 filler insts added - prefix FILLER (CPU: 0:00:01.2).
For 21843 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2195.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
VG: elapsed time: 11.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 154
End Summary

  Verification Complete : 154 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:11.6  MEM: 330.5M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyProcessAntenna -reportfile CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.0  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jun 30 14:50:29 2020

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1499.7800, 1500.2400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 4 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Jun 30 14:50:29 2020
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.1  MEM: 0.000M)

<CMD> saveDesign dbs2/corefiller
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/30 14:51:00, mem=2084.7M)
% Begin Save netlist data ... (date=06/30 14:51:00, mem=2084.7M)
Writing Binary DB to dbs2/corefiller.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/30 14:51:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=2084.7M, current mem=2084.7M)
% Begin Save AAE data ... (date=06/30 14:51:01, mem=2084.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/30 14:51:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2084.7M, current mem=2084.7M)
% Begin Save clock tree data ... (date=06/30 14:51:01, mem=2084.7M)
% End Save clock tree data ... (date=06/30 14:51:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2084.7M, current mem=2084.7M)
Saving preference file dbs2/corefiller.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving symbol-table file in separate thread ...
Saving Drc markers ...
... 198 markers are saved ...
... 154 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=06/30 14:51:02, mem=2084.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2527.4M) ***
% End Save routing data ... (date=06/30 14:51:02, total cpu=0:00:00.3, real=0:00:00.0, peak res=2084.8M, current mem=2084.8M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 1) ...
TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file dbs2/corefiller.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2537.4M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/30 14:51:03, mem=2085.3M)
% End Save power constraints data ... (date=06/30 14:51:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2085.3M, current mem=2085.3M)
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design corefiller.dat
#% End save design ... (date=06/30 14:51:04, total cpu=0:00:01.5, real=0:00:04.0, peak res=2085.3M, current mem=1734.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist CHIP.v
Writing Netlist "CHIP.v" ...
<CMD> setAnalysisMode -analysisType bcwc
<CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge  -splitsetuphold -remashold -splitrecrem -min_period_edges none  CHIP.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=2274.86)
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  94.1 percent of the nets selected for SI analysis
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  94.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2498.24 CPU=0:00:06.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2498.24 CPU=0:00:07.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2498.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2498.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=2498.24)
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  0.0 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14880. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 32. 
Total number of fetched objects 14880
AAE_INFO-618: Total number of nets in the design is 15815,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2498.24 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2498.24 CPU=0:00:00.3 REAL=0:00:00.0)
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
Writing DEF file 'CHIP.def', current time is Tue Jun 30 14:52:51 2020 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Tue Jun 30 14:52:52 2020 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_py_i_1 -loc 194.06 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_py_i_1' is placed at (194060, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_py_i_2 -loc 310.62 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_py_i_2' is placed at (310620, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_py_i_3 -loc 427.18 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_py_i_3' is placed at (427180, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_k_i_0 -loc 543.74 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_k_i_0' is placed at (543740, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS2 -loc 660.3 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS2' is placed at (660300, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD2 -loc 776.86 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD2' is placed at (776860, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_k_i_1 -loc 893.42 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_k_i_1' is placed at (893420, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_k_i_2 -loc 1009.98 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_k_i_2' is placed at (1009980, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_k_i_3 -loc 1126.54 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_k_i_3' is placed at (1126540, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpx_0 -loc 1243.1 -56.92 -ori R0
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpx_0' is placed at (1243100, -56920) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpx_1 -loc 1499.78 194.11 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpx_1' is placed at (1499780, 194110) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpx_2 -loc 1499.78 310.71 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpx_2' is placed at (1499780, 310710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpx_3 -loc 1499.78 427.31 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpx_3' is placed at (1499780, 427310) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpy_0 -loc 1499.78 543.91 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpy_0' is placed at (1499780, 543910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD2 -loc 1499.78 660.51 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD2' is placed at (1499780, 660510) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS2 -loc 1499.78 777.11 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS2' is placed at (1499780, 777110) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpy_1 -loc 1499.78 893.71 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpy_1' is placed at (1499780, 893710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpy_2 -loc 1499.78 1010.31 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpy_2' is placed at (1499780, 1010310) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_kpy_3 -loc 1499.78 1126.91 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_kpy_3' is placed at (1499780, 1126910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_done -loc 1499.78 1243.51 -ori R90
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_done' is placed at (1499780, 1243510) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_prime_i_0 -loc 1243.1 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_prime_i_0' is placed at (1243100, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_a_i_3 -loc 1126.54 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_a_i_3' is placed at (1126540, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_a_i_2 -loc 1009.98 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_a_i_2' is placed at (1009980, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_i_rst -loc 893.42 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_i_rst' is placed at (893420, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS1 -loc 776.86 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS1' is placed at (776860, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD1 -loc 660.3 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD1' is placed at (660300, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_i_clk -loc 543.74 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_i_clk' is placed at (543740, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_a_i_1 -loc 427.18 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_a_i_1' is placed at (427180, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_a_i_0 -loc 310.62 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_a_i_0' is placed at (310620, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_i_start -loc 194.06 1500.24 -ori R180
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_i_start' is placed at (194060, 1500240) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_py_i_0 -loc -56.92 1243.51 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_py_i_0' is placed at (-56920, 1243510) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_px_i_3 -loc -56.92 1126.91 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_px_i_3' is placed at (-56920, 1126910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_px_i_2 -loc -56.92 1010.31 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_px_i_2' is placed at (-56920, 1010310) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_px_i_1 -loc -56.92 893.71 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_px_i_1' is placed at (-56920, 893710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS1 -loc -56.92 777.11 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS1' is placed at (-56920, 777110) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD1 -loc -56.92 660.51 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD1' is placed at (-56920, 660510) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_px_i_0 -loc -56.92 543.91 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_px_i_0' is placed at (-56920, 543910) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_prime_i_3 -loc -56.92 427.31 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_prime_i_3' is placed at (-56920, 427310) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_prime_i_2 -loc -56.92 310.71 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_prime_i_2' is placed at (-56920, 310710) which is outside of core box.
<CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_prime_i_1 -loc -56.92 194.11 -ori R270
**WARN: (IMPSYC-6308):	Instance 'BPad_ipad_prime_i_1' is placed at (-56920, 194110) which is outside of core box.
<CMD> setDrawView place
<CMD> redraw
invalid command name "etStreamOutMode"
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut CHIP.gds -mapFile streamOut.map -merge { ./Phantom/fsa0m_a_generic_core_cic.gds ./Phantom/fsa0m_a_t33_generic_io_cic.gds ./Phantom/BONDPAD.gds} -stripes 1 -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
Merge file: ./Phantom/BONDPAD.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    46                            metal1
    47                               via
    48                            metal2
    49                              via2
    50                            metal3
    51                              via3
    52                            metal4
    53                              via4
    54                            metal5
    55                              via5
    56                            metal6
    46                            metal1
    101                           metal1
    48                            metal2
    102                           metal2
    50                            metal3
    103                           metal3
    52                            metal4
    104                           metal4
    54                            metal5
    105                           metal5
    56                            metal6
    106                           metal6


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          36967

Ports/Pins                             0

Nets                              145029
    metal layer metal1             20066
    metal layer metal2             72167
    metal layer metal3             38266
    metal layer metal4             12998
    metal layer metal5              1462
    metal layer metal6                70

    Via Instances                  87655

Special Nets                         812
    metal layer metal1               630
    metal layer metal4               118
    metal layer metal5                64

    Via Instances                   4336

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               14882
    metal layer metal1              3265
    metal layer metal2              9016
    metal layer metal3              2397
    metal layer metal4               192
    metal layer metal5                 8
    metal layer metal6                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
Scanning GDS file ./Phantom/BONDPAD.gds to register cell name ......
Merging GDS file ./Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds ......
	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./Phantom/BONDPAD.gds ......
	****** Merge file: ./Phantom/BONDPAD.gds has version number: 5.
	****** Merge file: ./Phantom/BONDPAD.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 2256.113M, initial mem = 184.410M) ***
*** Message Summary: 2229 warning(s), 84 error(s)

--- Ending "Innovus" (totcpu=0:21:08, real=0:41:24, mem=2256.1M) ---
