--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27952 paths analyzed, 10100 endpoints analyzed, 414 failing endpoints
 414 timing errors detected. (414 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.381ns.
--------------------------------------------------------------------------------

Paths for end point u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENA), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en2 (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      11.318ns (Levels of Logic = 2)
  Clock Path Skew:      0.226ns (1.084 - 0.858)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_en2 to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y78.AQ      Tcko                  0.430   wr_en2
                                                       wr_en2
    SLICE_X87Y40.C5      net (fanout=4)        3.306   wr_en2
    SLICE_X87Y40.CMUX    Tilo                  0.337   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X74Y16.A5      net (fanout=13)       2.417   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X74Y16.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2
    RAMB16_X0Y0.ENA      net (fanout=5)        4.373   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.318ns (1.222ns logic, 10.096ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      9.251ns (Levels of Logic = 2)
  Clock Path Skew:      0.308ns (1.084 - 0.776)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y42.CQ      Tcko                  0.430   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X87Y40.C2      net (fanout=3)        1.239   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X87Y40.CMUX    Tilo                  0.337   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X74Y16.A5      net (fanout=13)       2.417   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X74Y16.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2
    RAMB16_X0Y0.ENA      net (fanout=5)        4.373   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (1.222ns logic, 8.029ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.311ns (1.084 - 0.773)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y41.BQ      Tcko                  0.430   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14
    SLICE_X74Y16.A4      net (fanout=11)       2.436   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
    SLICE_X74Y16.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2
    RAMB16_X0Y0.ENA      net (fanout=5)        4.373   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (0.885ns logic, 6.809ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y76.ENA), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en0 (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      10.900ns (Levels of Logic = 2)
  Clock Path Skew:      0.062ns (1.014 - 0.952)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_en0 to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y78.AMUX    Tshcko                0.518   wr_en2
                                                       wr_en0
    SLICE_X33Y123.A5     net (fanout=4)        5.017   wr_en0
    SLICE_X33Y123.AMUX   Tilo                  0.337   full0
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X25Y119.A5     net (fanout=12)       1.129   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X25Y119.AMUX   Tilo                  0.337   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<15>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<9>11
    RAMB16_X0Y76.ENA     net (fanout=3)        3.342   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<9>
    RAMB16_X0Y76.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.900ns (1.412ns logic, 9.488ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.925 - 0.955)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y128.DMUX   Tshcko                0.518   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14
    SLICE_X25Y119.A1     net (fanout=11)       2.259   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
    SLICE_X25Y119.AMUX   Tilo                  0.337   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<15>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<9>11
    RAMB16_X0Y76.ENA     net (fanout=3)        3.342   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<9>
    RAMB16_X0Y76.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (1.075ns logic, 5.601ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      6.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.925 - 0.955)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y128.CQ     Tcko                  0.476   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<12>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    SLICE_X25Y119.A3     net (fanout=19)       2.177   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>
    SLICE_X25Y119.AMUX   Tilo                  0.337   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<15>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<9>11
    RAMB16_X0Y76.ENA     net (fanout=3)        3.342   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<9>
    RAMB16_X0Y76.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (1.033ns logic, 5.519ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y52.ENA), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en0 (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      10.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.189ns (1.141 - 0.952)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_en0 to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y78.AMUX    Tshcko                0.518   wr_en2
                                                       wr_en0
    SLICE_X33Y123.A5     net (fanout=4)        5.017   wr_en0
    SLICE_X33Y123.AMUX   Tilo                  0.337   full0
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X22Y127.A5     net (fanout=12)       1.169   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X22Y127.A      Tilo                  0.254   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<12>11
    RAMB16_X0Y52.ENA     net (fanout=3)        3.212   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
    RAMB16_X0Y52.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (1.329ns logic, 9.398ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.052 - 1.028)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y122.AQ     Tcko                  0.430   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X33Y123.A3     net (fanout=3)        0.560   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X33Y123.AMUX   Tilo                  0.337   full0
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X22Y127.A5     net (fanout=12)       1.169   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X22Y127.A      Tilo                  0.254   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<12>11
    RAMB16_X0Y52.ENA     net (fanout=3)        3.212   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
    RAMB16_X0Y52.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.241ns logic, 4.941ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 (FF)
  Destination:          u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.052 - 0.955)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 to u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y128.DMUX   Tshcko                0.518   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14
    SLICE_X22Y127.A2     net (fanout=11)       1.703   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
    SLICE_X22Y127.A      Tilo                  0.254   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<12>11
    RAMB16_X0Y52.ENA     net (fanout=3)        3.212   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>
    RAMB16_X0Y52.CLKA    Trcck_ENA             0.220   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (0.992ns logic, 4.915ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047 (SLICE_X76Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Destination:          U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk1 rising at 9.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 to U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.198   feature_valid
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    SLICE_X76Y66.CE      net (fanout=12)       0.147   feature_valid
    SLICE_X76Y66.CLK     Tckce       (-Th)     0.108   U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.090ns logic, 0.147ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048 (SLICE_X76Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Destination:          U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk1 rising at 9.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 to U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.198   feature_valid
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    SLICE_X76Y66.CE      net (fanout=12)       0.147   feature_valid
    SLICE_X76Y66.CLK     Tckce       (-Th)     0.104   U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.094ns logic, 0.147ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049 (SLICE_X76Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 (FF)
  Destination:          U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk1 rising at 9.000ns
  Destination Clock:    clk1 rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0 to U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.198   feature_valid
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0
    SLICE_X76Y66.CE      net (fanout=12)       0.147   feature_valid
    SLICE_X76Y66.CLK     Tckce       (-Th)     0.102   U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)
                                                       U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.096ns logic, 0.147ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y72.CLKA
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y76.CLKA
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y82.CLKA
  Clock network: clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" 
TS_okHostClk PHASE -1.24         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40595 paths analyzed, 8589 endpoints analyzed, 294 failing endpoints
 294 timing errors detected. (294 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.613ns.
--------------------------------------------------------------------------------

Paths for end point u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENB), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.920ns
  Data Path Delay:      14.525ns (Levels of Logic = 5)
  Clock Path Skew:      0.047ns (1.085 - 1.038)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.CQ      Tcko                  0.525   okHE<33>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X64Y77.D3      net (fanout=11)       0.593   okHE<33>
    SLICE_X64Y77.D       Tilo                  0.254   okHE<33>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o81
    SLICE_X65Y77.A1      net (fanout=1)        0.665   epA2/ti_addr[7]_ep_addr[7]_equal_7_o8
    SLICE_X65Y77.A       Tilo                  0.259   okHE<35>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X82Y75.D6      net (fanout=34)       1.344   epA2/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X82Y75.D       Tilo                  0.235   rd_en2
                                                       epA2/ep_read1
    SLICE_X89Y41.A6      net (fanout=3)        2.821   rd_en2
    SLICE_X89Y41.A       Tilo                  0.259   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X82Y24.A6      net (fanout=19)       1.757   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X82Y24.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4
    RAMB16_X0Y0.ENB      net (fanout=5)        5.328   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.525ns (2.017ns logic, 12.508ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.920ns
  Data Path Delay:      14.502ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (1.085 - 1.040)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y79.AQ      Tcko                  0.525   okHE<38>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X64Y77.D4      net (fanout=9)        0.570   okHE<38>
    SLICE_X64Y77.D       Tilo                  0.254   okHE<33>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o81
    SLICE_X65Y77.A1      net (fanout=1)        0.665   epA2/ti_addr[7]_ep_addr[7]_equal_7_o8
    SLICE_X65Y77.A       Tilo                  0.259   okHE<35>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X82Y75.D6      net (fanout=34)       1.344   epA2/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X82Y75.D       Tilo                  0.235   rd_en2
                                                       epA2/ep_read1
    SLICE_X89Y41.A6      net (fanout=3)        2.821   rd_en2
    SLICE_X89Y41.A       Tilo                  0.259   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X82Y24.A6      net (fanout=19)       1.757   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X82Y24.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4
    RAMB16_X0Y0.ENB      net (fanout=5)        5.328   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.502ns (2.017ns logic, 12.485ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.920ns
  Data Path Delay:      14.235ns (Levels of Logic = 5)
  Clock Path Skew:      0.048ns (1.085 - 1.037)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y77.DQ      Tcko                  0.430   okHE<37>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X64Y77.D6      net (fanout=10)       0.398   okHE<37>
    SLICE_X64Y77.D       Tilo                  0.254   okHE<33>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o81
    SLICE_X65Y77.A1      net (fanout=1)        0.665   epA2/ti_addr[7]_ep_addr[7]_equal_7_o8
    SLICE_X65Y77.A       Tilo                  0.259   okHE<35>
                                                       epA2/ti_addr[7]_ep_addr[7]_equal_7_o83
    SLICE_X82Y75.D6      net (fanout=34)       1.344   epA2/ti_addr[7]_ep_addr[7]_equal_7_o
    SLICE_X82Y75.D       Tilo                  0.235   rd_en2
                                                       epA2/ep_read1
    SLICE_X89Y41.A6      net (fanout=3)        2.821   rd_en2
    SLICE_X89Y41.A       Tilo                  0.259   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X82Y24.A6      net (fanout=19)       1.757   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X82Y24.A       Tilo                  0.235   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4
    RAMB16_X0Y0.ENB      net (fanout=5)        5.328   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.235ns (1.922ns logic, 12.313ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/hi_dataout_27 (SLICE_X70Y71.C6), 146 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_27 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.222ns (Levels of Logic = 5)
  Clock Path Skew:      -0.239ns (0.902 - 1.141)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y84.DOB4    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X26Y146.C2     net (fanout=1)        2.337   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<4>
    SLICE_X26Y146.BMUX   Topcb                 0.455   s_dataout0<27>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_539
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X47Y93.D5      net (fanout=1)        4.896   s_dataout0<27>
    SLICE_X47Y93.DMUX    Tilo                  0.337   okEHx<93>
                                                       epA0/Mmux_okEH<31:0>201
    SLICE_X70Y71.A5      net (fanout=1)        2.793   okEHx<92>
    SLICE_X70Y71.A       Tilo                  0.235   okHI/okCH<30>
                                                       okWO/okEH_int<92>1
    SLICE_X70Y71.D3      net (fanout=1)        0.342   okEH<27>
    SLICE_X70Y71.D       Tilo                  0.235   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>_SW0
    SLICE_X70Y71.C6      net (fanout=1)        0.143   okHI/core0/N46
    SLICE_X70Y71.CLK     Tas                   0.349   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>
                                                       okHI/core0/core0/hi_dataout_27
    -------------------------------------------------  ---------------------------
    Total                                     14.222ns (3.711ns logic, 10.511ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_27 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.902 - 1.046)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y70.DOB4    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X26Y146.D2     net (fanout=1)        2.119   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb<4>
    SLICE_X26Y146.BMUX   Topdb                 0.481   s_dataout0<27>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_619
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X47Y93.D5      net (fanout=1)        4.896   s_dataout0<27>
    SLICE_X47Y93.DMUX    Tilo                  0.337   okEHx<93>
                                                       epA0/Mmux_okEH<31:0>201
    SLICE_X70Y71.A5      net (fanout=1)        2.793   okEHx<92>
    SLICE_X70Y71.A       Tilo                  0.235   okHI/okCH<30>
                                                       okWO/okEH_int<92>1
    SLICE_X70Y71.D3      net (fanout=1)        0.342   okEH<27>
    SLICE_X70Y71.D       Tilo                  0.235   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>_SW0
    SLICE_X70Y71.C6      net (fanout=1)        0.143   okHI/core0/N46
    SLICE_X70Y71.CLK     Tas                   0.349   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>
                                                       okHI/core0/core0/hi_dataout_27
    -------------------------------------------------  ---------------------------
    Total                                     14.030ns (3.737ns logic, 10.293ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_27 (FF)
  Requirement:          9.920ns
  Data Path Delay:      13.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (0.902 - 1.044)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y76.DOB4    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X26Y146.B2     net (fanout=1)        2.079   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.ram_doutb<4>
    SLICE_X26Y146.BMUX   Topbb                 0.444   s_dataout0<27>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_538
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_18
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X47Y93.D5      net (fanout=1)        4.896   s_dataout0<27>
    SLICE_X47Y93.DMUX    Tilo                  0.337   okEHx<93>
                                                       epA0/Mmux_okEH<31:0>201
    SLICE_X70Y71.A5      net (fanout=1)        2.793   okEHx<92>
    SLICE_X70Y71.A       Tilo                  0.235   okHI/okCH<30>
                                                       okWO/okEH_int<92>1
    SLICE_X70Y71.D3      net (fanout=1)        0.342   okEH<27>
    SLICE_X70Y71.D       Tilo                  0.235   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>_SW0
    SLICE_X70Y71.C6      net (fanout=1)        0.143   okHI/core0/N46
    SLICE_X70Y71.CLK     Tas                   0.349   okHI/okCH<30>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<27>
                                                       okHI/core0/core0/hi_dataout_27
    -------------------------------------------------  ---------------------------
    Total                                     13.953ns (3.700ns logic, 10.253ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/hi_dataout_26 (SLICE_X72Y69.A5), 146 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_26 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.235ns (0.906 - 1.141)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y84.DOB3    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y146.C2     net (fanout=1)        2.428   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb<3>
    SLICE_X28Y146.BMUX   Topcb                 0.431   s_dataout0<26>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_537
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_17
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17
    SLICE_X57Y93.A5      net (fanout=1)        4.995   s_dataout0<26>
    SLICE_X57Y93.A       Tilo                  0.259   okEHx<91>
                                                       epA0/Mmux_okEH<31:0>191
    SLICE_X70Y69.A5      net (fanout=1)        2.489   okEHx<91>
    SLICE_X70Y69.A       Tilo                  0.235   okEH<26>
                                                       okWO/okEH_int<91>1
    SLICE_X72Y69.B5      net (fanout=1)        0.415   okEH<26>
    SLICE_X72Y69.B       Tilo                  0.254   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>_SW0
    SLICE_X72Y69.A5      net (fanout=1)        0.247   okHI/core0/N48
    SLICE_X72Y69.CLK     Tas                   0.339   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>
                                                       okHI/core0/core0/hi_dataout_26
    -------------------------------------------------  ---------------------------
    Total                                     14.192ns (3.618ns logic, 10.574ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_26 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.155ns (0.906 - 1.061)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y72.DOB3    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y146.A4     net (fanout=1)        2.270   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<3>
    SLICE_X28Y146.BMUX   Topab                 0.438   s_dataout0<26>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_418
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_17
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17
    SLICE_X57Y93.A5      net (fanout=1)        4.995   s_dataout0<26>
    SLICE_X57Y93.A       Tilo                  0.259   okEHx<91>
                                                       epA0/Mmux_okEH<31:0>191
    SLICE_X70Y69.A5      net (fanout=1)        2.489   okEHx<91>
    SLICE_X70Y69.A       Tilo                  0.235   okEH<26>
                                                       okWO/okEH_int<91>1
    SLICE_X72Y69.B5      net (fanout=1)        0.415   okEH<26>
    SLICE_X72Y69.B       Tilo                  0.254   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>_SW0
    SLICE_X72Y69.A5      net (fanout=1)        0.247   okHI/core0/N48
    SLICE_X72Y69.CLK     Tas                   0.339   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>
                                                       okHI/core0/core0/hi_dataout_26
    -------------------------------------------------  ---------------------------
    Total                                     14.041ns (3.625ns logic, 10.416ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/core0/core0/hi_dataout_26 (FF)
  Requirement:          9.920ns
  Data Path Delay:      13.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.244ns (0.906 - 1.150)
  Source Clock:         okClk rising at -1.240ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/core0/core0/hi_dataout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y80.DOB3    Trcko_DOB             2.100   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y146.D5     net (fanout=1)        2.037   u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.ram_doutb<3>
    SLICE_X28Y146.BMUX   Topdb                 0.430   s_dataout0<26>
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_618
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_17
                                                       u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17
    SLICE_X57Y93.A5      net (fanout=1)        4.995   s_dataout0<26>
    SLICE_X57Y93.A       Tilo                  0.259   okEHx<91>
                                                       epA0/Mmux_okEH<31:0>191
    SLICE_X70Y69.A5      net (fanout=1)        2.489   okEHx<91>
    SLICE_X70Y69.A       Tilo                  0.235   okEH<26>
                                                       okWO/okEH_int<91>1
    SLICE_X72Y69.B5      net (fanout=1)        0.415   okEH<26>
    SLICE_X72Y69.B       Tilo                  0.254   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>_SW0
    SLICE_X72Y69.A5      net (fanout=1)        0.247   okHI/core0/N48
    SLICE_X72Y69.CLK     Tas                   0.339   okHI/okCH<29>
                                                       okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<26>
                                                       okHI/core0/core0/hi_dataout_26
    -------------------------------------------------  ---------------------------
    Total                                     13.800ns (3.617ns logic, 10.183ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE -1.24
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.617 - 0.525)
  Source Clock:         okClk rising at 8.680ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.AQ       Tcko                  0.234   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_0
    SLICE_X2Y64.AX       net (fanout=1)        0.218   okHI/core0/core0/a0/c0/dataout<0>
    SLICE_X2Y64.CLK      Tdh         (-Th)     0.120   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.114ns logic, 0.218ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X2Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_1 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.617 - 0.525)
  Source Clock:         okClk rising at 8.680ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_1 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.BQ       Tcko                  0.234   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_1
    SLICE_X2Y64.BX       net (fanout=1)        0.220   okHI/core0/core0/a0/c0/dataout<1>
    SLICE_X2Y64.CLK      Tdh         (-Th)     0.111   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.123ns logic, 0.220ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X2Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_2 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.617 - 0.525)
  Source Clock:         okClk rising at 8.680ns
  Destination Clock:    okClk rising at 8.680ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_2 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.CQ       Tcko                  0.234   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_2
    SLICE_X2Y64.CX       net (fanout=1)        0.216   okHI/core0/core0/a0/c0/dataout<2>
    SLICE_X2Y64.CLK      Tdh         (-Th)     0.098   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.136ns logic, 0.216ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE -1.24
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKA
  Logical resource: okHI/core0/core0/r0/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKB
  Logical resource: okHI/core0/core0/r0/CLKB
  Location pin: RAMB16_X4Y10.CLKB
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y66.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.725ns.
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[22].regin0 (ILOGIC_X26Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<22> (PAD)
  Destination:          okHI/iob_regs[22].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<22> to okHI/iob_regs[22].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA14.I               Tiopi                 1.397   okUHU<22>
                                                       okUHU<22>
                                                       okHI/iob_regs[22].iobf0/IBUF
                                                       ProtoComp155.IMUX.8
    ILOGIC_X26Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<22>
    ILOGIC_X26Y1.CLK0    Tidock                1.723   okHI/okHC<27>
                                                       ProtoComp158.D2OFFBYP_SRC.7
                                                       okHI/iob_regs[22].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[22].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y1.CLK0    net (fanout=691)      2.010   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (-3.710ns logic, 6.923ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[21].regin0 (ILOGIC_X30Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<21> (PAD)
  Destination:          okHI/iob_regs[21].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<21> to okHI/iob_regs[21].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U17.I                Tiopi                 1.397   okUHU<21>
                                                       okUHU<21>
                                                       okHI/iob_regs[21].iobf0/IBUF
                                                       ProtoComp155.IMUX.6
    ILOGIC_X30Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<21>
    ILOGIC_X30Y1.CLK0    Tidock                1.723   okHI/okHC<26>
                                                       ProtoComp158.D2OFFBYP_SRC.5
                                                       okHI/iob_regs[21].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[21].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X30Y1.CLK0    net (fanout=691)      2.012   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (-3.710ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[14].regin0 (ILOGIC_X28Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<14> (PAD)
  Destination:          okHI/iob_regs[14].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     3.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<14> to okHI/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U14.I                Tiopi                 1.397   okUHU<14>
                                                       okUHU<14>
                                                       okHI/iob_regs[14].iobf0/IBUF
                                                       ProtoComp155.IMUX.7
    ILOGIC_X28Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<14>
    ILOGIC_X28Y1.CLK0    Tidock                1.723   okHI/okHC<19>
                                                       ProtoComp158.D2OFFBYP_SRC.6
                                                       okHI/iob_regs[14].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X28Y1.CLK0    net (fanout=691)      2.012   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (-3.710ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[11].regin0 (ILOGIC_X9Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<11> (PAD)
  Destination:          okHI/iob_regs[11].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<11> to okHI/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.627   okUHU<11>
                                                       okUHU<11>
                                                       okHI/iob_regs[11].iobf0/IBUF
                                                       ProtoComp155.IMUX.2
    ILOGIC_X9Y2.D        net (fanout=1)        0.095   okHI/iobf0_o<11>
    ILOGIC_X9Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<16>
                                                       ProtoComp158.D2OFFBYP_SRC.1
                                                       okHI/iob_regs[11].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X9Y2.CLK0     net (fanout=691)      1.113   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[31].regin0 (ILOGIC_X8Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<31> (PAD)
  Destination:          okHI/iob_regs[31].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<31> to okHI/iob_regs[31].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 0.627   okUHU<31>
                                                       okUHU<31>
                                                       okHI/iob_regs[31].iobf0/IBUF
                                                       ProtoComp155.IMUX.11
    ILOGIC_X8Y2.D        net (fanout=1)        0.095   okHI/iobf0_o<31>
    ILOGIC_X8Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<36>
                                                       ProtoComp158.D2OFFBYP_SRC.10
                                                       okHI/iob_regs[31].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[31].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X8Y2.CLK0     net (fanout=691)      1.113   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[12].regin0 (ILOGIC_X9Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<12> (PAD)
  Destination:          okHI/iob_regs[12].regin0 (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<12> to okHI/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 0.627   okUHU<12>
                                                       okUHU<12>
                                                       okHI/iob_regs[12].iobf0/IBUF
                                                       ProtoComp155.IMUX.3
    ILOGIC_X9Y3.D        net (fanout=1)        0.124   okHI/iobf0_o<12>
    ILOGIC_X9Y3.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<17>
                                                       ProtoComp158.D2OFFBYP_SRC.2
                                                       okHI/iob_regs[12].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X9Y3.CLK0     net (fanout=691)      1.113   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.288ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<31> (U8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.712ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[31].regout0 (FF)
  Destination:          okUHU<31> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[31].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X8Y2.CLK0     net (fanout=691)      2.624   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (-5.575ns logic, 8.268ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[31].regout0 to okUHU<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 1.080   okHI/regout0_q<31>
                                                       okHI/iob_regs[31].regout0
    U8.O                 net (fanout=1)        0.438   okHI/regout0_q<31>
    U8.PAD               Tioop                 2.042   okUHU<31>
                                                       okHI/iob_regs[31].iobf0/OBUFT
                                                       okUHU<31>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.093ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[31].regvalid (FF)
  Destination:          okUHU<31> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[31].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X8Y2.CLK0     net (fanout=691)      2.624   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (-5.575ns logic, 8.268ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[31].regvalid to okUHU<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.TQ       Tockq                 0.699   okHI/regout0_q<31>
                                                       okHI/iob_regs[31].regvalid
    U8.T                 net (fanout=1)        0.438   okHI/regvalid_q<31>
    U8.PAD               Tiotp                 2.042   okUHU<31>
                                                       okHI/iob_regs[31].iobf0/OBUFT
                                                       okUHU<31>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[11].regout0 (FF)
  Destination:          okUHU<11> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[11].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X9Y2.CLK0     net (fanout=691)      2.623   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[11].regout0 to okUHU<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.OQ       Tockq                 1.080   okHI/regout0_q<11>
                                                       okHI/iob_regs[11].regout0
    AB6.O                net (fanout=1)        0.438   okHI/regout0_q<11>
    AB6.PAD              Tioop                 2.042   okUHU<11>
                                                       okHI/iob_regs[11].iobf0/OBUFT
                                                       okUHU<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[11].regvalid (FF)
  Destination:          okUHU<11> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[11].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X9Y2.CLK0     net (fanout=691)      2.623   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[11].regvalid to okUHU<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.TQ       Tockq                 0.699   okHI/regout0_q<11>
                                                       okHI/iob_regs[11].regvalid
    AB6.T                net (fanout=1)        0.438   okHI/regvalid_q<11>
    AB6.PAD              Tiotp                 2.042   okUHU<11>
                                                       okHI/iob_regs[11].iobf0/OBUFT
                                                       okUHU<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[12].regout0 (FF)
  Destination:          okUHU<12> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[12].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X9Y3.CLK0     net (fanout=691)      2.623   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[12].regout0 to okUHU<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/regout0_q<12>
                                                       okHI/iob_regs[12].regout0
    AA6.O                net (fanout=1)        0.438   okHI/regout0_q<12>
    AA6.PAD              Tioop                 2.042   okUHU<12>
                                                       okHI/iob_regs[12].iobf0/OBUFT
                                                       okUHU<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[12].regvalid (FF)
  Destination:          okUHU<12> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.692ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[12].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X9Y3.CLK0     net (fanout=691)      2.623   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (-5.575ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[12].regvalid to okUHU<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/regout0_q<12>
                                                       okHI/iob_regs[12].regvalid
    AA6.T                net (fanout=1)        0.438   okHI/regvalid_q<12>
    AA6.PAD              Tiotp                 2.042   okUHU<12>
                                                       okHI/iob_regs[12].iobf0/OBUFT
                                                       okUHU<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<22> (AA14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.346ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[22].regout0 (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.501ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[22].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X26Y1.CLK0    net (fanout=691)      0.746   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (-1.434ns logic, 2.935ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[22].regout0 to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y1.OQ      Tockq                 0.336   okHI/regout0_q<22>
                                                       okHI/iob_regs[22].regout0
    AA14.O               net (fanout=1)        0.268   okHI/regout0_q<22>
    AA14.PAD             Tioop                 0.756   okUHU<22>
                                                       okHI/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.238ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[22].regvalid (FF)
  Destination:          okUHU<22> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.501ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[22].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X26Y1.CLK0    net (fanout=691)      0.746   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (-1.434ns logic, 2.935ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[22].regvalid to okUHU<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y1.TQ      Tockq                 0.228   okHI/regout0_q<22>
                                                       okHI/iob_regs[22].regvalid
    AA14.T               net (fanout=1)        0.268   okHI/regvalid_q<22>
    AA14.PAD             Tiotp                 0.756   okUHU<22>
                                                       okHI/iob_regs[22].iobf0/OBUFT
                                                       okUHU<22>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.347ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[3].regout0 (FF)
  Destination:          okUHU<3> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[3].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X27Y0.CLK0    net (fanout=691)      0.747   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[3].regout0 to okUHU<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.OQ      Tockq                 0.336   okHI/regout0_q<3>
                                                       okHI/iob_regs[3].regout0
    AB18.O               net (fanout=1)        0.268   okHI/regout0_q<3>
    AB18.PAD             Tioop                 0.756   okUHU<3>
                                                       okHI/iob_regs[3].iobf0/OBUFT
                                                       okUHU<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.239ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[3].regvalid (FF)
  Destination:          okUHU<3> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[3].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X27Y0.CLK0    net (fanout=691)      0.747   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[3].regvalid to okUHU<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.TQ      Tockq                 0.228   okHI/regout0_q<3>
                                                       okHI/iob_regs[3].regvalid
    AB18.T               net (fanout=1)        0.268   okHI/regvalid_q<3>
    AB18.PAD             Tiotp                 0.756   okUHU<3>
                                                       okHI/iob_regs[3].iobf0/OBUFT
                                                       okUHU<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<4> (AA18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.347ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[4].regout0 (FF)
  Destination:          okUHU<4> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[4].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X27Y1.CLK0    net (fanout=691)      0.747   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[4].regout0 to okUHU<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.OQ      Tockq                 0.336   okHI/regout0_q<4>
                                                       okHI/iob_regs[4].regout0
    AA18.O               net (fanout=1)        0.268   okHI/regout0_q<4>
    AA18.PAD             Tioop                 0.756   okUHU<4>
                                                       okHI/iob_regs[4].iobf0/OBUFT
                                                       okUHU<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.239ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[4].regvalid (FF)
  Destination:          okUHU<4> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[4].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X27Y1.CLK0    net (fanout=691)      0.747   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (-1.434ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[4].regvalid to okUHU<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.TQ      Tockq                 0.228   okHI/regout0_q<4>
                                                       okHI/iob_regs[4].regvalid
    AA18.T               net (fanout=1)        0.268   okHI/regvalid_q<4>
    AA18.PAD             Tiotp                 0.756   okUHU<4>
                                                       okHI/iob_regs[4].iobf0/OBUFT
                                                       okUHU<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.286ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.714ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.691ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X11Y3.CLK0    net (fanout=691)      2.622   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (-5.575ns logic, 8.266ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.762ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Requirement:          8.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 1)
  Clock Path Delay:     2.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.868   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.371   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y0.CLK0     net (fanout=691)      2.625   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (-5.575ns logic, 8.269ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.387   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (3.122ns logic, 0.387ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.535ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y0.CLK0     net (fanout=691)      0.935   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (-1.434ns logic, 3.124ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.268   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.583ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -1.240ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.262   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.242   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X11Y3.CLK0    net (fanout=691)      0.932   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (-1.434ns logic, 3.121ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.590ns.
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X34Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     3.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp154.IMUX.60
    ILOGIC_X34Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X34Y2.CLK0    Tidock                1.723   okHI/okHC<4>
                                                       ProtoComp158.D2OFFBYP_SRC.20
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X34Y2.CLK0    net (fanout=691)      2.014   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (-3.710ns logic, 6.927ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X5Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Delay:     3.402ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp154.IMUX.57
    ILOGIC_X5Y3.D        net (fanout=1)        0.242   okUH_1_IBUF
    ILOGIC_X5Y3.CLK0     Tidock                1.723   okHI/okHC<1>
                                                       ProtoComp158.D2OFFBYP_SRC.17
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (3.120ns logic, 0.242ns route)
                                                       (92.8% logic, 7.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y3.CLK0     net (fanout=691)      2.199   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (-3.710ns logic, 7.112ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.404ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.397   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp154.IMUX.58
    ILOGIC_X4Y0.D        net (fanout=1)        0.233   okUH_2_IBUF
    ILOGIC_X4Y0.CLK0     Tidock                1.723   okHI/okHC<2>
                                                       ProtoComp158.D2OFFBYP_SRC.18
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        2.476   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.294   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y0.CLK0     net (fanout=691)      2.201   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (-3.710ns logic, 7.114ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     2.255ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp154.IMUX.59
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   okUH_3_IBUF
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<3>
                                                       ProtoComp158.D2OFFBYP_SRC.19
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=691)      1.113   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (-1.211ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X5Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     2.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.627   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp154.IMUX.57
    ILOGIC_X5Y3.D        net (fanout=1)        0.124   okUH_1_IBUF
    ILOGIC_X5Y3.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<1>
                                                       ProtoComp158.D2OFFBYP_SRC.17
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y3.CLK0     net (fanout=691)      1.114   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (-1.211ns logic, 3.467ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising at -1.240ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     2.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp154.IMUX.58
    ILOGIC_X4Y0.D        net (fanout=1)        0.156   okUH_2_IBUF
    ILOGIC_X4Y0.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<2>
                                                       ProtoComp158.D2OFFBYP_SRC.18
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp154.IMUX.56
    BUFIO2_X3Y1.I        net (fanout=1)        1.324   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.131   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y0.CLK0     net (fanout=691)      1.116   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (-1.211ns logic, 3.469ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|     14.613ns|            0|          294|            0|        40595|
| TS_okHI_dcm0_clk0             |      9.920ns|     14.613ns|          N/A|          294|            0|        40595|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.475(R)|      SLOW  |   -0.090(R)|      FAST  |okClk             |  -1.240|
okUH<2>     |    1.464(R)|      SLOW  |   -0.120(R)|      FAST  |okClk             |  -1.240|
okUH<3>     |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |okClk             |  -1.240|
okUH<4>     |    1.590(R)|      SLOW  |   -0.246(R)|      FAST  |okClk             |  -1.240|
okUHU<0>    |    1.470(R)|      SLOW  |   -0.126(R)|      FAST  |okClk             |  -1.240|
okUHU<1>    |    1.540(R)|      SLOW  |   -0.155(R)|      FAST  |okClk             |  -1.240|
okUHU<2>    |    1.666(R)|      SLOW  |   -0.281(R)|      FAST  |okClk             |  -1.240|
okUHU<3>    |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okClk             |  -1.240|
okUHU<4>    |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |okClk             |  -1.240|
okUHU<5>    |    1.593(R)|      SLOW  |   -0.249(R)|      FAST  |okClk             |  -1.240|
okUHU<6>    |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |okClk             |  -1.240|
okUHU<7>    |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |okClk             |  -1.240|
okUHU<8>    |    1.536(R)|      SLOW  |   -0.151(R)|      FAST  |okClk             |  -1.240|
okUHU<9>    |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |okClk             |  -1.240|
okUHU<10>   |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |okClk             |  -1.240|
okUHU<11>   |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |okClk             |  -1.240|
okUHU<12>   |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |okClk             |  -1.240|
okUHU<13>   |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okClk             |  -1.240|
okUHU<14>   |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |okClk             |  -1.240|
okUHU<15>   |    1.720(R)|      SLOW  |   -0.335(R)|      FAST  |okClk             |  -1.240|
okUHU<16>   |    1.661(R)|      SLOW  |   -0.276(R)|      FAST  |okClk             |  -1.240|
okUHU<17>   |    1.481(R)|      SLOW  |   -0.096(R)|      FAST  |okClk             |  -1.240|
okUHU<18>   |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okClk             |  -1.240|
okUHU<19>   |    1.667(R)|      SLOW  |   -0.282(R)|      FAST  |okClk             |  -1.240|
okUHU<20>   |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |okClk             |  -1.240|
okUHU<21>   |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |okClk             |  -1.240|
okUHU<22>   |    1.725(R)|      SLOW  |   -0.340(R)|      FAST  |okClk             |  -1.240|
okUHU<28>   |    1.466(R)|      SLOW  |   -0.122(R)|      FAST  |okClk             |  -1.240|
okUHU<29>   |    1.597(R)|      SLOW  |   -0.253(R)|      FAST  |okClk             |  -1.240|
okUHU<30>   |    1.536(R)|      SLOW  |   -0.151(R)|      FAST  |okClk             |  -1.240|
okUHU<31>   |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |okClk             |  -1.240|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         5.286(R)|      SLOW  |         1.583(R)|      FAST  |okClk             |  -1.240|
okHU<2>     |         5.238(R)|      SLOW  |         1.535(R)|      FAST  |okClk             |  -1.240|
okUHU<0>    |         5.233(R)|      SLOW  |         1.422(R)|      FAST  |okClk             |  -1.240|
okUHU<1>    |         5.233(R)|      SLOW  |         1.422(R)|      FAST  |okClk             |  -1.240|
okUHU<2>    |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okClk             |  -1.240|
okUHU<3>    |         5.050(R)|      SLOW  |         1.239(R)|      FAST  |okClk             |  -1.240|
okUHU<4>    |         5.050(R)|      SLOW  |         1.239(R)|      FAST  |okClk             |  -1.240|
okUHU<5>    |         5.101(R)|      SLOW  |         1.290(R)|      FAST  |okClk             |  -1.240|
okUHU<6>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okClk             |  -1.240|
okUHU<7>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okClk             |  -1.240|
okUHU<8>    |         5.237(R)|      SLOW  |         1.426(R)|      FAST  |okClk             |  -1.240|
okUHU<9>    |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okClk             |  -1.240|
okUHU<10>   |         5.241(R)|      SLOW  |         1.430(R)|      FAST  |okClk             |  -1.240|
okUHU<11>   |         5.287(R)|      SLOW  |         1.476(R)|      FAST  |okClk             |  -1.240|
okUHU<12>   |         5.287(R)|      SLOW  |         1.476(R)|      FAST  |okClk             |  -1.240|
okUHU<13>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<14>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<15>   |         5.054(R)|      SLOW  |         1.243(R)|      FAST  |okClk             |  -1.240|
okUHU<16>   |         5.103(R)|      SLOW  |         1.292(R)|      FAST  |okClk             |  -1.240|
okUHU<17>   |         5.283(R)|      SLOW  |         1.472(R)|      FAST  |okClk             |  -1.240|
okUHU<18>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<19>   |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okClk             |  -1.240|
okUHU<20>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<21>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<22>   |         5.049(R)|      SLOW  |         1.238(R)|      FAST  |okClk             |  -1.240|
okUHU<23>   |         5.103(R)|      SLOW  |         1.292(R)|      FAST  |okClk             |  -1.240|
okUHU<24>   |         5.238(R)|      SLOW  |         1.427(R)|      FAST  |okClk             |  -1.240|
okUHU<25>   |         5.101(R)|      SLOW  |         1.290(R)|      FAST  |okClk             |  -1.240|
okUHU<26>   |         5.099(R)|      SLOW  |         1.288(R)|      FAST  |okClk             |  -1.240|
okUHU<27>   |         5.051(R)|      SLOW  |         1.240(R)|      FAST  |okClk             |  -1.240|
okUHU<28>   |         5.237(R)|      SLOW  |         1.426(R)|      FAST  |okClk             |  -1.240|
okUHU<29>   |         5.097(R)|      SLOW  |         1.286(R)|      FAST  |okClk             |  -1.240|
okUHU<30>   |         5.238(R)|      SLOW  |         1.427(R)|      FAST  |okClk             |  -1.240|
okUHU<31>   |         5.288(R)|      SLOW  |         1.477(R)|      FAST  |okClk             |  -1.240|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |   14.613|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   11.381|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.663; Ideal Clock Offset To Actual Clock 0.894; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.470(R)|      SLOW  |   -0.126(R)|      FAST  |    0.530|    2.126|       -0.798|
okUHU<1>          |    1.540(R)|      SLOW  |   -0.155(R)|      FAST  |    0.460|    2.155|       -0.848|
okUHU<2>          |    1.666(R)|      SLOW  |   -0.281(R)|      FAST  |    0.334|    2.281|       -0.974|
okUHU<3>          |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<4>          |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |    0.277|    2.338|       -1.031|
okUHU<5>          |    1.593(R)|      SLOW  |   -0.249(R)|      FAST  |    0.407|    2.249|       -0.921|
okUHU<6>          |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |    0.538|    2.118|       -0.790|
okUHU<7>          |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |    0.468|    2.147|       -0.840|
okUHU<8>          |    1.536(R)|      SLOW  |   -0.151(R)|      FAST  |    0.464|    2.151|       -0.844|
okUHU<9>          |    1.462(R)|      SLOW  |   -0.118(R)|      FAST  |    0.538|    2.118|       -0.790|
okUHU<10>         |    1.532(R)|      SLOW  |   -0.147(R)|      FAST  |    0.468|    2.147|       -0.840|
okUHU<11>         |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |    0.594|    2.062|       -0.734|
okUHU<12>         |    1.476(R)|      SLOW  |   -0.091(R)|      FAST  |    0.524|    2.091|       -0.784|
okUHU<13>         |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<14>         |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |    0.277|    2.338|       -1.031|
okUHU<15>         |    1.720(R)|      SLOW  |   -0.335(R)|      FAST  |    0.280|    2.335|       -1.027|
okUHU<16>         |    1.661(R)|      SLOW  |   -0.276(R)|      FAST  |    0.339|    2.276|       -0.969|
okUHU<17>         |    1.481(R)|      SLOW  |   -0.096(R)|      FAST  |    0.519|    2.096|       -0.789|
okUHU<18>         |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<19>         |    1.667(R)|      SLOW  |   -0.282(R)|      FAST  |    0.333|    2.282|       -0.975|
okUHU<20>         |    1.653(R)|      SLOW  |   -0.309(R)|      FAST  |    0.347|    2.309|       -0.981|
okUHU<21>         |    1.723(R)|      SLOW  |   -0.338(R)|      FAST  |    0.277|    2.338|       -1.031|
okUHU<22>         |    1.725(R)|      SLOW  |   -0.340(R)|      FAST  |    0.275|    2.340|       -1.033|
okUHU<28>         |    1.466(R)|      SLOW  |   -0.122(R)|      FAST  |    0.534|    2.122|       -0.794|
okUHU<29>         |    1.597(R)|      SLOW  |   -0.253(R)|      FAST  |    0.403|    2.253|       -0.925|
okUHU<30>         |    1.536(R)|      SLOW  |   -0.151(R)|      FAST  |    0.464|    2.151|       -0.844|
okUHU<31>         |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |    0.594|    2.062|       -0.734|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.725|         -  |      -0.062|         -  |    0.275|    2.062|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.528; Ideal Clock Offset To Actual Clock -0.174; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.475(R)|      SLOW  |   -0.090(R)|      FAST  |    0.525|    0.090|        0.218|
okUH<2>           |    1.464(R)|      SLOW  |   -0.120(R)|      FAST  |    0.536|    0.120|        0.208|
okUH<3>           |    1.406(R)|      SLOW  |   -0.062(R)|      FAST  |    0.594|    0.062|        0.266|
okUH<4>           |    1.590(R)|      SLOW  |   -0.246(R)|      FAST  |    0.410|    0.246|        0.082|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.590|         -  |      -0.062|         -  |    0.410|    0.062|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.239 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        5.233|      SLOW  |        1.422|      FAST  |         0.184|
okUHU<1>                                       |        5.233|      SLOW  |        1.422|      FAST  |         0.184|
okUHU<2>                                       |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<3>                                       |        5.050|      SLOW  |        1.239|      FAST  |         0.001|
okUHU<4>                                       |        5.050|      SLOW  |        1.239|      FAST  |         0.001|
okUHU<5>                                       |        5.101|      SLOW  |        1.290|      FAST  |         0.052|
okUHU<6>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<7>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<8>                                       |        5.237|      SLOW  |        1.426|      FAST  |         0.188|
okUHU<9>                                       |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<10>                                      |        5.241|      SLOW  |        1.430|      FAST  |         0.192|
okUHU<11>                                      |        5.287|      SLOW  |        1.476|      FAST  |         0.238|
okUHU<12>                                      |        5.287|      SLOW  |        1.476|      FAST  |         0.238|
okUHU<13>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<14>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<15>                                      |        5.054|      SLOW  |        1.243|      FAST  |         0.005|
okUHU<16>                                      |        5.103|      SLOW  |        1.292|      FAST  |         0.054|
okUHU<17>                                      |        5.283|      SLOW  |        1.472|      FAST  |         0.234|
okUHU<18>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<19>                                      |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<20>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<21>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<22>                                      |        5.049|      SLOW  |        1.238|      FAST  |         0.000|
okUHU<23>                                      |        5.103|      SLOW  |        1.292|      FAST  |         0.054|
okUHU<24>                                      |        5.238|      SLOW  |        1.427|      FAST  |         0.189|
okUHU<25>                                      |        5.101|      SLOW  |        1.290|      FAST  |         0.052|
okUHU<26>                                      |        5.099|      SLOW  |        1.288|      FAST  |         0.050|
okUHU<27>                                      |        5.051|      SLOW  |        1.240|      FAST  |         0.002|
okUHU<28>                                      |        5.237|      SLOW  |        1.426|      FAST  |         0.188|
okUHU<29>                                      |        5.097|      SLOW  |        1.286|      FAST  |         0.048|
okUHU<30>                                      |        5.238|      SLOW  |        1.427|      FAST  |         0.189|
okUHU<31>                                      |        5.288|      SLOW  |        1.477|      FAST  |         0.239|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.048 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        5.286|      SLOW  |        1.583|      FAST  |         0.048|
okHU<2>                                        |        5.238|      SLOW  |        1.535|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 708  Score: 633133  (Setup/Max: 633133, Hold: 0)

Constraints cover 68644 paths, 0 nets, and 23479 connections

Design statistics:
   Minimum period:  14.613ns{1}   (Maximum frequency:  68.432MHz)
   Minimum input required time before clock:   1.725ns
   Minimum output required time after clock:   5.288ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 05 10:31:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 483 MB



