{"vcs1":{"timestamp_begin":1682301807.635033043, "rt":0.86, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682301808.525208753, "rt":1.07, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682301809.616693737, "rt":1.57, "ut":0.08, "st":1.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682301807.334877143}
{"VCS_COMP_START_TIME": 1682301807.334877143}
{"VCS_COMP_END_TIME": 1682306054.908164696}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 239048}}
