
exti_hs18b20_lan2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000863c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08008750  08008750  00009750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008be0  08008be0  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008be0  08008be0  00009be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008be8  08008be8  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008be8  08008be8  00009be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bec  08008bec  00009bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008bf0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d8  08008dc8  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08008dc8  0000a42c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b97c  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e53  00000000  00000000  00015b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  000179d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a99  00000000  00000000  00018770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018942  00000000  00000000  00019209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f835  00000000  00000000  00031b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c432  00000000  00000000  00041380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd7b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f1c  00000000  00000000  000cd7f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000d2714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008734 	.word	0x08008734

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008734 	.word	0x08008734

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__gesf2>:
 8000d84:	f04f 3cff 	mov.w	ip, #4294967295
 8000d88:	e006      	b.n	8000d98 <__cmpsf2+0x4>
 8000d8a:	bf00      	nop

08000d8c <__lesf2>:
 8000d8c:	f04f 0c01 	mov.w	ip, #1
 8000d90:	e002      	b.n	8000d98 <__cmpsf2+0x4>
 8000d92:	bf00      	nop

08000d94 <__cmpsf2>:
 8000d94:	f04f 0c01 	mov.w	ip, #1
 8000d98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d011      	beq.n	8000dd4 <__cmpsf2+0x40>
 8000db0:	b001      	add	sp, #4
 8000db2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000db6:	bf18      	it	ne
 8000db8:	ea90 0f01 	teqne	r0, r1
 8000dbc:	bf58      	it	pl
 8000dbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000dc2:	bf88      	it	hi
 8000dc4:	17c8      	asrhi	r0, r1, #31
 8000dc6:	bf38      	it	cc
 8000dc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000dcc:	bf18      	it	ne
 8000dce:	f040 0001 	orrne.w	r0, r0, #1
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	d102      	bne.n	8000de0 <__cmpsf2+0x4c>
 8000dda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000dde:	d105      	bne.n	8000dec <__cmpsf2+0x58>
 8000de0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000de4:	d1e4      	bne.n	8000db0 <__cmpsf2+0x1c>
 8000de6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dea:	d0e1      	beq.n	8000db0 <__cmpsf2+0x1c>
 8000dec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <__aeabi_cfrcmple>:
 8000df4:	4684      	mov	ip, r0
 8000df6:	4608      	mov	r0, r1
 8000df8:	4661      	mov	r1, ip
 8000dfa:	e7ff      	b.n	8000dfc <__aeabi_cfcmpeq>

08000dfc <__aeabi_cfcmpeq>:
 8000dfc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dfe:	f7ff ffc9 	bl	8000d94 <__cmpsf2>
 8000e02:	2800      	cmp	r0, #0
 8000e04:	bf48      	it	mi
 8000e06:	f110 0f00 	cmnmi.w	r0, #0
 8000e0a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e0c <__aeabi_fcmpeq>:
 8000e0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e10:	f7ff fff4 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e14:	bf0c      	ite	eq
 8000e16:	2001      	moveq	r0, #1
 8000e18:	2000      	movne	r0, #0
 8000e1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1e:	bf00      	nop

08000e20 <__aeabi_fcmplt>:
 8000e20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e24:	f7ff ffea 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e28:	bf34      	ite	cc
 8000e2a:	2001      	movcc	r0, #1
 8000e2c:	2000      	movcs	r0, #0
 8000e2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e32:	bf00      	nop

08000e34 <__aeabi_fcmple>:
 8000e34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e38:	f7ff ffe0 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e3c:	bf94      	ite	ls
 8000e3e:	2001      	movls	r0, #1
 8000e40:	2000      	movhi	r0, #0
 8000e42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e46:	bf00      	nop

08000e48 <__aeabi_fcmpge>:
 8000e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e4c:	f7ff ffd2 	bl	8000df4 <__aeabi_cfrcmple>
 8000e50:	bf94      	ite	ls
 8000e52:	2001      	movls	r0, #1
 8000e54:	2000      	movhi	r0, #0
 8000e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e5a:	bf00      	nop

08000e5c <__aeabi_fcmpgt>:
 8000e5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e60:	f7ff ffc8 	bl	8000df4 <__aeabi_cfrcmple>
 8000e64:	bf34      	ite	cc
 8000e66:	2001      	movcc	r0, #1
 8000e68:	2000      	movcs	r0, #0
 8000e6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e6e:	bf00      	nop

08000e70 <__aeabi_d2lz>:
 8000e70:	b538      	push	{r3, r4, r5, lr}
 8000e72:	2200      	movs	r2, #0
 8000e74:	2300      	movs	r3, #0
 8000e76:	4604      	mov	r4, r0
 8000e78:	460d      	mov	r5, r1
 8000e7a:	f7ff fd9f 	bl	80009bc <__aeabi_dcmplt>
 8000e7e:	b928      	cbnz	r0, 8000e8c <__aeabi_d2lz+0x1c>
 8000e80:	4620      	mov	r0, r4
 8000e82:	4629      	mov	r1, r5
 8000e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e88:	f000 b80a 	b.w	8000ea0 <__aeabi_d2ulz>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000e92:	f000 f805 	bl	8000ea0 <__aeabi_d2ulz>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	bd38      	pop	{r3, r4, r5, pc}
 8000e9e:	bf00      	nop

08000ea0 <__aeabi_d2ulz>:
 8000ea0:	b5d0      	push	{r4, r6, r7, lr}
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <__aeabi_d2ulz+0x34>)
 8000ea6:	4606      	mov	r6, r0
 8000ea8:	460f      	mov	r7, r1
 8000eaa:	f7ff fb15 	bl	80004d8 <__aeabi_dmul>
 8000eae:	f7ff fdeb 	bl	8000a88 <__aeabi_d2uiz>
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	f7ff fa96 	bl	80003e4 <__aeabi_ui2d>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	4b07      	ldr	r3, [pc, #28]	@ (8000ed8 <__aeabi_d2ulz+0x38>)
 8000ebc:	f7ff fb0c 	bl	80004d8 <__aeabi_dmul>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	4639      	mov	r1, r7
 8000ec8:	f7ff f94e 	bl	8000168 <__aeabi_dsub>
 8000ecc:	f7ff fddc 	bl	8000a88 <__aeabi_d2uiz>
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ed4:	3df00000 	.word	0x3df00000
 8000ed8:	41f00000 	.word	0x41f00000

08000edc <LCD_SendCommand>:
#include "main.h"

extern I2C_HandleTypeDef hi2c1; // S dng I2C1

void LCD_SendCommand(char cmd)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
    char data_u = (cmd & 0xF0);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	f023 030f 	bic.w	r3, r3, #15
 8000eec:	73fb      	strb	r3, [r7, #15]
    char data_l = ((cmd << 4) & 0xF0);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	011b      	lsls	r3, r3, #4
 8000ef2:	73bb      	strb	r3, [r7, #14]
    char data_t[4] = {data_u | 0x0C, data_u | 0x08, data_l | 0x0C, data_l | 0x08};
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f043 030c 	orr.w	r3, r3, #12
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	723b      	strb	r3, [r7, #8]
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	f043 0308 	orr.w	r3, r3, #8
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	727b      	strb	r3, [r7, #9]
 8000f08:	7bbb      	ldrb	r3, [r7, #14]
 8000f0a:	f043 030c 	orr.w	r3, r3, #12
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	72bb      	strb	r3, [r7, #10]
 8000f12:	7bbb      	ldrb	r3, [r7, #14]
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, (uint8_t *)data_t, 4, 100);
 8000f1c:	f107 0208 	add.w	r2, r7, #8
 8000f20:	2364      	movs	r3, #100	@ 0x64
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	2304      	movs	r3, #4
 8000f26:	214e      	movs	r1, #78	@ 0x4e
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <LCD_SendCommand+0x5c>)
 8000f2a:	f001 fb31 	bl	8002590 <HAL_I2C_Master_Transmit>
}
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200001f4 	.word	0x200001f4

08000f3c <LCD_SendData>:

void LCD_SendData(char data)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af02      	add	r7, sp, #8
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
    char data_u = (data & 0xF0);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f023 030f 	bic.w	r3, r3, #15
 8000f4c:	73fb      	strb	r3, [r7, #15]
    char data_l = ((data << 4) & 0xF0);
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	73bb      	strb	r3, [r7, #14]
    char data_t[4] = {data_u | 0x0D, data_u | 0x09, data_l | 0x0D, data_l | 0x09};
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	f043 030d 	orr.w	r3, r3, #13
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	723b      	strb	r3, [r7, #8]
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f043 0309 	orr.w	r3, r3, #9
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	727b      	strb	r3, [r7, #9]
 8000f68:	7bbb      	ldrb	r3, [r7, #14]
 8000f6a:	f043 030d 	orr.w	r3, r3, #13
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	72bb      	strb	r3, [r7, #10]
 8000f72:	7bbb      	ldrb	r3, [r7, #14]
 8000f74:	f043 0309 	orr.w	r3, r3, #9
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, (uint8_t *)data_t, 4, 100);
 8000f7c:	f107 0208 	add.w	r2, r7, #8
 8000f80:	2364      	movs	r3, #100	@ 0x64
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2304      	movs	r3, #4
 8000f86:	214e      	movs	r1, #78	@ 0x4e
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <LCD_SendData+0x5c>)
 8000f8a:	f001 fb01 	bl	8002590 <HAL_I2C_Master_Transmit>
}
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200001f4 	.word	0x200001f4

08000f9c <LCD_Clear>:

void LCD_Clear(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f7ff ff9b 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(2);
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	f000 feb0 	bl	8001d0c <HAL_Delay>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <LCD_PutCursor>:

void LCD_PutCursor(int row, int col)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
    int pos = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <LCD_PutCursor+0x16>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	3380      	adds	r3, #128	@ 0x80
 8000fc4:	e001      	b.n	8000fca <LCD_PutCursor+0x1a>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	33c0      	adds	r3, #192	@ 0xc0
 8000fca:	60fb      	str	r3, [r7, #12]
    LCD_SendCommand(pos);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff83 	bl	8000edc <LCD_SendCommand>
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <LCD_SendString>:

void LCD_SendString(char *str)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
    while (*str)
 8000fe6:	e006      	b.n	8000ff6 <LCD_SendString+0x18>
        LCD_SendData(*str++);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ffa3 	bl	8000f3c <LCD_SendData>
    while (*str)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f4      	bne.n	8000fe8 <LCD_SendString+0xa>
}
 8000ffe:	bf00      	nop
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <LCD_Init>:

void LCD_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 800100c:	2032      	movs	r0, #50	@ 0x32
 800100e:	f000 fe7d 	bl	8001d0c <HAL_Delay>
    LCD_SendCommand(0x30);
 8001012:	2030      	movs	r0, #48	@ 0x30
 8001014:	f7ff ff62 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(5);
 8001018:	2005      	movs	r0, #5
 800101a:	f000 fe77 	bl	8001d0c <HAL_Delay>
    LCD_SendCommand(0x30);
 800101e:	2030      	movs	r0, #48	@ 0x30
 8001020:	f7ff ff5c 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f000 fe71 	bl	8001d0c <HAL_Delay>
    LCD_SendCommand(0x30);
 800102a:	2030      	movs	r0, #48	@ 0x30
 800102c:	f7ff ff56 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(10);
 8001030:	200a      	movs	r0, #10
 8001032:	f000 fe6b 	bl	8001d0c <HAL_Delay>
    LCD_SendCommand(0x20);
 8001036:	2020      	movs	r0, #32
 8001038:	f7ff ff50 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(10);
 800103c:	200a      	movs	r0, #10
 800103e:	f000 fe65 	bl	8001d0c <HAL_Delay>

    LCD_SendCommand(0x28);
 8001042:	2028      	movs	r0, #40	@ 0x28
 8001044:	f7ff ff4a 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x08);
 8001048:	2008      	movs	r0, #8
 800104a:	f7ff ff47 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x01);
 800104e:	2001      	movs	r0, #1
 8001050:	f7ff ff44 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(2);
 8001054:	2002      	movs	r0, #2
 8001056:	f000 fe59 	bl	8001d0c <HAL_Delay>
    LCD_SendCommand(0x06);
 800105a:	2006      	movs	r0, #6
 800105c:	f7ff ff3e 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x0C);
 8001060:	200c      	movs	r0, #12
 8001062:	f7ff ff3b 	bl	8000edc <LCD_SendCommand>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <DWT_Delay_Init>:
#include "ds18b20.h"

void DWT_Delay_Init(void) {
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001070:	4b09      	ldr	r3, [pc, #36]	@ (8001098 <DWT_Delay_Init+0x2c>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <DWT_Delay_Init+0x2c>)
 8001076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800107a:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <DWT_Delay_Init+0x30>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <DWT_Delay_Init+0x30>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <DWT_Delay_Init+0x30>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6013      	str	r3, [r2, #0]
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	e000edf0 	.word	0xe000edf0
 800109c:	e0001000 	.word	0xe0001000

080010a0 <DWT_Delay_us>:

void DWT_Delay_us(uint32_t us) {
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT;
 80010a8:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <DWT_Delay_us+0x40>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <DWT_Delay_us+0x44>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a0d      	ldr	r2, [pc, #52]	@ (80010e8 <DWT_Delay_us+0x48>)
 80010b4:	fba2 2303 	umull	r2, r3, r2, r3
 80010b8:	0c9a      	lsrs	r2, r3, #18
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	fb02 f303 	mul.w	r3, r2, r3
 80010c0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - startTick) < delayTicks);
 80010c2:	bf00      	nop
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <DWT_Delay_us+0x40>)
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d8f8      	bhi.n	80010c4 <DWT_Delay_us+0x24>
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e0001000 	.word	0xe0001000
 80010e4:	20000004 	.word	0x20000004
 80010e8:	431bde83 	.word	0x431bde83

080010ec <DS18B20_Pin_Output>:

void DS18B20_Pin_Output(void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_Pin;
 80010fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001102:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001104:	2311      	movs	r3, #17
 8001106:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	2302      	movs	r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 800110c:	463b      	mov	r3, r7
 800110e:	4619      	mov	r1, r3
 8001110:	4803      	ldr	r0, [pc, #12]	@ (8001120 <DS18B20_Pin_Output+0x34>)
 8001112:	f000 ff2d 	bl	8001f70 <HAL_GPIO_Init>
}
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40010800 	.word	0x40010800

08001124 <DS18B20_Pin_Input>:

void DS18B20_Pin_Input(void) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112a:	463b      	mov	r3, r7
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_Pin;
 8001136:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800113a:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	4803      	ldr	r0, [pc, #12]	@ (8001158 <DS18B20_Pin_Input+0x34>)
 800114a:	f000 ff11 	bl	8001f70 <HAL_GPIO_Init>
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40010800 	.word	0x40010800

0800115c <DS18B20_Reset>:

uint8_t DS18B20_Reset(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
    DS18B20_Pin_Output();
 8001162:	f7ff ffc3 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800116c:	4810      	ldr	r0, [pc, #64]	@ (80011b0 <DS18B20_Reset+0x54>)
 800116e:	f001 f89a 	bl	80022a6 <HAL_GPIO_WritePin>
    DWT_Delay_us(480);
 8001172:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001176:	f7ff ff93 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 800117a:	f7ff ffd3 	bl	8001124 <DS18B20_Pin_Input>
    DWT_Delay_us(70);
 800117e:	2046      	movs	r0, #70	@ 0x46
 8001180:	f7ff ff8e 	bl	80010a0 <DWT_Delay_us>
    uint8_t presence = HAL_GPIO_ReadPin(DS18B20_GPIO_Port, DS18B20_Pin);
 8001184:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001188:	4809      	ldr	r0, [pc, #36]	@ (80011b0 <DS18B20_Reset+0x54>)
 800118a:	f001 f875 	bl	8002278 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
    DWT_Delay_us(410);
 8001192:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8001196:	f7ff ff83 	bl	80010a0 <DWT_Delay_us>
    return presence == 0 ? 1 : 0;
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	2b00      	cmp	r3, #0
 800119e:	bf0c      	ite	eq
 80011a0:	2301      	moveq	r3, #1
 80011a2:	2300      	movne	r3, #0
 80011a4:	b2db      	uxtb	r3, r3
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40010800 	.word	0x40010800

080011b4 <DS18B20_WriteBit>:

void DS18B20_WriteBit(uint8_t bit) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
    DS18B20_Pin_Output();
 80011be:	f7ff ff95 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c8:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <DS18B20_WriteBit+0x44>)
 80011ca:	f001 f86c 	bl	80022a6 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 80011ce:	2002      	movs	r0, #2
 80011d0:	f7ff ff66 	bl	80010a0 <DWT_Delay_us>
    if (bit) HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_SET);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d005      	beq.n	80011e6 <DS18B20_WriteBit+0x32>
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <DS18B20_WriteBit+0x44>)
 80011e2:	f001 f860 	bl	80022a6 <HAL_GPIO_WritePin>
    DWT_Delay_us(60);
 80011e6:	203c      	movs	r0, #60	@ 0x3c
 80011e8:	f7ff ff5a 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 80011ec:	f7ff ff9a 	bl	8001124 <DS18B20_Pin_Input>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40010800 	.word	0x40010800

080011fc <DS18B20_ReadBit>:

uint8_t DS18B20_ReadBit(void) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
    DS18B20_Pin_Output();
 8001202:	f7ff ff73 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800120c:	480c      	ldr	r0, [pc, #48]	@ (8001240 <DS18B20_ReadBit+0x44>)
 800120e:	f001 f84a 	bl	80022a6 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 8001212:	2002      	movs	r0, #2
 8001214:	f7ff ff44 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 8001218:	f7ff ff84 	bl	8001124 <DS18B20_Pin_Input>
    DWT_Delay_us(10);
 800121c:	200a      	movs	r0, #10
 800121e:	f7ff ff3f 	bl	80010a0 <DWT_Delay_us>
    uint8_t bit = HAL_GPIO_ReadPin(DS18B20_GPIO_Port, DS18B20_Pin);
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	4806      	ldr	r0, [pc, #24]	@ (8001240 <DS18B20_ReadBit+0x44>)
 8001228:	f001 f826 	bl	8002278 <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	71fb      	strb	r3, [r7, #7]
    DWT_Delay_us(50);
 8001230:	2032      	movs	r0, #50	@ 0x32
 8001232:	f7ff ff35 	bl	80010a0 <DWT_Delay_us>
    return bit;
 8001236:	79fb      	ldrb	r3, [r7, #7]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40010800 	.word	0x40010800

08001244 <DS18B20_WriteByte>:

void DS18B20_WriteByte(uint8_t data) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
 8001252:	e00c      	b.n	800126e <DS18B20_WriteByte+0x2a>
        DS18B20_WriteBit(data & 0x01);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ffa9 	bl	80011b4 <DS18B20_WriteBit>
        data >>= 1;
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	085b      	lsrs	r3, r3, #1
 8001266:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	3301      	adds	r3, #1
 800126c:	73fb      	strb	r3, [r7, #15]
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	2b07      	cmp	r3, #7
 8001272:	d9ef      	bls.n	8001254 <DS18B20_WriteByte+0x10>
    }
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <DS18B20_ReadByte>:

uint8_t DS18B20_ReadByte(void) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8001288:	2300      	movs	r3, #0
 800128a:	71bb      	strb	r3, [r7, #6]
 800128c:	e00e      	b.n	80012ac <DS18B20_ReadByte+0x2e>
        value >>= 1;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	085b      	lsrs	r3, r3, #1
 8001292:	71fb      	strb	r3, [r7, #7]
        if (DS18B20_ReadBit()) value |= 0x80;
 8001294:	f7ff ffb2 	bl	80011fc <DS18B20_ReadBit>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <DS18B20_ReadByte+0x28>
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012a4:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	3301      	adds	r3, #1
 80012aa:	71bb      	strb	r3, [r7, #6]
 80012ac:	79bb      	ldrb	r3, [r7, #6]
 80012ae:	2b07      	cmp	r3, #7
 80012b0:	d9ed      	bls.n	800128e <DS18B20_ReadByte+0x10>
    }
    return value;
 80012b2:	79fb      	ldrb	r3, [r7, #7]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <DS18B20_GetTemperature>:

float DS18B20_GetTemperature(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
    if (!DS18B20_Reset()) return -1000;
 80012c2:	f7ff ff4b 	bl	800115c <DS18B20_Reset>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <DS18B20_GetTemperature+0x14>
 80012cc:	4b1f      	ldr	r3, [pc, #124]	@ (800134c <DS18B20_GetTemperature+0x90>)
 80012ce:	e038      	b.n	8001342 <DS18B20_GetTemperature+0x86>
    DS18B20_WriteByte(0xCC);
 80012d0:	20cc      	movs	r0, #204	@ 0xcc
 80012d2:	f7ff ffb7 	bl	8001244 <DS18B20_WriteByte>
    DS18B20_WriteByte(0x44);
 80012d6:	2044      	movs	r0, #68	@ 0x44
 80012d8:	f7ff ffb4 	bl	8001244 <DS18B20_WriteByte>
    while (!DS18B20_ReadBit());
 80012dc:	bf00      	nop
 80012de:	f7ff ff8d 	bl	80011fc <DS18B20_ReadBit>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0fa      	beq.n	80012de <DS18B20_GetTemperature+0x22>
    if (!DS18B20_Reset()) return -1000;
 80012e8:	f7ff ff38 	bl	800115c <DS18B20_Reset>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <DS18B20_GetTemperature+0x3a>
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <DS18B20_GetTemperature+0x90>)
 80012f4:	e025      	b.n	8001342 <DS18B20_GetTemperature+0x86>
    DS18B20_WriteByte(0xCC);
 80012f6:	20cc      	movs	r0, #204	@ 0xcc
 80012f8:	f7ff ffa4 	bl	8001244 <DS18B20_WriteByte>
    DS18B20_WriteByte(0xBE);
 80012fc:	20be      	movs	r0, #190	@ 0xbe
 80012fe:	f7ff ffa1 	bl	8001244 <DS18B20_WriteByte>
    uint8_t temp_LSB = DS18B20_ReadByte();
 8001302:	f7ff ffbc 	bl	800127e <DS18B20_ReadByte>
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
    uint8_t temp_MSB = DS18B20_ReadByte();
 800130a:	f7ff ffb8 	bl	800127e <DS18B20_ReadByte>
 800130e:	4603      	mov	r3, r0
 8001310:	71bb      	strb	r3, [r7, #6]
    int16_t temp = (temp_MSB << 8) | temp_LSB;
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21a      	sxth	r2, r3
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	b21b      	sxth	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	80bb      	strh	r3, [r7, #4]
    return temp / 16.0;
 8001320:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f86d 	bl	8000404 <__aeabi_i2d>
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <DS18B20_GetTemperature+0x94>)
 8001330:	f7ff f9fc 	bl	800072c <__aeabi_ddiv>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	4610      	mov	r0, r2
 800133a:	4619      	mov	r1, r3
 800133c:	f7ff fbc4 	bl	8000ac8 <__aeabi_d2f>
 8001340:	4603      	mov	r3, r0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	c47a0000 	.word	0xc47a0000
 8001350:	40300000 	.word	0x40300000

08001354 <display_temp>:
static void MX_TIM2_Init(void);

volatile int temp_set = 25;


void display_temp() {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
    float temp = DS18B20_GetTemperature();
 800135a:	f7ff ffaf 	bl	80012bc <DS18B20_GetTemperature>
 800135e:	6178      	str	r0, [r7, #20]
    char mess[16];
    LCD_Clear(); // Xa mn hnh trc khi cp nht
 8001360:	f7ff fe1c 	bl	8000f9c <LCD_Clear>

    if (temp != -1000) {
 8001364:	4918      	ldr	r1, [pc, #96]	@ (80013c8 <display_temp+0x74>)
 8001366:	6978      	ldr	r0, [r7, #20]
 8001368:	f7ff fd50 	bl	8000e0c <__aeabi_fcmpeq>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d109      	bne.n	8001386 <display_temp+0x32>
        sprintf(mess, "Temp: %.2f C", temp);
 8001372:	6978      	ldr	r0, [r7, #20]
 8001374:	f7ff f858 	bl	8000428 <__aeabi_f2d>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	1d38      	adds	r0, r7, #4
 800137e:	4913      	ldr	r1, [pc, #76]	@ (80013cc <display_temp+0x78>)
 8001380:	f003 fdac 	bl	8004edc <siprintf>
 8001384:	e004      	b.n	8001390 <display_temp+0x3c>
    } else {
        sprintf(mess, "ERROR");
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	4911      	ldr	r1, [pc, #68]	@ (80013d0 <display_temp+0x7c>)
 800138a:	4618      	mov	r0, r3
 800138c:	f003 fda6 	bl	8004edc <siprintf>
    }
    LCD_PutCursor(0, 0);
 8001390:	2100      	movs	r1, #0
 8001392:	2000      	movs	r0, #0
 8001394:	f7ff fe0c 	bl	8000fb0 <LCD_PutCursor>
    LCD_SendString(mess);
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fe1f 	bl	8000fde <LCD_SendString>

    sprintf(mess, "Set: %d C", temp_set);
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <display_temp+0x80>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <display_temp+0x84>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 fd97 	bl	8004edc <siprintf>
    LCD_PutCursor(1, 0);
 80013ae:	2100      	movs	r1, #0
 80013b0:	2001      	movs	r0, #1
 80013b2:	f7ff fdfd 	bl	8000fb0 <LCD_PutCursor>
    LCD_SendString(mess);
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff fe10 	bl	8000fde <LCD_SendString>
}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	c47a0000 	.word	0xc47a0000
 80013cc:	08008750 	.word	0x08008750
 80013d0:	08008760 	.word	0x08008760
 80013d4:	20000000 	.word	0x20000000
 80013d8:	08008768 	.word	0x08008768

080013dc <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(50); // Chng di
 80013e6:	2032      	movs	r0, #50	@ 0x32
 80013e8:	f000 fc90 	bl	8001d0c <HAL_Delay>
   if ( HAL_GPIO_ReadPin(up_GPIO_Port, up_Pin) == 0 ) temp_set ++;
 80013ec:	2104      	movs	r1, #4
 80013ee:	480e      	ldr	r0, [pc, #56]	@ (8001428 <HAL_GPIO_EXTI_Callback+0x4c>)
 80013f0:	f000 ff42 	bl	8002278 <HAL_GPIO_ReadPin>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d104      	bne.n	8001404 <HAL_GPIO_EXTI_Callback+0x28>
 80013fa:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <HAL_GPIO_EXTI_Callback+0x50>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	3301      	adds	r3, #1
 8001400:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <HAL_GPIO_EXTI_Callback+0x50>)
 8001402:	6013      	str	r3, [r2, #0]
   if ( HAL_GPIO_ReadPin(down_GPIO_Port, down_Pin) == 0) temp_set--;
 8001404:	2108      	movs	r1, #8
 8001406:	4808      	ldr	r0, [pc, #32]	@ (8001428 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001408:	f000 ff36 	bl	8002278 <HAL_GPIO_ReadPin>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d104      	bne.n	800141c <HAL_GPIO_EXTI_Callback+0x40>
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <HAL_GPIO_EXTI_Callback+0x50>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	3b01      	subs	r3, #1
 8001418:	4a04      	ldr	r2, [pc, #16]	@ (800142c <HAL_GPIO_EXTI_Callback+0x50>)
 800141a:	6013      	str	r3, [r2, #0]
    display_temp();
 800141c:	f7ff ff9a 	bl	8001354 <display_temp>
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40010800 	.word	0x40010800
 800142c:	20000000 	.word	0x20000000

08001430 <set_led_moto>:

void set_led_moto(float temp ) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    if (temp > temp_set + 15) {  // Nhit  cao, qut chy ti a
 8001438:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <set_led_moto+0x84>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	330f      	adds	r3, #15
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fc4c 	bl	8000cdc <__aeabi_i2f>
 8001444:	4603      	mov	r3, r0
 8001446:	4619      	mov	r1, r3
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff fd07 	bl	8000e5c <__aeabi_fcmpgt>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00a      	beq.n	800146a <set_led_moto+0x3a>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 999);
 8001454:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <set_led_moto+0x88>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800145c:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	2102      	movs	r1, #2
 8001462:	4816      	ldr	r0, [pc, #88]	@ (80014bc <set_led_moto+0x8c>)
 8001464:	f000 ff1f 	bl	80022a6 <HAL_GPIO_WritePin>
    }
    else {  // Nhit  thp, tt qut, bt n si
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
        HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
    }
}
 8001468:	e020      	b.n	80014ac <set_led_moto+0x7c>
    else if (temp > temp_set) {  // Nhit  trung bnh, qut chy va
 800146a:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <set_led_moto+0x84>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fc34 	bl	8000cdc <__aeabi_i2f>
 8001474:	4603      	mov	r3, r0
 8001476:	4619      	mov	r1, r3
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff fcef 	bl	8000e5c <__aeabi_fcmpgt>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00a      	beq.n	800149a <set_led_moto+0x6a>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 400);
 8001484:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <set_led_moto+0x88>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800148c:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2102      	movs	r1, #2
 8001492:	480a      	ldr	r0, [pc, #40]	@ (80014bc <set_led_moto+0x8c>)
 8001494:	f000 ff07 	bl	80022a6 <HAL_GPIO_WritePin>
}
 8001498:	e008      	b.n	80014ac <set_led_moto+0x7c>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <set_led_moto+0x88>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2200      	movs	r2, #0
 80014a0:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2102      	movs	r1, #2
 80014a6:	4805      	ldr	r0, [pc, #20]	@ (80014bc <set_led_moto+0x8c>)
 80014a8:	f000 fefd 	bl	80022a6 <HAL_GPIO_WritePin>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000000 	.word	0x20000000
 80014b8:	20000290 	.word	0x20000290
 80014bc:	40010800 	.word	0x40010800

080014c0 <main>:


int main(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
  HAL_Init();
 80014c6:	f000 fbbf 	bl	8001c48 <HAL_Init>

  SystemClock_Config();
 80014ca:	f000 f82f 	bl	800152c <SystemClock_Config>
  MX_GPIO_Init();
 80014ce:	f000 f949 	bl	8001764 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014d2:	f000 f871 	bl	80015b8 <MX_I2C1_Init>
  MX_TIM1_Init();
 80014d6:	f000 f89d 	bl	8001614 <MX_TIM1_Init>
  MX_TIM2_Init();
 80014da:	f000 f8eb 	bl	80016b4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80014de:	2100      	movs	r1, #0
 80014e0:	480f      	ldr	r0, [pc, #60]	@ (8001520 <main+0x60>)
 80014e2:	f002 f893 	bl	800360c <HAL_TIM_PWM_Start>
HAL_TIM_Base_Start(&htim1);
 80014e6:	480f      	ldr	r0, [pc, #60]	@ (8001524 <main+0x64>)
 80014e8:	f001 fff6 	bl	80034d8 <HAL_TIM_Base_Start>
LCD_Init();
 80014ec:	f7ff fd8c 	bl	8001008 <LCD_Init>
LCD_SendString("INSTALLING_2.......");
 80014f0:	480d      	ldr	r0, [pc, #52]	@ (8001528 <main+0x68>)
 80014f2:	f7ff fd74 	bl	8000fde <LCD_SendString>
HAL_Delay(2000);
 80014f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80014fa:	f000 fc07 	bl	8001d0c <HAL_Delay>
LCD_Clear();
 80014fe:	f7ff fd4d 	bl	8000f9c <LCD_Clear>
DWT_Delay_Init();
 8001502:	f7ff fdb3 	bl	800106c <DWT_Delay_Init>

  while (1)
  {
    /* USER CODE END WHILE */
	  float temp = DS18B20_GetTemperature();
 8001506:	f7ff fed9 	bl	80012bc <DS18B20_GetTemperature>
 800150a:	6078      	str	r0, [r7, #4]
	  display_temp();
 800150c:	f7ff ff22 	bl	8001354 <display_temp>
	  set_led_moto(temp );
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ff8d 	bl	8001430 <set_led_moto>


	  HAL_Delay(200);
 8001516:	20c8      	movs	r0, #200	@ 0xc8
 8001518:	f000 fbf8 	bl	8001d0c <HAL_Delay>
  {
 800151c:	bf00      	nop
 800151e:	e7f2      	b.n	8001506 <main+0x46>
 8001520:	20000290 	.word	0x20000290
 8001524:	20000248 	.word	0x20000248
 8001528:	08008774 	.word	0x08008774

0800152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b090      	sub	sp, #64	@ 0x40
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0318 	add.w	r3, r7, #24
 8001536:	2228      	movs	r2, #40	@ 0x28
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f003 fd31 	bl	8004fa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800154e:	2301      	movs	r3, #1
 8001550:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001552:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001556:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001560:	2302      	movs	r3, #2
 8001562:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001564:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001568:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800156a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800156e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f107 0318 	add.w	r3, r7, #24
 8001574:	4618      	mov	r0, r3
 8001576:	f001 fb63 	bl	8002c40 <HAL_RCC_OscConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001580:	f000 f95a 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001584:	230f      	movs	r3, #15
 8001586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	2302      	movs	r3, #2
 800158a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001594:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2102      	movs	r1, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f001 fdd0 	bl	8003144 <HAL_RCC_ClockConfig>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015aa:	f000 f945 	bl	8001838 <Error_Handler>
  }
}
 80015ae:	bf00      	nop
 80015b0:	3740      	adds	r7, #64	@ 0x40
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015bc:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015be:	4a13      	ldr	r2, [pc, #76]	@ (800160c <MX_I2C1_Init+0x54>)
 80015c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015c2:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015c4:	4a12      	ldr	r2, [pc, #72]	@ (8001610 <MX_I2C1_Init+0x58>)
 80015c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015e2:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e8:	4b07      	ldr	r3, [pc, #28]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	@ (8001608 <MX_I2C1_Init+0x50>)
 80015f6:	f000 fe87 	bl	8002308 <HAL_I2C_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001600:	f000 f91a 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	200001f4 	.word	0x200001f4
 800160c:	40005400 	.word	0x40005400
 8001610:	000186a0 	.word	0x000186a0

08001614 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	463b      	mov	r3, r7
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001630:	4b1e      	ldr	r3, [pc, #120]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001632:	4a1f      	ldr	r2, [pc, #124]	@ (80016b0 <MX_TIM1_Init+0x9c>)
 8001634:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001636:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001638:	2247      	movs	r2, #71	@ 0x47
 800163a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <MX_TIM1_Init+0x98>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001644:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001648:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164a:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <MX_TIM1_Init+0x98>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001650:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001652:	2200      	movs	r2, #0
 8001654:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800165c:	4813      	ldr	r0, [pc, #76]	@ (80016ac <MX_TIM1_Init+0x98>)
 800165e:	f001 feeb 	bl	8003438 <HAL_TIM_Base_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001668:	f000 f8e6 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001670:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001672:	f107 0308 	add.w	r3, r7, #8
 8001676:	4619      	mov	r1, r3
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <MX_TIM1_Init+0x98>)
 800167a:	f002 f92b 	bl	80038d4 <HAL_TIM_ConfigClockSource>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001684:	f000 f8d8 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001688:	2300      	movs	r3, #0
 800168a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001690:	463b      	mov	r3, r7
 8001692:	4619      	mov	r1, r3
 8001694:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_TIM1_Init+0x98>)
 8001696:	f002 fc95 	bl	8003fc4 <HAL_TIMEx_MasterConfigSynchronization>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80016a0:	f000 f8ca 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000248 	.word	0x20000248
 80016b0:	40012c00 	.word	0x40012c00

080016b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ba:	f107 0320 	add.w	r3, r7, #32
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]
 80016d2:	615a      	str	r2, [r3, #20]
 80016d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016d6:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80016de:	4b20      	ldr	r3, [pc, #128]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016e0:	2247      	movs	r2, #71	@ 0x47
 80016e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80016ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f8:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <MX_TIM2_Init+0xac>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016fe:	4818      	ldr	r0, [pc, #96]	@ (8001760 <MX_TIM2_Init+0xac>)
 8001700:	f001 ff34 	bl	800356c <HAL_TIM_PWM_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800170a:	f000 f895 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001716:	f107 0320 	add.w	r3, r7, #32
 800171a:	4619      	mov	r1, r3
 800171c:	4810      	ldr	r0, [pc, #64]	@ (8001760 <MX_TIM2_Init+0xac>)
 800171e:	f002 fc51 	bl	8003fc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001728:	f000 f886 	bl	8001838 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800172c:	2360      	movs	r3, #96	@ 0x60
 800172e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	2200      	movs	r2, #0
 8001740:	4619      	mov	r1, r3
 8001742:	4807      	ldr	r0, [pc, #28]	@ (8001760 <MX_TIM2_Init+0xac>)
 8001744:	f002 f804 	bl	8003750 <HAL_TIM_PWM_ConfigChannel>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800174e:	f000 f873 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001752:	4803      	ldr	r0, [pc, #12]	@ (8001760 <MX_TIM2_Init+0xac>)
 8001754:	f000 f920 	bl	8001998 <HAL_TIM_MspPostInit>

}
 8001758:	bf00      	nop
 800175a:	3728      	adds	r7, #40	@ 0x28
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000290 	.word	0x20000290

08001764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001778:	4b2c      	ldr	r3, [pc, #176]	@ (800182c <MX_GPIO_Init+0xc8>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <MX_GPIO_Init+0xc8>)
 800177e:	f043 0320 	orr.w	r3, r3, #32
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b29      	ldr	r3, [pc, #164]	@ (800182c <MX_GPIO_Init+0xc8>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0320 	and.w	r3, r3, #32
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b26      	ldr	r3, [pc, #152]	@ (800182c <MX_GPIO_Init+0xc8>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a25      	ldr	r2, [pc, #148]	@ (800182c <MX_GPIO_Init+0xc8>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b23      	ldr	r3, [pc, #140]	@ (800182c <MX_GPIO_Init+0xc8>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b20      	ldr	r3, [pc, #128]	@ (800182c <MX_GPIO_Init+0xc8>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a1f      	ldr	r2, [pc, #124]	@ (800182c <MX_GPIO_Init+0xc8>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <MX_GPIO_Init+0xc8>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_Pin|ds18_Pin, GPIO_PIN_RESET);
 80017c0:	2200      	movs	r2, #0
 80017c2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80017c6:	481a      	ldr	r0, [pc, #104]	@ (8001830 <MX_GPIO_Init+0xcc>)
 80017c8:	f000 fd6d 	bl	80022a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led_Pin ds18_Pin */
  GPIO_InitStruct.Pin = led_Pin|ds18_Pin;
 80017cc:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80017d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2302      	movs	r3, #2
 80017dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017de:	f107 0310 	add.w	r3, r7, #16
 80017e2:	4619      	mov	r1, r3
 80017e4:	4812      	ldr	r0, [pc, #72]	@ (8001830 <MX_GPIO_Init+0xcc>)
 80017e6:	f000 fbc3 	bl	8001f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : up_Pin down_Pin */
  GPIO_InitStruct.Pin = up_Pin|down_Pin;
 80017ea:	230c      	movs	r3, #12
 80017ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017ee:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <MX_GPIO_Init+0xd0>)
 80017f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	4619      	mov	r1, r3
 80017fc:	480c      	ldr	r0, [pc, #48]	@ (8001830 <MX_GPIO_Init+0xcc>)
 80017fe:	f000 fbb7 	bl	8001f70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2100      	movs	r1, #0
 8001806:	2008      	movs	r0, #8
 8001808:	f000 fb7b 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800180c:	2008      	movs	r0, #8
 800180e:	f000 fb94 	bl	8001f3a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	2009      	movs	r0, #9
 8001818:	f000 fb73 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800181c:	2009      	movs	r0, #9
 800181e:	f000 fb8c 	bl	8001f3a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40021000 	.word	0x40021000
 8001830:	40010800 	.word	0x40010800
 8001834:	10110000 	.word	0x10110000

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_MspInit+0x5c>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	4a14      	ldr	r2, [pc, #80]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6193      	str	r3, [r2, #24]
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a0e      	ldr	r2, [pc, #56]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_MspInit+0x60>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_MspInit+0x60>)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000

080018a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a15      	ldr	r2, [pc, #84]	@ (8001918 <HAL_I2C_MspInit+0x70>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d123      	bne.n	8001910 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a13      	ldr	r2, [pc, #76]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018ce:	f043 0308 	orr.w	r3, r3, #8
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018e0:	23c0      	movs	r3, #192	@ 0xc0
 80018e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e4:	2312      	movs	r3, #18
 80018e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4619      	mov	r1, r3
 80018f2:	480b      	ldr	r0, [pc, #44]	@ (8001920 <HAL_I2C_MspInit+0x78>)
 80018f4:	f000 fb3c 	bl	8001f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	4a07      	ldr	r2, [pc, #28]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001902:	61d3      	str	r3, [r2, #28]
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <HAL_I2C_MspInit+0x74>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800190c:	60bb      	str	r3, [r7, #8]
 800190e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40005400 	.word	0x40005400
 800191c:	40021000 	.word	0x40021000
 8001920:	40010c00 	.word	0x40010c00

08001924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a09      	ldr	r2, [pc, #36]	@ (8001958 <HAL_TIM_Base_MspInit+0x34>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10b      	bne.n	800194e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 800193c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001940:	6193      	str	r3, [r2, #24]
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	40012c00 	.word	0x40012c00
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001970:	d10b      	bne.n	800198a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	4a07      	ldr	r2, [pc, #28]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	61d3      	str	r3, [r2, #28]
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019b6:	d117      	bne.n	80019e8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b8:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019be:	f043 0304 	orr.w	r3, r3, #4
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = moto_Pin;
 80019d0:	2301      	movs	r3, #1
 80019d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d8:	2302      	movs	r3, #2
 80019da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(moto_GPIO_Port, &GPIO_InitStruct);
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4619      	mov	r1, r3
 80019e2:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <HAL_TIM_MspPostInit+0x5c>)
 80019e4:	f000 fac4 	bl	8001f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010800 	.word	0x40010800

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <NMI_Handler+0x4>

08001a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <MemManage_Handler+0x4>

08001a10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a48:	f000 f944 	bl	8001cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(up_Pin);
 8001a54:	2004      	movs	r0, #4
 8001a56:	f000 fc3f 	bl	80022d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(down_Pin);
 8001a62:	2008      	movs	r0, #8
 8001a64:	f000 fc38 	bl	80022d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return 1;
 8001a70:	2301      	movs	r3, #1
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr

08001a7a <_kill>:

int _kill(int pid, int sig)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a84:	f003 fae0 	bl	8005048 <__errno>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2216      	movs	r2, #22
 8001a8c:	601a      	str	r2, [r3, #0]
  return -1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <_exit>:

void _exit (int status)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffe7 	bl	8001a7a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <_exit+0x12>

08001ab0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	e00a      	b.n	8001ad8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ac2:	f3af 8000 	nop.w
 8001ac6:	4601      	mov	r1, r0
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	60ba      	str	r2, [r7, #8]
 8001ace:	b2ca      	uxtb	r2, r1
 8001ad0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	dbf0      	blt.n	8001ac2 <_read+0x12>
  }

  return len;
 8001ae0:	687b      	ldr	r3, [r7, #4]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	e009      	b.n	8001b10 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	60ba      	str	r2, [r7, #8]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	dbf1      	blt.n	8001afc <_write+0x12>
  }
  return len;
 8001b18:	687b      	ldr	r3, [r7, #4]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <_close>:

int _close(int file)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b48:	605a      	str	r2, [r3, #4]
  return 0;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <_isatty>:

int _isatty(int file)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b085      	sub	sp, #20
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
	...

08001b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b8c:	4a14      	ldr	r2, [pc, #80]	@ (8001be0 <_sbrk+0x5c>)
 8001b8e:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <_sbrk+0x60>)
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b98:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d102      	bne.n	8001ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <_sbrk+0x64>)
 8001ba2:	4a12      	ldr	r2, [pc, #72]	@ (8001bec <_sbrk+0x68>)
 8001ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d207      	bcs.n	8001bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb4:	f003 fa48 	bl	8005048 <__errno>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	220c      	movs	r2, #12
 8001bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc2:	e009      	b.n	8001bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bca:	4b07      	ldr	r3, [pc, #28]	@ (8001be8 <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <_sbrk+0x64>)
 8001bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20005000 	.word	0x20005000
 8001be4:	00000400 	.word	0x00000400
 8001be8:	200002d8 	.word	0x200002d8
 8001bec:	20000430 	.word	0x20000430

08001bf0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bfc:	f7ff fff8 	bl	8001bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c00:	480b      	ldr	r0, [pc, #44]	@ (8001c30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c02:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c04:	4a0c      	ldr	r2, [pc, #48]	@ (8001c38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c08:	e002      	b.n	8001c10 <LoopCopyDataInit>

08001c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c0e:	3304      	adds	r3, #4

08001c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c14:	d3f9      	bcc.n	8001c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c16:	4a09      	ldr	r2, [pc, #36]	@ (8001c3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c18:	4c09      	ldr	r4, [pc, #36]	@ (8001c40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c1c:	e001      	b.n	8001c22 <LoopFillZerobss>

08001c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c20:	3204      	adds	r2, #4

08001c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c24:	d3fb      	bcc.n	8001c1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c26:	f003 fa15 	bl	8005054 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c2a:	f7ff fc49 	bl	80014c0 <main>
  bx lr
 8001c2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c34:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c38:	08008bf0 	.word	0x08008bf0
  ldr r2, =_sbss
 8001c3c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c40:	2000042c 	.word	0x2000042c

08001c44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c44:	e7fe      	b.n	8001c44 <ADC1_2_IRQHandler>
	...

08001c48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c4c:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <HAL_Init+0x28>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a07      	ldr	r2, [pc, #28]	@ (8001c70 <HAL_Init+0x28>)
 8001c52:	f043 0310 	orr.w	r3, r3, #16
 8001c56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c58:	2003      	movs	r0, #3
 8001c5a:	f000 f947 	bl	8001eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c5e:	200f      	movs	r0, #15
 8001c60:	f000 f808 	bl	8001c74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c64:	f7ff fdee 	bl	8001844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40022000 	.word	0x40022000

08001c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <HAL_InitTick+0x54>)
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <HAL_InitTick+0x58>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	4619      	mov	r1, r3
 8001c86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f95f 	bl	8001f56 <HAL_SYSTICK_Config>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e00e      	b.n	8001cc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b0f      	cmp	r3, #15
 8001ca6:	d80a      	bhi.n	8001cbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	f000 f927 	bl	8001f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb4:	4a06      	ldr	r2, [pc, #24]	@ (8001cd0 <HAL_InitTick+0x5c>)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	e000      	b.n	8001cc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000004 	.word	0x20000004
 8001ccc:	2000000c 	.word	0x2000000c
 8001cd0:	20000008 	.word	0x20000008

08001cd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <HAL_IncTick+0x1c>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4b05      	ldr	r3, [pc, #20]	@ (8001cf4 <HAL_IncTick+0x20>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	4a03      	ldr	r2, [pc, #12]	@ (8001cf4 <HAL_IncTick+0x20>)
 8001ce6:	6013      	str	r3, [r2, #0]
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	2000000c 	.word	0x2000000c
 8001cf4:	200002dc 	.word	0x200002dc

08001cf8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b02      	ldr	r3, [pc, #8]	@ (8001d08 <HAL_GetTick+0x10>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr
 8001d08:	200002dc 	.word	0x200002dc

08001d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d14:	f7ff fff0 	bl	8001cf8 <HAL_GetTick>
 8001d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d24:	d005      	beq.n	8001d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <HAL_Delay+0x44>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4413      	add	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d32:	bf00      	nop
 8001d34:	f7ff ffe0 	bl	8001cf8 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d8f7      	bhi.n	8001d34 <HAL_Delay+0x28>
  {
  }
}
 8001d44:	bf00      	nop
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	2000000c 	.word	0x2000000c

08001d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d86:	4a04      	ldr	r2, [pc, #16]	@ (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	60d3      	str	r3, [r2, #12]
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <__NVIC_GetPriorityGrouping+0x18>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0307 	and.w	r3, r3, #7
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	db0b      	blt.n	8001de2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	f003 021f 	and.w	r2, r3, #31
 8001dd0:	4906      	ldr	r1, [pc, #24]	@ (8001dec <__NVIC_EnableIRQ+0x34>)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	2001      	movs	r0, #1
 8001dda:	fa00 f202 	lsl.w	r2, r0, r2
 8001dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	@ (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	@ 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	@ 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eb8:	d301      	bcc.n	8001ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00f      	b.n	8001ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec6:	210f      	movs	r1, #15
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f7ff ff90 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff2d 	bl	8001d54 <__NVIC_SetPriorityGrouping>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f14:	f7ff ff42 	bl	8001d9c <__NVIC_GetPriorityGrouping>
 8001f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	6978      	ldr	r0, [r7, #20]
 8001f20:	f7ff ff90 	bl	8001e44 <NVIC_EncodePriority>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff5f 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f32:	bf00      	nop
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff35 	bl	8001db8 <__NVIC_EnableIRQ>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff ffa2 	bl	8001ea8 <SysTick_Config>
 8001f64:	4603      	mov	r3, r0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b08b      	sub	sp, #44	@ 0x2c
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f82:	e169      	b.n	8002258 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f84:	2201      	movs	r2, #1
 8001f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	69fa      	ldr	r2, [r7, #28]
 8001f94:	4013      	ands	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	f040 8158 	bne.w	8002252 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	4a9a      	ldr	r2, [pc, #616]	@ (8002210 <HAL_GPIO_Init+0x2a0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d05e      	beq.n	800206a <HAL_GPIO_Init+0xfa>
 8001fac:	4a98      	ldr	r2, [pc, #608]	@ (8002210 <HAL_GPIO_Init+0x2a0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d875      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fb2:	4a98      	ldr	r2, [pc, #608]	@ (8002214 <HAL_GPIO_Init+0x2a4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d058      	beq.n	800206a <HAL_GPIO_Init+0xfa>
 8001fb8:	4a96      	ldr	r2, [pc, #600]	@ (8002214 <HAL_GPIO_Init+0x2a4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d86f      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fbe:	4a96      	ldr	r2, [pc, #600]	@ (8002218 <HAL_GPIO_Init+0x2a8>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d052      	beq.n	800206a <HAL_GPIO_Init+0xfa>
 8001fc4:	4a94      	ldr	r2, [pc, #592]	@ (8002218 <HAL_GPIO_Init+0x2a8>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d869      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fca:	4a94      	ldr	r2, [pc, #592]	@ (800221c <HAL_GPIO_Init+0x2ac>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d04c      	beq.n	800206a <HAL_GPIO_Init+0xfa>
 8001fd0:	4a92      	ldr	r2, [pc, #584]	@ (800221c <HAL_GPIO_Init+0x2ac>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d863      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fd6:	4a92      	ldr	r2, [pc, #584]	@ (8002220 <HAL_GPIO_Init+0x2b0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d046      	beq.n	800206a <HAL_GPIO_Init+0xfa>
 8001fdc:	4a90      	ldr	r2, [pc, #576]	@ (8002220 <HAL_GPIO_Init+0x2b0>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d85d      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fe2:	2b12      	cmp	r3, #18
 8001fe4:	d82a      	bhi.n	800203c <HAL_GPIO_Init+0xcc>
 8001fe6:	2b12      	cmp	r3, #18
 8001fe8:	d859      	bhi.n	800209e <HAL_GPIO_Init+0x12e>
 8001fea:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff0 <HAL_GPIO_Init+0x80>)
 8001fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff0:	0800206b 	.word	0x0800206b
 8001ff4:	08002045 	.word	0x08002045
 8001ff8:	08002057 	.word	0x08002057
 8001ffc:	08002099 	.word	0x08002099
 8002000:	0800209f 	.word	0x0800209f
 8002004:	0800209f 	.word	0x0800209f
 8002008:	0800209f 	.word	0x0800209f
 800200c:	0800209f 	.word	0x0800209f
 8002010:	0800209f 	.word	0x0800209f
 8002014:	0800209f 	.word	0x0800209f
 8002018:	0800209f 	.word	0x0800209f
 800201c:	0800209f 	.word	0x0800209f
 8002020:	0800209f 	.word	0x0800209f
 8002024:	0800209f 	.word	0x0800209f
 8002028:	0800209f 	.word	0x0800209f
 800202c:	0800209f 	.word	0x0800209f
 8002030:	0800209f 	.word	0x0800209f
 8002034:	0800204d 	.word	0x0800204d
 8002038:	08002061 	.word	0x08002061
 800203c:	4a79      	ldr	r2, [pc, #484]	@ (8002224 <HAL_GPIO_Init+0x2b4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d013      	beq.n	800206a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002042:	e02c      	b.n	800209e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	623b      	str	r3, [r7, #32]
          break;
 800204a:	e029      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	3304      	adds	r3, #4
 8002052:	623b      	str	r3, [r7, #32]
          break;
 8002054:	e024      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	3308      	adds	r3, #8
 800205c:	623b      	str	r3, [r7, #32]
          break;
 800205e:	e01f      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	330c      	adds	r3, #12
 8002066:	623b      	str	r3, [r7, #32]
          break;
 8002068:	e01a      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002072:	2304      	movs	r3, #4
 8002074:	623b      	str	r3, [r7, #32]
          break;
 8002076:	e013      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d105      	bne.n	800208c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002080:	2308      	movs	r3, #8
 8002082:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69fa      	ldr	r2, [r7, #28]
 8002088:	611a      	str	r2, [r3, #16]
          break;
 800208a:	e009      	b.n	80020a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800208c:	2308      	movs	r3, #8
 800208e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69fa      	ldr	r2, [r7, #28]
 8002094:	615a      	str	r2, [r3, #20]
          break;
 8002096:	e003      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002098:	2300      	movs	r3, #0
 800209a:	623b      	str	r3, [r7, #32]
          break;
 800209c:	e000      	b.n	80020a0 <HAL_GPIO_Init+0x130>
          break;
 800209e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2bff      	cmp	r3, #255	@ 0xff
 80020a4:	d801      	bhi.n	80020aa <HAL_GPIO_Init+0x13a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	e001      	b.n	80020ae <HAL_GPIO_Init+0x13e>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3304      	adds	r3, #4
 80020ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2bff      	cmp	r3, #255	@ 0xff
 80020b4:	d802      	bhi.n	80020bc <HAL_GPIO_Init+0x14c>
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	e002      	b.n	80020c2 <HAL_GPIO_Init+0x152>
 80020bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020be:	3b08      	subs	r3, #8
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	210f      	movs	r1, #15
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	fa01 f303 	lsl.w	r3, r1, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	401a      	ands	r2, r3
 80020d4:	6a39      	ldr	r1, [r7, #32]
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	fa01 f303 	lsl.w	r3, r1, r3
 80020dc:	431a      	orrs	r2, r3
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 80b1 	beq.w	8002252 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002228 <HAL_GPIO_Init+0x2b8>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002228 <HAL_GPIO_Init+0x2b8>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6193      	str	r3, [r2, #24]
 80020fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <HAL_GPIO_Init+0x2b8>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
 8002106:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002108:	4a48      	ldr	r2, [pc, #288]	@ (800222c <HAL_GPIO_Init+0x2bc>)
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	089b      	lsrs	r3, r3, #2
 800210e:	3302      	adds	r3, #2
 8002110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002114:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	220f      	movs	r2, #15
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a40      	ldr	r2, [pc, #256]	@ (8002230 <HAL_GPIO_Init+0x2c0>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d013      	beq.n	800215c <HAL_GPIO_Init+0x1ec>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a3f      	ldr	r2, [pc, #252]	@ (8002234 <HAL_GPIO_Init+0x2c4>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d00d      	beq.n	8002158 <HAL_GPIO_Init+0x1e8>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a3e      	ldr	r2, [pc, #248]	@ (8002238 <HAL_GPIO_Init+0x2c8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d007      	beq.n	8002154 <HAL_GPIO_Init+0x1e4>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a3d      	ldr	r2, [pc, #244]	@ (800223c <HAL_GPIO_Init+0x2cc>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d101      	bne.n	8002150 <HAL_GPIO_Init+0x1e0>
 800214c:	2303      	movs	r3, #3
 800214e:	e006      	b.n	800215e <HAL_GPIO_Init+0x1ee>
 8002150:	2304      	movs	r3, #4
 8002152:	e004      	b.n	800215e <HAL_GPIO_Init+0x1ee>
 8002154:	2302      	movs	r3, #2
 8002156:	e002      	b.n	800215e <HAL_GPIO_Init+0x1ee>
 8002158:	2301      	movs	r3, #1
 800215a:	e000      	b.n	800215e <HAL_GPIO_Init+0x1ee>
 800215c:	2300      	movs	r3, #0
 800215e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002160:	f002 0203 	and.w	r2, r2, #3
 8002164:	0092      	lsls	r2, r2, #2
 8002166:	4093      	lsls	r3, r2
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	4313      	orrs	r3, r2
 800216c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800216e:	492f      	ldr	r1, [pc, #188]	@ (800222c <HAL_GPIO_Init+0x2bc>)
 8002170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002172:	089b      	lsrs	r3, r3, #2
 8002174:	3302      	adds	r3, #2
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d006      	beq.n	8002196 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002188:	4b2d      	ldr	r3, [pc, #180]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	492c      	ldr	r1, [pc, #176]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	4313      	orrs	r3, r2
 8002192:	608b      	str	r3, [r1, #8]
 8002194:	e006      	b.n	80021a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002196:	4b2a      	ldr	r3, [pc, #168]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	43db      	mvns	r3, r3
 800219e:	4928      	ldr	r1, [pc, #160]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021a0:	4013      	ands	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021b0:	4b23      	ldr	r3, [pc, #140]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	4922      	ldr	r1, [pc, #136]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	60cb      	str	r3, [r1, #12]
 80021bc:	e006      	b.n	80021cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021be:	4b20      	ldr	r3, [pc, #128]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	491e      	ldr	r1, [pc, #120]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021d8:	4b19      	ldr	r3, [pc, #100]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	4918      	ldr	r1, [pc, #96]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	604b      	str	r3, [r1, #4]
 80021e4:	e006      	b.n	80021f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021e6:	4b16      	ldr	r3, [pc, #88]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	43db      	mvns	r3, r3
 80021ee:	4914      	ldr	r1, [pc, #80]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d021      	beq.n	8002244 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002200:	4b0f      	ldr	r3, [pc, #60]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	490e      	ldr	r1, [pc, #56]	@ (8002240 <HAL_GPIO_Init+0x2d0>)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	600b      	str	r3, [r1, #0]
 800220c:	e021      	b.n	8002252 <HAL_GPIO_Init+0x2e2>
 800220e:	bf00      	nop
 8002210:	10320000 	.word	0x10320000
 8002214:	10310000 	.word	0x10310000
 8002218:	10220000 	.word	0x10220000
 800221c:	10210000 	.word	0x10210000
 8002220:	10120000 	.word	0x10120000
 8002224:	10110000 	.word	0x10110000
 8002228:	40021000 	.word	0x40021000
 800222c:	40010000 	.word	0x40010000
 8002230:	40010800 	.word	0x40010800
 8002234:	40010c00 	.word	0x40010c00
 8002238:	40011000 	.word	0x40011000
 800223c:	40011400 	.word	0x40011400
 8002240:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <HAL_GPIO_Init+0x304>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	43db      	mvns	r3, r3
 800224c:	4909      	ldr	r1, [pc, #36]	@ (8002274 <HAL_GPIO_Init+0x304>)
 800224e:	4013      	ands	r3, r2
 8002250:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	3301      	adds	r3, #1
 8002256:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225e:	fa22 f303 	lsr.w	r3, r2, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	f47f ae8e 	bne.w	8001f84 <HAL_GPIO_Init+0x14>
  }
}
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	372c      	adds	r7, #44	@ 0x2c
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40010400 	.word	0x40010400

08002278 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	460b      	mov	r3, r1
 8002282:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	887b      	ldrh	r3, [r7, #2]
 800228a:	4013      	ands	r3, r2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d002      	beq.n	8002296 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002290:	2301      	movs	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
 8002294:	e001      	b.n	800229a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002296:	2300      	movs	r3, #0
 8002298:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bc80      	pop	{r7}
 80022a4:	4770      	bx	lr

080022a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	460b      	mov	r3, r1
 80022b0:	807b      	strh	r3, [r7, #2]
 80022b2:	4613      	mov	r3, r2
 80022b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022b6:	787b      	ldrb	r3, [r7, #1]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022bc:	887a      	ldrh	r2, [r7, #2]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022c2:	e003      	b.n	80022cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022c4:	887b      	ldrh	r3, [r7, #2]
 80022c6:	041a      	lsls	r2, r3, #16
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	611a      	str	r2, [r3, #16]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr
	...

080022d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80022e2:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022e4:	695a      	ldr	r2, [r3, #20]
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ee:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff f870 	bl	80013dc <HAL_GPIO_EXTI_Callback>
  }
}
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40010400 	.word	0x40010400

08002308 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e12b      	b.n	8002572 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d106      	bne.n	8002334 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff faba 	bl	80018a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2224      	movs	r2, #36	@ 0x24
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0201 	bic.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800235a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800236a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800236c:	f001 f832 	bl	80033d4 <HAL_RCC_GetPCLK1Freq>
 8002370:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	4a81      	ldr	r2, [pc, #516]	@ (800257c <HAL_I2C_Init+0x274>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d807      	bhi.n	800238c <HAL_I2C_Init+0x84>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4a80      	ldr	r2, [pc, #512]	@ (8002580 <HAL_I2C_Init+0x278>)
 8002380:	4293      	cmp	r3, r2
 8002382:	bf94      	ite	ls
 8002384:	2301      	movls	r3, #1
 8002386:	2300      	movhi	r3, #0
 8002388:	b2db      	uxtb	r3, r3
 800238a:	e006      	b.n	800239a <HAL_I2C_Init+0x92>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4a7d      	ldr	r2, [pc, #500]	@ (8002584 <HAL_I2C_Init+0x27c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	bf94      	ite	ls
 8002394:	2301      	movls	r3, #1
 8002396:	2300      	movhi	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e0e7      	b.n	8002572 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4a78      	ldr	r2, [pc, #480]	@ (8002588 <HAL_I2C_Init+0x280>)
 80023a6:	fba2 2303 	umull	r2, r3, r2, r3
 80023aa:	0c9b      	lsrs	r3, r3, #18
 80023ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	430a      	orrs	r2, r1
 80023c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	4a6a      	ldr	r2, [pc, #424]	@ (800257c <HAL_I2C_Init+0x274>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d802      	bhi.n	80023dc <HAL_I2C_Init+0xd4>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	3301      	adds	r3, #1
 80023da:	e009      	b.n	80023f0 <HAL_I2C_Init+0xe8>
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	4a69      	ldr	r2, [pc, #420]	@ (800258c <HAL_I2C_Init+0x284>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	099b      	lsrs	r3, r3, #6
 80023ee:	3301      	adds	r3, #1
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	430b      	orrs	r3, r1
 80023f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002402:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	495c      	ldr	r1, [pc, #368]	@ (800257c <HAL_I2C_Init+0x274>)
 800240c:	428b      	cmp	r3, r1
 800240e:	d819      	bhi.n	8002444 <HAL_I2C_Init+0x13c>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1e59      	subs	r1, r3, #1
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	fbb1 f3f3 	udiv	r3, r1, r3
 800241e:	1c59      	adds	r1, r3, #1
 8002420:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002424:	400b      	ands	r3, r1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00a      	beq.n	8002440 <HAL_I2C_Init+0x138>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1e59      	subs	r1, r3, #1
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fbb1 f3f3 	udiv	r3, r1, r3
 8002438:	3301      	adds	r3, #1
 800243a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243e:	e051      	b.n	80024e4 <HAL_I2C_Init+0x1dc>
 8002440:	2304      	movs	r3, #4
 8002442:	e04f      	b.n	80024e4 <HAL_I2C_Init+0x1dc>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d111      	bne.n	8002470 <HAL_I2C_Init+0x168>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	1e58      	subs	r0, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6859      	ldr	r1, [r3, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	440b      	add	r3, r1
 800245a:	fbb0 f3f3 	udiv	r3, r0, r3
 800245e:	3301      	adds	r3, #1
 8002460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002464:	2b00      	cmp	r3, #0
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	e012      	b.n	8002496 <HAL_I2C_Init+0x18e>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	1e58      	subs	r0, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	460b      	mov	r3, r1
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	0099      	lsls	r1, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	fbb0 f3f3 	udiv	r3, r0, r3
 8002486:	3301      	adds	r3, #1
 8002488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800248c:	2b00      	cmp	r3, #0
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <HAL_I2C_Init+0x196>
 800249a:	2301      	movs	r3, #1
 800249c:	e022      	b.n	80024e4 <HAL_I2C_Init+0x1dc>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10e      	bne.n	80024c4 <HAL_I2C_Init+0x1bc>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1e58      	subs	r0, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6859      	ldr	r1, [r3, #4]
 80024ae:	460b      	mov	r3, r1
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	440b      	add	r3, r1
 80024b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80024b8:	3301      	adds	r3, #1
 80024ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024c2:	e00f      	b.n	80024e4 <HAL_I2C_Init+0x1dc>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	1e58      	subs	r0, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6859      	ldr	r1, [r3, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	440b      	add	r3, r1
 80024d2:	0099      	lsls	r1, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80024da:	3301      	adds	r3, #1
 80024dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	6809      	ldr	r1, [r1, #0]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69da      	ldr	r2, [r3, #28]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	431a      	orrs	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002512:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6911      	ldr	r1, [r2, #16]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	68d2      	ldr	r2, [r2, #12]
 800251e:	4311      	orrs	r1, r2
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	430b      	orrs	r3, r1
 8002526:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	695a      	ldr	r2, [r3, #20]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0201 	orr.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2220      	movs	r2, #32
 800255e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	000186a0 	.word	0x000186a0
 8002580:	001e847f 	.word	0x001e847f
 8002584:	003d08ff 	.word	0x003d08ff
 8002588:	431bde83 	.word	0x431bde83
 800258c:	10624dd3 	.word	0x10624dd3

08002590 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af02      	add	r7, sp, #8
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	461a      	mov	r2, r3
 800259c:	460b      	mov	r3, r1
 800259e:	817b      	strh	r3, [r7, #10]
 80025a0:	4613      	mov	r3, r2
 80025a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025a4:	f7ff fba8 	bl	8001cf8 <HAL_GetTick>
 80025a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b20      	cmp	r3, #32
 80025b4:	f040 80e0 	bne.w	8002778 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	2319      	movs	r3, #25
 80025be:	2201      	movs	r2, #1
 80025c0:	4970      	ldr	r1, [pc, #448]	@ (8002784 <HAL_I2C_Master_Transmit+0x1f4>)
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 f964 	bl	8002890 <I2C_WaitOnFlagUntilTimeout>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025ce:	2302      	movs	r3, #2
 80025d0:	e0d3      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_I2C_Master_Transmit+0x50>
 80025dc:	2302      	movs	r3, #2
 80025de:	e0cc      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d007      	beq.n	8002606 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0201 	orr.w	r2, r2, #1
 8002604:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002614:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2221      	movs	r2, #33	@ 0x21
 800261a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2210      	movs	r2, #16
 8002622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	893a      	ldrh	r2, [r7, #8]
 8002636:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800263c:	b29a      	uxth	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4a50      	ldr	r2, [pc, #320]	@ (8002788 <HAL_I2C_Master_Transmit+0x1f8>)
 8002646:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002648:	8979      	ldrh	r1, [r7, #10]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	6a3a      	ldr	r2, [r7, #32]
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 f89c 	bl	800278c <I2C_MasterRequestWrite>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e08d      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002674:	e066      	b.n	8002744 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	6a39      	ldr	r1, [r7, #32]
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 fa22 	bl	8002ac4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00d      	beq.n	80026a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	2b04      	cmp	r3, #4
 800268c:	d107      	bne.n	800269e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800269c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e06b      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a6:	781a      	ldrb	r2, [r3, #0]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026bc:	b29b      	uxth	r3, r3
 80026be:	3b01      	subs	r3, #1
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ca:	3b01      	subs	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d11b      	bne.n	8002718 <HAL_I2C_Master_Transmit+0x188>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d017      	beq.n	8002718 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ec:	781a      	ldrb	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002702:	b29b      	uxth	r3, r3
 8002704:	3b01      	subs	r3, #1
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002710:	3b01      	subs	r3, #1
 8002712:	b29a      	uxth	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	6a39      	ldr	r1, [r7, #32]
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 fa19 	bl	8002b54 <I2C_WaitOnBTFFlagUntilTimeout>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00d      	beq.n	8002744 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	2b04      	cmp	r3, #4
 800272e:	d107      	bne.n	8002740 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800273e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e01a      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002748:	2b00      	cmp	r3, #0
 800274a:	d194      	bne.n	8002676 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800275a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2220      	movs	r2, #32
 8002760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002774:	2300      	movs	r3, #0
 8002776:	e000      	b.n	800277a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002778:	2302      	movs	r3, #2
  }
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	00100002 	.word	0x00100002
 8002788:	ffff0000 	.word	0xffff0000

0800278c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af02      	add	r7, sp, #8
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	607a      	str	r2, [r7, #4]
 8002796:	603b      	str	r3, [r7, #0]
 8002798:	460b      	mov	r3, r1
 800279a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	2b08      	cmp	r3, #8
 80027a6:	d006      	beq.n	80027b6 <I2C_MasterRequestWrite+0x2a>
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d003      	beq.n	80027b6 <I2C_MasterRequestWrite+0x2a>
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80027b4:	d108      	bne.n	80027c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	e00b      	b.n	80027e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027cc:	2b12      	cmp	r3, #18
 80027ce:	d107      	bne.n	80027e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 f84f 	bl	8002890 <I2C_WaitOnFlagUntilTimeout>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00d      	beq.n	8002814 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002806:	d103      	bne.n	8002810 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800280e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e035      	b.n	8002880 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800281c:	d108      	bne.n	8002830 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800281e:	897b      	ldrh	r3, [r7, #10]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	461a      	mov	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800282c:	611a      	str	r2, [r3, #16]
 800282e:	e01b      	b.n	8002868 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002830:	897b      	ldrh	r3, [r7, #10]
 8002832:	11db      	asrs	r3, r3, #7
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f003 0306 	and.w	r3, r3, #6
 800283a:	b2db      	uxtb	r3, r3
 800283c:	f063 030f 	orn	r3, r3, #15
 8002840:	b2da      	uxtb	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	490e      	ldr	r1, [pc, #56]	@ (8002888 <I2C_MasterRequestWrite+0xfc>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f898 	bl	8002984 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e010      	b.n	8002880 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800285e:	897b      	ldrh	r3, [r7, #10]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	4907      	ldr	r1, [pc, #28]	@ (800288c <I2C_MasterRequestWrite+0x100>)
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f888 	bl	8002984 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	3718      	adds	r7, #24
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	00010008 	.word	0x00010008
 800288c:	00010002 	.word	0x00010002

08002890 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	4613      	mov	r3, r2
 800289e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028a0:	e048      	b.n	8002934 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a8:	d044      	beq.n	8002934 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028aa:	f7ff fa25 	bl	8001cf8 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d302      	bcc.n	80028c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d139      	bne.n	8002934 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	0c1b      	lsrs	r3, r3, #16
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d10d      	bne.n	80028e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	43da      	mvns	r2, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	4013      	ands	r3, r2
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf0c      	ite	eq
 80028dc:	2301      	moveq	r3, #1
 80028de:	2300      	movne	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	461a      	mov	r2, r3
 80028e4:	e00c      	b.n	8002900 <I2C_WaitOnFlagUntilTimeout+0x70>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	43da      	mvns	r2, r3
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	4013      	ands	r3, r2
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	bf0c      	ite	eq
 80028f8:	2301      	moveq	r3, #1
 80028fa:	2300      	movne	r3, #0
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	429a      	cmp	r2, r3
 8002904:	d116      	bne.n	8002934 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2220      	movs	r2, #32
 8002910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	f043 0220 	orr.w	r2, r3, #32
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e023      	b.n	800297c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	0c1b      	lsrs	r3, r3, #16
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d10d      	bne.n	800295a <I2C_WaitOnFlagUntilTimeout+0xca>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	43da      	mvns	r2, r3
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	4013      	ands	r3, r2
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	bf0c      	ite	eq
 8002950:	2301      	moveq	r3, #1
 8002952:	2300      	movne	r3, #0
 8002954:	b2db      	uxtb	r3, r3
 8002956:	461a      	mov	r2, r3
 8002958:	e00c      	b.n	8002974 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	43da      	mvns	r2, r3
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	4013      	ands	r3, r2
 8002966:	b29b      	uxth	r3, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	bf0c      	ite	eq
 800296c:	2301      	moveq	r3, #1
 800296e:	2300      	movne	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	461a      	mov	r2, r3
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	429a      	cmp	r2, r3
 8002978:	d093      	beq.n	80028a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
 8002990:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002992:	e071      	b.n	8002a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a2:	d123      	bne.n	80029ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2220      	movs	r2, #32
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	f043 0204 	orr.w	r2, r3, #4
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e067      	b.n	8002abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f2:	d041      	beq.n	8002a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f4:	f7ff f980 	bl	8001cf8 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d302      	bcc.n	8002a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d136      	bne.n	8002a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	0c1b      	lsrs	r3, r3, #16
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d10c      	bne.n	8002a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	43da      	mvns	r2, r3
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	bf14      	ite	ne
 8002a26:	2301      	movne	r3, #1
 8002a28:	2300      	moveq	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	e00b      	b.n	8002a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	43da      	mvns	r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf14      	ite	ne
 8002a40:	2301      	movne	r3, #1
 8002a42:	2300      	moveq	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d016      	beq.n	8002a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f043 0220 	orr.w	r2, r3, #32
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e021      	b.n	8002abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	0c1b      	lsrs	r3, r3, #16
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d10c      	bne.n	8002a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	43da      	mvns	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	bf14      	ite	ne
 8002a94:	2301      	movne	r3, #1
 8002a96:	2300      	moveq	r3, #0
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	e00b      	b.n	8002ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	43da      	mvns	r2, r3
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	bf14      	ite	ne
 8002aae:	2301      	movne	r3, #1
 8002ab0:	2300      	moveq	r3, #0
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f47f af6d 	bne.w	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ad0:	e034      	b.n	8002b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f886 	bl	8002be4 <I2C_IsAcknowledgeFailed>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e034      	b.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae8:	d028      	beq.n	8002b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aea:	f7ff f905 	bl	8001cf8 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d302      	bcc.n	8002b00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d11d      	bne.n	8002b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b0a:	2b80      	cmp	r3, #128	@ 0x80
 8002b0c:	d016      	beq.n	8002b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2220      	movs	r2, #32
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	f043 0220 	orr.w	r2, r3, #32
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e007      	b.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b46:	2b80      	cmp	r3, #128	@ 0x80
 8002b48:	d1c3      	bne.n	8002ad2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b60:	e034      	b.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	f000 f83e 	bl	8002be4 <I2C_IsAcknowledgeFailed>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e034      	b.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b78:	d028      	beq.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b7a:	f7ff f8bd 	bl	8001cf8 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d302      	bcc.n	8002b90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d11d      	bne.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	f003 0304 	and.w	r3, r3, #4
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d016      	beq.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	f043 0220 	orr.w	r2, r3, #32
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e007      	b.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d1c3      	bne.n	8002b62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bfa:	d11b      	bne.n	8002c34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	f043 0204 	orr.w	r2, r3, #4
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e272      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8087 	beq.w	8002d6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c60:	4b92      	ldr	r3, [pc, #584]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d00c      	beq.n	8002c86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 030c 	and.w	r3, r3, #12
 8002c74:	2b08      	cmp	r3, #8
 8002c76:	d112      	bne.n	8002c9e <HAL_RCC_OscConfig+0x5e>
 8002c78:	4b8c      	ldr	r3, [pc, #560]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c84:	d10b      	bne.n	8002c9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c86:	4b89      	ldr	r3, [pc, #548]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d06c      	beq.n	8002d6c <HAL_RCC_OscConfig+0x12c>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d168      	bne.n	8002d6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e24c      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ca6:	d106      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x76>
 8002ca8:	4b80      	ldr	r3, [pc, #512]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a7f      	ldr	r2, [pc, #508]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	e02e      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x98>
 8002cbe:	4b7b      	ldr	r3, [pc, #492]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a7a      	ldr	r2, [pc, #488]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	4b78      	ldr	r3, [pc, #480]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a77      	ldr	r2, [pc, #476]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	e01d      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCC_OscConfig+0xbc>
 8002ce2:	4b72      	ldr	r3, [pc, #456]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a71      	ldr	r2, [pc, #452]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	4b6f      	ldr	r3, [pc, #444]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a6e      	ldr	r2, [pc, #440]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	e00b      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cfc:	4b6b      	ldr	r3, [pc, #428]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a6a      	ldr	r2, [pc, #424]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	4b68      	ldr	r3, [pc, #416]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a67      	ldr	r2, [pc, #412]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d013      	beq.n	8002d44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7fe ffec 	bl	8001cf8 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d24:	f7fe ffe8 	bl	8001cf8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b64      	cmp	r3, #100	@ 0x64
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e200      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d36:	4b5d      	ldr	r3, [pc, #372]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0xe4>
 8002d42:	e014      	b.n	8002d6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d44:	f7fe ffd8 	bl	8001cf8 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d4c:	f7fe ffd4 	bl	8001cf8 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b64      	cmp	r3, #100	@ 0x64
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e1ec      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d5e:	4b53      	ldr	r3, [pc, #332]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x10c>
 8002d6a:	e000      	b.n	8002d6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d063      	beq.n	8002e42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d7a:	4b4c      	ldr	r3, [pc, #304]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f003 030c 	and.w	r3, r3, #12
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00b      	beq.n	8002d9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d86:	4b49      	ldr	r3, [pc, #292]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d11c      	bne.n	8002dcc <HAL_RCC_OscConfig+0x18c>
 8002d92:	4b46      	ldr	r3, [pc, #280]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d116      	bne.n	8002dcc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9e:	4b43      	ldr	r3, [pc, #268]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <HAL_RCC_OscConfig+0x176>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d001      	beq.n	8002db6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e1c0      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db6:	4b3d      	ldr	r3, [pc, #244]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4939      	ldr	r1, [pc, #228]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dca:	e03a      	b.n	8002e42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d020      	beq.n	8002e16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dd4:	4b36      	ldr	r3, [pc, #216]	@ (8002eb0 <HAL_RCC_OscConfig+0x270>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe ff8d 	bl	8001cf8 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de2:	f7fe ff89 	bl	8001cf8 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e1a1      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df4:	4b2d      	ldr	r3, [pc, #180]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e00:	4b2a      	ldr	r3, [pc, #168]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	4927      	ldr	r1, [pc, #156]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	600b      	str	r3, [r1, #0]
 8002e14:	e015      	b.n	8002e42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e16:	4b26      	ldr	r3, [pc, #152]	@ (8002eb0 <HAL_RCC_OscConfig+0x270>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7fe ff6c 	bl	8001cf8 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e24:	f7fe ff68 	bl	8001cf8 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e180      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e36:	4b1d      	ldr	r3, [pc, #116]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d03a      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d019      	beq.n	8002e8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e56:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <HAL_RCC_OscConfig+0x274>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5c:	f7fe ff4c 	bl	8001cf8 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e64:	f7fe ff48 	bl	8001cf8 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e160      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e76:	4b0d      	ldr	r3, [pc, #52]	@ (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e82:	2001      	movs	r0, #1
 8002e84:	f000 faba 	bl	80033fc <RCC_Delay>
 8002e88:	e01c      	b.n	8002ec4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_RCC_OscConfig+0x274>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e90:	f7fe ff32 	bl	8001cf8 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e96:	e00f      	b.n	8002eb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e98:	f7fe ff2e 	bl	8001cf8 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d908      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e146      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	42420000 	.word	0x42420000
 8002eb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb8:	4b92      	ldr	r3, [pc, #584]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1e9      	bne.n	8002e98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80a6 	beq.w	800301e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed6:	4b8b      	ldr	r3, [pc, #556]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10d      	bne.n	8002efe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee2:	4b88      	ldr	r3, [pc, #544]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	4a87      	ldr	r2, [pc, #540]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eec:	61d3      	str	r3, [r2, #28]
 8002eee:	4b85      	ldr	r3, [pc, #532]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002efa:	2301      	movs	r3, #1
 8002efc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efe:	4b82      	ldr	r3, [pc, #520]	@ (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d118      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f16:	f7fe feef 	bl	8001cf8 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1e:	f7fe feeb 	bl	8001cf8 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b64      	cmp	r3, #100	@ 0x64
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e103      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f30:	4b75      	ldr	r3, [pc, #468]	@ (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d106      	bne.n	8002f52 <HAL_RCC_OscConfig+0x312>
 8002f44:	4b6f      	ldr	r3, [pc, #444]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	4a6e      	ldr	r2, [pc, #440]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	f043 0301 	orr.w	r3, r3, #1
 8002f4e:	6213      	str	r3, [r2, #32]
 8002f50:	e02d      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x334>
 8002f5a:	4b6a      	ldr	r3, [pc, #424]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	4a69      	ldr	r2, [pc, #420]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	6213      	str	r3, [r2, #32]
 8002f66:	4b67      	ldr	r3, [pc, #412]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	4a66      	ldr	r2, [pc, #408]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f6c:	f023 0304 	bic.w	r3, r3, #4
 8002f70:	6213      	str	r3, [r2, #32]
 8002f72:	e01c      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b05      	cmp	r3, #5
 8002f7a:	d10c      	bne.n	8002f96 <HAL_RCC_OscConfig+0x356>
 8002f7c:	4b61      	ldr	r3, [pc, #388]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	4a60      	ldr	r2, [pc, #384]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	f043 0304 	orr.w	r3, r3, #4
 8002f86:	6213      	str	r3, [r2, #32]
 8002f88:	4b5e      	ldr	r3, [pc, #376]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	4a5d      	ldr	r2, [pc, #372]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f8e:	f043 0301 	orr.w	r3, r3, #1
 8002f92:	6213      	str	r3, [r2, #32]
 8002f94:	e00b      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f96:	4b5b      	ldr	r3, [pc, #364]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	4a5a      	ldr	r2, [pc, #360]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	6213      	str	r3, [r2, #32]
 8002fa2:	4b58      	ldr	r3, [pc, #352]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	4a57      	ldr	r2, [pc, #348]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	f023 0304 	bic.w	r3, r3, #4
 8002fac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d015      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb6:	f7fe fe9f 	bl	8001cf8 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbc:	e00a      	b.n	8002fd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbe:	f7fe fe9b 	bl	8001cf8 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e0b1      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0ee      	beq.n	8002fbe <HAL_RCC_OscConfig+0x37e>
 8002fe0:	e014      	b.n	800300c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe2:	f7fe fe89 	bl	8001cf8 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe8:	e00a      	b.n	8003000 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe fe85 	bl	8001cf8 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e09b      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003000:	4b40      	ldr	r3, [pc, #256]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1ee      	bne.n	8002fea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d105      	bne.n	800301e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003012:	4b3c      	ldr	r3, [pc, #240]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	4a3b      	ldr	r2, [pc, #236]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 8087 	beq.w	8003136 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003028:	4b36      	ldr	r3, [pc, #216]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 030c 	and.w	r3, r3, #12
 8003030:	2b08      	cmp	r3, #8
 8003032:	d061      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	2b02      	cmp	r3, #2
 800303a:	d146      	bne.n	80030ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303c:	4b33      	ldr	r3, [pc, #204]	@ (800310c <HAL_RCC_OscConfig+0x4cc>)
 800303e:	2200      	movs	r2, #0
 8003040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe fe59 	bl	8001cf8 <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304a:	f7fe fe55 	bl	8001cf8 <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e06d      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305c:	4b29      	ldr	r3, [pc, #164]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1f0      	bne.n	800304a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003070:	d108      	bne.n	8003084 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003072:	4b24      	ldr	r3, [pc, #144]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	4921      	ldr	r1, [pc, #132]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003080:	4313      	orrs	r3, r2
 8003082:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003084:	4b1f      	ldr	r3, [pc, #124]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a19      	ldr	r1, [r3, #32]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003094:	430b      	orrs	r3, r1
 8003096:	491b      	ldr	r1, [pc, #108]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800309c:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <HAL_RCC_OscConfig+0x4cc>)
 800309e:	2201      	movs	r2, #1
 80030a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a2:	f7fe fe29 	bl	8001cf8 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030aa:	f7fe fe25 	bl	8001cf8 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e03d      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030bc:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x46a>
 80030c8:	e035      	b.n	8003136 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <HAL_RCC_OscConfig+0x4cc>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d0:	f7fe fe12 	bl	8001cf8 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7fe fe0e 	bl	8001cf8 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e026      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ea:	4b06      	ldr	r3, [pc, #24]	@ (8003104 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x498>
 80030f6:	e01e      	b.n	8003136 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	69db      	ldr	r3, [r3, #28]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d107      	bne.n	8003110 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e019      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
 8003104:	40021000 	.word	0x40021000
 8003108:	40007000 	.word	0x40007000
 800310c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003110:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <HAL_RCC_OscConfig+0x500>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	429a      	cmp	r2, r3
 8003122:	d106      	bne.n	8003132 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312e:	429a      	cmp	r2, r3
 8003130:	d001      	beq.n	8003136 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40021000 	.word	0x40021000

08003144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0d0      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003158:	4b6a      	ldr	r3, [pc, #424]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d910      	bls.n	8003188 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003166:	4b67      	ldr	r3, [pc, #412]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 0207 	bic.w	r2, r3, #7
 800316e:	4965      	ldr	r1, [pc, #404]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	4313      	orrs	r3, r2
 8003174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b63      	ldr	r3, [pc, #396]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0b8      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a0:	4b59      	ldr	r3, [pc, #356]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4a58      	ldr	r2, [pc, #352]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b8:	4b53      	ldr	r3, [pc, #332]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	4a52      	ldr	r2, [pc, #328]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031be:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80031c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c4:	4b50      	ldr	r3, [pc, #320]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	494d      	ldr	r1, [pc, #308]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d040      	beq.n	8003264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	4b47      	ldr	r3, [pc, #284]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d115      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e07f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003202:	4b41      	ldr	r3, [pc, #260]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e073      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003212:	4b3d      	ldr	r3, [pc, #244]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e06b      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003222:	4b39      	ldr	r3, [pc, #228]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f023 0203 	bic.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4936      	ldr	r1, [pc, #216]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003230:	4313      	orrs	r3, r2
 8003232:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003234:	f7fe fd60 	bl	8001cf8 <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	e00a      	b.n	8003252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323c:	f7fe fd5c 	bl	8001cf8 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e053      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	4b2d      	ldr	r3, [pc, #180]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 020c 	and.w	r2, r3, #12
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	429a      	cmp	r2, r3
 8003262:	d1eb      	bne.n	800323c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003264:	4b27      	ldr	r3, [pc, #156]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d210      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003272:	4b24      	ldr	r3, [pc, #144]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 0207 	bic.w	r2, r3, #7
 800327a:	4922      	ldr	r1, [pc, #136]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	4313      	orrs	r3, r2
 8003280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003282:	4b20      	ldr	r3, [pc, #128]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d001      	beq.n	8003294 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e032      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b19      	ldr	r3, [pc, #100]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4916      	ldr	r1, [pc, #88]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032be:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490e      	ldr	r1, [pc, #56]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032d2:	f000 f821 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 80032d6:	4602      	mov	r2, r0
 80032d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	490a      	ldr	r1, [pc, #40]	@ (800330c <HAL_RCC_ClockConfig+0x1c8>)
 80032e4:	5ccb      	ldrb	r3, [r1, r3]
 80032e6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ea:	4a09      	ldr	r2, [pc, #36]	@ (8003310 <HAL_RCC_ClockConfig+0x1cc>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032ee:	4b09      	ldr	r3, [pc, #36]	@ (8003314 <HAL_RCC_ClockConfig+0x1d0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fcbe 	bl	8001c74 <HAL_InitTick>

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40022000 	.word	0x40022000
 8003308:	40021000 	.word	0x40021000
 800330c:	08008788 	.word	0x08008788
 8003310:	20000004 	.word	0x20000004
 8003314:	20000008 	.word	0x20000008

08003318 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	2300      	movs	r3, #0
 8003324:	60bb      	str	r3, [r7, #8]
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	2300      	movs	r3, #0
 800332c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003332:	4b1e      	ldr	r3, [pc, #120]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f003 030c 	and.w	r3, r3, #12
 800333e:	2b04      	cmp	r3, #4
 8003340:	d002      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x30>
 8003342:	2b08      	cmp	r3, #8
 8003344:	d003      	beq.n	800334e <HAL_RCC_GetSysClockFreq+0x36>
 8003346:	e027      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003348:	4b19      	ldr	r3, [pc, #100]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800334a:	613b      	str	r3, [r7, #16]
      break;
 800334c:	e027      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	0c9b      	lsrs	r3, r3, #18
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	4a17      	ldr	r2, [pc, #92]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003358:	5cd3      	ldrb	r3, [r2, r3]
 800335a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d010      	beq.n	8003388 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003366:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	0c5b      	lsrs	r3, r3, #17
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	4a11      	ldr	r2, [pc, #68]	@ (80033b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003372:	5cd3      	ldrb	r3, [r2, r3]
 8003374:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a0d      	ldr	r2, [pc, #52]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800337a:	fb03 f202 	mul.w	r2, r3, r2
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e004      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a0c      	ldr	r2, [pc, #48]	@ (80033bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800338c:	fb02 f303 	mul.w	r3, r2, r3
 8003390:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	613b      	str	r3, [r7, #16]
      break;
 8003396:	e002      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800339a:	613b      	str	r3, [r7, #16]
      break;
 800339c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800339e:	693b      	ldr	r3, [r7, #16]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	371c      	adds	r7, #28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40021000 	.word	0x40021000
 80033b0:	007a1200 	.word	0x007a1200
 80033b4:	080087a0 	.word	0x080087a0
 80033b8:	080087b0 	.word	0x080087b0
 80033bc:	003d0900 	.word	0x003d0900

080033c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c4:	4b02      	ldr	r3, [pc, #8]	@ (80033d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	20000004 	.word	0x20000004

080033d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033d8:	f7ff fff2 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 80033dc:	4602      	mov	r2, r0
 80033de:	4b05      	ldr	r3, [pc, #20]	@ (80033f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	4903      	ldr	r1, [pc, #12]	@ (80033f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033ea:	5ccb      	ldrb	r3, [r1, r3]
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40021000 	.word	0x40021000
 80033f8:	08008798 	.word	0x08008798

080033fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003404:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <RCC_Delay+0x34>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0a      	ldr	r2, [pc, #40]	@ (8003434 <RCC_Delay+0x38>)
 800340a:	fba2 2303 	umull	r2, r3, r2, r3
 800340e:	0a5b      	lsrs	r3, r3, #9
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	fb02 f303 	mul.w	r3, r2, r3
 8003416:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003418:	bf00      	nop
  }
  while (Delay --);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	1e5a      	subs	r2, r3, #1
 800341e:	60fa      	str	r2, [r7, #12]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f9      	bne.n	8003418 <RCC_Delay+0x1c>
}
 8003424:	bf00      	nop
 8003426:	bf00      	nop
 8003428:	3714      	adds	r7, #20
 800342a:	46bd      	mov	sp, r7
 800342c:	bc80      	pop	{r7}
 800342e:	4770      	bx	lr
 8003430:	20000004 	.word	0x20000004
 8003434:	10624dd3 	.word	0x10624dd3

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fe fa60 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3304      	adds	r3, #4
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f000 faf4 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d001      	beq.n	80034f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e032      	b.n	8003556 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a18      	ldr	r2, [pc, #96]	@ (8003560 <HAL_TIM_Base_Start+0x88>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00e      	beq.n	8003520 <HAL_TIM_Base_Start+0x48>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800350a:	d009      	beq.n	8003520 <HAL_TIM_Base_Start+0x48>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <HAL_TIM_Base_Start+0x8c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <HAL_TIM_Base_Start+0x48>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a13      	ldr	r2, [pc, #76]	@ (8003568 <HAL_TIM_Base_Start+0x90>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d111      	bne.n	8003544 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2b06      	cmp	r3, #6
 8003530:	d010      	beq.n	8003554 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0201 	orr.w	r2, r2, #1
 8003540:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003542:	e007      	b.n	8003554 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f042 0201 	orr.w	r2, r2, #1
 8003552:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3714      	adds	r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr
 8003560:	40012c00 	.word	0x40012c00
 8003564:	40000400 	.word	0x40000400
 8003568:	40000800 	.word	0x40000800

0800356c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e041      	b.n	8003602 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7fe f9e4 	bl	8001960 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3304      	adds	r3, #4
 80035a8:	4619      	mov	r1, r3
 80035aa:	4610      	mov	r0, r2
 80035ac:	f000 fa5a 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d109      	bne.n	8003630 <HAL_TIM_PWM_Start+0x24>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b01      	cmp	r3, #1
 8003626:	bf14      	ite	ne
 8003628:	2301      	movne	r3, #1
 800362a:	2300      	moveq	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	e022      	b.n	8003676 <HAL_TIM_PWM_Start+0x6a>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	2b04      	cmp	r3, #4
 8003634:	d109      	bne.n	800364a <HAL_TIM_PWM_Start+0x3e>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b01      	cmp	r3, #1
 8003640:	bf14      	ite	ne
 8003642:	2301      	movne	r3, #1
 8003644:	2300      	moveq	r3, #0
 8003646:	b2db      	uxtb	r3, r3
 8003648:	e015      	b.n	8003676 <HAL_TIM_PWM_Start+0x6a>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d109      	bne.n	8003664 <HAL_TIM_PWM_Start+0x58>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b01      	cmp	r3, #1
 800365a:	bf14      	ite	ne
 800365c:	2301      	movne	r3, #1
 800365e:	2300      	moveq	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	e008      	b.n	8003676 <HAL_TIM_PWM_Start+0x6a>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	bf14      	ite	ne
 8003670:	2301      	movne	r3, #1
 8003672:	2300      	moveq	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e05e      	b.n	800373c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d104      	bne.n	800368e <HAL_TIM_PWM_Start+0x82>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800368c:	e013      	b.n	80036b6 <HAL_TIM_PWM_Start+0xaa>
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b04      	cmp	r3, #4
 8003692:	d104      	bne.n	800369e <HAL_TIM_PWM_Start+0x92>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800369c:	e00b      	b.n	80036b6 <HAL_TIM_PWM_Start+0xaa>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d104      	bne.n	80036ae <HAL_TIM_PWM_Start+0xa2>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036ac:	e003      	b.n	80036b6 <HAL_TIM_PWM_Start+0xaa>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2201      	movs	r2, #1
 80036bc:	6839      	ldr	r1, [r7, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fc5c 	bl	8003f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <HAL_TIM_PWM_Start+0x138>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d107      	bne.n	80036de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a18      	ldr	r2, [pc, #96]	@ (8003744 <HAL_TIM_PWM_Start+0x138>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00e      	beq.n	8003706 <HAL_TIM_PWM_Start+0xfa>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036f0:	d009      	beq.n	8003706 <HAL_TIM_PWM_Start+0xfa>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a14      	ldr	r2, [pc, #80]	@ (8003748 <HAL_TIM_PWM_Start+0x13c>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d004      	beq.n	8003706 <HAL_TIM_PWM_Start+0xfa>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a12      	ldr	r2, [pc, #72]	@ (800374c <HAL_TIM_PWM_Start+0x140>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d111      	bne.n	800372a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2b06      	cmp	r3, #6
 8003716:	d010      	beq.n	800373a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f042 0201 	orr.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003728:	e007      	b.n	800373a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f042 0201 	orr.w	r2, r2, #1
 8003738:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40012c00 	.word	0x40012c00
 8003748:	40000400 	.word	0x40000400
 800374c:	40000800 	.word	0x40000800

08003750 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003766:	2b01      	cmp	r3, #1
 8003768:	d101      	bne.n	800376e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800376a:	2302      	movs	r3, #2
 800376c:	e0ae      	b.n	80038cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b0c      	cmp	r3, #12
 800377a:	f200 809f 	bhi.w	80038bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800377e:	a201      	add	r2, pc, #4	@ (adr r2, 8003784 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003784:	080037b9 	.word	0x080037b9
 8003788:	080038bd 	.word	0x080038bd
 800378c:	080038bd 	.word	0x080038bd
 8003790:	080038bd 	.word	0x080038bd
 8003794:	080037f9 	.word	0x080037f9
 8003798:	080038bd 	.word	0x080038bd
 800379c:	080038bd 	.word	0x080038bd
 80037a0:	080038bd 	.word	0x080038bd
 80037a4:	0800383b 	.word	0x0800383b
 80037a8:	080038bd 	.word	0x080038bd
 80037ac:	080038bd 	.word	0x080038bd
 80037b0:	080038bd 	.word	0x080038bd
 80037b4:	0800387b 	.word	0x0800387b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f9be 	bl	8003b40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0208 	orr.w	r2, r2, #8
 80037d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699a      	ldr	r2, [r3, #24]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6999      	ldr	r1, [r3, #24]
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	691a      	ldr	r2, [r3, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	619a      	str	r2, [r3, #24]
      break;
 80037f6:	e064      	b.n	80038c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68b9      	ldr	r1, [r7, #8]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fa04 	bl	8003c0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699a      	ldr	r2, [r3, #24]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6999      	ldr	r1, [r3, #24]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	021a      	lsls	r2, r3, #8
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	619a      	str	r2, [r3, #24]
      break;
 8003838:	e043      	b.n	80038c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68b9      	ldr	r1, [r7, #8]
 8003840:	4618      	mov	r0, r3
 8003842:	f000 fa4d 	bl	8003ce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	69da      	ldr	r2, [r3, #28]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0208 	orr.w	r2, r2, #8
 8003854:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69da      	ldr	r2, [r3, #28]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0204 	bic.w	r2, r2, #4
 8003864:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69d9      	ldr	r1, [r3, #28]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	61da      	str	r2, [r3, #28]
      break;
 8003878:	e023      	b.n	80038c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	4618      	mov	r0, r3
 8003882:	f000 fa97 	bl	8003db4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69da      	ldr	r2, [r3, #28]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69d9      	ldr	r1, [r3, #28]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	021a      	lsls	r2, r3, #8
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	61da      	str	r2, [r3, #28]
      break;
 80038ba:	e002      	b.n	80038c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	75fb      	strb	r3, [r7, #23]
      break;
 80038c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_TIM_ConfigClockSource+0x1c>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e0b4      	b.n	8003a5a <HAL_TIM_ConfigClockSource+0x186>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2202      	movs	r2, #2
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800390e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003916:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003928:	d03e      	beq.n	80039a8 <HAL_TIM_ConfigClockSource+0xd4>
 800392a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800392e:	f200 8087 	bhi.w	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003936:	f000 8086 	beq.w	8003a46 <HAL_TIM_ConfigClockSource+0x172>
 800393a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393e:	d87f      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003940:	2b70      	cmp	r3, #112	@ 0x70
 8003942:	d01a      	beq.n	800397a <HAL_TIM_ConfigClockSource+0xa6>
 8003944:	2b70      	cmp	r3, #112	@ 0x70
 8003946:	d87b      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003948:	2b60      	cmp	r3, #96	@ 0x60
 800394a:	d050      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x11a>
 800394c:	2b60      	cmp	r3, #96	@ 0x60
 800394e:	d877      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003950:	2b50      	cmp	r3, #80	@ 0x50
 8003952:	d03c      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0xfa>
 8003954:	2b50      	cmp	r3, #80	@ 0x50
 8003956:	d873      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003958:	2b40      	cmp	r3, #64	@ 0x40
 800395a:	d058      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x13a>
 800395c:	2b40      	cmp	r3, #64	@ 0x40
 800395e:	d86f      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003960:	2b30      	cmp	r3, #48	@ 0x30
 8003962:	d064      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003964:	2b30      	cmp	r3, #48	@ 0x30
 8003966:	d86b      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003968:	2b20      	cmp	r3, #32
 800396a:	d060      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 800396c:	2b20      	cmp	r3, #32
 800396e:	d867      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d05c      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003974:	2b10      	cmp	r3, #16
 8003976:	d05a      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003978:	e062      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800398a:	f000 fad8 	bl	8003f3e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800399c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	609a      	str	r2, [r3, #8]
      break;
 80039a6:	e04f      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039b8:	f000 fac1 	bl	8003f3e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ca:	609a      	str	r2, [r3, #8]
      break;
 80039cc:	e03c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039da:	461a      	mov	r2, r3
 80039dc:	f000 fa38 	bl	8003e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2150      	movs	r1, #80	@ 0x50
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fa8f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 80039ec:	e02c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fa:	461a      	mov	r2, r3
 80039fc:	f000 fa56 	bl	8003eac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2160      	movs	r1, #96	@ 0x60
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fa7f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a0c:	e01c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	f000 fa18 	bl	8003e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2140      	movs	r1, #64	@ 0x40
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fa6f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a2c:	e00c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	4610      	mov	r0, r2
 8003a3a:	f000 fa66 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a3e:	e003      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
      break;
 8003a44:	e000      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a2f      	ldr	r2, [pc, #188]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d007      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a2c      	ldr	r2, [pc, #176]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d003      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a2b      	ldr	r2, [pc, #172]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d108      	bne.n	8003aa6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a22      	ldr	r2, [pc, #136]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d00b      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab4:	d007      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d003      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d108      	bne.n	8003ad8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d103      	bne.n	8003b0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f023 0201 	bic.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	611a      	str	r2, [r3, #16]
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800

08003b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	f023 0201 	bic.w	r2, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0303 	bic.w	r3, r3, #3
 8003b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f023 0302 	bic.w	r3, r3, #2
 8003b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a1c      	ldr	r2, [pc, #112]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d10c      	bne.n	8003bb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f023 0308 	bic.w	r3, r3, #8
 8003ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f023 0304 	bic.w	r3, r3, #4
 8003bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a13      	ldr	r2, [pc, #76]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d111      	bne.n	8003be2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40012c00 	.word	0x40012c00

08003c0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f023 0210 	bic.w	r2, r3, #16
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f023 0320 	bic.w	r3, r3, #32
 8003c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a1d      	ldr	r2, [pc, #116]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d10d      	bne.n	8003c88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d113      	bne.n	8003cb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	621a      	str	r2, [r3, #32]
}
 8003cd2:	bf00      	nop
 8003cd4:	371c      	adds	r7, #28
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr
 8003cdc:	40012c00 	.word	0x40012c00

08003ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a1d      	ldr	r2, [pc, #116]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10d      	bne.n	8003d5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a14      	ldr	r2, [pc, #80]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d113      	bne.n	8003d8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	621a      	str	r2, [r3, #32]
}
 8003da4:	bf00      	nop
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00

08003db4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	021b      	lsls	r3, r3, #8
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003dfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	031b      	lsls	r3, r3, #12
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a0f      	ldr	r2, [pc, #60]	@ (8003e4c <TIM_OC4_SetConfig+0x98>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d109      	bne.n	8003e28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	019b      	lsls	r3, r3, #6
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	621a      	str	r2, [r3, #32]
}
 8003e42:	bf00      	nop
 8003e44:	371c      	adds	r7, #28
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr
 8003e4c:	40012c00 	.word	0x40012c00

08003e50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	f023 0201 	bic.w	r2, r3, #1
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	011b      	lsls	r3, r3, #4
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f023 030a 	bic.w	r3, r3, #10
 8003e8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	621a      	str	r2, [r3, #32]
}
 8003ea2:	bf00      	nop
 8003ea4:	371c      	adds	r7, #28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bc80      	pop	{r7}
 8003eaa:	4770      	bx	lr

08003eac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b087      	sub	sp, #28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	f023 0210 	bic.w	r2, r3, #16
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	031b      	lsls	r3, r3, #12
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	621a      	str	r2, [r3, #32]
}
 8003f00:	bf00      	nop
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bc80      	pop	{r7}
 8003f08:	4770      	bx	lr

08003f0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f043 0307 	orr.w	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b087      	sub	sp, #28
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	021a      	lsls	r2, r3, #8
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	431a      	orrs	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	609a      	str	r2, [r3, #8]
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f003 031f 	and.w	r3, r3, #31
 8003f8e:	2201      	movs	r2, #1
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a1a      	ldr	r2, [r3, #32]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6a1a      	ldr	r2, [r3, #32]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	f003 031f 	and.w	r3, r3, #31
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	621a      	str	r2, [r3, #32]
}
 8003fba:	bf00      	nop
 8003fbc:	371c      	adds	r7, #28
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e046      	b.n	800406a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004002:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a16      	ldr	r2, [pc, #88]	@ (8004074 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00e      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004028:	d009      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d004      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a10      	ldr	r2, [pc, #64]	@ (800407c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d10c      	bne.n	8004058 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004044:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4313      	orrs	r3, r2
 800404e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	bc80      	pop	{r7}
 8004072:	4770      	bx	lr
 8004074:	40012c00 	.word	0x40012c00
 8004078:	40000400 	.word	0x40000400
 800407c:	40000800 	.word	0x40000800

08004080 <__cvt>:
 8004080:	2b00      	cmp	r3, #0
 8004082:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004086:	461d      	mov	r5, r3
 8004088:	bfbb      	ittet	lt
 800408a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800408e:	461d      	movlt	r5, r3
 8004090:	2300      	movge	r3, #0
 8004092:	232d      	movlt	r3, #45	@ 0x2d
 8004094:	b088      	sub	sp, #32
 8004096:	4614      	mov	r4, r2
 8004098:	bfb8      	it	lt
 800409a:	4614      	movlt	r4, r2
 800409c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800409e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80040a0:	7013      	strb	r3, [r2, #0]
 80040a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80040a4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80040a8:	f023 0820 	bic.w	r8, r3, #32
 80040ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040b0:	d005      	beq.n	80040be <__cvt+0x3e>
 80040b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80040b6:	d100      	bne.n	80040ba <__cvt+0x3a>
 80040b8:	3601      	adds	r6, #1
 80040ba:	2302      	movs	r3, #2
 80040bc:	e000      	b.n	80040c0 <__cvt+0x40>
 80040be:	2303      	movs	r3, #3
 80040c0:	aa07      	add	r2, sp, #28
 80040c2:	9204      	str	r2, [sp, #16]
 80040c4:	aa06      	add	r2, sp, #24
 80040c6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80040ca:	e9cd 3600 	strd	r3, r6, [sp]
 80040ce:	4622      	mov	r2, r4
 80040d0:	462b      	mov	r3, r5
 80040d2:	f001 f881 	bl	80051d8 <_dtoa_r>
 80040d6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80040da:	4607      	mov	r7, r0
 80040dc:	d119      	bne.n	8004112 <__cvt+0x92>
 80040de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80040e0:	07db      	lsls	r3, r3, #31
 80040e2:	d50e      	bpl.n	8004102 <__cvt+0x82>
 80040e4:	eb00 0906 	add.w	r9, r0, r6
 80040e8:	2200      	movs	r2, #0
 80040ea:	2300      	movs	r3, #0
 80040ec:	4620      	mov	r0, r4
 80040ee:	4629      	mov	r1, r5
 80040f0:	f7fc fc5a 	bl	80009a8 <__aeabi_dcmpeq>
 80040f4:	b108      	cbz	r0, 80040fa <__cvt+0x7a>
 80040f6:	f8cd 901c 	str.w	r9, [sp, #28]
 80040fa:	2230      	movs	r2, #48	@ 0x30
 80040fc:	9b07      	ldr	r3, [sp, #28]
 80040fe:	454b      	cmp	r3, r9
 8004100:	d31e      	bcc.n	8004140 <__cvt+0xc0>
 8004102:	4638      	mov	r0, r7
 8004104:	9b07      	ldr	r3, [sp, #28]
 8004106:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004108:	1bdb      	subs	r3, r3, r7
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	b008      	add	sp, #32
 800410e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004112:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004116:	eb00 0906 	add.w	r9, r0, r6
 800411a:	d1e5      	bne.n	80040e8 <__cvt+0x68>
 800411c:	7803      	ldrb	r3, [r0, #0]
 800411e:	2b30      	cmp	r3, #48	@ 0x30
 8004120:	d10a      	bne.n	8004138 <__cvt+0xb8>
 8004122:	2200      	movs	r2, #0
 8004124:	2300      	movs	r3, #0
 8004126:	4620      	mov	r0, r4
 8004128:	4629      	mov	r1, r5
 800412a:	f7fc fc3d 	bl	80009a8 <__aeabi_dcmpeq>
 800412e:	b918      	cbnz	r0, 8004138 <__cvt+0xb8>
 8004130:	f1c6 0601 	rsb	r6, r6, #1
 8004134:	f8ca 6000 	str.w	r6, [sl]
 8004138:	f8da 3000 	ldr.w	r3, [sl]
 800413c:	4499      	add	r9, r3
 800413e:	e7d3      	b.n	80040e8 <__cvt+0x68>
 8004140:	1c59      	adds	r1, r3, #1
 8004142:	9107      	str	r1, [sp, #28]
 8004144:	701a      	strb	r2, [r3, #0]
 8004146:	e7d9      	b.n	80040fc <__cvt+0x7c>

08004148 <__exponent>:
 8004148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800414a:	2900      	cmp	r1, #0
 800414c:	bfb6      	itet	lt
 800414e:	232d      	movlt	r3, #45	@ 0x2d
 8004150:	232b      	movge	r3, #43	@ 0x2b
 8004152:	4249      	neglt	r1, r1
 8004154:	2909      	cmp	r1, #9
 8004156:	7002      	strb	r2, [r0, #0]
 8004158:	7043      	strb	r3, [r0, #1]
 800415a:	dd29      	ble.n	80041b0 <__exponent+0x68>
 800415c:	f10d 0307 	add.w	r3, sp, #7
 8004160:	461d      	mov	r5, r3
 8004162:	270a      	movs	r7, #10
 8004164:	fbb1 f6f7 	udiv	r6, r1, r7
 8004168:	461a      	mov	r2, r3
 800416a:	fb07 1416 	mls	r4, r7, r6, r1
 800416e:	3430      	adds	r4, #48	@ 0x30
 8004170:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004174:	460c      	mov	r4, r1
 8004176:	2c63      	cmp	r4, #99	@ 0x63
 8004178:	4631      	mov	r1, r6
 800417a:	f103 33ff 	add.w	r3, r3, #4294967295
 800417e:	dcf1      	bgt.n	8004164 <__exponent+0x1c>
 8004180:	3130      	adds	r1, #48	@ 0x30
 8004182:	1e94      	subs	r4, r2, #2
 8004184:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004188:	4623      	mov	r3, r4
 800418a:	1c41      	adds	r1, r0, #1
 800418c:	42ab      	cmp	r3, r5
 800418e:	d30a      	bcc.n	80041a6 <__exponent+0x5e>
 8004190:	f10d 0309 	add.w	r3, sp, #9
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	42ac      	cmp	r4, r5
 8004198:	bf88      	it	hi
 800419a:	2300      	movhi	r3, #0
 800419c:	3302      	adds	r3, #2
 800419e:	4403      	add	r3, r0
 80041a0:	1a18      	subs	r0, r3, r0
 80041a2:	b003      	add	sp, #12
 80041a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041a6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80041aa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80041ae:	e7ed      	b.n	800418c <__exponent+0x44>
 80041b0:	2330      	movs	r3, #48	@ 0x30
 80041b2:	3130      	adds	r1, #48	@ 0x30
 80041b4:	7083      	strb	r3, [r0, #2]
 80041b6:	70c1      	strb	r1, [r0, #3]
 80041b8:	1d03      	adds	r3, r0, #4
 80041ba:	e7f1      	b.n	80041a0 <__exponent+0x58>

080041bc <_printf_float>:
 80041bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041c0:	b091      	sub	sp, #68	@ 0x44
 80041c2:	460c      	mov	r4, r1
 80041c4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80041c8:	4616      	mov	r6, r2
 80041ca:	461f      	mov	r7, r3
 80041cc:	4605      	mov	r5, r0
 80041ce:	f000 fef1 	bl	8004fb4 <_localeconv_r>
 80041d2:	6803      	ldr	r3, [r0, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	9308      	str	r3, [sp, #32]
 80041d8:	f7fb ffba 	bl	8000150 <strlen>
 80041dc:	2300      	movs	r3, #0
 80041de:	930e      	str	r3, [sp, #56]	@ 0x38
 80041e0:	f8d8 3000 	ldr.w	r3, [r8]
 80041e4:	9009      	str	r0, [sp, #36]	@ 0x24
 80041e6:	3307      	adds	r3, #7
 80041e8:	f023 0307 	bic.w	r3, r3, #7
 80041ec:	f103 0208 	add.w	r2, r3, #8
 80041f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80041f4:	f8d4 b000 	ldr.w	fp, [r4]
 80041f8:	f8c8 2000 	str.w	r2, [r8]
 80041fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004200:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004204:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004206:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800420a:	f04f 32ff 	mov.w	r2, #4294967295
 800420e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004212:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004216:	4b9c      	ldr	r3, [pc, #624]	@ (8004488 <_printf_float+0x2cc>)
 8004218:	f7fc fbf8 	bl	8000a0c <__aeabi_dcmpun>
 800421c:	bb70      	cbnz	r0, 800427c <_printf_float+0xc0>
 800421e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004222:	f04f 32ff 	mov.w	r2, #4294967295
 8004226:	4b98      	ldr	r3, [pc, #608]	@ (8004488 <_printf_float+0x2cc>)
 8004228:	f7fc fbd2 	bl	80009d0 <__aeabi_dcmple>
 800422c:	bb30      	cbnz	r0, 800427c <_printf_float+0xc0>
 800422e:	2200      	movs	r2, #0
 8004230:	2300      	movs	r3, #0
 8004232:	4640      	mov	r0, r8
 8004234:	4649      	mov	r1, r9
 8004236:	f7fc fbc1 	bl	80009bc <__aeabi_dcmplt>
 800423a:	b110      	cbz	r0, 8004242 <_printf_float+0x86>
 800423c:	232d      	movs	r3, #45	@ 0x2d
 800423e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004242:	4a92      	ldr	r2, [pc, #584]	@ (800448c <_printf_float+0x2d0>)
 8004244:	4b92      	ldr	r3, [pc, #584]	@ (8004490 <_printf_float+0x2d4>)
 8004246:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800424a:	bf94      	ite	ls
 800424c:	4690      	movls	r8, r2
 800424e:	4698      	movhi	r8, r3
 8004250:	2303      	movs	r3, #3
 8004252:	f04f 0900 	mov.w	r9, #0
 8004256:	6123      	str	r3, [r4, #16]
 8004258:	f02b 0304 	bic.w	r3, fp, #4
 800425c:	6023      	str	r3, [r4, #0]
 800425e:	4633      	mov	r3, r6
 8004260:	4621      	mov	r1, r4
 8004262:	4628      	mov	r0, r5
 8004264:	9700      	str	r7, [sp, #0]
 8004266:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004268:	f000 f9d4 	bl	8004614 <_printf_common>
 800426c:	3001      	adds	r0, #1
 800426e:	f040 8090 	bne.w	8004392 <_printf_float+0x1d6>
 8004272:	f04f 30ff 	mov.w	r0, #4294967295
 8004276:	b011      	add	sp, #68	@ 0x44
 8004278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800427c:	4642      	mov	r2, r8
 800427e:	464b      	mov	r3, r9
 8004280:	4640      	mov	r0, r8
 8004282:	4649      	mov	r1, r9
 8004284:	f7fc fbc2 	bl	8000a0c <__aeabi_dcmpun>
 8004288:	b148      	cbz	r0, 800429e <_printf_float+0xe2>
 800428a:	464b      	mov	r3, r9
 800428c:	2b00      	cmp	r3, #0
 800428e:	bfb8      	it	lt
 8004290:	232d      	movlt	r3, #45	@ 0x2d
 8004292:	4a80      	ldr	r2, [pc, #512]	@ (8004494 <_printf_float+0x2d8>)
 8004294:	bfb8      	it	lt
 8004296:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800429a:	4b7f      	ldr	r3, [pc, #508]	@ (8004498 <_printf_float+0x2dc>)
 800429c:	e7d3      	b.n	8004246 <_printf_float+0x8a>
 800429e:	6863      	ldr	r3, [r4, #4]
 80042a0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	d13f      	bne.n	8004328 <_printf_float+0x16c>
 80042a8:	2306      	movs	r3, #6
 80042aa:	6063      	str	r3, [r4, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80042b2:	6023      	str	r3, [r4, #0]
 80042b4:	9206      	str	r2, [sp, #24]
 80042b6:	aa0e      	add	r2, sp, #56	@ 0x38
 80042b8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80042bc:	aa0d      	add	r2, sp, #52	@ 0x34
 80042be:	9203      	str	r2, [sp, #12]
 80042c0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80042c4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80042c8:	6863      	ldr	r3, [r4, #4]
 80042ca:	4642      	mov	r2, r8
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	4628      	mov	r0, r5
 80042d0:	464b      	mov	r3, r9
 80042d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80042d4:	f7ff fed4 	bl	8004080 <__cvt>
 80042d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80042da:	4680      	mov	r8, r0
 80042dc:	2947      	cmp	r1, #71	@ 0x47
 80042de:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80042e0:	d128      	bne.n	8004334 <_printf_float+0x178>
 80042e2:	1cc8      	adds	r0, r1, #3
 80042e4:	db02      	blt.n	80042ec <_printf_float+0x130>
 80042e6:	6863      	ldr	r3, [r4, #4]
 80042e8:	4299      	cmp	r1, r3
 80042ea:	dd40      	ble.n	800436e <_printf_float+0x1b2>
 80042ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80042f0:	fa5f fa8a 	uxtb.w	sl, sl
 80042f4:	4652      	mov	r2, sl
 80042f6:	3901      	subs	r1, #1
 80042f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80042fc:	910d      	str	r1, [sp, #52]	@ 0x34
 80042fe:	f7ff ff23 	bl	8004148 <__exponent>
 8004302:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004304:	4681      	mov	r9, r0
 8004306:	1813      	adds	r3, r2, r0
 8004308:	2a01      	cmp	r2, #1
 800430a:	6123      	str	r3, [r4, #16]
 800430c:	dc02      	bgt.n	8004314 <_printf_float+0x158>
 800430e:	6822      	ldr	r2, [r4, #0]
 8004310:	07d2      	lsls	r2, r2, #31
 8004312:	d501      	bpl.n	8004318 <_printf_float+0x15c>
 8004314:	3301      	adds	r3, #1
 8004316:	6123      	str	r3, [r4, #16]
 8004318:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800431c:	2b00      	cmp	r3, #0
 800431e:	d09e      	beq.n	800425e <_printf_float+0xa2>
 8004320:	232d      	movs	r3, #45	@ 0x2d
 8004322:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004326:	e79a      	b.n	800425e <_printf_float+0xa2>
 8004328:	2947      	cmp	r1, #71	@ 0x47
 800432a:	d1bf      	bne.n	80042ac <_printf_float+0xf0>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1bd      	bne.n	80042ac <_printf_float+0xf0>
 8004330:	2301      	movs	r3, #1
 8004332:	e7ba      	b.n	80042aa <_printf_float+0xee>
 8004334:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004338:	d9dc      	bls.n	80042f4 <_printf_float+0x138>
 800433a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800433e:	d118      	bne.n	8004372 <_printf_float+0x1b6>
 8004340:	2900      	cmp	r1, #0
 8004342:	6863      	ldr	r3, [r4, #4]
 8004344:	dd0b      	ble.n	800435e <_printf_float+0x1a2>
 8004346:	6121      	str	r1, [r4, #16]
 8004348:	b913      	cbnz	r3, 8004350 <_printf_float+0x194>
 800434a:	6822      	ldr	r2, [r4, #0]
 800434c:	07d0      	lsls	r0, r2, #31
 800434e:	d502      	bpl.n	8004356 <_printf_float+0x19a>
 8004350:	3301      	adds	r3, #1
 8004352:	440b      	add	r3, r1
 8004354:	6123      	str	r3, [r4, #16]
 8004356:	f04f 0900 	mov.w	r9, #0
 800435a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800435c:	e7dc      	b.n	8004318 <_printf_float+0x15c>
 800435e:	b913      	cbnz	r3, 8004366 <_printf_float+0x1aa>
 8004360:	6822      	ldr	r2, [r4, #0]
 8004362:	07d2      	lsls	r2, r2, #31
 8004364:	d501      	bpl.n	800436a <_printf_float+0x1ae>
 8004366:	3302      	adds	r3, #2
 8004368:	e7f4      	b.n	8004354 <_printf_float+0x198>
 800436a:	2301      	movs	r3, #1
 800436c:	e7f2      	b.n	8004354 <_printf_float+0x198>
 800436e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004372:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004374:	4299      	cmp	r1, r3
 8004376:	db05      	blt.n	8004384 <_printf_float+0x1c8>
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	6121      	str	r1, [r4, #16]
 800437c:	07d8      	lsls	r0, r3, #31
 800437e:	d5ea      	bpl.n	8004356 <_printf_float+0x19a>
 8004380:	1c4b      	adds	r3, r1, #1
 8004382:	e7e7      	b.n	8004354 <_printf_float+0x198>
 8004384:	2900      	cmp	r1, #0
 8004386:	bfcc      	ite	gt
 8004388:	2201      	movgt	r2, #1
 800438a:	f1c1 0202 	rsble	r2, r1, #2
 800438e:	4413      	add	r3, r2
 8004390:	e7e0      	b.n	8004354 <_printf_float+0x198>
 8004392:	6823      	ldr	r3, [r4, #0]
 8004394:	055a      	lsls	r2, r3, #21
 8004396:	d407      	bmi.n	80043a8 <_printf_float+0x1ec>
 8004398:	6923      	ldr	r3, [r4, #16]
 800439a:	4642      	mov	r2, r8
 800439c:	4631      	mov	r1, r6
 800439e:	4628      	mov	r0, r5
 80043a0:	47b8      	blx	r7
 80043a2:	3001      	adds	r0, #1
 80043a4:	d12b      	bne.n	80043fe <_printf_float+0x242>
 80043a6:	e764      	b.n	8004272 <_printf_float+0xb6>
 80043a8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043ac:	f240 80dc 	bls.w	8004568 <_printf_float+0x3ac>
 80043b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80043b4:	2200      	movs	r2, #0
 80043b6:	2300      	movs	r3, #0
 80043b8:	f7fc faf6 	bl	80009a8 <__aeabi_dcmpeq>
 80043bc:	2800      	cmp	r0, #0
 80043be:	d033      	beq.n	8004428 <_printf_float+0x26c>
 80043c0:	2301      	movs	r3, #1
 80043c2:	4631      	mov	r1, r6
 80043c4:	4628      	mov	r0, r5
 80043c6:	4a35      	ldr	r2, [pc, #212]	@ (800449c <_printf_float+0x2e0>)
 80043c8:	47b8      	blx	r7
 80043ca:	3001      	adds	r0, #1
 80043cc:	f43f af51 	beq.w	8004272 <_printf_float+0xb6>
 80043d0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80043d4:	4543      	cmp	r3, r8
 80043d6:	db02      	blt.n	80043de <_printf_float+0x222>
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	07d8      	lsls	r0, r3, #31
 80043dc:	d50f      	bpl.n	80043fe <_printf_float+0x242>
 80043de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043e2:	4631      	mov	r1, r6
 80043e4:	4628      	mov	r0, r5
 80043e6:	47b8      	blx	r7
 80043e8:	3001      	adds	r0, #1
 80043ea:	f43f af42 	beq.w	8004272 <_printf_float+0xb6>
 80043ee:	f04f 0900 	mov.w	r9, #0
 80043f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80043f6:	f104 0a1a 	add.w	sl, r4, #26
 80043fa:	45c8      	cmp	r8, r9
 80043fc:	dc09      	bgt.n	8004412 <_printf_float+0x256>
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	079b      	lsls	r3, r3, #30
 8004402:	f100 8102 	bmi.w	800460a <_printf_float+0x44e>
 8004406:	68e0      	ldr	r0, [r4, #12]
 8004408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800440a:	4298      	cmp	r0, r3
 800440c:	bfb8      	it	lt
 800440e:	4618      	movlt	r0, r3
 8004410:	e731      	b.n	8004276 <_printf_float+0xba>
 8004412:	2301      	movs	r3, #1
 8004414:	4652      	mov	r2, sl
 8004416:	4631      	mov	r1, r6
 8004418:	4628      	mov	r0, r5
 800441a:	47b8      	blx	r7
 800441c:	3001      	adds	r0, #1
 800441e:	f43f af28 	beq.w	8004272 <_printf_float+0xb6>
 8004422:	f109 0901 	add.w	r9, r9, #1
 8004426:	e7e8      	b.n	80043fa <_printf_float+0x23e>
 8004428:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800442a:	2b00      	cmp	r3, #0
 800442c:	dc38      	bgt.n	80044a0 <_printf_float+0x2e4>
 800442e:	2301      	movs	r3, #1
 8004430:	4631      	mov	r1, r6
 8004432:	4628      	mov	r0, r5
 8004434:	4a19      	ldr	r2, [pc, #100]	@ (800449c <_printf_float+0x2e0>)
 8004436:	47b8      	blx	r7
 8004438:	3001      	adds	r0, #1
 800443a:	f43f af1a 	beq.w	8004272 <_printf_float+0xb6>
 800443e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004442:	ea59 0303 	orrs.w	r3, r9, r3
 8004446:	d102      	bne.n	800444e <_printf_float+0x292>
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	07d9      	lsls	r1, r3, #31
 800444c:	d5d7      	bpl.n	80043fe <_printf_float+0x242>
 800444e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004452:	4631      	mov	r1, r6
 8004454:	4628      	mov	r0, r5
 8004456:	47b8      	blx	r7
 8004458:	3001      	adds	r0, #1
 800445a:	f43f af0a 	beq.w	8004272 <_printf_float+0xb6>
 800445e:	f04f 0a00 	mov.w	sl, #0
 8004462:	f104 0b1a 	add.w	fp, r4, #26
 8004466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004468:	425b      	negs	r3, r3
 800446a:	4553      	cmp	r3, sl
 800446c:	dc01      	bgt.n	8004472 <_printf_float+0x2b6>
 800446e:	464b      	mov	r3, r9
 8004470:	e793      	b.n	800439a <_printf_float+0x1de>
 8004472:	2301      	movs	r3, #1
 8004474:	465a      	mov	r2, fp
 8004476:	4631      	mov	r1, r6
 8004478:	4628      	mov	r0, r5
 800447a:	47b8      	blx	r7
 800447c:	3001      	adds	r0, #1
 800447e:	f43f aef8 	beq.w	8004272 <_printf_float+0xb6>
 8004482:	f10a 0a01 	add.w	sl, sl, #1
 8004486:	e7ee      	b.n	8004466 <_printf_float+0x2aa>
 8004488:	7fefffff 	.word	0x7fefffff
 800448c:	080087b2 	.word	0x080087b2
 8004490:	080087b6 	.word	0x080087b6
 8004494:	080087ba 	.word	0x080087ba
 8004498:	080087be 	.word	0x080087be
 800449c:	080087c2 	.word	0x080087c2
 80044a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044a2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80044a6:	4553      	cmp	r3, sl
 80044a8:	bfa8      	it	ge
 80044aa:	4653      	movge	r3, sl
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	4699      	mov	r9, r3
 80044b0:	dc36      	bgt.n	8004520 <_printf_float+0x364>
 80044b2:	f04f 0b00 	mov.w	fp, #0
 80044b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044ba:	f104 021a 	add.w	r2, r4, #26
 80044be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80044c2:	eba3 0309 	sub.w	r3, r3, r9
 80044c6:	455b      	cmp	r3, fp
 80044c8:	dc31      	bgt.n	800452e <_printf_float+0x372>
 80044ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044cc:	459a      	cmp	sl, r3
 80044ce:	dc3a      	bgt.n	8004546 <_printf_float+0x38a>
 80044d0:	6823      	ldr	r3, [r4, #0]
 80044d2:	07da      	lsls	r2, r3, #31
 80044d4:	d437      	bmi.n	8004546 <_printf_float+0x38a>
 80044d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044d8:	ebaa 0903 	sub.w	r9, sl, r3
 80044dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044de:	ebaa 0303 	sub.w	r3, sl, r3
 80044e2:	4599      	cmp	r9, r3
 80044e4:	bfa8      	it	ge
 80044e6:	4699      	movge	r9, r3
 80044e8:	f1b9 0f00 	cmp.w	r9, #0
 80044ec:	dc33      	bgt.n	8004556 <_printf_float+0x39a>
 80044ee:	f04f 0800 	mov.w	r8, #0
 80044f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044f6:	f104 0b1a 	add.w	fp, r4, #26
 80044fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044fc:	ebaa 0303 	sub.w	r3, sl, r3
 8004500:	eba3 0309 	sub.w	r3, r3, r9
 8004504:	4543      	cmp	r3, r8
 8004506:	f77f af7a 	ble.w	80043fe <_printf_float+0x242>
 800450a:	2301      	movs	r3, #1
 800450c:	465a      	mov	r2, fp
 800450e:	4631      	mov	r1, r6
 8004510:	4628      	mov	r0, r5
 8004512:	47b8      	blx	r7
 8004514:	3001      	adds	r0, #1
 8004516:	f43f aeac 	beq.w	8004272 <_printf_float+0xb6>
 800451a:	f108 0801 	add.w	r8, r8, #1
 800451e:	e7ec      	b.n	80044fa <_printf_float+0x33e>
 8004520:	4642      	mov	r2, r8
 8004522:	4631      	mov	r1, r6
 8004524:	4628      	mov	r0, r5
 8004526:	47b8      	blx	r7
 8004528:	3001      	adds	r0, #1
 800452a:	d1c2      	bne.n	80044b2 <_printf_float+0x2f6>
 800452c:	e6a1      	b.n	8004272 <_printf_float+0xb6>
 800452e:	2301      	movs	r3, #1
 8004530:	4631      	mov	r1, r6
 8004532:	4628      	mov	r0, r5
 8004534:	920a      	str	r2, [sp, #40]	@ 0x28
 8004536:	47b8      	blx	r7
 8004538:	3001      	adds	r0, #1
 800453a:	f43f ae9a 	beq.w	8004272 <_printf_float+0xb6>
 800453e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004540:	f10b 0b01 	add.w	fp, fp, #1
 8004544:	e7bb      	b.n	80044be <_printf_float+0x302>
 8004546:	4631      	mov	r1, r6
 8004548:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800454c:	4628      	mov	r0, r5
 800454e:	47b8      	blx	r7
 8004550:	3001      	adds	r0, #1
 8004552:	d1c0      	bne.n	80044d6 <_printf_float+0x31a>
 8004554:	e68d      	b.n	8004272 <_printf_float+0xb6>
 8004556:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004558:	464b      	mov	r3, r9
 800455a:	4631      	mov	r1, r6
 800455c:	4628      	mov	r0, r5
 800455e:	4442      	add	r2, r8
 8004560:	47b8      	blx	r7
 8004562:	3001      	adds	r0, #1
 8004564:	d1c3      	bne.n	80044ee <_printf_float+0x332>
 8004566:	e684      	b.n	8004272 <_printf_float+0xb6>
 8004568:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800456c:	f1ba 0f01 	cmp.w	sl, #1
 8004570:	dc01      	bgt.n	8004576 <_printf_float+0x3ba>
 8004572:	07db      	lsls	r3, r3, #31
 8004574:	d536      	bpl.n	80045e4 <_printf_float+0x428>
 8004576:	2301      	movs	r3, #1
 8004578:	4642      	mov	r2, r8
 800457a:	4631      	mov	r1, r6
 800457c:	4628      	mov	r0, r5
 800457e:	47b8      	blx	r7
 8004580:	3001      	adds	r0, #1
 8004582:	f43f ae76 	beq.w	8004272 <_printf_float+0xb6>
 8004586:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800458a:	4631      	mov	r1, r6
 800458c:	4628      	mov	r0, r5
 800458e:	47b8      	blx	r7
 8004590:	3001      	adds	r0, #1
 8004592:	f43f ae6e 	beq.w	8004272 <_printf_float+0xb6>
 8004596:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800459a:	2200      	movs	r2, #0
 800459c:	2300      	movs	r3, #0
 800459e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045a2:	f7fc fa01 	bl	80009a8 <__aeabi_dcmpeq>
 80045a6:	b9c0      	cbnz	r0, 80045da <_printf_float+0x41e>
 80045a8:	4653      	mov	r3, sl
 80045aa:	f108 0201 	add.w	r2, r8, #1
 80045ae:	4631      	mov	r1, r6
 80045b0:	4628      	mov	r0, r5
 80045b2:	47b8      	blx	r7
 80045b4:	3001      	adds	r0, #1
 80045b6:	d10c      	bne.n	80045d2 <_printf_float+0x416>
 80045b8:	e65b      	b.n	8004272 <_printf_float+0xb6>
 80045ba:	2301      	movs	r3, #1
 80045bc:	465a      	mov	r2, fp
 80045be:	4631      	mov	r1, r6
 80045c0:	4628      	mov	r0, r5
 80045c2:	47b8      	blx	r7
 80045c4:	3001      	adds	r0, #1
 80045c6:	f43f ae54 	beq.w	8004272 <_printf_float+0xb6>
 80045ca:	f108 0801 	add.w	r8, r8, #1
 80045ce:	45d0      	cmp	r8, sl
 80045d0:	dbf3      	blt.n	80045ba <_printf_float+0x3fe>
 80045d2:	464b      	mov	r3, r9
 80045d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80045d8:	e6e0      	b.n	800439c <_printf_float+0x1e0>
 80045da:	f04f 0800 	mov.w	r8, #0
 80045de:	f104 0b1a 	add.w	fp, r4, #26
 80045e2:	e7f4      	b.n	80045ce <_printf_float+0x412>
 80045e4:	2301      	movs	r3, #1
 80045e6:	4642      	mov	r2, r8
 80045e8:	e7e1      	b.n	80045ae <_printf_float+0x3f2>
 80045ea:	2301      	movs	r3, #1
 80045ec:	464a      	mov	r2, r9
 80045ee:	4631      	mov	r1, r6
 80045f0:	4628      	mov	r0, r5
 80045f2:	47b8      	blx	r7
 80045f4:	3001      	adds	r0, #1
 80045f6:	f43f ae3c 	beq.w	8004272 <_printf_float+0xb6>
 80045fa:	f108 0801 	add.w	r8, r8, #1
 80045fe:	68e3      	ldr	r3, [r4, #12]
 8004600:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004602:	1a5b      	subs	r3, r3, r1
 8004604:	4543      	cmp	r3, r8
 8004606:	dcf0      	bgt.n	80045ea <_printf_float+0x42e>
 8004608:	e6fd      	b.n	8004406 <_printf_float+0x24a>
 800460a:	f04f 0800 	mov.w	r8, #0
 800460e:	f104 0919 	add.w	r9, r4, #25
 8004612:	e7f4      	b.n	80045fe <_printf_float+0x442>

08004614 <_printf_common>:
 8004614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004618:	4616      	mov	r6, r2
 800461a:	4698      	mov	r8, r3
 800461c:	688a      	ldr	r2, [r1, #8]
 800461e:	690b      	ldr	r3, [r1, #16]
 8004620:	4607      	mov	r7, r0
 8004622:	4293      	cmp	r3, r2
 8004624:	bfb8      	it	lt
 8004626:	4613      	movlt	r3, r2
 8004628:	6033      	str	r3, [r6, #0]
 800462a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800462e:	460c      	mov	r4, r1
 8004630:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004634:	b10a      	cbz	r2, 800463a <_printf_common+0x26>
 8004636:	3301      	adds	r3, #1
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	0699      	lsls	r1, r3, #26
 800463e:	bf42      	ittt	mi
 8004640:	6833      	ldrmi	r3, [r6, #0]
 8004642:	3302      	addmi	r3, #2
 8004644:	6033      	strmi	r3, [r6, #0]
 8004646:	6825      	ldr	r5, [r4, #0]
 8004648:	f015 0506 	ands.w	r5, r5, #6
 800464c:	d106      	bne.n	800465c <_printf_common+0x48>
 800464e:	f104 0a19 	add.w	sl, r4, #25
 8004652:	68e3      	ldr	r3, [r4, #12]
 8004654:	6832      	ldr	r2, [r6, #0]
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	42ab      	cmp	r3, r5
 800465a:	dc2b      	bgt.n	80046b4 <_printf_common+0xa0>
 800465c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004660:	6822      	ldr	r2, [r4, #0]
 8004662:	3b00      	subs	r3, #0
 8004664:	bf18      	it	ne
 8004666:	2301      	movne	r3, #1
 8004668:	0692      	lsls	r2, r2, #26
 800466a:	d430      	bmi.n	80046ce <_printf_common+0xba>
 800466c:	4641      	mov	r1, r8
 800466e:	4638      	mov	r0, r7
 8004670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004674:	47c8      	blx	r9
 8004676:	3001      	adds	r0, #1
 8004678:	d023      	beq.n	80046c2 <_printf_common+0xae>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	6922      	ldr	r2, [r4, #16]
 800467e:	f003 0306 	and.w	r3, r3, #6
 8004682:	2b04      	cmp	r3, #4
 8004684:	bf14      	ite	ne
 8004686:	2500      	movne	r5, #0
 8004688:	6833      	ldreq	r3, [r6, #0]
 800468a:	f04f 0600 	mov.w	r6, #0
 800468e:	bf08      	it	eq
 8004690:	68e5      	ldreq	r5, [r4, #12]
 8004692:	f104 041a 	add.w	r4, r4, #26
 8004696:	bf08      	it	eq
 8004698:	1aed      	subeq	r5, r5, r3
 800469a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800469e:	bf08      	it	eq
 80046a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046a4:	4293      	cmp	r3, r2
 80046a6:	bfc4      	itt	gt
 80046a8:	1a9b      	subgt	r3, r3, r2
 80046aa:	18ed      	addgt	r5, r5, r3
 80046ac:	42b5      	cmp	r5, r6
 80046ae:	d11a      	bne.n	80046e6 <_printf_common+0xd2>
 80046b0:	2000      	movs	r0, #0
 80046b2:	e008      	b.n	80046c6 <_printf_common+0xb2>
 80046b4:	2301      	movs	r3, #1
 80046b6:	4652      	mov	r2, sl
 80046b8:	4641      	mov	r1, r8
 80046ba:	4638      	mov	r0, r7
 80046bc:	47c8      	blx	r9
 80046be:	3001      	adds	r0, #1
 80046c0:	d103      	bne.n	80046ca <_printf_common+0xb6>
 80046c2:	f04f 30ff 	mov.w	r0, #4294967295
 80046c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ca:	3501      	adds	r5, #1
 80046cc:	e7c1      	b.n	8004652 <_printf_common+0x3e>
 80046ce:	2030      	movs	r0, #48	@ 0x30
 80046d0:	18e1      	adds	r1, r4, r3
 80046d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046dc:	4422      	add	r2, r4
 80046de:	3302      	adds	r3, #2
 80046e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046e4:	e7c2      	b.n	800466c <_printf_common+0x58>
 80046e6:	2301      	movs	r3, #1
 80046e8:	4622      	mov	r2, r4
 80046ea:	4641      	mov	r1, r8
 80046ec:	4638      	mov	r0, r7
 80046ee:	47c8      	blx	r9
 80046f0:	3001      	adds	r0, #1
 80046f2:	d0e6      	beq.n	80046c2 <_printf_common+0xae>
 80046f4:	3601      	adds	r6, #1
 80046f6:	e7d9      	b.n	80046ac <_printf_common+0x98>

080046f8 <_printf_i>:
 80046f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046fc:	7e0f      	ldrb	r7, [r1, #24]
 80046fe:	4691      	mov	r9, r2
 8004700:	2f78      	cmp	r7, #120	@ 0x78
 8004702:	4680      	mov	r8, r0
 8004704:	460c      	mov	r4, r1
 8004706:	469a      	mov	sl, r3
 8004708:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800470a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800470e:	d807      	bhi.n	8004720 <_printf_i+0x28>
 8004710:	2f62      	cmp	r7, #98	@ 0x62
 8004712:	d80a      	bhi.n	800472a <_printf_i+0x32>
 8004714:	2f00      	cmp	r7, #0
 8004716:	f000 80d3 	beq.w	80048c0 <_printf_i+0x1c8>
 800471a:	2f58      	cmp	r7, #88	@ 0x58
 800471c:	f000 80ba 	beq.w	8004894 <_printf_i+0x19c>
 8004720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004728:	e03a      	b.n	80047a0 <_printf_i+0xa8>
 800472a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800472e:	2b15      	cmp	r3, #21
 8004730:	d8f6      	bhi.n	8004720 <_printf_i+0x28>
 8004732:	a101      	add	r1, pc, #4	@ (adr r1, 8004738 <_printf_i+0x40>)
 8004734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004738:	08004791 	.word	0x08004791
 800473c:	080047a5 	.word	0x080047a5
 8004740:	08004721 	.word	0x08004721
 8004744:	08004721 	.word	0x08004721
 8004748:	08004721 	.word	0x08004721
 800474c:	08004721 	.word	0x08004721
 8004750:	080047a5 	.word	0x080047a5
 8004754:	08004721 	.word	0x08004721
 8004758:	08004721 	.word	0x08004721
 800475c:	08004721 	.word	0x08004721
 8004760:	08004721 	.word	0x08004721
 8004764:	080048a7 	.word	0x080048a7
 8004768:	080047cf 	.word	0x080047cf
 800476c:	08004861 	.word	0x08004861
 8004770:	08004721 	.word	0x08004721
 8004774:	08004721 	.word	0x08004721
 8004778:	080048c9 	.word	0x080048c9
 800477c:	08004721 	.word	0x08004721
 8004780:	080047cf 	.word	0x080047cf
 8004784:	08004721 	.word	0x08004721
 8004788:	08004721 	.word	0x08004721
 800478c:	08004869 	.word	0x08004869
 8004790:	6833      	ldr	r3, [r6, #0]
 8004792:	1d1a      	adds	r2, r3, #4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6032      	str	r2, [r6, #0]
 8004798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800479c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047a0:	2301      	movs	r3, #1
 80047a2:	e09e      	b.n	80048e2 <_printf_i+0x1ea>
 80047a4:	6833      	ldr	r3, [r6, #0]
 80047a6:	6820      	ldr	r0, [r4, #0]
 80047a8:	1d19      	adds	r1, r3, #4
 80047aa:	6031      	str	r1, [r6, #0]
 80047ac:	0606      	lsls	r6, r0, #24
 80047ae:	d501      	bpl.n	80047b4 <_printf_i+0xbc>
 80047b0:	681d      	ldr	r5, [r3, #0]
 80047b2:	e003      	b.n	80047bc <_printf_i+0xc4>
 80047b4:	0645      	lsls	r5, r0, #25
 80047b6:	d5fb      	bpl.n	80047b0 <_printf_i+0xb8>
 80047b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047bc:	2d00      	cmp	r5, #0
 80047be:	da03      	bge.n	80047c8 <_printf_i+0xd0>
 80047c0:	232d      	movs	r3, #45	@ 0x2d
 80047c2:	426d      	negs	r5, r5
 80047c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047c8:	230a      	movs	r3, #10
 80047ca:	4859      	ldr	r0, [pc, #356]	@ (8004930 <_printf_i+0x238>)
 80047cc:	e011      	b.n	80047f2 <_printf_i+0xfa>
 80047ce:	6821      	ldr	r1, [r4, #0]
 80047d0:	6833      	ldr	r3, [r6, #0]
 80047d2:	0608      	lsls	r0, r1, #24
 80047d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80047d8:	d402      	bmi.n	80047e0 <_printf_i+0xe8>
 80047da:	0649      	lsls	r1, r1, #25
 80047dc:	bf48      	it	mi
 80047de:	b2ad      	uxthmi	r5, r5
 80047e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80047e2:	6033      	str	r3, [r6, #0]
 80047e4:	bf14      	ite	ne
 80047e6:	230a      	movne	r3, #10
 80047e8:	2308      	moveq	r3, #8
 80047ea:	4851      	ldr	r0, [pc, #324]	@ (8004930 <_printf_i+0x238>)
 80047ec:	2100      	movs	r1, #0
 80047ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047f2:	6866      	ldr	r6, [r4, #4]
 80047f4:	2e00      	cmp	r6, #0
 80047f6:	bfa8      	it	ge
 80047f8:	6821      	ldrge	r1, [r4, #0]
 80047fa:	60a6      	str	r6, [r4, #8]
 80047fc:	bfa4      	itt	ge
 80047fe:	f021 0104 	bicge.w	r1, r1, #4
 8004802:	6021      	strge	r1, [r4, #0]
 8004804:	b90d      	cbnz	r5, 800480a <_printf_i+0x112>
 8004806:	2e00      	cmp	r6, #0
 8004808:	d04b      	beq.n	80048a2 <_printf_i+0x1aa>
 800480a:	4616      	mov	r6, r2
 800480c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004810:	fb03 5711 	mls	r7, r3, r1, r5
 8004814:	5dc7      	ldrb	r7, [r0, r7]
 8004816:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800481a:	462f      	mov	r7, r5
 800481c:	42bb      	cmp	r3, r7
 800481e:	460d      	mov	r5, r1
 8004820:	d9f4      	bls.n	800480c <_printf_i+0x114>
 8004822:	2b08      	cmp	r3, #8
 8004824:	d10b      	bne.n	800483e <_printf_i+0x146>
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	07df      	lsls	r7, r3, #31
 800482a:	d508      	bpl.n	800483e <_printf_i+0x146>
 800482c:	6923      	ldr	r3, [r4, #16]
 800482e:	6861      	ldr	r1, [r4, #4]
 8004830:	4299      	cmp	r1, r3
 8004832:	bfde      	ittt	le
 8004834:	2330      	movle	r3, #48	@ 0x30
 8004836:	f806 3c01 	strble.w	r3, [r6, #-1]
 800483a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800483e:	1b92      	subs	r2, r2, r6
 8004840:	6122      	str	r2, [r4, #16]
 8004842:	464b      	mov	r3, r9
 8004844:	4621      	mov	r1, r4
 8004846:	4640      	mov	r0, r8
 8004848:	f8cd a000 	str.w	sl, [sp]
 800484c:	aa03      	add	r2, sp, #12
 800484e:	f7ff fee1 	bl	8004614 <_printf_common>
 8004852:	3001      	adds	r0, #1
 8004854:	d14a      	bne.n	80048ec <_printf_i+0x1f4>
 8004856:	f04f 30ff 	mov.w	r0, #4294967295
 800485a:	b004      	add	sp, #16
 800485c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004860:	6823      	ldr	r3, [r4, #0]
 8004862:	f043 0320 	orr.w	r3, r3, #32
 8004866:	6023      	str	r3, [r4, #0]
 8004868:	2778      	movs	r7, #120	@ 0x78
 800486a:	4832      	ldr	r0, [pc, #200]	@ (8004934 <_printf_i+0x23c>)
 800486c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	6831      	ldr	r1, [r6, #0]
 8004874:	061f      	lsls	r7, r3, #24
 8004876:	f851 5b04 	ldr.w	r5, [r1], #4
 800487a:	d402      	bmi.n	8004882 <_printf_i+0x18a>
 800487c:	065f      	lsls	r7, r3, #25
 800487e:	bf48      	it	mi
 8004880:	b2ad      	uxthmi	r5, r5
 8004882:	6031      	str	r1, [r6, #0]
 8004884:	07d9      	lsls	r1, r3, #31
 8004886:	bf44      	itt	mi
 8004888:	f043 0320 	orrmi.w	r3, r3, #32
 800488c:	6023      	strmi	r3, [r4, #0]
 800488e:	b11d      	cbz	r5, 8004898 <_printf_i+0x1a0>
 8004890:	2310      	movs	r3, #16
 8004892:	e7ab      	b.n	80047ec <_printf_i+0xf4>
 8004894:	4826      	ldr	r0, [pc, #152]	@ (8004930 <_printf_i+0x238>)
 8004896:	e7e9      	b.n	800486c <_printf_i+0x174>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	f023 0320 	bic.w	r3, r3, #32
 800489e:	6023      	str	r3, [r4, #0]
 80048a0:	e7f6      	b.n	8004890 <_printf_i+0x198>
 80048a2:	4616      	mov	r6, r2
 80048a4:	e7bd      	b.n	8004822 <_printf_i+0x12a>
 80048a6:	6833      	ldr	r3, [r6, #0]
 80048a8:	6825      	ldr	r5, [r4, #0]
 80048aa:	1d18      	adds	r0, r3, #4
 80048ac:	6961      	ldr	r1, [r4, #20]
 80048ae:	6030      	str	r0, [r6, #0]
 80048b0:	062e      	lsls	r6, r5, #24
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	d501      	bpl.n	80048ba <_printf_i+0x1c2>
 80048b6:	6019      	str	r1, [r3, #0]
 80048b8:	e002      	b.n	80048c0 <_printf_i+0x1c8>
 80048ba:	0668      	lsls	r0, r5, #25
 80048bc:	d5fb      	bpl.n	80048b6 <_printf_i+0x1be>
 80048be:	8019      	strh	r1, [r3, #0]
 80048c0:	2300      	movs	r3, #0
 80048c2:	4616      	mov	r6, r2
 80048c4:	6123      	str	r3, [r4, #16]
 80048c6:	e7bc      	b.n	8004842 <_printf_i+0x14a>
 80048c8:	6833      	ldr	r3, [r6, #0]
 80048ca:	2100      	movs	r1, #0
 80048cc:	1d1a      	adds	r2, r3, #4
 80048ce:	6032      	str	r2, [r6, #0]
 80048d0:	681e      	ldr	r6, [r3, #0]
 80048d2:	6862      	ldr	r2, [r4, #4]
 80048d4:	4630      	mov	r0, r6
 80048d6:	f000 fbe4 	bl	80050a2 <memchr>
 80048da:	b108      	cbz	r0, 80048e0 <_printf_i+0x1e8>
 80048dc:	1b80      	subs	r0, r0, r6
 80048de:	6060      	str	r0, [r4, #4]
 80048e0:	6863      	ldr	r3, [r4, #4]
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	2300      	movs	r3, #0
 80048e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048ea:	e7aa      	b.n	8004842 <_printf_i+0x14a>
 80048ec:	4632      	mov	r2, r6
 80048ee:	4649      	mov	r1, r9
 80048f0:	4640      	mov	r0, r8
 80048f2:	6923      	ldr	r3, [r4, #16]
 80048f4:	47d0      	blx	sl
 80048f6:	3001      	adds	r0, #1
 80048f8:	d0ad      	beq.n	8004856 <_printf_i+0x15e>
 80048fa:	6823      	ldr	r3, [r4, #0]
 80048fc:	079b      	lsls	r3, r3, #30
 80048fe:	d413      	bmi.n	8004928 <_printf_i+0x230>
 8004900:	68e0      	ldr	r0, [r4, #12]
 8004902:	9b03      	ldr	r3, [sp, #12]
 8004904:	4298      	cmp	r0, r3
 8004906:	bfb8      	it	lt
 8004908:	4618      	movlt	r0, r3
 800490a:	e7a6      	b.n	800485a <_printf_i+0x162>
 800490c:	2301      	movs	r3, #1
 800490e:	4632      	mov	r2, r6
 8004910:	4649      	mov	r1, r9
 8004912:	4640      	mov	r0, r8
 8004914:	47d0      	blx	sl
 8004916:	3001      	adds	r0, #1
 8004918:	d09d      	beq.n	8004856 <_printf_i+0x15e>
 800491a:	3501      	adds	r5, #1
 800491c:	68e3      	ldr	r3, [r4, #12]
 800491e:	9903      	ldr	r1, [sp, #12]
 8004920:	1a5b      	subs	r3, r3, r1
 8004922:	42ab      	cmp	r3, r5
 8004924:	dcf2      	bgt.n	800490c <_printf_i+0x214>
 8004926:	e7eb      	b.n	8004900 <_printf_i+0x208>
 8004928:	2500      	movs	r5, #0
 800492a:	f104 0619 	add.w	r6, r4, #25
 800492e:	e7f5      	b.n	800491c <_printf_i+0x224>
 8004930:	080087c4 	.word	0x080087c4
 8004934:	080087d5 	.word	0x080087d5

08004938 <_scanf_float>:
 8004938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493c:	b087      	sub	sp, #28
 800493e:	9303      	str	r3, [sp, #12]
 8004940:	688b      	ldr	r3, [r1, #8]
 8004942:	4617      	mov	r7, r2
 8004944:	1e5a      	subs	r2, r3, #1
 8004946:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800494a:	bf82      	ittt	hi
 800494c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004950:	eb03 0b05 	addhi.w	fp, r3, r5
 8004954:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004958:	460a      	mov	r2, r1
 800495a:	f04f 0500 	mov.w	r5, #0
 800495e:	bf88      	it	hi
 8004960:	608b      	strhi	r3, [r1, #8]
 8004962:	680b      	ldr	r3, [r1, #0]
 8004964:	4680      	mov	r8, r0
 8004966:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800496a:	f842 3b1c 	str.w	r3, [r2], #28
 800496e:	460c      	mov	r4, r1
 8004970:	bf98      	it	ls
 8004972:	f04f 0b00 	movls.w	fp, #0
 8004976:	4616      	mov	r6, r2
 8004978:	46aa      	mov	sl, r5
 800497a:	46a9      	mov	r9, r5
 800497c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004980:	9201      	str	r2, [sp, #4]
 8004982:	9502      	str	r5, [sp, #8]
 8004984:	68a2      	ldr	r2, [r4, #8]
 8004986:	b152      	cbz	r2, 800499e <_scanf_float+0x66>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	2b4e      	cmp	r3, #78	@ 0x4e
 800498e:	d865      	bhi.n	8004a5c <_scanf_float+0x124>
 8004990:	2b40      	cmp	r3, #64	@ 0x40
 8004992:	d83d      	bhi.n	8004a10 <_scanf_float+0xd8>
 8004994:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004998:	b2c8      	uxtb	r0, r1
 800499a:	280e      	cmp	r0, #14
 800499c:	d93b      	bls.n	8004a16 <_scanf_float+0xde>
 800499e:	f1b9 0f00 	cmp.w	r9, #0
 80049a2:	d003      	beq.n	80049ac <_scanf_float+0x74>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049aa:	6023      	str	r3, [r4, #0]
 80049ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049b0:	f1ba 0f01 	cmp.w	sl, #1
 80049b4:	f200 8118 	bhi.w	8004be8 <_scanf_float+0x2b0>
 80049b8:	9b01      	ldr	r3, [sp, #4]
 80049ba:	429e      	cmp	r6, r3
 80049bc:	f200 8109 	bhi.w	8004bd2 <_scanf_float+0x29a>
 80049c0:	2001      	movs	r0, #1
 80049c2:	b007      	add	sp, #28
 80049c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80049cc:	2a0d      	cmp	r2, #13
 80049ce:	d8e6      	bhi.n	800499e <_scanf_float+0x66>
 80049d0:	a101      	add	r1, pc, #4	@ (adr r1, 80049d8 <_scanf_float+0xa0>)
 80049d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	08004b1f 	.word	0x08004b1f
 80049dc:	0800499f 	.word	0x0800499f
 80049e0:	0800499f 	.word	0x0800499f
 80049e4:	0800499f 	.word	0x0800499f
 80049e8:	08004b7f 	.word	0x08004b7f
 80049ec:	08004b57 	.word	0x08004b57
 80049f0:	0800499f 	.word	0x0800499f
 80049f4:	0800499f 	.word	0x0800499f
 80049f8:	08004b2d 	.word	0x08004b2d
 80049fc:	0800499f 	.word	0x0800499f
 8004a00:	0800499f 	.word	0x0800499f
 8004a04:	0800499f 	.word	0x0800499f
 8004a08:	0800499f 	.word	0x0800499f
 8004a0c:	08004ae5 	.word	0x08004ae5
 8004a10:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004a14:	e7da      	b.n	80049cc <_scanf_float+0x94>
 8004a16:	290e      	cmp	r1, #14
 8004a18:	d8c1      	bhi.n	800499e <_scanf_float+0x66>
 8004a1a:	a001      	add	r0, pc, #4	@ (adr r0, 8004a20 <_scanf_float+0xe8>)
 8004a1c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004a20:	08004ad5 	.word	0x08004ad5
 8004a24:	0800499f 	.word	0x0800499f
 8004a28:	08004ad5 	.word	0x08004ad5
 8004a2c:	08004b6b 	.word	0x08004b6b
 8004a30:	0800499f 	.word	0x0800499f
 8004a34:	08004a7d 	.word	0x08004a7d
 8004a38:	08004abb 	.word	0x08004abb
 8004a3c:	08004abb 	.word	0x08004abb
 8004a40:	08004abb 	.word	0x08004abb
 8004a44:	08004abb 	.word	0x08004abb
 8004a48:	08004abb 	.word	0x08004abb
 8004a4c:	08004abb 	.word	0x08004abb
 8004a50:	08004abb 	.word	0x08004abb
 8004a54:	08004abb 	.word	0x08004abb
 8004a58:	08004abb 	.word	0x08004abb
 8004a5c:	2b6e      	cmp	r3, #110	@ 0x6e
 8004a5e:	d809      	bhi.n	8004a74 <_scanf_float+0x13c>
 8004a60:	2b60      	cmp	r3, #96	@ 0x60
 8004a62:	d8b1      	bhi.n	80049c8 <_scanf_float+0x90>
 8004a64:	2b54      	cmp	r3, #84	@ 0x54
 8004a66:	d07b      	beq.n	8004b60 <_scanf_float+0x228>
 8004a68:	2b59      	cmp	r3, #89	@ 0x59
 8004a6a:	d198      	bne.n	800499e <_scanf_float+0x66>
 8004a6c:	2d07      	cmp	r5, #7
 8004a6e:	d196      	bne.n	800499e <_scanf_float+0x66>
 8004a70:	2508      	movs	r5, #8
 8004a72:	e02c      	b.n	8004ace <_scanf_float+0x196>
 8004a74:	2b74      	cmp	r3, #116	@ 0x74
 8004a76:	d073      	beq.n	8004b60 <_scanf_float+0x228>
 8004a78:	2b79      	cmp	r3, #121	@ 0x79
 8004a7a:	e7f6      	b.n	8004a6a <_scanf_float+0x132>
 8004a7c:	6821      	ldr	r1, [r4, #0]
 8004a7e:	05c8      	lsls	r0, r1, #23
 8004a80:	d51b      	bpl.n	8004aba <_scanf_float+0x182>
 8004a82:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004a86:	6021      	str	r1, [r4, #0]
 8004a88:	f109 0901 	add.w	r9, r9, #1
 8004a8c:	f1bb 0f00 	cmp.w	fp, #0
 8004a90:	d003      	beq.n	8004a9a <_scanf_float+0x162>
 8004a92:	3201      	adds	r2, #1
 8004a94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a98:	60a2      	str	r2, [r4, #8]
 8004a9a:	68a3      	ldr	r3, [r4, #8]
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	60a3      	str	r3, [r4, #8]
 8004aa0:	6923      	ldr	r3, [r4, #16]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	6123      	str	r3, [r4, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	607b      	str	r3, [r7, #4]
 8004aae:	f340 8087 	ble.w	8004bc0 <_scanf_float+0x288>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	e764      	b.n	8004984 <_scanf_float+0x4c>
 8004aba:	eb1a 0105 	adds.w	r1, sl, r5
 8004abe:	f47f af6e 	bne.w	800499e <_scanf_float+0x66>
 8004ac2:	460d      	mov	r5, r1
 8004ac4:	468a      	mov	sl, r1
 8004ac6:	6822      	ldr	r2, [r4, #0]
 8004ac8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004acc:	6022      	str	r2, [r4, #0]
 8004ace:	f806 3b01 	strb.w	r3, [r6], #1
 8004ad2:	e7e2      	b.n	8004a9a <_scanf_float+0x162>
 8004ad4:	6822      	ldr	r2, [r4, #0]
 8004ad6:	0610      	lsls	r0, r2, #24
 8004ad8:	f57f af61 	bpl.w	800499e <_scanf_float+0x66>
 8004adc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ae0:	6022      	str	r2, [r4, #0]
 8004ae2:	e7f4      	b.n	8004ace <_scanf_float+0x196>
 8004ae4:	f1ba 0f00 	cmp.w	sl, #0
 8004ae8:	d10e      	bne.n	8004b08 <_scanf_float+0x1d0>
 8004aea:	f1b9 0f00 	cmp.w	r9, #0
 8004aee:	d10e      	bne.n	8004b0e <_scanf_float+0x1d6>
 8004af0:	6822      	ldr	r2, [r4, #0]
 8004af2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004af6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004afa:	d108      	bne.n	8004b0e <_scanf_float+0x1d6>
 8004afc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b00:	f04f 0a01 	mov.w	sl, #1
 8004b04:	6022      	str	r2, [r4, #0]
 8004b06:	e7e2      	b.n	8004ace <_scanf_float+0x196>
 8004b08:	f1ba 0f02 	cmp.w	sl, #2
 8004b0c:	d055      	beq.n	8004bba <_scanf_float+0x282>
 8004b0e:	2d01      	cmp	r5, #1
 8004b10:	d002      	beq.n	8004b18 <_scanf_float+0x1e0>
 8004b12:	2d04      	cmp	r5, #4
 8004b14:	f47f af43 	bne.w	800499e <_scanf_float+0x66>
 8004b18:	3501      	adds	r5, #1
 8004b1a:	b2ed      	uxtb	r5, r5
 8004b1c:	e7d7      	b.n	8004ace <_scanf_float+0x196>
 8004b1e:	f1ba 0f01 	cmp.w	sl, #1
 8004b22:	f47f af3c 	bne.w	800499e <_scanf_float+0x66>
 8004b26:	f04f 0a02 	mov.w	sl, #2
 8004b2a:	e7d0      	b.n	8004ace <_scanf_float+0x196>
 8004b2c:	b97d      	cbnz	r5, 8004b4e <_scanf_float+0x216>
 8004b2e:	f1b9 0f00 	cmp.w	r9, #0
 8004b32:	f47f af37 	bne.w	80049a4 <_scanf_float+0x6c>
 8004b36:	6822      	ldr	r2, [r4, #0]
 8004b38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b40:	f040 8103 	bne.w	8004d4a <_scanf_float+0x412>
 8004b44:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b48:	2501      	movs	r5, #1
 8004b4a:	6022      	str	r2, [r4, #0]
 8004b4c:	e7bf      	b.n	8004ace <_scanf_float+0x196>
 8004b4e:	2d03      	cmp	r5, #3
 8004b50:	d0e2      	beq.n	8004b18 <_scanf_float+0x1e0>
 8004b52:	2d05      	cmp	r5, #5
 8004b54:	e7de      	b.n	8004b14 <_scanf_float+0x1dc>
 8004b56:	2d02      	cmp	r5, #2
 8004b58:	f47f af21 	bne.w	800499e <_scanf_float+0x66>
 8004b5c:	2503      	movs	r5, #3
 8004b5e:	e7b6      	b.n	8004ace <_scanf_float+0x196>
 8004b60:	2d06      	cmp	r5, #6
 8004b62:	f47f af1c 	bne.w	800499e <_scanf_float+0x66>
 8004b66:	2507      	movs	r5, #7
 8004b68:	e7b1      	b.n	8004ace <_scanf_float+0x196>
 8004b6a:	6822      	ldr	r2, [r4, #0]
 8004b6c:	0591      	lsls	r1, r2, #22
 8004b6e:	f57f af16 	bpl.w	800499e <_scanf_float+0x66>
 8004b72:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004b76:	6022      	str	r2, [r4, #0]
 8004b78:	f8cd 9008 	str.w	r9, [sp, #8]
 8004b7c:	e7a7      	b.n	8004ace <_scanf_float+0x196>
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004b84:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004b88:	d006      	beq.n	8004b98 <_scanf_float+0x260>
 8004b8a:	0550      	lsls	r0, r2, #21
 8004b8c:	f57f af07 	bpl.w	800499e <_scanf_float+0x66>
 8004b90:	f1b9 0f00 	cmp.w	r9, #0
 8004b94:	f000 80d9 	beq.w	8004d4a <_scanf_float+0x412>
 8004b98:	0591      	lsls	r1, r2, #22
 8004b9a:	bf58      	it	pl
 8004b9c:	9902      	ldrpl	r1, [sp, #8]
 8004b9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ba2:	bf58      	it	pl
 8004ba4:	eba9 0101 	subpl.w	r1, r9, r1
 8004ba8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004bac:	f04f 0900 	mov.w	r9, #0
 8004bb0:	bf58      	it	pl
 8004bb2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004bb6:	6022      	str	r2, [r4, #0]
 8004bb8:	e789      	b.n	8004ace <_scanf_float+0x196>
 8004bba:	f04f 0a03 	mov.w	sl, #3
 8004bbe:	e786      	b.n	8004ace <_scanf_float+0x196>
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	4640      	mov	r0, r8
 8004bc4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004bc8:	4798      	blx	r3
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	f43f aeda 	beq.w	8004984 <_scanf_float+0x4c>
 8004bd0:	e6e5      	b.n	800499e <_scanf_float+0x66>
 8004bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bd6:	463a      	mov	r2, r7
 8004bd8:	4640      	mov	r0, r8
 8004bda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bde:	4798      	blx	r3
 8004be0:	6923      	ldr	r3, [r4, #16]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	6123      	str	r3, [r4, #16]
 8004be6:	e6e7      	b.n	80049b8 <_scanf_float+0x80>
 8004be8:	1e6b      	subs	r3, r5, #1
 8004bea:	2b06      	cmp	r3, #6
 8004bec:	d824      	bhi.n	8004c38 <_scanf_float+0x300>
 8004bee:	2d02      	cmp	r5, #2
 8004bf0:	d836      	bhi.n	8004c60 <_scanf_float+0x328>
 8004bf2:	9b01      	ldr	r3, [sp, #4]
 8004bf4:	429e      	cmp	r6, r3
 8004bf6:	f67f aee3 	bls.w	80049c0 <_scanf_float+0x88>
 8004bfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bfe:	463a      	mov	r2, r7
 8004c00:	4640      	mov	r0, r8
 8004c02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c06:	4798      	blx	r3
 8004c08:	6923      	ldr	r3, [r4, #16]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	6123      	str	r3, [r4, #16]
 8004c0e:	e7f0      	b.n	8004bf2 <_scanf_float+0x2ba>
 8004c10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c14:	463a      	mov	r2, r7
 8004c16:	4640      	mov	r0, r8
 8004c18:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004c1c:	4798      	blx	r3
 8004c1e:	6923      	ldr	r3, [r4, #16]
 8004c20:	3b01      	subs	r3, #1
 8004c22:	6123      	str	r3, [r4, #16]
 8004c24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c28:	fa5f fa8a 	uxtb.w	sl, sl
 8004c2c:	f1ba 0f02 	cmp.w	sl, #2
 8004c30:	d1ee      	bne.n	8004c10 <_scanf_float+0x2d8>
 8004c32:	3d03      	subs	r5, #3
 8004c34:	b2ed      	uxtb	r5, r5
 8004c36:	1b76      	subs	r6, r6, r5
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	05da      	lsls	r2, r3, #23
 8004c3c:	d530      	bpl.n	8004ca0 <_scanf_float+0x368>
 8004c3e:	055b      	lsls	r3, r3, #21
 8004c40:	d511      	bpl.n	8004c66 <_scanf_float+0x32e>
 8004c42:	9b01      	ldr	r3, [sp, #4]
 8004c44:	429e      	cmp	r6, r3
 8004c46:	f67f aebb 	bls.w	80049c0 <_scanf_float+0x88>
 8004c4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c4e:	463a      	mov	r2, r7
 8004c50:	4640      	mov	r0, r8
 8004c52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c56:	4798      	blx	r3
 8004c58:	6923      	ldr	r3, [r4, #16]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	6123      	str	r3, [r4, #16]
 8004c5e:	e7f0      	b.n	8004c42 <_scanf_float+0x30a>
 8004c60:	46aa      	mov	sl, r5
 8004c62:	46b3      	mov	fp, r6
 8004c64:	e7de      	b.n	8004c24 <_scanf_float+0x2ec>
 8004c66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004c6a:	6923      	ldr	r3, [r4, #16]
 8004c6c:	2965      	cmp	r1, #101	@ 0x65
 8004c6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c72:	f106 35ff 	add.w	r5, r6, #4294967295
 8004c76:	6123      	str	r3, [r4, #16]
 8004c78:	d00c      	beq.n	8004c94 <_scanf_float+0x35c>
 8004c7a:	2945      	cmp	r1, #69	@ 0x45
 8004c7c:	d00a      	beq.n	8004c94 <_scanf_float+0x35c>
 8004c7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c82:	463a      	mov	r2, r7
 8004c84:	4640      	mov	r0, r8
 8004c86:	4798      	blx	r3
 8004c88:	6923      	ldr	r3, [r4, #16]
 8004c8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	1eb5      	subs	r5, r6, #2
 8004c92:	6123      	str	r3, [r4, #16]
 8004c94:	463a      	mov	r2, r7
 8004c96:	4640      	mov	r0, r8
 8004c98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c9c:	4798      	blx	r3
 8004c9e:	462e      	mov	r6, r5
 8004ca0:	6822      	ldr	r2, [r4, #0]
 8004ca2:	f012 0210 	ands.w	r2, r2, #16
 8004ca6:	d001      	beq.n	8004cac <_scanf_float+0x374>
 8004ca8:	2000      	movs	r0, #0
 8004caa:	e68a      	b.n	80049c2 <_scanf_float+0x8a>
 8004cac:	7032      	strb	r2, [r6, #0]
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb8:	d11c      	bne.n	8004cf4 <_scanf_float+0x3bc>
 8004cba:	9b02      	ldr	r3, [sp, #8]
 8004cbc:	454b      	cmp	r3, r9
 8004cbe:	eba3 0209 	sub.w	r2, r3, r9
 8004cc2:	d123      	bne.n	8004d0c <_scanf_float+0x3d4>
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	4640      	mov	r0, r8
 8004cc8:	9901      	ldr	r1, [sp, #4]
 8004cca:	f002 fbed 	bl	80074a8 <_strtod_r>
 8004cce:	9b03      	ldr	r3, [sp, #12]
 8004cd0:	6825      	ldr	r5, [r4, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f015 0f02 	tst.w	r5, #2
 8004cd8:	4606      	mov	r6, r0
 8004cda:	460f      	mov	r7, r1
 8004cdc:	f103 0204 	add.w	r2, r3, #4
 8004ce0:	d01f      	beq.n	8004d22 <_scanf_float+0x3ea>
 8004ce2:	9903      	ldr	r1, [sp, #12]
 8004ce4:	600a      	str	r2, [r1, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	e9c3 6700 	strd	r6, r7, [r3]
 8004cec:	68e3      	ldr	r3, [r4, #12]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	60e3      	str	r3, [r4, #12]
 8004cf2:	e7d9      	b.n	8004ca8 <_scanf_float+0x370>
 8004cf4:	9b04      	ldr	r3, [sp, #16]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0e4      	beq.n	8004cc4 <_scanf_float+0x38c>
 8004cfa:	9905      	ldr	r1, [sp, #20]
 8004cfc:	230a      	movs	r3, #10
 8004cfe:	4640      	mov	r0, r8
 8004d00:	3101      	adds	r1, #1
 8004d02:	f002 fc51 	bl	80075a8 <_strtol_r>
 8004d06:	9b04      	ldr	r3, [sp, #16]
 8004d08:	9e05      	ldr	r6, [sp, #20]
 8004d0a:	1ac2      	subs	r2, r0, r3
 8004d0c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004d10:	429e      	cmp	r6, r3
 8004d12:	bf28      	it	cs
 8004d14:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004d18:	4630      	mov	r0, r6
 8004d1a:	490d      	ldr	r1, [pc, #52]	@ (8004d50 <_scanf_float+0x418>)
 8004d1c:	f000 f8de 	bl	8004edc <siprintf>
 8004d20:	e7d0      	b.n	8004cc4 <_scanf_float+0x38c>
 8004d22:	076d      	lsls	r5, r5, #29
 8004d24:	d4dd      	bmi.n	8004ce2 <_scanf_float+0x3aa>
 8004d26:	9d03      	ldr	r5, [sp, #12]
 8004d28:	602a      	str	r2, [r5, #0]
 8004d2a:	681d      	ldr	r5, [r3, #0]
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	f7fb fe6c 	bl	8000a0c <__aeabi_dcmpun>
 8004d34:	b120      	cbz	r0, 8004d40 <_scanf_float+0x408>
 8004d36:	4807      	ldr	r0, [pc, #28]	@ (8004d54 <_scanf_float+0x41c>)
 8004d38:	f000 f9c2 	bl	80050c0 <nanf>
 8004d3c:	6028      	str	r0, [r5, #0]
 8004d3e:	e7d5      	b.n	8004cec <_scanf_float+0x3b4>
 8004d40:	4630      	mov	r0, r6
 8004d42:	4639      	mov	r1, r7
 8004d44:	f7fb fec0 	bl	8000ac8 <__aeabi_d2f>
 8004d48:	e7f8      	b.n	8004d3c <_scanf_float+0x404>
 8004d4a:	f04f 0900 	mov.w	r9, #0
 8004d4e:	e62d      	b.n	80049ac <_scanf_float+0x74>
 8004d50:	080087e6 	.word	0x080087e6
 8004d54:	08008b7d 	.word	0x08008b7d

08004d58 <std>:
 8004d58:	2300      	movs	r3, #0
 8004d5a:	b510      	push	{r4, lr}
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d66:	6083      	str	r3, [r0, #8]
 8004d68:	8181      	strh	r1, [r0, #12]
 8004d6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d6c:	81c2      	strh	r2, [r0, #14]
 8004d6e:	6183      	str	r3, [r0, #24]
 8004d70:	4619      	mov	r1, r3
 8004d72:	2208      	movs	r2, #8
 8004d74:	305c      	adds	r0, #92	@ 0x5c
 8004d76:	f000 f914 	bl	8004fa2 <memset>
 8004d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004db0 <std+0x58>)
 8004d7c:	6224      	str	r4, [r4, #32]
 8004d7e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d80:	4b0c      	ldr	r3, [pc, #48]	@ (8004db4 <std+0x5c>)
 8004d82:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d84:	4b0c      	ldr	r3, [pc, #48]	@ (8004db8 <std+0x60>)
 8004d86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d88:	4b0c      	ldr	r3, [pc, #48]	@ (8004dbc <std+0x64>)
 8004d8a:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc0 <std+0x68>)
 8004d8e:	429c      	cmp	r4, r3
 8004d90:	d006      	beq.n	8004da0 <std+0x48>
 8004d92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d96:	4294      	cmp	r4, r2
 8004d98:	d002      	beq.n	8004da0 <std+0x48>
 8004d9a:	33d0      	adds	r3, #208	@ 0xd0
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	d105      	bne.n	8004dac <std+0x54>
 8004da0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004da8:	f000 b978 	b.w	800509c <__retarget_lock_init_recursive>
 8004dac:	bd10      	pop	{r4, pc}
 8004dae:	bf00      	nop
 8004db0:	08004f1d 	.word	0x08004f1d
 8004db4:	08004f3f 	.word	0x08004f3f
 8004db8:	08004f77 	.word	0x08004f77
 8004dbc:	08004f9b 	.word	0x08004f9b
 8004dc0:	200002e0 	.word	0x200002e0

08004dc4 <stdio_exit_handler>:
 8004dc4:	4a02      	ldr	r2, [pc, #8]	@ (8004dd0 <stdio_exit_handler+0xc>)
 8004dc6:	4903      	ldr	r1, [pc, #12]	@ (8004dd4 <stdio_exit_handler+0x10>)
 8004dc8:	4803      	ldr	r0, [pc, #12]	@ (8004dd8 <stdio_exit_handler+0x14>)
 8004dca:	f000 b869 	b.w	8004ea0 <_fwalk_sglue>
 8004dce:	bf00      	nop
 8004dd0:	20000010 	.word	0x20000010
 8004dd4:	0800795d 	.word	0x0800795d
 8004dd8:	20000020 	.word	0x20000020

08004ddc <cleanup_stdio>:
 8004ddc:	6841      	ldr	r1, [r0, #4]
 8004dde:	4b0c      	ldr	r3, [pc, #48]	@ (8004e10 <cleanup_stdio+0x34>)
 8004de0:	b510      	push	{r4, lr}
 8004de2:	4299      	cmp	r1, r3
 8004de4:	4604      	mov	r4, r0
 8004de6:	d001      	beq.n	8004dec <cleanup_stdio+0x10>
 8004de8:	f002 fdb8 	bl	800795c <_fflush_r>
 8004dec:	68a1      	ldr	r1, [r4, #8]
 8004dee:	4b09      	ldr	r3, [pc, #36]	@ (8004e14 <cleanup_stdio+0x38>)
 8004df0:	4299      	cmp	r1, r3
 8004df2:	d002      	beq.n	8004dfa <cleanup_stdio+0x1e>
 8004df4:	4620      	mov	r0, r4
 8004df6:	f002 fdb1 	bl	800795c <_fflush_r>
 8004dfa:	68e1      	ldr	r1, [r4, #12]
 8004dfc:	4b06      	ldr	r3, [pc, #24]	@ (8004e18 <cleanup_stdio+0x3c>)
 8004dfe:	4299      	cmp	r1, r3
 8004e00:	d004      	beq.n	8004e0c <cleanup_stdio+0x30>
 8004e02:	4620      	mov	r0, r4
 8004e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e08:	f002 bda8 	b.w	800795c <_fflush_r>
 8004e0c:	bd10      	pop	{r4, pc}
 8004e0e:	bf00      	nop
 8004e10:	200002e0 	.word	0x200002e0
 8004e14:	20000348 	.word	0x20000348
 8004e18:	200003b0 	.word	0x200003b0

08004e1c <global_stdio_init.part.0>:
 8004e1c:	b510      	push	{r4, lr}
 8004e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e4c <global_stdio_init.part.0+0x30>)
 8004e20:	4c0b      	ldr	r4, [pc, #44]	@ (8004e50 <global_stdio_init.part.0+0x34>)
 8004e22:	4a0c      	ldr	r2, [pc, #48]	@ (8004e54 <global_stdio_init.part.0+0x38>)
 8004e24:	4620      	mov	r0, r4
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	2104      	movs	r1, #4
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f7ff ff94 	bl	8004d58 <std>
 8004e30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e34:	2201      	movs	r2, #1
 8004e36:	2109      	movs	r1, #9
 8004e38:	f7ff ff8e 	bl	8004d58 <std>
 8004e3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e40:	2202      	movs	r2, #2
 8004e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e46:	2112      	movs	r1, #18
 8004e48:	f7ff bf86 	b.w	8004d58 <std>
 8004e4c:	20000418 	.word	0x20000418
 8004e50:	200002e0 	.word	0x200002e0
 8004e54:	08004dc5 	.word	0x08004dc5

08004e58 <__sfp_lock_acquire>:
 8004e58:	4801      	ldr	r0, [pc, #4]	@ (8004e60 <__sfp_lock_acquire+0x8>)
 8004e5a:	f000 b920 	b.w	800509e <__retarget_lock_acquire_recursive>
 8004e5e:	bf00      	nop
 8004e60:	20000421 	.word	0x20000421

08004e64 <__sfp_lock_release>:
 8004e64:	4801      	ldr	r0, [pc, #4]	@ (8004e6c <__sfp_lock_release+0x8>)
 8004e66:	f000 b91b 	b.w	80050a0 <__retarget_lock_release_recursive>
 8004e6a:	bf00      	nop
 8004e6c:	20000421 	.word	0x20000421

08004e70 <__sinit>:
 8004e70:	b510      	push	{r4, lr}
 8004e72:	4604      	mov	r4, r0
 8004e74:	f7ff fff0 	bl	8004e58 <__sfp_lock_acquire>
 8004e78:	6a23      	ldr	r3, [r4, #32]
 8004e7a:	b11b      	cbz	r3, 8004e84 <__sinit+0x14>
 8004e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e80:	f7ff bff0 	b.w	8004e64 <__sfp_lock_release>
 8004e84:	4b04      	ldr	r3, [pc, #16]	@ (8004e98 <__sinit+0x28>)
 8004e86:	6223      	str	r3, [r4, #32]
 8004e88:	4b04      	ldr	r3, [pc, #16]	@ (8004e9c <__sinit+0x2c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1f5      	bne.n	8004e7c <__sinit+0xc>
 8004e90:	f7ff ffc4 	bl	8004e1c <global_stdio_init.part.0>
 8004e94:	e7f2      	b.n	8004e7c <__sinit+0xc>
 8004e96:	bf00      	nop
 8004e98:	08004ddd 	.word	0x08004ddd
 8004e9c:	20000418 	.word	0x20000418

08004ea0 <_fwalk_sglue>:
 8004ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	4688      	mov	r8, r1
 8004ea8:	4614      	mov	r4, r2
 8004eaa:	2600      	movs	r6, #0
 8004eac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004eb0:	f1b9 0901 	subs.w	r9, r9, #1
 8004eb4:	d505      	bpl.n	8004ec2 <_fwalk_sglue+0x22>
 8004eb6:	6824      	ldr	r4, [r4, #0]
 8004eb8:	2c00      	cmp	r4, #0
 8004eba:	d1f7      	bne.n	8004eac <_fwalk_sglue+0xc>
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ec2:	89ab      	ldrh	r3, [r5, #12]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d907      	bls.n	8004ed8 <_fwalk_sglue+0x38>
 8004ec8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	d003      	beq.n	8004ed8 <_fwalk_sglue+0x38>
 8004ed0:	4629      	mov	r1, r5
 8004ed2:	4638      	mov	r0, r7
 8004ed4:	47c0      	blx	r8
 8004ed6:	4306      	orrs	r6, r0
 8004ed8:	3568      	adds	r5, #104	@ 0x68
 8004eda:	e7e9      	b.n	8004eb0 <_fwalk_sglue+0x10>

08004edc <siprintf>:
 8004edc:	b40e      	push	{r1, r2, r3}
 8004ede:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ee2:	b500      	push	{lr}
 8004ee4:	b09c      	sub	sp, #112	@ 0x70
 8004ee6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004ee8:	9002      	str	r0, [sp, #8]
 8004eea:	9006      	str	r0, [sp, #24]
 8004eec:	9107      	str	r1, [sp, #28]
 8004eee:	9104      	str	r1, [sp, #16]
 8004ef0:	4808      	ldr	r0, [pc, #32]	@ (8004f14 <siprintf+0x38>)
 8004ef2:	4909      	ldr	r1, [pc, #36]	@ (8004f18 <siprintf+0x3c>)
 8004ef4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ef8:	9105      	str	r1, [sp, #20]
 8004efa:	6800      	ldr	r0, [r0, #0]
 8004efc:	a902      	add	r1, sp, #8
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	f002 fbb0 	bl	8007664 <_svfiprintf_r>
 8004f04:	2200      	movs	r2, #0
 8004f06:	9b02      	ldr	r3, [sp, #8]
 8004f08:	701a      	strb	r2, [r3, #0]
 8004f0a:	b01c      	add	sp, #112	@ 0x70
 8004f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f10:	b003      	add	sp, #12
 8004f12:	4770      	bx	lr
 8004f14:	2000001c 	.word	0x2000001c
 8004f18:	ffff0208 	.word	0xffff0208

08004f1c <__sread>:
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	460c      	mov	r4, r1
 8004f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f24:	f000 f86c 	bl	8005000 <_read_r>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	bfab      	itete	ge
 8004f2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8004f30:	181b      	addge	r3, r3, r0
 8004f32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f36:	bfac      	ite	ge
 8004f38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f3a:	81a3      	strhlt	r3, [r4, #12]
 8004f3c:	bd10      	pop	{r4, pc}

08004f3e <__swrite>:
 8004f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f42:	461f      	mov	r7, r3
 8004f44:	898b      	ldrh	r3, [r1, #12]
 8004f46:	4605      	mov	r5, r0
 8004f48:	05db      	lsls	r3, r3, #23
 8004f4a:	460c      	mov	r4, r1
 8004f4c:	4616      	mov	r6, r2
 8004f4e:	d505      	bpl.n	8004f5c <__swrite+0x1e>
 8004f50:	2302      	movs	r3, #2
 8004f52:	2200      	movs	r2, #0
 8004f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f58:	f000 f840 	bl	8004fdc <_lseek_r>
 8004f5c:	89a3      	ldrh	r3, [r4, #12]
 8004f5e:	4632      	mov	r2, r6
 8004f60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f64:	81a3      	strh	r3, [r4, #12]
 8004f66:	4628      	mov	r0, r5
 8004f68:	463b      	mov	r3, r7
 8004f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f72:	f000 b857 	b.w	8005024 <_write_r>

08004f76 <__sseek>:
 8004f76:	b510      	push	{r4, lr}
 8004f78:	460c      	mov	r4, r1
 8004f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f7e:	f000 f82d 	bl	8004fdc <_lseek_r>
 8004f82:	1c43      	adds	r3, r0, #1
 8004f84:	89a3      	ldrh	r3, [r4, #12]
 8004f86:	bf15      	itete	ne
 8004f88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f92:	81a3      	strheq	r3, [r4, #12]
 8004f94:	bf18      	it	ne
 8004f96:	81a3      	strhne	r3, [r4, #12]
 8004f98:	bd10      	pop	{r4, pc}

08004f9a <__sclose>:
 8004f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f9e:	f000 b80d 	b.w	8004fbc <_close_r>

08004fa2 <memset>:
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	4402      	add	r2, r0
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d100      	bne.n	8004fac <memset+0xa>
 8004faa:	4770      	bx	lr
 8004fac:	f803 1b01 	strb.w	r1, [r3], #1
 8004fb0:	e7f9      	b.n	8004fa6 <memset+0x4>
	...

08004fb4 <_localeconv_r>:
 8004fb4:	4800      	ldr	r0, [pc, #0]	@ (8004fb8 <_localeconv_r+0x4>)
 8004fb6:	4770      	bx	lr
 8004fb8:	2000015c 	.word	0x2000015c

08004fbc <_close_r>:
 8004fbc:	b538      	push	{r3, r4, r5, lr}
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	4d05      	ldr	r5, [pc, #20]	@ (8004fd8 <_close_r+0x1c>)
 8004fc2:	4604      	mov	r4, r0
 8004fc4:	4608      	mov	r0, r1
 8004fc6:	602b      	str	r3, [r5, #0]
 8004fc8:	f7fc fdab 	bl	8001b22 <_close>
 8004fcc:	1c43      	adds	r3, r0, #1
 8004fce:	d102      	bne.n	8004fd6 <_close_r+0x1a>
 8004fd0:	682b      	ldr	r3, [r5, #0]
 8004fd2:	b103      	cbz	r3, 8004fd6 <_close_r+0x1a>
 8004fd4:	6023      	str	r3, [r4, #0]
 8004fd6:	bd38      	pop	{r3, r4, r5, pc}
 8004fd8:	2000041c 	.word	0x2000041c

08004fdc <_lseek_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	4604      	mov	r4, r0
 8004fe0:	4608      	mov	r0, r1
 8004fe2:	4611      	mov	r1, r2
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	4d05      	ldr	r5, [pc, #20]	@ (8004ffc <_lseek_r+0x20>)
 8004fe8:	602a      	str	r2, [r5, #0]
 8004fea:	461a      	mov	r2, r3
 8004fec:	f7fc fdbd 	bl	8001b6a <_lseek>
 8004ff0:	1c43      	adds	r3, r0, #1
 8004ff2:	d102      	bne.n	8004ffa <_lseek_r+0x1e>
 8004ff4:	682b      	ldr	r3, [r5, #0]
 8004ff6:	b103      	cbz	r3, 8004ffa <_lseek_r+0x1e>
 8004ff8:	6023      	str	r3, [r4, #0]
 8004ffa:	bd38      	pop	{r3, r4, r5, pc}
 8004ffc:	2000041c 	.word	0x2000041c

08005000 <_read_r>:
 8005000:	b538      	push	{r3, r4, r5, lr}
 8005002:	4604      	mov	r4, r0
 8005004:	4608      	mov	r0, r1
 8005006:	4611      	mov	r1, r2
 8005008:	2200      	movs	r2, #0
 800500a:	4d05      	ldr	r5, [pc, #20]	@ (8005020 <_read_r+0x20>)
 800500c:	602a      	str	r2, [r5, #0]
 800500e:	461a      	mov	r2, r3
 8005010:	f7fc fd4e 	bl	8001ab0 <_read>
 8005014:	1c43      	adds	r3, r0, #1
 8005016:	d102      	bne.n	800501e <_read_r+0x1e>
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	b103      	cbz	r3, 800501e <_read_r+0x1e>
 800501c:	6023      	str	r3, [r4, #0]
 800501e:	bd38      	pop	{r3, r4, r5, pc}
 8005020:	2000041c 	.word	0x2000041c

08005024 <_write_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	4604      	mov	r4, r0
 8005028:	4608      	mov	r0, r1
 800502a:	4611      	mov	r1, r2
 800502c:	2200      	movs	r2, #0
 800502e:	4d05      	ldr	r5, [pc, #20]	@ (8005044 <_write_r+0x20>)
 8005030:	602a      	str	r2, [r5, #0]
 8005032:	461a      	mov	r2, r3
 8005034:	f7fc fd59 	bl	8001aea <_write>
 8005038:	1c43      	adds	r3, r0, #1
 800503a:	d102      	bne.n	8005042 <_write_r+0x1e>
 800503c:	682b      	ldr	r3, [r5, #0]
 800503e:	b103      	cbz	r3, 8005042 <_write_r+0x1e>
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	bd38      	pop	{r3, r4, r5, pc}
 8005044:	2000041c 	.word	0x2000041c

08005048 <__errno>:
 8005048:	4b01      	ldr	r3, [pc, #4]	@ (8005050 <__errno+0x8>)
 800504a:	6818      	ldr	r0, [r3, #0]
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	2000001c 	.word	0x2000001c

08005054 <__libc_init_array>:
 8005054:	b570      	push	{r4, r5, r6, lr}
 8005056:	2600      	movs	r6, #0
 8005058:	4d0c      	ldr	r5, [pc, #48]	@ (800508c <__libc_init_array+0x38>)
 800505a:	4c0d      	ldr	r4, [pc, #52]	@ (8005090 <__libc_init_array+0x3c>)
 800505c:	1b64      	subs	r4, r4, r5
 800505e:	10a4      	asrs	r4, r4, #2
 8005060:	42a6      	cmp	r6, r4
 8005062:	d109      	bne.n	8005078 <__libc_init_array+0x24>
 8005064:	f003 fb66 	bl	8008734 <_init>
 8005068:	2600      	movs	r6, #0
 800506a:	4d0a      	ldr	r5, [pc, #40]	@ (8005094 <__libc_init_array+0x40>)
 800506c:	4c0a      	ldr	r4, [pc, #40]	@ (8005098 <__libc_init_array+0x44>)
 800506e:	1b64      	subs	r4, r4, r5
 8005070:	10a4      	asrs	r4, r4, #2
 8005072:	42a6      	cmp	r6, r4
 8005074:	d105      	bne.n	8005082 <__libc_init_array+0x2e>
 8005076:	bd70      	pop	{r4, r5, r6, pc}
 8005078:	f855 3b04 	ldr.w	r3, [r5], #4
 800507c:	4798      	blx	r3
 800507e:	3601      	adds	r6, #1
 8005080:	e7ee      	b.n	8005060 <__libc_init_array+0xc>
 8005082:	f855 3b04 	ldr.w	r3, [r5], #4
 8005086:	4798      	blx	r3
 8005088:	3601      	adds	r6, #1
 800508a:	e7f2      	b.n	8005072 <__libc_init_array+0x1e>
 800508c:	08008be8 	.word	0x08008be8
 8005090:	08008be8 	.word	0x08008be8
 8005094:	08008be8 	.word	0x08008be8
 8005098:	08008bec 	.word	0x08008bec

0800509c <__retarget_lock_init_recursive>:
 800509c:	4770      	bx	lr

0800509e <__retarget_lock_acquire_recursive>:
 800509e:	4770      	bx	lr

080050a0 <__retarget_lock_release_recursive>:
 80050a0:	4770      	bx	lr

080050a2 <memchr>:
 80050a2:	4603      	mov	r3, r0
 80050a4:	b510      	push	{r4, lr}
 80050a6:	b2c9      	uxtb	r1, r1
 80050a8:	4402      	add	r2, r0
 80050aa:	4293      	cmp	r3, r2
 80050ac:	4618      	mov	r0, r3
 80050ae:	d101      	bne.n	80050b4 <memchr+0x12>
 80050b0:	2000      	movs	r0, #0
 80050b2:	e003      	b.n	80050bc <memchr+0x1a>
 80050b4:	7804      	ldrb	r4, [r0, #0]
 80050b6:	3301      	adds	r3, #1
 80050b8:	428c      	cmp	r4, r1
 80050ba:	d1f6      	bne.n	80050aa <memchr+0x8>
 80050bc:	bd10      	pop	{r4, pc}
	...

080050c0 <nanf>:
 80050c0:	4800      	ldr	r0, [pc, #0]	@ (80050c4 <nanf+0x4>)
 80050c2:	4770      	bx	lr
 80050c4:	7fc00000 	.word	0x7fc00000

080050c8 <quorem>:
 80050c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050cc:	6903      	ldr	r3, [r0, #16]
 80050ce:	690c      	ldr	r4, [r1, #16]
 80050d0:	4607      	mov	r7, r0
 80050d2:	42a3      	cmp	r3, r4
 80050d4:	db7e      	blt.n	80051d4 <quorem+0x10c>
 80050d6:	3c01      	subs	r4, #1
 80050d8:	00a3      	lsls	r3, r4, #2
 80050da:	f100 0514 	add.w	r5, r0, #20
 80050de:	f101 0814 	add.w	r8, r1, #20
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050e8:	9301      	str	r3, [sp, #4]
 80050ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80050ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050f2:	3301      	adds	r3, #1
 80050f4:	429a      	cmp	r2, r3
 80050f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80050fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80050fe:	d32e      	bcc.n	800515e <quorem+0x96>
 8005100:	f04f 0a00 	mov.w	sl, #0
 8005104:	46c4      	mov	ip, r8
 8005106:	46ae      	mov	lr, r5
 8005108:	46d3      	mov	fp, sl
 800510a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800510e:	b298      	uxth	r0, r3
 8005110:	fb06 a000 	mla	r0, r6, r0, sl
 8005114:	0c1b      	lsrs	r3, r3, #16
 8005116:	0c02      	lsrs	r2, r0, #16
 8005118:	fb06 2303 	mla	r3, r6, r3, r2
 800511c:	f8de 2000 	ldr.w	r2, [lr]
 8005120:	b280      	uxth	r0, r0
 8005122:	b292      	uxth	r2, r2
 8005124:	1a12      	subs	r2, r2, r0
 8005126:	445a      	add	r2, fp
 8005128:	f8de 0000 	ldr.w	r0, [lr]
 800512c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005130:	b29b      	uxth	r3, r3
 8005132:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005136:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800513a:	b292      	uxth	r2, r2
 800513c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005140:	45e1      	cmp	r9, ip
 8005142:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005146:	f84e 2b04 	str.w	r2, [lr], #4
 800514a:	d2de      	bcs.n	800510a <quorem+0x42>
 800514c:	9b00      	ldr	r3, [sp, #0]
 800514e:	58eb      	ldr	r3, [r5, r3]
 8005150:	b92b      	cbnz	r3, 800515e <quorem+0x96>
 8005152:	9b01      	ldr	r3, [sp, #4]
 8005154:	3b04      	subs	r3, #4
 8005156:	429d      	cmp	r5, r3
 8005158:	461a      	mov	r2, r3
 800515a:	d32f      	bcc.n	80051bc <quorem+0xf4>
 800515c:	613c      	str	r4, [r7, #16]
 800515e:	4638      	mov	r0, r7
 8005160:	f001 f9c2 	bl	80064e8 <__mcmp>
 8005164:	2800      	cmp	r0, #0
 8005166:	db25      	blt.n	80051b4 <quorem+0xec>
 8005168:	4629      	mov	r1, r5
 800516a:	2000      	movs	r0, #0
 800516c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005170:	f8d1 c000 	ldr.w	ip, [r1]
 8005174:	fa1f fe82 	uxth.w	lr, r2
 8005178:	fa1f f38c 	uxth.w	r3, ip
 800517c:	eba3 030e 	sub.w	r3, r3, lr
 8005180:	4403      	add	r3, r0
 8005182:	0c12      	lsrs	r2, r2, #16
 8005184:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005188:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800518c:	b29b      	uxth	r3, r3
 800518e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005192:	45c1      	cmp	r9, r8
 8005194:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005198:	f841 3b04 	str.w	r3, [r1], #4
 800519c:	d2e6      	bcs.n	800516c <quorem+0xa4>
 800519e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051a6:	b922      	cbnz	r2, 80051b2 <quorem+0xea>
 80051a8:	3b04      	subs	r3, #4
 80051aa:	429d      	cmp	r5, r3
 80051ac:	461a      	mov	r2, r3
 80051ae:	d30b      	bcc.n	80051c8 <quorem+0x100>
 80051b0:	613c      	str	r4, [r7, #16]
 80051b2:	3601      	adds	r6, #1
 80051b4:	4630      	mov	r0, r6
 80051b6:	b003      	add	sp, #12
 80051b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051bc:	6812      	ldr	r2, [r2, #0]
 80051be:	3b04      	subs	r3, #4
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	d1cb      	bne.n	800515c <quorem+0x94>
 80051c4:	3c01      	subs	r4, #1
 80051c6:	e7c6      	b.n	8005156 <quorem+0x8e>
 80051c8:	6812      	ldr	r2, [r2, #0]
 80051ca:	3b04      	subs	r3, #4
 80051cc:	2a00      	cmp	r2, #0
 80051ce:	d1ef      	bne.n	80051b0 <quorem+0xe8>
 80051d0:	3c01      	subs	r4, #1
 80051d2:	e7ea      	b.n	80051aa <quorem+0xe2>
 80051d4:	2000      	movs	r0, #0
 80051d6:	e7ee      	b.n	80051b6 <quorem+0xee>

080051d8 <_dtoa_r>:
 80051d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051dc:	4614      	mov	r4, r2
 80051de:	461d      	mov	r5, r3
 80051e0:	69c7      	ldr	r7, [r0, #28]
 80051e2:	b097      	sub	sp, #92	@ 0x5c
 80051e4:	4683      	mov	fp, r0
 80051e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80051ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80051ec:	b97f      	cbnz	r7, 800520e <_dtoa_r+0x36>
 80051ee:	2010      	movs	r0, #16
 80051f0:	f000 fe02 	bl	8005df8 <malloc>
 80051f4:	4602      	mov	r2, r0
 80051f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80051fa:	b920      	cbnz	r0, 8005206 <_dtoa_r+0x2e>
 80051fc:	21ef      	movs	r1, #239	@ 0xef
 80051fe:	4ba8      	ldr	r3, [pc, #672]	@ (80054a0 <_dtoa_r+0x2c8>)
 8005200:	48a8      	ldr	r0, [pc, #672]	@ (80054a4 <_dtoa_r+0x2cc>)
 8005202:	f002 fc23 	bl	8007a4c <__assert_func>
 8005206:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800520a:	6007      	str	r7, [r0, #0]
 800520c:	60c7      	str	r7, [r0, #12]
 800520e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005212:	6819      	ldr	r1, [r3, #0]
 8005214:	b159      	cbz	r1, 800522e <_dtoa_r+0x56>
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	2301      	movs	r3, #1
 800521a:	4093      	lsls	r3, r2
 800521c:	604a      	str	r2, [r1, #4]
 800521e:	608b      	str	r3, [r1, #8]
 8005220:	4658      	mov	r0, fp
 8005222:	f000 fedf 	bl	8005fe4 <_Bfree>
 8005226:	2200      	movs	r2, #0
 8005228:	f8db 301c 	ldr.w	r3, [fp, #28]
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	1e2b      	subs	r3, r5, #0
 8005230:	bfaf      	iteee	ge
 8005232:	2300      	movge	r3, #0
 8005234:	2201      	movlt	r2, #1
 8005236:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800523a:	9303      	strlt	r3, [sp, #12]
 800523c:	bfa8      	it	ge
 800523e:	6033      	strge	r3, [r6, #0]
 8005240:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005244:	4b98      	ldr	r3, [pc, #608]	@ (80054a8 <_dtoa_r+0x2d0>)
 8005246:	bfb8      	it	lt
 8005248:	6032      	strlt	r2, [r6, #0]
 800524a:	ea33 0308 	bics.w	r3, r3, r8
 800524e:	d112      	bne.n	8005276 <_dtoa_r+0x9e>
 8005250:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005254:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005256:	6013      	str	r3, [r2, #0]
 8005258:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800525c:	4323      	orrs	r3, r4
 800525e:	f000 8550 	beq.w	8005d02 <_dtoa_r+0xb2a>
 8005262:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005264:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80054ac <_dtoa_r+0x2d4>
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 8552 	beq.w	8005d12 <_dtoa_r+0xb3a>
 800526e:	f10a 0303 	add.w	r3, sl, #3
 8005272:	f000 bd4c 	b.w	8005d0e <_dtoa_r+0xb36>
 8005276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800527a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800527e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005282:	2200      	movs	r2, #0
 8005284:	2300      	movs	r3, #0
 8005286:	f7fb fb8f 	bl	80009a8 <__aeabi_dcmpeq>
 800528a:	4607      	mov	r7, r0
 800528c:	b158      	cbz	r0, 80052a6 <_dtoa_r+0xce>
 800528e:	2301      	movs	r3, #1
 8005290:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005296:	b113      	cbz	r3, 800529e <_dtoa_r+0xc6>
 8005298:	4b85      	ldr	r3, [pc, #532]	@ (80054b0 <_dtoa_r+0x2d8>)
 800529a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80054b4 <_dtoa_r+0x2dc>
 80052a2:	f000 bd36 	b.w	8005d12 <_dtoa_r+0xb3a>
 80052a6:	ab14      	add	r3, sp, #80	@ 0x50
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	ab15      	add	r3, sp, #84	@ 0x54
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	4658      	mov	r0, fp
 80052b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80052b4:	f001 fa30 	bl	8006718 <__d2b>
 80052b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80052bc:	4681      	mov	r9, r0
 80052be:	2e00      	cmp	r6, #0
 80052c0:	d077      	beq.n	80053b2 <_dtoa_r+0x1da>
 80052c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80052cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80052d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80052d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80052da:	4619      	mov	r1, r3
 80052dc:	2200      	movs	r2, #0
 80052de:	4b76      	ldr	r3, [pc, #472]	@ (80054b8 <_dtoa_r+0x2e0>)
 80052e0:	f7fa ff42 	bl	8000168 <__aeabi_dsub>
 80052e4:	a368      	add	r3, pc, #416	@ (adr r3, 8005488 <_dtoa_r+0x2b0>)
 80052e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ea:	f7fb f8f5 	bl	80004d8 <__aeabi_dmul>
 80052ee:	a368      	add	r3, pc, #416	@ (adr r3, 8005490 <_dtoa_r+0x2b8>)
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f7fa ff3a 	bl	800016c <__adddf3>
 80052f8:	4604      	mov	r4, r0
 80052fa:	4630      	mov	r0, r6
 80052fc:	460d      	mov	r5, r1
 80052fe:	f7fb f881 	bl	8000404 <__aeabi_i2d>
 8005302:	a365      	add	r3, pc, #404	@ (adr r3, 8005498 <_dtoa_r+0x2c0>)
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f7fb f8e6 	bl	80004d8 <__aeabi_dmul>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4620      	mov	r0, r4
 8005312:	4629      	mov	r1, r5
 8005314:	f7fa ff2a 	bl	800016c <__adddf3>
 8005318:	4604      	mov	r4, r0
 800531a:	460d      	mov	r5, r1
 800531c:	f7fb fb8c 	bl	8000a38 <__aeabi_d2iz>
 8005320:	2200      	movs	r2, #0
 8005322:	4607      	mov	r7, r0
 8005324:	2300      	movs	r3, #0
 8005326:	4620      	mov	r0, r4
 8005328:	4629      	mov	r1, r5
 800532a:	f7fb fb47 	bl	80009bc <__aeabi_dcmplt>
 800532e:	b140      	cbz	r0, 8005342 <_dtoa_r+0x16a>
 8005330:	4638      	mov	r0, r7
 8005332:	f7fb f867 	bl	8000404 <__aeabi_i2d>
 8005336:	4622      	mov	r2, r4
 8005338:	462b      	mov	r3, r5
 800533a:	f7fb fb35 	bl	80009a8 <__aeabi_dcmpeq>
 800533e:	b900      	cbnz	r0, 8005342 <_dtoa_r+0x16a>
 8005340:	3f01      	subs	r7, #1
 8005342:	2f16      	cmp	r7, #22
 8005344:	d853      	bhi.n	80053ee <_dtoa_r+0x216>
 8005346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800534a:	4b5c      	ldr	r3, [pc, #368]	@ (80054bc <_dtoa_r+0x2e4>)
 800534c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005354:	f7fb fb32 	bl	80009bc <__aeabi_dcmplt>
 8005358:	2800      	cmp	r0, #0
 800535a:	d04a      	beq.n	80053f2 <_dtoa_r+0x21a>
 800535c:	2300      	movs	r3, #0
 800535e:	3f01      	subs	r7, #1
 8005360:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005362:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005364:	1b9b      	subs	r3, r3, r6
 8005366:	1e5a      	subs	r2, r3, #1
 8005368:	bf46      	itte	mi
 800536a:	f1c3 0801 	rsbmi	r8, r3, #1
 800536e:	2300      	movmi	r3, #0
 8005370:	f04f 0800 	movpl.w	r8, #0
 8005374:	9209      	str	r2, [sp, #36]	@ 0x24
 8005376:	bf48      	it	mi
 8005378:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800537a:	2f00      	cmp	r7, #0
 800537c:	db3b      	blt.n	80053f6 <_dtoa_r+0x21e>
 800537e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005380:	970e      	str	r7, [sp, #56]	@ 0x38
 8005382:	443b      	add	r3, r7
 8005384:	9309      	str	r3, [sp, #36]	@ 0x24
 8005386:	2300      	movs	r3, #0
 8005388:	930a      	str	r3, [sp, #40]	@ 0x28
 800538a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800538c:	2b09      	cmp	r3, #9
 800538e:	d866      	bhi.n	800545e <_dtoa_r+0x286>
 8005390:	2b05      	cmp	r3, #5
 8005392:	bfc4      	itt	gt
 8005394:	3b04      	subgt	r3, #4
 8005396:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005398:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800539a:	bfc8      	it	gt
 800539c:	2400      	movgt	r4, #0
 800539e:	f1a3 0302 	sub.w	r3, r3, #2
 80053a2:	bfd8      	it	le
 80053a4:	2401      	movle	r4, #1
 80053a6:	2b03      	cmp	r3, #3
 80053a8:	d864      	bhi.n	8005474 <_dtoa_r+0x29c>
 80053aa:	e8df f003 	tbb	[pc, r3]
 80053ae:	382b      	.short	0x382b
 80053b0:	5636      	.short	0x5636
 80053b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80053b6:	441e      	add	r6, r3
 80053b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80053bc:	2b20      	cmp	r3, #32
 80053be:	bfc1      	itttt	gt
 80053c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80053c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80053c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80053cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80053d0:	bfd6      	itet	le
 80053d2:	f1c3 0320 	rsble	r3, r3, #32
 80053d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80053da:	fa04 f003 	lslle.w	r0, r4, r3
 80053de:	f7fb f801 	bl	80003e4 <__aeabi_ui2d>
 80053e2:	2201      	movs	r2, #1
 80053e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80053e8:	3e01      	subs	r6, #1
 80053ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80053ec:	e775      	b.n	80052da <_dtoa_r+0x102>
 80053ee:	2301      	movs	r3, #1
 80053f0:	e7b6      	b.n	8005360 <_dtoa_r+0x188>
 80053f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80053f4:	e7b5      	b.n	8005362 <_dtoa_r+0x18a>
 80053f6:	427b      	negs	r3, r7
 80053f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053fa:	2300      	movs	r3, #0
 80053fc:	eba8 0807 	sub.w	r8, r8, r7
 8005400:	930e      	str	r3, [sp, #56]	@ 0x38
 8005402:	e7c2      	b.n	800538a <_dtoa_r+0x1b2>
 8005404:	2300      	movs	r3, #0
 8005406:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005408:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800540a:	2b00      	cmp	r3, #0
 800540c:	dc35      	bgt.n	800547a <_dtoa_r+0x2a2>
 800540e:	2301      	movs	r3, #1
 8005410:	461a      	mov	r2, r3
 8005412:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005416:	9221      	str	r2, [sp, #132]	@ 0x84
 8005418:	e00b      	b.n	8005432 <_dtoa_r+0x25a>
 800541a:	2301      	movs	r3, #1
 800541c:	e7f3      	b.n	8005406 <_dtoa_r+0x22e>
 800541e:	2300      	movs	r3, #0
 8005420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005422:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005424:	18fb      	adds	r3, r7, r3
 8005426:	9308      	str	r3, [sp, #32]
 8005428:	3301      	adds	r3, #1
 800542a:	2b01      	cmp	r3, #1
 800542c:	9307      	str	r3, [sp, #28]
 800542e:	bfb8      	it	lt
 8005430:	2301      	movlt	r3, #1
 8005432:	2100      	movs	r1, #0
 8005434:	2204      	movs	r2, #4
 8005436:	f8db 001c 	ldr.w	r0, [fp, #28]
 800543a:	f102 0514 	add.w	r5, r2, #20
 800543e:	429d      	cmp	r5, r3
 8005440:	d91f      	bls.n	8005482 <_dtoa_r+0x2aa>
 8005442:	6041      	str	r1, [r0, #4]
 8005444:	4658      	mov	r0, fp
 8005446:	f000 fd8d 	bl	8005f64 <_Balloc>
 800544a:	4682      	mov	sl, r0
 800544c:	2800      	cmp	r0, #0
 800544e:	d139      	bne.n	80054c4 <_dtoa_r+0x2ec>
 8005450:	4602      	mov	r2, r0
 8005452:	f240 11af 	movw	r1, #431	@ 0x1af
 8005456:	4b1a      	ldr	r3, [pc, #104]	@ (80054c0 <_dtoa_r+0x2e8>)
 8005458:	e6d2      	b.n	8005200 <_dtoa_r+0x28>
 800545a:	2301      	movs	r3, #1
 800545c:	e7e0      	b.n	8005420 <_dtoa_r+0x248>
 800545e:	2401      	movs	r4, #1
 8005460:	2300      	movs	r3, #0
 8005462:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005464:	9320      	str	r3, [sp, #128]	@ 0x80
 8005466:	f04f 33ff 	mov.w	r3, #4294967295
 800546a:	2200      	movs	r2, #0
 800546c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005470:	2312      	movs	r3, #18
 8005472:	e7d0      	b.n	8005416 <_dtoa_r+0x23e>
 8005474:	2301      	movs	r3, #1
 8005476:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005478:	e7f5      	b.n	8005466 <_dtoa_r+0x28e>
 800547a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800547c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005480:	e7d7      	b.n	8005432 <_dtoa_r+0x25a>
 8005482:	3101      	adds	r1, #1
 8005484:	0052      	lsls	r2, r2, #1
 8005486:	e7d8      	b.n	800543a <_dtoa_r+0x262>
 8005488:	636f4361 	.word	0x636f4361
 800548c:	3fd287a7 	.word	0x3fd287a7
 8005490:	8b60c8b3 	.word	0x8b60c8b3
 8005494:	3fc68a28 	.word	0x3fc68a28
 8005498:	509f79fb 	.word	0x509f79fb
 800549c:	3fd34413 	.word	0x3fd34413
 80054a0:	080087f8 	.word	0x080087f8
 80054a4:	0800880f 	.word	0x0800880f
 80054a8:	7ff00000 	.word	0x7ff00000
 80054ac:	080087f4 	.word	0x080087f4
 80054b0:	080087c3 	.word	0x080087c3
 80054b4:	080087c2 	.word	0x080087c2
 80054b8:	3ff80000 	.word	0x3ff80000
 80054bc:	08008908 	.word	0x08008908
 80054c0:	08008867 	.word	0x08008867
 80054c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054c8:	6018      	str	r0, [r3, #0]
 80054ca:	9b07      	ldr	r3, [sp, #28]
 80054cc:	2b0e      	cmp	r3, #14
 80054ce:	f200 80a4 	bhi.w	800561a <_dtoa_r+0x442>
 80054d2:	2c00      	cmp	r4, #0
 80054d4:	f000 80a1 	beq.w	800561a <_dtoa_r+0x442>
 80054d8:	2f00      	cmp	r7, #0
 80054da:	dd33      	ble.n	8005544 <_dtoa_r+0x36c>
 80054dc:	4b86      	ldr	r3, [pc, #536]	@ (80056f8 <_dtoa_r+0x520>)
 80054de:	f007 020f 	and.w	r2, r7, #15
 80054e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054e6:	05f8      	lsls	r0, r7, #23
 80054e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80054ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80054f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80054f4:	d516      	bpl.n	8005524 <_dtoa_r+0x34c>
 80054f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054fa:	4b80      	ldr	r3, [pc, #512]	@ (80056fc <_dtoa_r+0x524>)
 80054fc:	2603      	movs	r6, #3
 80054fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005502:	f7fb f913 	bl	800072c <__aeabi_ddiv>
 8005506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800550a:	f004 040f 	and.w	r4, r4, #15
 800550e:	4d7b      	ldr	r5, [pc, #492]	@ (80056fc <_dtoa_r+0x524>)
 8005510:	b954      	cbnz	r4, 8005528 <_dtoa_r+0x350>
 8005512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800551a:	f7fb f907 	bl	800072c <__aeabi_ddiv>
 800551e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005522:	e028      	b.n	8005576 <_dtoa_r+0x39e>
 8005524:	2602      	movs	r6, #2
 8005526:	e7f2      	b.n	800550e <_dtoa_r+0x336>
 8005528:	07e1      	lsls	r1, r4, #31
 800552a:	d508      	bpl.n	800553e <_dtoa_r+0x366>
 800552c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005530:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005534:	f7fa ffd0 	bl	80004d8 <__aeabi_dmul>
 8005538:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800553c:	3601      	adds	r6, #1
 800553e:	1064      	asrs	r4, r4, #1
 8005540:	3508      	adds	r5, #8
 8005542:	e7e5      	b.n	8005510 <_dtoa_r+0x338>
 8005544:	f000 80d2 	beq.w	80056ec <_dtoa_r+0x514>
 8005548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800554c:	427c      	negs	r4, r7
 800554e:	4b6a      	ldr	r3, [pc, #424]	@ (80056f8 <_dtoa_r+0x520>)
 8005550:	f004 020f 	and.w	r2, r4, #15
 8005554:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555c:	f7fa ffbc 	bl	80004d8 <__aeabi_dmul>
 8005560:	2602      	movs	r6, #2
 8005562:	2300      	movs	r3, #0
 8005564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005568:	4d64      	ldr	r5, [pc, #400]	@ (80056fc <_dtoa_r+0x524>)
 800556a:	1124      	asrs	r4, r4, #4
 800556c:	2c00      	cmp	r4, #0
 800556e:	f040 80b2 	bne.w	80056d6 <_dtoa_r+0x4fe>
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1d3      	bne.n	800551e <_dtoa_r+0x346>
 8005576:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800557a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 80b7 	beq.w	80056f0 <_dtoa_r+0x518>
 8005582:	2200      	movs	r2, #0
 8005584:	4620      	mov	r0, r4
 8005586:	4629      	mov	r1, r5
 8005588:	4b5d      	ldr	r3, [pc, #372]	@ (8005700 <_dtoa_r+0x528>)
 800558a:	f7fb fa17 	bl	80009bc <__aeabi_dcmplt>
 800558e:	2800      	cmp	r0, #0
 8005590:	f000 80ae 	beq.w	80056f0 <_dtoa_r+0x518>
 8005594:	9b07      	ldr	r3, [sp, #28]
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80aa 	beq.w	80056f0 <_dtoa_r+0x518>
 800559c:	9b08      	ldr	r3, [sp, #32]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	dd37      	ble.n	8005612 <_dtoa_r+0x43a>
 80055a2:	1e7b      	subs	r3, r7, #1
 80055a4:	4620      	mov	r0, r4
 80055a6:	9304      	str	r3, [sp, #16]
 80055a8:	2200      	movs	r2, #0
 80055aa:	4629      	mov	r1, r5
 80055ac:	4b55      	ldr	r3, [pc, #340]	@ (8005704 <_dtoa_r+0x52c>)
 80055ae:	f7fa ff93 	bl	80004d8 <__aeabi_dmul>
 80055b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055b6:	9c08      	ldr	r4, [sp, #32]
 80055b8:	3601      	adds	r6, #1
 80055ba:	4630      	mov	r0, r6
 80055bc:	f7fa ff22 	bl	8000404 <__aeabi_i2d>
 80055c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055c4:	f7fa ff88 	bl	80004d8 <__aeabi_dmul>
 80055c8:	2200      	movs	r2, #0
 80055ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005708 <_dtoa_r+0x530>)
 80055cc:	f7fa fdce 	bl	800016c <__adddf3>
 80055d0:	4605      	mov	r5, r0
 80055d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80055d6:	2c00      	cmp	r4, #0
 80055d8:	f040 809a 	bne.w	8005710 <_dtoa_r+0x538>
 80055dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055e0:	2200      	movs	r2, #0
 80055e2:	4b4a      	ldr	r3, [pc, #296]	@ (800570c <_dtoa_r+0x534>)
 80055e4:	f7fa fdc0 	bl	8000168 <__aeabi_dsub>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055f0:	462a      	mov	r2, r5
 80055f2:	4633      	mov	r3, r6
 80055f4:	f7fb fa00 	bl	80009f8 <__aeabi_dcmpgt>
 80055f8:	2800      	cmp	r0, #0
 80055fa:	f040 828e 	bne.w	8005b1a <_dtoa_r+0x942>
 80055fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005602:	462a      	mov	r2, r5
 8005604:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005608:	f7fb f9d8 	bl	80009bc <__aeabi_dcmplt>
 800560c:	2800      	cmp	r0, #0
 800560e:	f040 8127 	bne.w	8005860 <_dtoa_r+0x688>
 8005612:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005616:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800561a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800561c:	2b00      	cmp	r3, #0
 800561e:	f2c0 8163 	blt.w	80058e8 <_dtoa_r+0x710>
 8005622:	2f0e      	cmp	r7, #14
 8005624:	f300 8160 	bgt.w	80058e8 <_dtoa_r+0x710>
 8005628:	4b33      	ldr	r3, [pc, #204]	@ (80056f8 <_dtoa_r+0x520>)
 800562a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800562e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005632:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005636:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005638:	2b00      	cmp	r3, #0
 800563a:	da03      	bge.n	8005644 <_dtoa_r+0x46c>
 800563c:	9b07      	ldr	r3, [sp, #28]
 800563e:	2b00      	cmp	r3, #0
 8005640:	f340 8100 	ble.w	8005844 <_dtoa_r+0x66c>
 8005644:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005648:	4656      	mov	r6, sl
 800564a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800564e:	4620      	mov	r0, r4
 8005650:	4629      	mov	r1, r5
 8005652:	f7fb f86b 	bl	800072c <__aeabi_ddiv>
 8005656:	f7fb f9ef 	bl	8000a38 <__aeabi_d2iz>
 800565a:	4680      	mov	r8, r0
 800565c:	f7fa fed2 	bl	8000404 <__aeabi_i2d>
 8005660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005664:	f7fa ff38 	bl	80004d8 <__aeabi_dmul>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4620      	mov	r0, r4
 800566e:	4629      	mov	r1, r5
 8005670:	f7fa fd7a 	bl	8000168 <__aeabi_dsub>
 8005674:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005678:	9d07      	ldr	r5, [sp, #28]
 800567a:	f806 4b01 	strb.w	r4, [r6], #1
 800567e:	eba6 040a 	sub.w	r4, r6, sl
 8005682:	42a5      	cmp	r5, r4
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	f040 8116 	bne.w	80058b8 <_dtoa_r+0x6e0>
 800568c:	f7fa fd6e 	bl	800016c <__adddf3>
 8005690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005694:	4604      	mov	r4, r0
 8005696:	460d      	mov	r5, r1
 8005698:	f7fb f9ae 	bl	80009f8 <__aeabi_dcmpgt>
 800569c:	2800      	cmp	r0, #0
 800569e:	f040 80f8 	bne.w	8005892 <_dtoa_r+0x6ba>
 80056a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056a6:	4620      	mov	r0, r4
 80056a8:	4629      	mov	r1, r5
 80056aa:	f7fb f97d 	bl	80009a8 <__aeabi_dcmpeq>
 80056ae:	b118      	cbz	r0, 80056b8 <_dtoa_r+0x4e0>
 80056b0:	f018 0f01 	tst.w	r8, #1
 80056b4:	f040 80ed 	bne.w	8005892 <_dtoa_r+0x6ba>
 80056b8:	4649      	mov	r1, r9
 80056ba:	4658      	mov	r0, fp
 80056bc:	f000 fc92 	bl	8005fe4 <_Bfree>
 80056c0:	2300      	movs	r3, #0
 80056c2:	7033      	strb	r3, [r6, #0]
 80056c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80056c6:	3701      	adds	r7, #1
 80056c8:	601f      	str	r7, [r3, #0]
 80056ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 8320 	beq.w	8005d12 <_dtoa_r+0xb3a>
 80056d2:	601e      	str	r6, [r3, #0]
 80056d4:	e31d      	b.n	8005d12 <_dtoa_r+0xb3a>
 80056d6:	07e2      	lsls	r2, r4, #31
 80056d8:	d505      	bpl.n	80056e6 <_dtoa_r+0x50e>
 80056da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056de:	f7fa fefb 	bl	80004d8 <__aeabi_dmul>
 80056e2:	2301      	movs	r3, #1
 80056e4:	3601      	adds	r6, #1
 80056e6:	1064      	asrs	r4, r4, #1
 80056e8:	3508      	adds	r5, #8
 80056ea:	e73f      	b.n	800556c <_dtoa_r+0x394>
 80056ec:	2602      	movs	r6, #2
 80056ee:	e742      	b.n	8005576 <_dtoa_r+0x39e>
 80056f0:	9c07      	ldr	r4, [sp, #28]
 80056f2:	9704      	str	r7, [sp, #16]
 80056f4:	e761      	b.n	80055ba <_dtoa_r+0x3e2>
 80056f6:	bf00      	nop
 80056f8:	08008908 	.word	0x08008908
 80056fc:	080088e0 	.word	0x080088e0
 8005700:	3ff00000 	.word	0x3ff00000
 8005704:	40240000 	.word	0x40240000
 8005708:	401c0000 	.word	0x401c0000
 800570c:	40140000 	.word	0x40140000
 8005710:	4b70      	ldr	r3, [pc, #448]	@ (80058d4 <_dtoa_r+0x6fc>)
 8005712:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005714:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005718:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800571c:	4454      	add	r4, sl
 800571e:	2900      	cmp	r1, #0
 8005720:	d045      	beq.n	80057ae <_dtoa_r+0x5d6>
 8005722:	2000      	movs	r0, #0
 8005724:	496c      	ldr	r1, [pc, #432]	@ (80058d8 <_dtoa_r+0x700>)
 8005726:	f7fb f801 	bl	800072c <__aeabi_ddiv>
 800572a:	4633      	mov	r3, r6
 800572c:	462a      	mov	r2, r5
 800572e:	f7fa fd1b 	bl	8000168 <__aeabi_dsub>
 8005732:	4656      	mov	r6, sl
 8005734:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800573c:	f7fb f97c 	bl	8000a38 <__aeabi_d2iz>
 8005740:	4605      	mov	r5, r0
 8005742:	f7fa fe5f 	bl	8000404 <__aeabi_i2d>
 8005746:	4602      	mov	r2, r0
 8005748:	460b      	mov	r3, r1
 800574a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800574e:	f7fa fd0b 	bl	8000168 <__aeabi_dsub>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	3530      	adds	r5, #48	@ 0x30
 8005758:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800575c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005760:	f806 5b01 	strb.w	r5, [r6], #1
 8005764:	f7fb f92a 	bl	80009bc <__aeabi_dcmplt>
 8005768:	2800      	cmp	r0, #0
 800576a:	d163      	bne.n	8005834 <_dtoa_r+0x65c>
 800576c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005770:	2000      	movs	r0, #0
 8005772:	495a      	ldr	r1, [pc, #360]	@ (80058dc <_dtoa_r+0x704>)
 8005774:	f7fa fcf8 	bl	8000168 <__aeabi_dsub>
 8005778:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800577c:	f7fb f91e 	bl	80009bc <__aeabi_dcmplt>
 8005780:	2800      	cmp	r0, #0
 8005782:	f040 8087 	bne.w	8005894 <_dtoa_r+0x6bc>
 8005786:	42a6      	cmp	r6, r4
 8005788:	f43f af43 	beq.w	8005612 <_dtoa_r+0x43a>
 800578c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005790:	2200      	movs	r2, #0
 8005792:	4b53      	ldr	r3, [pc, #332]	@ (80058e0 <_dtoa_r+0x708>)
 8005794:	f7fa fea0 	bl	80004d8 <__aeabi_dmul>
 8005798:	2200      	movs	r2, #0
 800579a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800579e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057a2:	4b4f      	ldr	r3, [pc, #316]	@ (80058e0 <_dtoa_r+0x708>)
 80057a4:	f7fa fe98 	bl	80004d8 <__aeabi_dmul>
 80057a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057ac:	e7c4      	b.n	8005738 <_dtoa_r+0x560>
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	f7fa fe91 	bl	80004d8 <__aeabi_dmul>
 80057b6:	4656      	mov	r6, sl
 80057b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80057be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057c2:	f7fb f939 	bl	8000a38 <__aeabi_d2iz>
 80057c6:	4605      	mov	r5, r0
 80057c8:	f7fa fe1c 	bl	8000404 <__aeabi_i2d>
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057d4:	f7fa fcc8 	bl	8000168 <__aeabi_dsub>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	3530      	adds	r5, #48	@ 0x30
 80057de:	f806 5b01 	strb.w	r5, [r6], #1
 80057e2:	42a6      	cmp	r6, r4
 80057e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057e8:	f04f 0200 	mov.w	r2, #0
 80057ec:	d124      	bne.n	8005838 <_dtoa_r+0x660>
 80057ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057f2:	4b39      	ldr	r3, [pc, #228]	@ (80058d8 <_dtoa_r+0x700>)
 80057f4:	f7fa fcba 	bl	800016c <__adddf3>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005800:	f7fb f8fa 	bl	80009f8 <__aeabi_dcmpgt>
 8005804:	2800      	cmp	r0, #0
 8005806:	d145      	bne.n	8005894 <_dtoa_r+0x6bc>
 8005808:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800580c:	2000      	movs	r0, #0
 800580e:	4932      	ldr	r1, [pc, #200]	@ (80058d8 <_dtoa_r+0x700>)
 8005810:	f7fa fcaa 	bl	8000168 <__aeabi_dsub>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800581c:	f7fb f8ce 	bl	80009bc <__aeabi_dcmplt>
 8005820:	2800      	cmp	r0, #0
 8005822:	f43f aef6 	beq.w	8005612 <_dtoa_r+0x43a>
 8005826:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005828:	1e73      	subs	r3, r6, #1
 800582a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800582c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005830:	2b30      	cmp	r3, #48	@ 0x30
 8005832:	d0f8      	beq.n	8005826 <_dtoa_r+0x64e>
 8005834:	9f04      	ldr	r7, [sp, #16]
 8005836:	e73f      	b.n	80056b8 <_dtoa_r+0x4e0>
 8005838:	4b29      	ldr	r3, [pc, #164]	@ (80058e0 <_dtoa_r+0x708>)
 800583a:	f7fa fe4d 	bl	80004d8 <__aeabi_dmul>
 800583e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005842:	e7bc      	b.n	80057be <_dtoa_r+0x5e6>
 8005844:	d10c      	bne.n	8005860 <_dtoa_r+0x688>
 8005846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800584a:	2200      	movs	r2, #0
 800584c:	4b25      	ldr	r3, [pc, #148]	@ (80058e4 <_dtoa_r+0x70c>)
 800584e:	f7fa fe43 	bl	80004d8 <__aeabi_dmul>
 8005852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005856:	f7fb f8c5 	bl	80009e4 <__aeabi_dcmpge>
 800585a:	2800      	cmp	r0, #0
 800585c:	f000 815b 	beq.w	8005b16 <_dtoa_r+0x93e>
 8005860:	2400      	movs	r4, #0
 8005862:	4625      	mov	r5, r4
 8005864:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005866:	4656      	mov	r6, sl
 8005868:	43db      	mvns	r3, r3
 800586a:	9304      	str	r3, [sp, #16]
 800586c:	2700      	movs	r7, #0
 800586e:	4621      	mov	r1, r4
 8005870:	4658      	mov	r0, fp
 8005872:	f000 fbb7 	bl	8005fe4 <_Bfree>
 8005876:	2d00      	cmp	r5, #0
 8005878:	d0dc      	beq.n	8005834 <_dtoa_r+0x65c>
 800587a:	b12f      	cbz	r7, 8005888 <_dtoa_r+0x6b0>
 800587c:	42af      	cmp	r7, r5
 800587e:	d003      	beq.n	8005888 <_dtoa_r+0x6b0>
 8005880:	4639      	mov	r1, r7
 8005882:	4658      	mov	r0, fp
 8005884:	f000 fbae 	bl	8005fe4 <_Bfree>
 8005888:	4629      	mov	r1, r5
 800588a:	4658      	mov	r0, fp
 800588c:	f000 fbaa 	bl	8005fe4 <_Bfree>
 8005890:	e7d0      	b.n	8005834 <_dtoa_r+0x65c>
 8005892:	9704      	str	r7, [sp, #16]
 8005894:	4633      	mov	r3, r6
 8005896:	461e      	mov	r6, r3
 8005898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800589c:	2a39      	cmp	r2, #57	@ 0x39
 800589e:	d107      	bne.n	80058b0 <_dtoa_r+0x6d8>
 80058a0:	459a      	cmp	sl, r3
 80058a2:	d1f8      	bne.n	8005896 <_dtoa_r+0x6be>
 80058a4:	9a04      	ldr	r2, [sp, #16]
 80058a6:	3201      	adds	r2, #1
 80058a8:	9204      	str	r2, [sp, #16]
 80058aa:	2230      	movs	r2, #48	@ 0x30
 80058ac:	f88a 2000 	strb.w	r2, [sl]
 80058b0:	781a      	ldrb	r2, [r3, #0]
 80058b2:	3201      	adds	r2, #1
 80058b4:	701a      	strb	r2, [r3, #0]
 80058b6:	e7bd      	b.n	8005834 <_dtoa_r+0x65c>
 80058b8:	2200      	movs	r2, #0
 80058ba:	4b09      	ldr	r3, [pc, #36]	@ (80058e0 <_dtoa_r+0x708>)
 80058bc:	f7fa fe0c 	bl	80004d8 <__aeabi_dmul>
 80058c0:	2200      	movs	r2, #0
 80058c2:	2300      	movs	r3, #0
 80058c4:	4604      	mov	r4, r0
 80058c6:	460d      	mov	r5, r1
 80058c8:	f7fb f86e 	bl	80009a8 <__aeabi_dcmpeq>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f43f aebc 	beq.w	800564a <_dtoa_r+0x472>
 80058d2:	e6f1      	b.n	80056b8 <_dtoa_r+0x4e0>
 80058d4:	08008908 	.word	0x08008908
 80058d8:	3fe00000 	.word	0x3fe00000
 80058dc:	3ff00000 	.word	0x3ff00000
 80058e0:	40240000 	.word	0x40240000
 80058e4:	40140000 	.word	0x40140000
 80058e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80058ea:	2a00      	cmp	r2, #0
 80058ec:	f000 80db 	beq.w	8005aa6 <_dtoa_r+0x8ce>
 80058f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80058f2:	2a01      	cmp	r2, #1
 80058f4:	f300 80bf 	bgt.w	8005a76 <_dtoa_r+0x89e>
 80058f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80058fa:	2a00      	cmp	r2, #0
 80058fc:	f000 80b7 	beq.w	8005a6e <_dtoa_r+0x896>
 8005900:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005904:	4646      	mov	r6, r8
 8005906:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800590a:	2101      	movs	r1, #1
 800590c:	441a      	add	r2, r3
 800590e:	4658      	mov	r0, fp
 8005910:	4498      	add	r8, r3
 8005912:	9209      	str	r2, [sp, #36]	@ 0x24
 8005914:	f000 fc64 	bl	80061e0 <__i2b>
 8005918:	4605      	mov	r5, r0
 800591a:	b15e      	cbz	r6, 8005934 <_dtoa_r+0x75c>
 800591c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800591e:	2b00      	cmp	r3, #0
 8005920:	dd08      	ble.n	8005934 <_dtoa_r+0x75c>
 8005922:	42b3      	cmp	r3, r6
 8005924:	bfa8      	it	ge
 8005926:	4633      	movge	r3, r6
 8005928:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800592a:	eba8 0803 	sub.w	r8, r8, r3
 800592e:	1af6      	subs	r6, r6, r3
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	9309      	str	r3, [sp, #36]	@ 0x24
 8005934:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005936:	b1f3      	cbz	r3, 8005976 <_dtoa_r+0x79e>
 8005938:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800593a:	2b00      	cmp	r3, #0
 800593c:	f000 80b7 	beq.w	8005aae <_dtoa_r+0x8d6>
 8005940:	b18c      	cbz	r4, 8005966 <_dtoa_r+0x78e>
 8005942:	4629      	mov	r1, r5
 8005944:	4622      	mov	r2, r4
 8005946:	4658      	mov	r0, fp
 8005948:	f000 fd08 	bl	800635c <__pow5mult>
 800594c:	464a      	mov	r2, r9
 800594e:	4601      	mov	r1, r0
 8005950:	4605      	mov	r5, r0
 8005952:	4658      	mov	r0, fp
 8005954:	f000 fc5a 	bl	800620c <__multiply>
 8005958:	4649      	mov	r1, r9
 800595a:	9004      	str	r0, [sp, #16]
 800595c:	4658      	mov	r0, fp
 800595e:	f000 fb41 	bl	8005fe4 <_Bfree>
 8005962:	9b04      	ldr	r3, [sp, #16]
 8005964:	4699      	mov	r9, r3
 8005966:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005968:	1b1a      	subs	r2, r3, r4
 800596a:	d004      	beq.n	8005976 <_dtoa_r+0x79e>
 800596c:	4649      	mov	r1, r9
 800596e:	4658      	mov	r0, fp
 8005970:	f000 fcf4 	bl	800635c <__pow5mult>
 8005974:	4681      	mov	r9, r0
 8005976:	2101      	movs	r1, #1
 8005978:	4658      	mov	r0, fp
 800597a:	f000 fc31 	bl	80061e0 <__i2b>
 800597e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005980:	4604      	mov	r4, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 81c9 	beq.w	8005d1a <_dtoa_r+0xb42>
 8005988:	461a      	mov	r2, r3
 800598a:	4601      	mov	r1, r0
 800598c:	4658      	mov	r0, fp
 800598e:	f000 fce5 	bl	800635c <__pow5mult>
 8005992:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005994:	4604      	mov	r4, r0
 8005996:	2b01      	cmp	r3, #1
 8005998:	f300 808f 	bgt.w	8005aba <_dtoa_r+0x8e2>
 800599c:	9b02      	ldr	r3, [sp, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f040 8087 	bne.w	8005ab2 <_dtoa_r+0x8da>
 80059a4:	9b03      	ldr	r3, [sp, #12]
 80059a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f040 8083 	bne.w	8005ab6 <_dtoa_r+0x8de>
 80059b0:	9b03      	ldr	r3, [sp, #12]
 80059b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059b6:	0d1b      	lsrs	r3, r3, #20
 80059b8:	051b      	lsls	r3, r3, #20
 80059ba:	b12b      	cbz	r3, 80059c8 <_dtoa_r+0x7f0>
 80059bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059be:	f108 0801 	add.w	r8, r8, #1
 80059c2:	3301      	adds	r3, #1
 80059c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80059c6:	2301      	movs	r3, #1
 80059c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80059ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 81aa 	beq.w	8005d26 <_dtoa_r+0xb4e>
 80059d2:	6923      	ldr	r3, [r4, #16]
 80059d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059d8:	6918      	ldr	r0, [r3, #16]
 80059da:	f000 fbb5 	bl	8006148 <__hi0bits>
 80059de:	f1c0 0020 	rsb	r0, r0, #32
 80059e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059e4:	4418      	add	r0, r3
 80059e6:	f010 001f 	ands.w	r0, r0, #31
 80059ea:	d071      	beq.n	8005ad0 <_dtoa_r+0x8f8>
 80059ec:	f1c0 0320 	rsb	r3, r0, #32
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	dd65      	ble.n	8005ac0 <_dtoa_r+0x8e8>
 80059f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059f6:	f1c0 001c 	rsb	r0, r0, #28
 80059fa:	4403      	add	r3, r0
 80059fc:	4480      	add	r8, r0
 80059fe:	4406      	add	r6, r0
 8005a00:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a02:	f1b8 0f00 	cmp.w	r8, #0
 8005a06:	dd05      	ble.n	8005a14 <_dtoa_r+0x83c>
 8005a08:	4649      	mov	r1, r9
 8005a0a:	4642      	mov	r2, r8
 8005a0c:	4658      	mov	r0, fp
 8005a0e:	f000 fcff 	bl	8006410 <__lshift>
 8005a12:	4681      	mov	r9, r0
 8005a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	dd05      	ble.n	8005a26 <_dtoa_r+0x84e>
 8005a1a:	4621      	mov	r1, r4
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	4658      	mov	r0, fp
 8005a20:	f000 fcf6 	bl	8006410 <__lshift>
 8005a24:	4604      	mov	r4, r0
 8005a26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d053      	beq.n	8005ad4 <_dtoa_r+0x8fc>
 8005a2c:	4621      	mov	r1, r4
 8005a2e:	4648      	mov	r0, r9
 8005a30:	f000 fd5a 	bl	80064e8 <__mcmp>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	da4d      	bge.n	8005ad4 <_dtoa_r+0x8fc>
 8005a38:	1e7b      	subs	r3, r7, #1
 8005a3a:	4649      	mov	r1, r9
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	220a      	movs	r2, #10
 8005a40:	2300      	movs	r3, #0
 8005a42:	4658      	mov	r0, fp
 8005a44:	f000 faf0 	bl	8006028 <__multadd>
 8005a48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a4a:	4681      	mov	r9, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f000 816c 	beq.w	8005d2a <_dtoa_r+0xb52>
 8005a52:	2300      	movs	r3, #0
 8005a54:	4629      	mov	r1, r5
 8005a56:	220a      	movs	r2, #10
 8005a58:	4658      	mov	r0, fp
 8005a5a:	f000 fae5 	bl	8006028 <__multadd>
 8005a5e:	9b08      	ldr	r3, [sp, #32]
 8005a60:	4605      	mov	r5, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	dc61      	bgt.n	8005b2a <_dtoa_r+0x952>
 8005a66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	dc3b      	bgt.n	8005ae4 <_dtoa_r+0x90c>
 8005a6c:	e05d      	b.n	8005b2a <_dtoa_r+0x952>
 8005a6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005a74:	e746      	b.n	8005904 <_dtoa_r+0x72c>
 8005a76:	9b07      	ldr	r3, [sp, #28]
 8005a78:	1e5c      	subs	r4, r3, #1
 8005a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a7c:	42a3      	cmp	r3, r4
 8005a7e:	bfbf      	itttt	lt
 8005a80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005a82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005a84:	1ae3      	sublt	r3, r4, r3
 8005a86:	18d2      	addlt	r2, r2, r3
 8005a88:	bfa8      	it	ge
 8005a8a:	1b1c      	subge	r4, r3, r4
 8005a8c:	9b07      	ldr	r3, [sp, #28]
 8005a8e:	bfbe      	ittt	lt
 8005a90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005a92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005a94:	2400      	movlt	r4, #0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	bfb5      	itete	lt
 8005a9a:	eba8 0603 	sublt.w	r6, r8, r3
 8005a9e:	4646      	movge	r6, r8
 8005aa0:	2300      	movlt	r3, #0
 8005aa2:	9b07      	ldrge	r3, [sp, #28]
 8005aa4:	e730      	b.n	8005908 <_dtoa_r+0x730>
 8005aa6:	4646      	mov	r6, r8
 8005aa8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005aaa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005aac:	e735      	b.n	800591a <_dtoa_r+0x742>
 8005aae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ab0:	e75c      	b.n	800596c <_dtoa_r+0x794>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e788      	b.n	80059c8 <_dtoa_r+0x7f0>
 8005ab6:	9b02      	ldr	r3, [sp, #8]
 8005ab8:	e786      	b.n	80059c8 <_dtoa_r+0x7f0>
 8005aba:	2300      	movs	r3, #0
 8005abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005abe:	e788      	b.n	80059d2 <_dtoa_r+0x7fa>
 8005ac0:	d09f      	beq.n	8005a02 <_dtoa_r+0x82a>
 8005ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ac4:	331c      	adds	r3, #28
 8005ac6:	441a      	add	r2, r3
 8005ac8:	4498      	add	r8, r3
 8005aca:	441e      	add	r6, r3
 8005acc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ace:	e798      	b.n	8005a02 <_dtoa_r+0x82a>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	e7f6      	b.n	8005ac2 <_dtoa_r+0x8ea>
 8005ad4:	9b07      	ldr	r3, [sp, #28]
 8005ad6:	9704      	str	r7, [sp, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	dc20      	bgt.n	8005b1e <_dtoa_r+0x946>
 8005adc:	9308      	str	r3, [sp, #32]
 8005ade:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	dd1e      	ble.n	8005b22 <_dtoa_r+0x94a>
 8005ae4:	9b08      	ldr	r3, [sp, #32]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f47f aebc 	bne.w	8005864 <_dtoa_r+0x68c>
 8005aec:	4621      	mov	r1, r4
 8005aee:	2205      	movs	r2, #5
 8005af0:	4658      	mov	r0, fp
 8005af2:	f000 fa99 	bl	8006028 <__multadd>
 8005af6:	4601      	mov	r1, r0
 8005af8:	4604      	mov	r4, r0
 8005afa:	4648      	mov	r0, r9
 8005afc:	f000 fcf4 	bl	80064e8 <__mcmp>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	f77f aeaf 	ble.w	8005864 <_dtoa_r+0x68c>
 8005b06:	2331      	movs	r3, #49	@ 0x31
 8005b08:	4656      	mov	r6, sl
 8005b0a:	f806 3b01 	strb.w	r3, [r6], #1
 8005b0e:	9b04      	ldr	r3, [sp, #16]
 8005b10:	3301      	adds	r3, #1
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	e6aa      	b.n	800586c <_dtoa_r+0x694>
 8005b16:	9c07      	ldr	r4, [sp, #28]
 8005b18:	9704      	str	r7, [sp, #16]
 8005b1a:	4625      	mov	r5, r4
 8005b1c:	e7f3      	b.n	8005b06 <_dtoa_r+0x92e>
 8005b1e:	9b07      	ldr	r3, [sp, #28]
 8005b20:	9308      	str	r3, [sp, #32]
 8005b22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 8104 	beq.w	8005d32 <_dtoa_r+0xb5a>
 8005b2a:	2e00      	cmp	r6, #0
 8005b2c:	dd05      	ble.n	8005b3a <_dtoa_r+0x962>
 8005b2e:	4629      	mov	r1, r5
 8005b30:	4632      	mov	r2, r6
 8005b32:	4658      	mov	r0, fp
 8005b34:	f000 fc6c 	bl	8006410 <__lshift>
 8005b38:	4605      	mov	r5, r0
 8005b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d05a      	beq.n	8005bf6 <_dtoa_r+0xa1e>
 8005b40:	4658      	mov	r0, fp
 8005b42:	6869      	ldr	r1, [r5, #4]
 8005b44:	f000 fa0e 	bl	8005f64 <_Balloc>
 8005b48:	4606      	mov	r6, r0
 8005b4a:	b928      	cbnz	r0, 8005b58 <_dtoa_r+0x980>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005b52:	4b83      	ldr	r3, [pc, #524]	@ (8005d60 <_dtoa_r+0xb88>)
 8005b54:	f7ff bb54 	b.w	8005200 <_dtoa_r+0x28>
 8005b58:	692a      	ldr	r2, [r5, #16]
 8005b5a:	f105 010c 	add.w	r1, r5, #12
 8005b5e:	3202      	adds	r2, #2
 8005b60:	0092      	lsls	r2, r2, #2
 8005b62:	300c      	adds	r0, #12
 8005b64:	f001 ff5e 	bl	8007a24 <memcpy>
 8005b68:	2201      	movs	r2, #1
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fc4f 	bl	8006410 <__lshift>
 8005b72:	462f      	mov	r7, r5
 8005b74:	4605      	mov	r5, r0
 8005b76:	f10a 0301 	add.w	r3, sl, #1
 8005b7a:	9307      	str	r3, [sp, #28]
 8005b7c:	9b08      	ldr	r3, [sp, #32]
 8005b7e:	4453      	add	r3, sl
 8005b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b82:	9b02      	ldr	r3, [sp, #8]
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b8a:	9b07      	ldr	r3, [sp, #28]
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	4648      	mov	r0, r9
 8005b92:	9302      	str	r3, [sp, #8]
 8005b94:	f7ff fa98 	bl	80050c8 <quorem>
 8005b98:	4639      	mov	r1, r7
 8005b9a:	9008      	str	r0, [sp, #32]
 8005b9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ba0:	4648      	mov	r0, r9
 8005ba2:	f000 fca1 	bl	80064e8 <__mcmp>
 8005ba6:	462a      	mov	r2, r5
 8005ba8:	9009      	str	r0, [sp, #36]	@ 0x24
 8005baa:	4621      	mov	r1, r4
 8005bac:	4658      	mov	r0, fp
 8005bae:	f000 fcb7 	bl	8006520 <__mdiff>
 8005bb2:	68c2      	ldr	r2, [r0, #12]
 8005bb4:	4606      	mov	r6, r0
 8005bb6:	bb02      	cbnz	r2, 8005bfa <_dtoa_r+0xa22>
 8005bb8:	4601      	mov	r1, r0
 8005bba:	4648      	mov	r0, r9
 8005bbc:	f000 fc94 	bl	80064e8 <__mcmp>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4658      	mov	r0, fp
 8005bc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8005bc8:	f000 fa0c 	bl	8005fe4 <_Bfree>
 8005bcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005bd0:	9e07      	ldr	r6, [sp, #28]
 8005bd2:	ea43 0102 	orr.w	r1, r3, r2
 8005bd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bd8:	4319      	orrs	r1, r3
 8005bda:	d110      	bne.n	8005bfe <_dtoa_r+0xa26>
 8005bdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005be0:	d029      	beq.n	8005c36 <_dtoa_r+0xa5e>
 8005be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dd02      	ble.n	8005bee <_dtoa_r+0xa16>
 8005be8:	9b08      	ldr	r3, [sp, #32]
 8005bea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005bee:	9b02      	ldr	r3, [sp, #8]
 8005bf0:	f883 8000 	strb.w	r8, [r3]
 8005bf4:	e63b      	b.n	800586e <_dtoa_r+0x696>
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	e7bb      	b.n	8005b72 <_dtoa_r+0x99a>
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	e7e1      	b.n	8005bc2 <_dtoa_r+0x9ea>
 8005bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	db04      	blt.n	8005c0e <_dtoa_r+0xa36>
 8005c04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005c06:	430b      	orrs	r3, r1
 8005c08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c0a:	430b      	orrs	r3, r1
 8005c0c:	d120      	bne.n	8005c50 <_dtoa_r+0xa78>
 8005c0e:	2a00      	cmp	r2, #0
 8005c10:	dded      	ble.n	8005bee <_dtoa_r+0xa16>
 8005c12:	4649      	mov	r1, r9
 8005c14:	2201      	movs	r2, #1
 8005c16:	4658      	mov	r0, fp
 8005c18:	f000 fbfa 	bl	8006410 <__lshift>
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4681      	mov	r9, r0
 8005c20:	f000 fc62 	bl	80064e8 <__mcmp>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	dc03      	bgt.n	8005c30 <_dtoa_r+0xa58>
 8005c28:	d1e1      	bne.n	8005bee <_dtoa_r+0xa16>
 8005c2a:	f018 0f01 	tst.w	r8, #1
 8005c2e:	d0de      	beq.n	8005bee <_dtoa_r+0xa16>
 8005c30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c34:	d1d8      	bne.n	8005be8 <_dtoa_r+0xa10>
 8005c36:	2339      	movs	r3, #57	@ 0x39
 8005c38:	9a02      	ldr	r2, [sp, #8]
 8005c3a:	7013      	strb	r3, [r2, #0]
 8005c3c:	4633      	mov	r3, r6
 8005c3e:	461e      	mov	r6, r3
 8005c40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	2a39      	cmp	r2, #57	@ 0x39
 8005c48:	d052      	beq.n	8005cf0 <_dtoa_r+0xb18>
 8005c4a:	3201      	adds	r2, #1
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	e60e      	b.n	800586e <_dtoa_r+0x696>
 8005c50:	2a00      	cmp	r2, #0
 8005c52:	dd07      	ble.n	8005c64 <_dtoa_r+0xa8c>
 8005c54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c58:	d0ed      	beq.n	8005c36 <_dtoa_r+0xa5e>
 8005c5a:	9a02      	ldr	r2, [sp, #8]
 8005c5c:	f108 0301 	add.w	r3, r8, #1
 8005c60:	7013      	strb	r3, [r2, #0]
 8005c62:	e604      	b.n	800586e <_dtoa_r+0x696>
 8005c64:	9b07      	ldr	r3, [sp, #28]
 8005c66:	9a07      	ldr	r2, [sp, #28]
 8005c68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005c6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d028      	beq.n	8005cc4 <_dtoa_r+0xaec>
 8005c72:	4649      	mov	r1, r9
 8005c74:	2300      	movs	r3, #0
 8005c76:	220a      	movs	r2, #10
 8005c78:	4658      	mov	r0, fp
 8005c7a:	f000 f9d5 	bl	8006028 <__multadd>
 8005c7e:	42af      	cmp	r7, r5
 8005c80:	4681      	mov	r9, r0
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	f04f 020a 	mov.w	r2, #10
 8005c8a:	4639      	mov	r1, r7
 8005c8c:	4658      	mov	r0, fp
 8005c8e:	d107      	bne.n	8005ca0 <_dtoa_r+0xac8>
 8005c90:	f000 f9ca 	bl	8006028 <__multadd>
 8005c94:	4607      	mov	r7, r0
 8005c96:	4605      	mov	r5, r0
 8005c98:	9b07      	ldr	r3, [sp, #28]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	9307      	str	r3, [sp, #28]
 8005c9e:	e774      	b.n	8005b8a <_dtoa_r+0x9b2>
 8005ca0:	f000 f9c2 	bl	8006028 <__multadd>
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	4607      	mov	r7, r0
 8005ca8:	2300      	movs	r3, #0
 8005caa:	220a      	movs	r2, #10
 8005cac:	4658      	mov	r0, fp
 8005cae:	f000 f9bb 	bl	8006028 <__multadd>
 8005cb2:	4605      	mov	r5, r0
 8005cb4:	e7f0      	b.n	8005c98 <_dtoa_r+0xac0>
 8005cb6:	9b08      	ldr	r3, [sp, #32]
 8005cb8:	2700      	movs	r7, #0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	bfcc      	ite	gt
 8005cbe:	461e      	movgt	r6, r3
 8005cc0:	2601      	movle	r6, #1
 8005cc2:	4456      	add	r6, sl
 8005cc4:	4649      	mov	r1, r9
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	4658      	mov	r0, fp
 8005cca:	f000 fba1 	bl	8006410 <__lshift>
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4681      	mov	r9, r0
 8005cd2:	f000 fc09 	bl	80064e8 <__mcmp>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	dcb0      	bgt.n	8005c3c <_dtoa_r+0xa64>
 8005cda:	d102      	bne.n	8005ce2 <_dtoa_r+0xb0a>
 8005cdc:	f018 0f01 	tst.w	r8, #1
 8005ce0:	d1ac      	bne.n	8005c3c <_dtoa_r+0xa64>
 8005ce2:	4633      	mov	r3, r6
 8005ce4:	461e      	mov	r6, r3
 8005ce6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cea:	2a30      	cmp	r2, #48	@ 0x30
 8005cec:	d0fa      	beq.n	8005ce4 <_dtoa_r+0xb0c>
 8005cee:	e5be      	b.n	800586e <_dtoa_r+0x696>
 8005cf0:	459a      	cmp	sl, r3
 8005cf2:	d1a4      	bne.n	8005c3e <_dtoa_r+0xa66>
 8005cf4:	9b04      	ldr	r3, [sp, #16]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	9304      	str	r3, [sp, #16]
 8005cfa:	2331      	movs	r3, #49	@ 0x31
 8005cfc:	f88a 3000 	strb.w	r3, [sl]
 8005d00:	e5b5      	b.n	800586e <_dtoa_r+0x696>
 8005d02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005d64 <_dtoa_r+0xb8c>
 8005d08:	b11b      	cbz	r3, 8005d12 <_dtoa_r+0xb3a>
 8005d0a:	f10a 0308 	add.w	r3, sl, #8
 8005d0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	4650      	mov	r0, sl
 8005d14:	b017      	add	sp, #92	@ 0x5c
 8005d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	f77f ae3d 	ble.w	800599c <_dtoa_r+0x7c4>
 8005d22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d24:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d26:	2001      	movs	r0, #1
 8005d28:	e65b      	b.n	80059e2 <_dtoa_r+0x80a>
 8005d2a:	9b08      	ldr	r3, [sp, #32]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f77f aed6 	ble.w	8005ade <_dtoa_r+0x906>
 8005d32:	4656      	mov	r6, sl
 8005d34:	4621      	mov	r1, r4
 8005d36:	4648      	mov	r0, r9
 8005d38:	f7ff f9c6 	bl	80050c8 <quorem>
 8005d3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d40:	9b08      	ldr	r3, [sp, #32]
 8005d42:	f806 8b01 	strb.w	r8, [r6], #1
 8005d46:	eba6 020a 	sub.w	r2, r6, sl
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	ddb3      	ble.n	8005cb6 <_dtoa_r+0xade>
 8005d4e:	4649      	mov	r1, r9
 8005d50:	2300      	movs	r3, #0
 8005d52:	220a      	movs	r2, #10
 8005d54:	4658      	mov	r0, fp
 8005d56:	f000 f967 	bl	8006028 <__multadd>
 8005d5a:	4681      	mov	r9, r0
 8005d5c:	e7ea      	b.n	8005d34 <_dtoa_r+0xb5c>
 8005d5e:	bf00      	nop
 8005d60:	08008867 	.word	0x08008867
 8005d64:	080087eb 	.word	0x080087eb

08005d68 <_free_r>:
 8005d68:	b538      	push	{r3, r4, r5, lr}
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	2900      	cmp	r1, #0
 8005d6e:	d040      	beq.n	8005df2 <_free_r+0x8a>
 8005d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d74:	1f0c      	subs	r4, r1, #4
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	bfb8      	it	lt
 8005d7a:	18e4      	addlt	r4, r4, r3
 8005d7c:	f000 f8e6 	bl	8005f4c <__malloc_lock>
 8005d80:	4a1c      	ldr	r2, [pc, #112]	@ (8005df4 <_free_r+0x8c>)
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	b933      	cbnz	r3, 8005d94 <_free_r+0x2c>
 8005d86:	6063      	str	r3, [r4, #4]
 8005d88:	6014      	str	r4, [r2, #0]
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d90:	f000 b8e2 	b.w	8005f58 <__malloc_unlock>
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	d908      	bls.n	8005daa <_free_r+0x42>
 8005d98:	6820      	ldr	r0, [r4, #0]
 8005d9a:	1821      	adds	r1, r4, r0
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	bf01      	itttt	eq
 8005da0:	6819      	ldreq	r1, [r3, #0]
 8005da2:	685b      	ldreq	r3, [r3, #4]
 8005da4:	1809      	addeq	r1, r1, r0
 8005da6:	6021      	streq	r1, [r4, #0]
 8005da8:	e7ed      	b.n	8005d86 <_free_r+0x1e>
 8005daa:	461a      	mov	r2, r3
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	b10b      	cbz	r3, 8005db4 <_free_r+0x4c>
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d9fa      	bls.n	8005daa <_free_r+0x42>
 8005db4:	6811      	ldr	r1, [r2, #0]
 8005db6:	1850      	adds	r0, r2, r1
 8005db8:	42a0      	cmp	r0, r4
 8005dba:	d10b      	bne.n	8005dd4 <_free_r+0x6c>
 8005dbc:	6820      	ldr	r0, [r4, #0]
 8005dbe:	4401      	add	r1, r0
 8005dc0:	1850      	adds	r0, r2, r1
 8005dc2:	4283      	cmp	r3, r0
 8005dc4:	6011      	str	r1, [r2, #0]
 8005dc6:	d1e0      	bne.n	8005d8a <_free_r+0x22>
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	4408      	add	r0, r1
 8005dce:	6010      	str	r0, [r2, #0]
 8005dd0:	6053      	str	r3, [r2, #4]
 8005dd2:	e7da      	b.n	8005d8a <_free_r+0x22>
 8005dd4:	d902      	bls.n	8005ddc <_free_r+0x74>
 8005dd6:	230c      	movs	r3, #12
 8005dd8:	602b      	str	r3, [r5, #0]
 8005dda:	e7d6      	b.n	8005d8a <_free_r+0x22>
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	1821      	adds	r1, r4, r0
 8005de0:	428b      	cmp	r3, r1
 8005de2:	bf01      	itttt	eq
 8005de4:	6819      	ldreq	r1, [r3, #0]
 8005de6:	685b      	ldreq	r3, [r3, #4]
 8005de8:	1809      	addeq	r1, r1, r0
 8005dea:	6021      	streq	r1, [r4, #0]
 8005dec:	6063      	str	r3, [r4, #4]
 8005dee:	6054      	str	r4, [r2, #4]
 8005df0:	e7cb      	b.n	8005d8a <_free_r+0x22>
 8005df2:	bd38      	pop	{r3, r4, r5, pc}
 8005df4:	20000428 	.word	0x20000428

08005df8 <malloc>:
 8005df8:	4b02      	ldr	r3, [pc, #8]	@ (8005e04 <malloc+0xc>)
 8005dfa:	4601      	mov	r1, r0
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	f000 b825 	b.w	8005e4c <_malloc_r>
 8005e02:	bf00      	nop
 8005e04:	2000001c 	.word	0x2000001c

08005e08 <sbrk_aligned>:
 8005e08:	b570      	push	{r4, r5, r6, lr}
 8005e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8005e48 <sbrk_aligned+0x40>)
 8005e0c:	460c      	mov	r4, r1
 8005e0e:	6831      	ldr	r1, [r6, #0]
 8005e10:	4605      	mov	r5, r0
 8005e12:	b911      	cbnz	r1, 8005e1a <sbrk_aligned+0x12>
 8005e14:	f001 fdf6 	bl	8007a04 <_sbrk_r>
 8005e18:	6030      	str	r0, [r6, #0]
 8005e1a:	4621      	mov	r1, r4
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	f001 fdf1 	bl	8007a04 <_sbrk_r>
 8005e22:	1c43      	adds	r3, r0, #1
 8005e24:	d103      	bne.n	8005e2e <sbrk_aligned+0x26>
 8005e26:	f04f 34ff 	mov.w	r4, #4294967295
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	bd70      	pop	{r4, r5, r6, pc}
 8005e2e:	1cc4      	adds	r4, r0, #3
 8005e30:	f024 0403 	bic.w	r4, r4, #3
 8005e34:	42a0      	cmp	r0, r4
 8005e36:	d0f8      	beq.n	8005e2a <sbrk_aligned+0x22>
 8005e38:	1a21      	subs	r1, r4, r0
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f001 fde2 	bl	8007a04 <_sbrk_r>
 8005e40:	3001      	adds	r0, #1
 8005e42:	d1f2      	bne.n	8005e2a <sbrk_aligned+0x22>
 8005e44:	e7ef      	b.n	8005e26 <sbrk_aligned+0x1e>
 8005e46:	bf00      	nop
 8005e48:	20000424 	.word	0x20000424

08005e4c <_malloc_r>:
 8005e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e50:	1ccd      	adds	r5, r1, #3
 8005e52:	f025 0503 	bic.w	r5, r5, #3
 8005e56:	3508      	adds	r5, #8
 8005e58:	2d0c      	cmp	r5, #12
 8005e5a:	bf38      	it	cc
 8005e5c:	250c      	movcc	r5, #12
 8005e5e:	2d00      	cmp	r5, #0
 8005e60:	4606      	mov	r6, r0
 8005e62:	db01      	blt.n	8005e68 <_malloc_r+0x1c>
 8005e64:	42a9      	cmp	r1, r5
 8005e66:	d904      	bls.n	8005e72 <_malloc_r+0x26>
 8005e68:	230c      	movs	r3, #12
 8005e6a:	6033      	str	r3, [r6, #0]
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f48 <_malloc_r+0xfc>
 8005e76:	f000 f869 	bl	8005f4c <__malloc_lock>
 8005e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005e7e:	461c      	mov	r4, r3
 8005e80:	bb44      	cbnz	r4, 8005ed4 <_malloc_r+0x88>
 8005e82:	4629      	mov	r1, r5
 8005e84:	4630      	mov	r0, r6
 8005e86:	f7ff ffbf 	bl	8005e08 <sbrk_aligned>
 8005e8a:	1c43      	adds	r3, r0, #1
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	d158      	bne.n	8005f42 <_malloc_r+0xf6>
 8005e90:	f8d8 4000 	ldr.w	r4, [r8]
 8005e94:	4627      	mov	r7, r4
 8005e96:	2f00      	cmp	r7, #0
 8005e98:	d143      	bne.n	8005f22 <_malloc_r+0xd6>
 8005e9a:	2c00      	cmp	r4, #0
 8005e9c:	d04b      	beq.n	8005f36 <_malloc_r+0xea>
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	4639      	mov	r1, r7
 8005ea2:	4630      	mov	r0, r6
 8005ea4:	eb04 0903 	add.w	r9, r4, r3
 8005ea8:	f001 fdac 	bl	8007a04 <_sbrk_r>
 8005eac:	4581      	cmp	r9, r0
 8005eae:	d142      	bne.n	8005f36 <_malloc_r+0xea>
 8005eb0:	6821      	ldr	r1, [r4, #0]
 8005eb2:	4630      	mov	r0, r6
 8005eb4:	1a6d      	subs	r5, r5, r1
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	f7ff ffa6 	bl	8005e08 <sbrk_aligned>
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	d03a      	beq.n	8005f36 <_malloc_r+0xea>
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	442b      	add	r3, r5
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	bb62      	cbnz	r2, 8005f28 <_malloc_r+0xdc>
 8005ece:	f8c8 7000 	str.w	r7, [r8]
 8005ed2:	e00f      	b.n	8005ef4 <_malloc_r+0xa8>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	1b52      	subs	r2, r2, r5
 8005ed8:	d420      	bmi.n	8005f1c <_malloc_r+0xd0>
 8005eda:	2a0b      	cmp	r2, #11
 8005edc:	d917      	bls.n	8005f0e <_malloc_r+0xc2>
 8005ede:	1961      	adds	r1, r4, r5
 8005ee0:	42a3      	cmp	r3, r4
 8005ee2:	6025      	str	r5, [r4, #0]
 8005ee4:	bf18      	it	ne
 8005ee6:	6059      	strne	r1, [r3, #4]
 8005ee8:	6863      	ldr	r3, [r4, #4]
 8005eea:	bf08      	it	eq
 8005eec:	f8c8 1000 	streq.w	r1, [r8]
 8005ef0:	5162      	str	r2, [r4, r5]
 8005ef2:	604b      	str	r3, [r1, #4]
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f000 f82f 	bl	8005f58 <__malloc_unlock>
 8005efa:	f104 000b 	add.w	r0, r4, #11
 8005efe:	1d23      	adds	r3, r4, #4
 8005f00:	f020 0007 	bic.w	r0, r0, #7
 8005f04:	1ac2      	subs	r2, r0, r3
 8005f06:	bf1c      	itt	ne
 8005f08:	1a1b      	subne	r3, r3, r0
 8005f0a:	50a3      	strne	r3, [r4, r2]
 8005f0c:	e7af      	b.n	8005e6e <_malloc_r+0x22>
 8005f0e:	6862      	ldr	r2, [r4, #4]
 8005f10:	42a3      	cmp	r3, r4
 8005f12:	bf0c      	ite	eq
 8005f14:	f8c8 2000 	streq.w	r2, [r8]
 8005f18:	605a      	strne	r2, [r3, #4]
 8005f1a:	e7eb      	b.n	8005ef4 <_malloc_r+0xa8>
 8005f1c:	4623      	mov	r3, r4
 8005f1e:	6864      	ldr	r4, [r4, #4]
 8005f20:	e7ae      	b.n	8005e80 <_malloc_r+0x34>
 8005f22:	463c      	mov	r4, r7
 8005f24:	687f      	ldr	r7, [r7, #4]
 8005f26:	e7b6      	b.n	8005e96 <_malloc_r+0x4a>
 8005f28:	461a      	mov	r2, r3
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	42a3      	cmp	r3, r4
 8005f2e:	d1fb      	bne.n	8005f28 <_malloc_r+0xdc>
 8005f30:	2300      	movs	r3, #0
 8005f32:	6053      	str	r3, [r2, #4]
 8005f34:	e7de      	b.n	8005ef4 <_malloc_r+0xa8>
 8005f36:	230c      	movs	r3, #12
 8005f38:	4630      	mov	r0, r6
 8005f3a:	6033      	str	r3, [r6, #0]
 8005f3c:	f000 f80c 	bl	8005f58 <__malloc_unlock>
 8005f40:	e794      	b.n	8005e6c <_malloc_r+0x20>
 8005f42:	6005      	str	r5, [r0, #0]
 8005f44:	e7d6      	b.n	8005ef4 <_malloc_r+0xa8>
 8005f46:	bf00      	nop
 8005f48:	20000428 	.word	0x20000428

08005f4c <__malloc_lock>:
 8005f4c:	4801      	ldr	r0, [pc, #4]	@ (8005f54 <__malloc_lock+0x8>)
 8005f4e:	f7ff b8a6 	b.w	800509e <__retarget_lock_acquire_recursive>
 8005f52:	bf00      	nop
 8005f54:	20000420 	.word	0x20000420

08005f58 <__malloc_unlock>:
 8005f58:	4801      	ldr	r0, [pc, #4]	@ (8005f60 <__malloc_unlock+0x8>)
 8005f5a:	f7ff b8a1 	b.w	80050a0 <__retarget_lock_release_recursive>
 8005f5e:	bf00      	nop
 8005f60:	20000420 	.word	0x20000420

08005f64 <_Balloc>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	69c6      	ldr	r6, [r0, #28]
 8005f68:	4604      	mov	r4, r0
 8005f6a:	460d      	mov	r5, r1
 8005f6c:	b976      	cbnz	r6, 8005f8c <_Balloc+0x28>
 8005f6e:	2010      	movs	r0, #16
 8005f70:	f7ff ff42 	bl	8005df8 <malloc>
 8005f74:	4602      	mov	r2, r0
 8005f76:	61e0      	str	r0, [r4, #28]
 8005f78:	b920      	cbnz	r0, 8005f84 <_Balloc+0x20>
 8005f7a:	216b      	movs	r1, #107	@ 0x6b
 8005f7c:	4b17      	ldr	r3, [pc, #92]	@ (8005fdc <_Balloc+0x78>)
 8005f7e:	4818      	ldr	r0, [pc, #96]	@ (8005fe0 <_Balloc+0x7c>)
 8005f80:	f001 fd64 	bl	8007a4c <__assert_func>
 8005f84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f88:	6006      	str	r6, [r0, #0]
 8005f8a:	60c6      	str	r6, [r0, #12]
 8005f8c:	69e6      	ldr	r6, [r4, #28]
 8005f8e:	68f3      	ldr	r3, [r6, #12]
 8005f90:	b183      	cbz	r3, 8005fb4 <_Balloc+0x50>
 8005f92:	69e3      	ldr	r3, [r4, #28]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f9a:	b9b8      	cbnz	r0, 8005fcc <_Balloc+0x68>
 8005f9c:	2101      	movs	r1, #1
 8005f9e:	fa01 f605 	lsl.w	r6, r1, r5
 8005fa2:	1d72      	adds	r2, r6, #5
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	0092      	lsls	r2, r2, #2
 8005fa8:	f001 fd6e 	bl	8007a88 <_calloc_r>
 8005fac:	b160      	cbz	r0, 8005fc8 <_Balloc+0x64>
 8005fae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005fb2:	e00e      	b.n	8005fd2 <_Balloc+0x6e>
 8005fb4:	2221      	movs	r2, #33	@ 0x21
 8005fb6:	2104      	movs	r1, #4
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f001 fd65 	bl	8007a88 <_calloc_r>
 8005fbe:	69e3      	ldr	r3, [r4, #28]
 8005fc0:	60f0      	str	r0, [r6, #12]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1e4      	bne.n	8005f92 <_Balloc+0x2e>
 8005fc8:	2000      	movs	r0, #0
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	6802      	ldr	r2, [r0, #0]
 8005fce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005fd8:	e7f7      	b.n	8005fca <_Balloc+0x66>
 8005fda:	bf00      	nop
 8005fdc:	080087f8 	.word	0x080087f8
 8005fe0:	08008878 	.word	0x08008878

08005fe4 <_Bfree>:
 8005fe4:	b570      	push	{r4, r5, r6, lr}
 8005fe6:	69c6      	ldr	r6, [r0, #28]
 8005fe8:	4605      	mov	r5, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	b976      	cbnz	r6, 800600c <_Bfree+0x28>
 8005fee:	2010      	movs	r0, #16
 8005ff0:	f7ff ff02 	bl	8005df8 <malloc>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	61e8      	str	r0, [r5, #28]
 8005ff8:	b920      	cbnz	r0, 8006004 <_Bfree+0x20>
 8005ffa:	218f      	movs	r1, #143	@ 0x8f
 8005ffc:	4b08      	ldr	r3, [pc, #32]	@ (8006020 <_Bfree+0x3c>)
 8005ffe:	4809      	ldr	r0, [pc, #36]	@ (8006024 <_Bfree+0x40>)
 8006000:	f001 fd24 	bl	8007a4c <__assert_func>
 8006004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006008:	6006      	str	r6, [r0, #0]
 800600a:	60c6      	str	r6, [r0, #12]
 800600c:	b13c      	cbz	r4, 800601e <_Bfree+0x3a>
 800600e:	69eb      	ldr	r3, [r5, #28]
 8006010:	6862      	ldr	r2, [r4, #4]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006018:	6021      	str	r1, [r4, #0]
 800601a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	080087f8 	.word	0x080087f8
 8006024:	08008878 	.word	0x08008878

08006028 <__multadd>:
 8006028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800602c:	4607      	mov	r7, r0
 800602e:	460c      	mov	r4, r1
 8006030:	461e      	mov	r6, r3
 8006032:	2000      	movs	r0, #0
 8006034:	690d      	ldr	r5, [r1, #16]
 8006036:	f101 0c14 	add.w	ip, r1, #20
 800603a:	f8dc 3000 	ldr.w	r3, [ip]
 800603e:	3001      	adds	r0, #1
 8006040:	b299      	uxth	r1, r3
 8006042:	fb02 6101 	mla	r1, r2, r1, r6
 8006046:	0c1e      	lsrs	r6, r3, #16
 8006048:	0c0b      	lsrs	r3, r1, #16
 800604a:	fb02 3306 	mla	r3, r2, r6, r3
 800604e:	b289      	uxth	r1, r1
 8006050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006054:	4285      	cmp	r5, r0
 8006056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800605a:	f84c 1b04 	str.w	r1, [ip], #4
 800605e:	dcec      	bgt.n	800603a <__multadd+0x12>
 8006060:	b30e      	cbz	r6, 80060a6 <__multadd+0x7e>
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	42ab      	cmp	r3, r5
 8006066:	dc19      	bgt.n	800609c <__multadd+0x74>
 8006068:	6861      	ldr	r1, [r4, #4]
 800606a:	4638      	mov	r0, r7
 800606c:	3101      	adds	r1, #1
 800606e:	f7ff ff79 	bl	8005f64 <_Balloc>
 8006072:	4680      	mov	r8, r0
 8006074:	b928      	cbnz	r0, 8006082 <__multadd+0x5a>
 8006076:	4602      	mov	r2, r0
 8006078:	21ba      	movs	r1, #186	@ 0xba
 800607a:	4b0c      	ldr	r3, [pc, #48]	@ (80060ac <__multadd+0x84>)
 800607c:	480c      	ldr	r0, [pc, #48]	@ (80060b0 <__multadd+0x88>)
 800607e:	f001 fce5 	bl	8007a4c <__assert_func>
 8006082:	6922      	ldr	r2, [r4, #16]
 8006084:	f104 010c 	add.w	r1, r4, #12
 8006088:	3202      	adds	r2, #2
 800608a:	0092      	lsls	r2, r2, #2
 800608c:	300c      	adds	r0, #12
 800608e:	f001 fcc9 	bl	8007a24 <memcpy>
 8006092:	4621      	mov	r1, r4
 8006094:	4638      	mov	r0, r7
 8006096:	f7ff ffa5 	bl	8005fe4 <_Bfree>
 800609a:	4644      	mov	r4, r8
 800609c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060a0:	3501      	adds	r5, #1
 80060a2:	615e      	str	r6, [r3, #20]
 80060a4:	6125      	str	r5, [r4, #16]
 80060a6:	4620      	mov	r0, r4
 80060a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ac:	08008867 	.word	0x08008867
 80060b0:	08008878 	.word	0x08008878

080060b4 <__s2b>:
 80060b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060b8:	4615      	mov	r5, r2
 80060ba:	2209      	movs	r2, #9
 80060bc:	461f      	mov	r7, r3
 80060be:	3308      	adds	r3, #8
 80060c0:	460c      	mov	r4, r1
 80060c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80060c6:	4606      	mov	r6, r0
 80060c8:	2201      	movs	r2, #1
 80060ca:	2100      	movs	r1, #0
 80060cc:	429a      	cmp	r2, r3
 80060ce:	db09      	blt.n	80060e4 <__s2b+0x30>
 80060d0:	4630      	mov	r0, r6
 80060d2:	f7ff ff47 	bl	8005f64 <_Balloc>
 80060d6:	b940      	cbnz	r0, 80060ea <__s2b+0x36>
 80060d8:	4602      	mov	r2, r0
 80060da:	21d3      	movs	r1, #211	@ 0xd3
 80060dc:	4b18      	ldr	r3, [pc, #96]	@ (8006140 <__s2b+0x8c>)
 80060de:	4819      	ldr	r0, [pc, #100]	@ (8006144 <__s2b+0x90>)
 80060e0:	f001 fcb4 	bl	8007a4c <__assert_func>
 80060e4:	0052      	lsls	r2, r2, #1
 80060e6:	3101      	adds	r1, #1
 80060e8:	e7f0      	b.n	80060cc <__s2b+0x18>
 80060ea:	9b08      	ldr	r3, [sp, #32]
 80060ec:	2d09      	cmp	r5, #9
 80060ee:	6143      	str	r3, [r0, #20]
 80060f0:	f04f 0301 	mov.w	r3, #1
 80060f4:	6103      	str	r3, [r0, #16]
 80060f6:	dd16      	ble.n	8006126 <__s2b+0x72>
 80060f8:	f104 0909 	add.w	r9, r4, #9
 80060fc:	46c8      	mov	r8, r9
 80060fe:	442c      	add	r4, r5
 8006100:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006104:	4601      	mov	r1, r0
 8006106:	220a      	movs	r2, #10
 8006108:	4630      	mov	r0, r6
 800610a:	3b30      	subs	r3, #48	@ 0x30
 800610c:	f7ff ff8c 	bl	8006028 <__multadd>
 8006110:	45a0      	cmp	r8, r4
 8006112:	d1f5      	bne.n	8006100 <__s2b+0x4c>
 8006114:	f1a5 0408 	sub.w	r4, r5, #8
 8006118:	444c      	add	r4, r9
 800611a:	1b2d      	subs	r5, r5, r4
 800611c:	1963      	adds	r3, r4, r5
 800611e:	42bb      	cmp	r3, r7
 8006120:	db04      	blt.n	800612c <__s2b+0x78>
 8006122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006126:	2509      	movs	r5, #9
 8006128:	340a      	adds	r4, #10
 800612a:	e7f6      	b.n	800611a <__s2b+0x66>
 800612c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006130:	4601      	mov	r1, r0
 8006132:	220a      	movs	r2, #10
 8006134:	4630      	mov	r0, r6
 8006136:	3b30      	subs	r3, #48	@ 0x30
 8006138:	f7ff ff76 	bl	8006028 <__multadd>
 800613c:	e7ee      	b.n	800611c <__s2b+0x68>
 800613e:	bf00      	nop
 8006140:	08008867 	.word	0x08008867
 8006144:	08008878 	.word	0x08008878

08006148 <__hi0bits>:
 8006148:	4603      	mov	r3, r0
 800614a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800614e:	bf3a      	itte	cc
 8006150:	0403      	lslcc	r3, r0, #16
 8006152:	2010      	movcc	r0, #16
 8006154:	2000      	movcs	r0, #0
 8006156:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800615a:	bf3c      	itt	cc
 800615c:	021b      	lslcc	r3, r3, #8
 800615e:	3008      	addcc	r0, #8
 8006160:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006164:	bf3c      	itt	cc
 8006166:	011b      	lslcc	r3, r3, #4
 8006168:	3004      	addcc	r0, #4
 800616a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800616e:	bf3c      	itt	cc
 8006170:	009b      	lslcc	r3, r3, #2
 8006172:	3002      	addcc	r0, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	db05      	blt.n	8006184 <__hi0bits+0x3c>
 8006178:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800617c:	f100 0001 	add.w	r0, r0, #1
 8006180:	bf08      	it	eq
 8006182:	2020      	moveq	r0, #32
 8006184:	4770      	bx	lr

08006186 <__lo0bits>:
 8006186:	6803      	ldr	r3, [r0, #0]
 8006188:	4602      	mov	r2, r0
 800618a:	f013 0007 	ands.w	r0, r3, #7
 800618e:	d00b      	beq.n	80061a8 <__lo0bits+0x22>
 8006190:	07d9      	lsls	r1, r3, #31
 8006192:	d421      	bmi.n	80061d8 <__lo0bits+0x52>
 8006194:	0798      	lsls	r0, r3, #30
 8006196:	bf49      	itett	mi
 8006198:	085b      	lsrmi	r3, r3, #1
 800619a:	089b      	lsrpl	r3, r3, #2
 800619c:	2001      	movmi	r0, #1
 800619e:	6013      	strmi	r3, [r2, #0]
 80061a0:	bf5c      	itt	pl
 80061a2:	2002      	movpl	r0, #2
 80061a4:	6013      	strpl	r3, [r2, #0]
 80061a6:	4770      	bx	lr
 80061a8:	b299      	uxth	r1, r3
 80061aa:	b909      	cbnz	r1, 80061b0 <__lo0bits+0x2a>
 80061ac:	2010      	movs	r0, #16
 80061ae:	0c1b      	lsrs	r3, r3, #16
 80061b0:	b2d9      	uxtb	r1, r3
 80061b2:	b909      	cbnz	r1, 80061b8 <__lo0bits+0x32>
 80061b4:	3008      	adds	r0, #8
 80061b6:	0a1b      	lsrs	r3, r3, #8
 80061b8:	0719      	lsls	r1, r3, #28
 80061ba:	bf04      	itt	eq
 80061bc:	091b      	lsreq	r3, r3, #4
 80061be:	3004      	addeq	r0, #4
 80061c0:	0799      	lsls	r1, r3, #30
 80061c2:	bf04      	itt	eq
 80061c4:	089b      	lsreq	r3, r3, #2
 80061c6:	3002      	addeq	r0, #2
 80061c8:	07d9      	lsls	r1, r3, #31
 80061ca:	d403      	bmi.n	80061d4 <__lo0bits+0x4e>
 80061cc:	085b      	lsrs	r3, r3, #1
 80061ce:	f100 0001 	add.w	r0, r0, #1
 80061d2:	d003      	beq.n	80061dc <__lo0bits+0x56>
 80061d4:	6013      	str	r3, [r2, #0]
 80061d6:	4770      	bx	lr
 80061d8:	2000      	movs	r0, #0
 80061da:	4770      	bx	lr
 80061dc:	2020      	movs	r0, #32
 80061de:	4770      	bx	lr

080061e0 <__i2b>:
 80061e0:	b510      	push	{r4, lr}
 80061e2:	460c      	mov	r4, r1
 80061e4:	2101      	movs	r1, #1
 80061e6:	f7ff febd 	bl	8005f64 <_Balloc>
 80061ea:	4602      	mov	r2, r0
 80061ec:	b928      	cbnz	r0, 80061fa <__i2b+0x1a>
 80061ee:	f240 1145 	movw	r1, #325	@ 0x145
 80061f2:	4b04      	ldr	r3, [pc, #16]	@ (8006204 <__i2b+0x24>)
 80061f4:	4804      	ldr	r0, [pc, #16]	@ (8006208 <__i2b+0x28>)
 80061f6:	f001 fc29 	bl	8007a4c <__assert_func>
 80061fa:	2301      	movs	r3, #1
 80061fc:	6144      	str	r4, [r0, #20]
 80061fe:	6103      	str	r3, [r0, #16]
 8006200:	bd10      	pop	{r4, pc}
 8006202:	bf00      	nop
 8006204:	08008867 	.word	0x08008867
 8006208:	08008878 	.word	0x08008878

0800620c <__multiply>:
 800620c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006210:	4614      	mov	r4, r2
 8006212:	690a      	ldr	r2, [r1, #16]
 8006214:	6923      	ldr	r3, [r4, #16]
 8006216:	460f      	mov	r7, r1
 8006218:	429a      	cmp	r2, r3
 800621a:	bfa2      	ittt	ge
 800621c:	4623      	movge	r3, r4
 800621e:	460c      	movge	r4, r1
 8006220:	461f      	movge	r7, r3
 8006222:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006226:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800622a:	68a3      	ldr	r3, [r4, #8]
 800622c:	6861      	ldr	r1, [r4, #4]
 800622e:	eb0a 0609 	add.w	r6, sl, r9
 8006232:	42b3      	cmp	r3, r6
 8006234:	b085      	sub	sp, #20
 8006236:	bfb8      	it	lt
 8006238:	3101      	addlt	r1, #1
 800623a:	f7ff fe93 	bl	8005f64 <_Balloc>
 800623e:	b930      	cbnz	r0, 800624e <__multiply+0x42>
 8006240:	4602      	mov	r2, r0
 8006242:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006246:	4b43      	ldr	r3, [pc, #268]	@ (8006354 <__multiply+0x148>)
 8006248:	4843      	ldr	r0, [pc, #268]	@ (8006358 <__multiply+0x14c>)
 800624a:	f001 fbff 	bl	8007a4c <__assert_func>
 800624e:	f100 0514 	add.w	r5, r0, #20
 8006252:	462b      	mov	r3, r5
 8006254:	2200      	movs	r2, #0
 8006256:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800625a:	4543      	cmp	r3, r8
 800625c:	d321      	bcc.n	80062a2 <__multiply+0x96>
 800625e:	f107 0114 	add.w	r1, r7, #20
 8006262:	f104 0214 	add.w	r2, r4, #20
 8006266:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800626a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800626e:	9302      	str	r3, [sp, #8]
 8006270:	1b13      	subs	r3, r2, r4
 8006272:	3b15      	subs	r3, #21
 8006274:	f023 0303 	bic.w	r3, r3, #3
 8006278:	3304      	adds	r3, #4
 800627a:	f104 0715 	add.w	r7, r4, #21
 800627e:	42ba      	cmp	r2, r7
 8006280:	bf38      	it	cc
 8006282:	2304      	movcc	r3, #4
 8006284:	9301      	str	r3, [sp, #4]
 8006286:	9b02      	ldr	r3, [sp, #8]
 8006288:	9103      	str	r1, [sp, #12]
 800628a:	428b      	cmp	r3, r1
 800628c:	d80c      	bhi.n	80062a8 <__multiply+0x9c>
 800628e:	2e00      	cmp	r6, #0
 8006290:	dd03      	ble.n	800629a <__multiply+0x8e>
 8006292:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006296:	2b00      	cmp	r3, #0
 8006298:	d05a      	beq.n	8006350 <__multiply+0x144>
 800629a:	6106      	str	r6, [r0, #16]
 800629c:	b005      	add	sp, #20
 800629e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a2:	f843 2b04 	str.w	r2, [r3], #4
 80062a6:	e7d8      	b.n	800625a <__multiply+0x4e>
 80062a8:	f8b1 a000 	ldrh.w	sl, [r1]
 80062ac:	f1ba 0f00 	cmp.w	sl, #0
 80062b0:	d023      	beq.n	80062fa <__multiply+0xee>
 80062b2:	46a9      	mov	r9, r5
 80062b4:	f04f 0c00 	mov.w	ip, #0
 80062b8:	f104 0e14 	add.w	lr, r4, #20
 80062bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80062c0:	f8d9 3000 	ldr.w	r3, [r9]
 80062c4:	fa1f fb87 	uxth.w	fp, r7
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	fb0a 330b 	mla	r3, sl, fp, r3
 80062ce:	4463      	add	r3, ip
 80062d0:	f8d9 c000 	ldr.w	ip, [r9]
 80062d4:	0c3f      	lsrs	r7, r7, #16
 80062d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80062da:	fb0a c707 	mla	r7, sl, r7, ip
 80062de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80062e8:	4572      	cmp	r2, lr
 80062ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80062ee:	f849 3b04 	str.w	r3, [r9], #4
 80062f2:	d8e3      	bhi.n	80062bc <__multiply+0xb0>
 80062f4:	9b01      	ldr	r3, [sp, #4]
 80062f6:	f845 c003 	str.w	ip, [r5, r3]
 80062fa:	9b03      	ldr	r3, [sp, #12]
 80062fc:	3104      	adds	r1, #4
 80062fe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006302:	f1b9 0f00 	cmp.w	r9, #0
 8006306:	d021      	beq.n	800634c <__multiply+0x140>
 8006308:	46ae      	mov	lr, r5
 800630a:	f04f 0a00 	mov.w	sl, #0
 800630e:	682b      	ldr	r3, [r5, #0]
 8006310:	f104 0c14 	add.w	ip, r4, #20
 8006314:	f8bc b000 	ldrh.w	fp, [ip]
 8006318:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800631c:	b29b      	uxth	r3, r3
 800631e:	fb09 770b 	mla	r7, r9, fp, r7
 8006322:	4457      	add	r7, sl
 8006324:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006328:	f84e 3b04 	str.w	r3, [lr], #4
 800632c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006330:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006334:	f8be 3000 	ldrh.w	r3, [lr]
 8006338:	4562      	cmp	r2, ip
 800633a:	fb09 330a 	mla	r3, r9, sl, r3
 800633e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006342:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006346:	d8e5      	bhi.n	8006314 <__multiply+0x108>
 8006348:	9f01      	ldr	r7, [sp, #4]
 800634a:	51eb      	str	r3, [r5, r7]
 800634c:	3504      	adds	r5, #4
 800634e:	e79a      	b.n	8006286 <__multiply+0x7a>
 8006350:	3e01      	subs	r6, #1
 8006352:	e79c      	b.n	800628e <__multiply+0x82>
 8006354:	08008867 	.word	0x08008867
 8006358:	08008878 	.word	0x08008878

0800635c <__pow5mult>:
 800635c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006360:	4615      	mov	r5, r2
 8006362:	f012 0203 	ands.w	r2, r2, #3
 8006366:	4607      	mov	r7, r0
 8006368:	460e      	mov	r6, r1
 800636a:	d007      	beq.n	800637c <__pow5mult+0x20>
 800636c:	4c25      	ldr	r4, [pc, #148]	@ (8006404 <__pow5mult+0xa8>)
 800636e:	3a01      	subs	r2, #1
 8006370:	2300      	movs	r3, #0
 8006372:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006376:	f7ff fe57 	bl	8006028 <__multadd>
 800637a:	4606      	mov	r6, r0
 800637c:	10ad      	asrs	r5, r5, #2
 800637e:	d03d      	beq.n	80063fc <__pow5mult+0xa0>
 8006380:	69fc      	ldr	r4, [r7, #28]
 8006382:	b97c      	cbnz	r4, 80063a4 <__pow5mult+0x48>
 8006384:	2010      	movs	r0, #16
 8006386:	f7ff fd37 	bl	8005df8 <malloc>
 800638a:	4602      	mov	r2, r0
 800638c:	61f8      	str	r0, [r7, #28]
 800638e:	b928      	cbnz	r0, 800639c <__pow5mult+0x40>
 8006390:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006394:	4b1c      	ldr	r3, [pc, #112]	@ (8006408 <__pow5mult+0xac>)
 8006396:	481d      	ldr	r0, [pc, #116]	@ (800640c <__pow5mult+0xb0>)
 8006398:	f001 fb58 	bl	8007a4c <__assert_func>
 800639c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063a0:	6004      	str	r4, [r0, #0]
 80063a2:	60c4      	str	r4, [r0, #12]
 80063a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80063a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80063ac:	b94c      	cbnz	r4, 80063c2 <__pow5mult+0x66>
 80063ae:	f240 2171 	movw	r1, #625	@ 0x271
 80063b2:	4638      	mov	r0, r7
 80063b4:	f7ff ff14 	bl	80061e0 <__i2b>
 80063b8:	2300      	movs	r3, #0
 80063ba:	4604      	mov	r4, r0
 80063bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80063c0:	6003      	str	r3, [r0, #0]
 80063c2:	f04f 0900 	mov.w	r9, #0
 80063c6:	07eb      	lsls	r3, r5, #31
 80063c8:	d50a      	bpl.n	80063e0 <__pow5mult+0x84>
 80063ca:	4631      	mov	r1, r6
 80063cc:	4622      	mov	r2, r4
 80063ce:	4638      	mov	r0, r7
 80063d0:	f7ff ff1c 	bl	800620c <__multiply>
 80063d4:	4680      	mov	r8, r0
 80063d6:	4631      	mov	r1, r6
 80063d8:	4638      	mov	r0, r7
 80063da:	f7ff fe03 	bl	8005fe4 <_Bfree>
 80063de:	4646      	mov	r6, r8
 80063e0:	106d      	asrs	r5, r5, #1
 80063e2:	d00b      	beq.n	80063fc <__pow5mult+0xa0>
 80063e4:	6820      	ldr	r0, [r4, #0]
 80063e6:	b938      	cbnz	r0, 80063f8 <__pow5mult+0x9c>
 80063e8:	4622      	mov	r2, r4
 80063ea:	4621      	mov	r1, r4
 80063ec:	4638      	mov	r0, r7
 80063ee:	f7ff ff0d 	bl	800620c <__multiply>
 80063f2:	6020      	str	r0, [r4, #0]
 80063f4:	f8c0 9000 	str.w	r9, [r0]
 80063f8:	4604      	mov	r4, r0
 80063fa:	e7e4      	b.n	80063c6 <__pow5mult+0x6a>
 80063fc:	4630      	mov	r0, r6
 80063fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006402:	bf00      	nop
 8006404:	080088d4 	.word	0x080088d4
 8006408:	080087f8 	.word	0x080087f8
 800640c:	08008878 	.word	0x08008878

08006410 <__lshift>:
 8006410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006414:	460c      	mov	r4, r1
 8006416:	4607      	mov	r7, r0
 8006418:	4691      	mov	r9, r2
 800641a:	6923      	ldr	r3, [r4, #16]
 800641c:	6849      	ldr	r1, [r1, #4]
 800641e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006422:	68a3      	ldr	r3, [r4, #8]
 8006424:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006428:	f108 0601 	add.w	r6, r8, #1
 800642c:	42b3      	cmp	r3, r6
 800642e:	db0b      	blt.n	8006448 <__lshift+0x38>
 8006430:	4638      	mov	r0, r7
 8006432:	f7ff fd97 	bl	8005f64 <_Balloc>
 8006436:	4605      	mov	r5, r0
 8006438:	b948      	cbnz	r0, 800644e <__lshift+0x3e>
 800643a:	4602      	mov	r2, r0
 800643c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006440:	4b27      	ldr	r3, [pc, #156]	@ (80064e0 <__lshift+0xd0>)
 8006442:	4828      	ldr	r0, [pc, #160]	@ (80064e4 <__lshift+0xd4>)
 8006444:	f001 fb02 	bl	8007a4c <__assert_func>
 8006448:	3101      	adds	r1, #1
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	e7ee      	b.n	800642c <__lshift+0x1c>
 800644e:	2300      	movs	r3, #0
 8006450:	f100 0114 	add.w	r1, r0, #20
 8006454:	f100 0210 	add.w	r2, r0, #16
 8006458:	4618      	mov	r0, r3
 800645a:	4553      	cmp	r3, sl
 800645c:	db33      	blt.n	80064c6 <__lshift+0xb6>
 800645e:	6920      	ldr	r0, [r4, #16]
 8006460:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006464:	f104 0314 	add.w	r3, r4, #20
 8006468:	f019 091f 	ands.w	r9, r9, #31
 800646c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006470:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006474:	d02b      	beq.n	80064ce <__lshift+0xbe>
 8006476:	468a      	mov	sl, r1
 8006478:	2200      	movs	r2, #0
 800647a:	f1c9 0e20 	rsb	lr, r9, #32
 800647e:	6818      	ldr	r0, [r3, #0]
 8006480:	fa00 f009 	lsl.w	r0, r0, r9
 8006484:	4310      	orrs	r0, r2
 8006486:	f84a 0b04 	str.w	r0, [sl], #4
 800648a:	f853 2b04 	ldr.w	r2, [r3], #4
 800648e:	459c      	cmp	ip, r3
 8006490:	fa22 f20e 	lsr.w	r2, r2, lr
 8006494:	d8f3      	bhi.n	800647e <__lshift+0x6e>
 8006496:	ebac 0304 	sub.w	r3, ip, r4
 800649a:	3b15      	subs	r3, #21
 800649c:	f023 0303 	bic.w	r3, r3, #3
 80064a0:	3304      	adds	r3, #4
 80064a2:	f104 0015 	add.w	r0, r4, #21
 80064a6:	4584      	cmp	ip, r0
 80064a8:	bf38      	it	cc
 80064aa:	2304      	movcc	r3, #4
 80064ac:	50ca      	str	r2, [r1, r3]
 80064ae:	b10a      	cbz	r2, 80064b4 <__lshift+0xa4>
 80064b0:	f108 0602 	add.w	r6, r8, #2
 80064b4:	3e01      	subs	r6, #1
 80064b6:	4638      	mov	r0, r7
 80064b8:	4621      	mov	r1, r4
 80064ba:	612e      	str	r6, [r5, #16]
 80064bc:	f7ff fd92 	bl	8005fe4 <_Bfree>
 80064c0:	4628      	mov	r0, r5
 80064c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80064ca:	3301      	adds	r3, #1
 80064cc:	e7c5      	b.n	800645a <__lshift+0x4a>
 80064ce:	3904      	subs	r1, #4
 80064d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80064d4:	459c      	cmp	ip, r3
 80064d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80064da:	d8f9      	bhi.n	80064d0 <__lshift+0xc0>
 80064dc:	e7ea      	b.n	80064b4 <__lshift+0xa4>
 80064de:	bf00      	nop
 80064e0:	08008867 	.word	0x08008867
 80064e4:	08008878 	.word	0x08008878

080064e8 <__mcmp>:
 80064e8:	4603      	mov	r3, r0
 80064ea:	690a      	ldr	r2, [r1, #16]
 80064ec:	6900      	ldr	r0, [r0, #16]
 80064ee:	b530      	push	{r4, r5, lr}
 80064f0:	1a80      	subs	r0, r0, r2
 80064f2:	d10e      	bne.n	8006512 <__mcmp+0x2a>
 80064f4:	3314      	adds	r3, #20
 80064f6:	3114      	adds	r1, #20
 80064f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80064fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006500:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006504:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006508:	4295      	cmp	r5, r2
 800650a:	d003      	beq.n	8006514 <__mcmp+0x2c>
 800650c:	d205      	bcs.n	800651a <__mcmp+0x32>
 800650e:	f04f 30ff 	mov.w	r0, #4294967295
 8006512:	bd30      	pop	{r4, r5, pc}
 8006514:	42a3      	cmp	r3, r4
 8006516:	d3f3      	bcc.n	8006500 <__mcmp+0x18>
 8006518:	e7fb      	b.n	8006512 <__mcmp+0x2a>
 800651a:	2001      	movs	r0, #1
 800651c:	e7f9      	b.n	8006512 <__mcmp+0x2a>
	...

08006520 <__mdiff>:
 8006520:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006524:	4689      	mov	r9, r1
 8006526:	4606      	mov	r6, r0
 8006528:	4611      	mov	r1, r2
 800652a:	4648      	mov	r0, r9
 800652c:	4614      	mov	r4, r2
 800652e:	f7ff ffdb 	bl	80064e8 <__mcmp>
 8006532:	1e05      	subs	r5, r0, #0
 8006534:	d112      	bne.n	800655c <__mdiff+0x3c>
 8006536:	4629      	mov	r1, r5
 8006538:	4630      	mov	r0, r6
 800653a:	f7ff fd13 	bl	8005f64 <_Balloc>
 800653e:	4602      	mov	r2, r0
 8006540:	b928      	cbnz	r0, 800654e <__mdiff+0x2e>
 8006542:	f240 2137 	movw	r1, #567	@ 0x237
 8006546:	4b3e      	ldr	r3, [pc, #248]	@ (8006640 <__mdiff+0x120>)
 8006548:	483e      	ldr	r0, [pc, #248]	@ (8006644 <__mdiff+0x124>)
 800654a:	f001 fa7f 	bl	8007a4c <__assert_func>
 800654e:	2301      	movs	r3, #1
 8006550:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006554:	4610      	mov	r0, r2
 8006556:	b003      	add	sp, #12
 8006558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800655c:	bfbc      	itt	lt
 800655e:	464b      	movlt	r3, r9
 8006560:	46a1      	movlt	r9, r4
 8006562:	4630      	mov	r0, r6
 8006564:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006568:	bfba      	itte	lt
 800656a:	461c      	movlt	r4, r3
 800656c:	2501      	movlt	r5, #1
 800656e:	2500      	movge	r5, #0
 8006570:	f7ff fcf8 	bl	8005f64 <_Balloc>
 8006574:	4602      	mov	r2, r0
 8006576:	b918      	cbnz	r0, 8006580 <__mdiff+0x60>
 8006578:	f240 2145 	movw	r1, #581	@ 0x245
 800657c:	4b30      	ldr	r3, [pc, #192]	@ (8006640 <__mdiff+0x120>)
 800657e:	e7e3      	b.n	8006548 <__mdiff+0x28>
 8006580:	f100 0b14 	add.w	fp, r0, #20
 8006584:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006588:	f109 0310 	add.w	r3, r9, #16
 800658c:	60c5      	str	r5, [r0, #12]
 800658e:	f04f 0c00 	mov.w	ip, #0
 8006592:	f109 0514 	add.w	r5, r9, #20
 8006596:	46d9      	mov	r9, fp
 8006598:	6926      	ldr	r6, [r4, #16]
 800659a:	f104 0e14 	add.w	lr, r4, #20
 800659e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80065a2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80065a6:	9301      	str	r3, [sp, #4]
 80065a8:	9b01      	ldr	r3, [sp, #4]
 80065aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80065ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80065b2:	b281      	uxth	r1, r0
 80065b4:	9301      	str	r3, [sp, #4]
 80065b6:	fa1f f38a 	uxth.w	r3, sl
 80065ba:	1a5b      	subs	r3, r3, r1
 80065bc:	0c00      	lsrs	r0, r0, #16
 80065be:	4463      	add	r3, ip
 80065c0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80065c4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80065ce:	4576      	cmp	r6, lr
 80065d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065d4:	f849 3b04 	str.w	r3, [r9], #4
 80065d8:	d8e6      	bhi.n	80065a8 <__mdiff+0x88>
 80065da:	1b33      	subs	r3, r6, r4
 80065dc:	3b15      	subs	r3, #21
 80065de:	f023 0303 	bic.w	r3, r3, #3
 80065e2:	3415      	adds	r4, #21
 80065e4:	3304      	adds	r3, #4
 80065e6:	42a6      	cmp	r6, r4
 80065e8:	bf38      	it	cc
 80065ea:	2304      	movcc	r3, #4
 80065ec:	441d      	add	r5, r3
 80065ee:	445b      	add	r3, fp
 80065f0:	461e      	mov	r6, r3
 80065f2:	462c      	mov	r4, r5
 80065f4:	4544      	cmp	r4, r8
 80065f6:	d30e      	bcc.n	8006616 <__mdiff+0xf6>
 80065f8:	f108 0103 	add.w	r1, r8, #3
 80065fc:	1b49      	subs	r1, r1, r5
 80065fe:	f021 0103 	bic.w	r1, r1, #3
 8006602:	3d03      	subs	r5, #3
 8006604:	45a8      	cmp	r8, r5
 8006606:	bf38      	it	cc
 8006608:	2100      	movcc	r1, #0
 800660a:	440b      	add	r3, r1
 800660c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006610:	b199      	cbz	r1, 800663a <__mdiff+0x11a>
 8006612:	6117      	str	r7, [r2, #16]
 8006614:	e79e      	b.n	8006554 <__mdiff+0x34>
 8006616:	46e6      	mov	lr, ip
 8006618:	f854 1b04 	ldr.w	r1, [r4], #4
 800661c:	fa1f fc81 	uxth.w	ip, r1
 8006620:	44f4      	add	ip, lr
 8006622:	0c08      	lsrs	r0, r1, #16
 8006624:	4471      	add	r1, lr
 8006626:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800662a:	b289      	uxth	r1, r1
 800662c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006630:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006634:	f846 1b04 	str.w	r1, [r6], #4
 8006638:	e7dc      	b.n	80065f4 <__mdiff+0xd4>
 800663a:	3f01      	subs	r7, #1
 800663c:	e7e6      	b.n	800660c <__mdiff+0xec>
 800663e:	bf00      	nop
 8006640:	08008867 	.word	0x08008867
 8006644:	08008878 	.word	0x08008878

08006648 <__ulp>:
 8006648:	4b0e      	ldr	r3, [pc, #56]	@ (8006684 <__ulp+0x3c>)
 800664a:	400b      	ands	r3, r1
 800664c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006650:	2b00      	cmp	r3, #0
 8006652:	dc08      	bgt.n	8006666 <__ulp+0x1e>
 8006654:	425b      	negs	r3, r3
 8006656:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800665a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800665e:	da04      	bge.n	800666a <__ulp+0x22>
 8006660:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006664:	4113      	asrs	r3, r2
 8006666:	2200      	movs	r2, #0
 8006668:	e008      	b.n	800667c <__ulp+0x34>
 800666a:	f1a2 0314 	sub.w	r3, r2, #20
 800666e:	2b1e      	cmp	r3, #30
 8006670:	bfd6      	itet	le
 8006672:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006676:	2201      	movgt	r2, #1
 8006678:	40da      	lsrle	r2, r3
 800667a:	2300      	movs	r3, #0
 800667c:	4619      	mov	r1, r3
 800667e:	4610      	mov	r0, r2
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	7ff00000 	.word	0x7ff00000

08006688 <__b2d>:
 8006688:	6902      	ldr	r2, [r0, #16]
 800668a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668c:	f100 0614 	add.w	r6, r0, #20
 8006690:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006694:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006698:	4f1e      	ldr	r7, [pc, #120]	@ (8006714 <__b2d+0x8c>)
 800669a:	4620      	mov	r0, r4
 800669c:	f7ff fd54 	bl	8006148 <__hi0bits>
 80066a0:	4603      	mov	r3, r0
 80066a2:	f1c0 0020 	rsb	r0, r0, #32
 80066a6:	2b0a      	cmp	r3, #10
 80066a8:	f1a2 0504 	sub.w	r5, r2, #4
 80066ac:	6008      	str	r0, [r1, #0]
 80066ae:	dc12      	bgt.n	80066d6 <__b2d+0x4e>
 80066b0:	42ae      	cmp	r6, r5
 80066b2:	bf2c      	ite	cs
 80066b4:	2200      	movcs	r2, #0
 80066b6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80066ba:	f1c3 0c0b 	rsb	ip, r3, #11
 80066be:	3315      	adds	r3, #21
 80066c0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80066c4:	fa04 f303 	lsl.w	r3, r4, r3
 80066c8:	fa22 f20c 	lsr.w	r2, r2, ip
 80066cc:	ea4e 0107 	orr.w	r1, lr, r7
 80066d0:	431a      	orrs	r2, r3
 80066d2:	4610      	mov	r0, r2
 80066d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066d6:	42ae      	cmp	r6, r5
 80066d8:	bf36      	itet	cc
 80066da:	f1a2 0508 	subcc.w	r5, r2, #8
 80066de:	2200      	movcs	r2, #0
 80066e0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80066e4:	3b0b      	subs	r3, #11
 80066e6:	d012      	beq.n	800670e <__b2d+0x86>
 80066e8:	f1c3 0720 	rsb	r7, r3, #32
 80066ec:	fa22 f107 	lsr.w	r1, r2, r7
 80066f0:	409c      	lsls	r4, r3
 80066f2:	430c      	orrs	r4, r1
 80066f4:	42b5      	cmp	r5, r6
 80066f6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80066fa:	bf94      	ite	ls
 80066fc:	2400      	movls	r4, #0
 80066fe:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006702:	409a      	lsls	r2, r3
 8006704:	40fc      	lsrs	r4, r7
 8006706:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800670a:	4322      	orrs	r2, r4
 800670c:	e7e1      	b.n	80066d2 <__b2d+0x4a>
 800670e:	ea44 0107 	orr.w	r1, r4, r7
 8006712:	e7de      	b.n	80066d2 <__b2d+0x4a>
 8006714:	3ff00000 	.word	0x3ff00000

08006718 <__d2b>:
 8006718:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800671c:	2101      	movs	r1, #1
 800671e:	4690      	mov	r8, r2
 8006720:	4699      	mov	r9, r3
 8006722:	9e08      	ldr	r6, [sp, #32]
 8006724:	f7ff fc1e 	bl	8005f64 <_Balloc>
 8006728:	4604      	mov	r4, r0
 800672a:	b930      	cbnz	r0, 800673a <__d2b+0x22>
 800672c:	4602      	mov	r2, r0
 800672e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006732:	4b23      	ldr	r3, [pc, #140]	@ (80067c0 <__d2b+0xa8>)
 8006734:	4823      	ldr	r0, [pc, #140]	@ (80067c4 <__d2b+0xac>)
 8006736:	f001 f989 	bl	8007a4c <__assert_func>
 800673a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800673e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006742:	b10d      	cbz	r5, 8006748 <__d2b+0x30>
 8006744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006748:	9301      	str	r3, [sp, #4]
 800674a:	f1b8 0300 	subs.w	r3, r8, #0
 800674e:	d024      	beq.n	800679a <__d2b+0x82>
 8006750:	4668      	mov	r0, sp
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	f7ff fd17 	bl	8006186 <__lo0bits>
 8006758:	e9dd 1200 	ldrd	r1, r2, [sp]
 800675c:	b1d8      	cbz	r0, 8006796 <__d2b+0x7e>
 800675e:	f1c0 0320 	rsb	r3, r0, #32
 8006762:	fa02 f303 	lsl.w	r3, r2, r3
 8006766:	430b      	orrs	r3, r1
 8006768:	40c2      	lsrs	r2, r0
 800676a:	6163      	str	r3, [r4, #20]
 800676c:	9201      	str	r2, [sp, #4]
 800676e:	9b01      	ldr	r3, [sp, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	bf0c      	ite	eq
 8006774:	2201      	moveq	r2, #1
 8006776:	2202      	movne	r2, #2
 8006778:	61a3      	str	r3, [r4, #24]
 800677a:	6122      	str	r2, [r4, #16]
 800677c:	b1ad      	cbz	r5, 80067aa <__d2b+0x92>
 800677e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006782:	4405      	add	r5, r0
 8006784:	6035      	str	r5, [r6, #0]
 8006786:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800678a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678c:	6018      	str	r0, [r3, #0]
 800678e:	4620      	mov	r0, r4
 8006790:	b002      	add	sp, #8
 8006792:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006796:	6161      	str	r1, [r4, #20]
 8006798:	e7e9      	b.n	800676e <__d2b+0x56>
 800679a:	a801      	add	r0, sp, #4
 800679c:	f7ff fcf3 	bl	8006186 <__lo0bits>
 80067a0:	9b01      	ldr	r3, [sp, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	6163      	str	r3, [r4, #20]
 80067a6:	3020      	adds	r0, #32
 80067a8:	e7e7      	b.n	800677a <__d2b+0x62>
 80067aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80067ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80067b2:	6030      	str	r0, [r6, #0]
 80067b4:	6918      	ldr	r0, [r3, #16]
 80067b6:	f7ff fcc7 	bl	8006148 <__hi0bits>
 80067ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80067be:	e7e4      	b.n	800678a <__d2b+0x72>
 80067c0:	08008867 	.word	0x08008867
 80067c4:	08008878 	.word	0x08008878

080067c8 <__ratio>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	b085      	sub	sp, #20
 80067ce:	e9cd 1000 	strd	r1, r0, [sp]
 80067d2:	a902      	add	r1, sp, #8
 80067d4:	f7ff ff58 	bl	8006688 <__b2d>
 80067d8:	468b      	mov	fp, r1
 80067da:	4606      	mov	r6, r0
 80067dc:	460f      	mov	r7, r1
 80067de:	9800      	ldr	r0, [sp, #0]
 80067e0:	a903      	add	r1, sp, #12
 80067e2:	f7ff ff51 	bl	8006688 <__b2d>
 80067e6:	460d      	mov	r5, r1
 80067e8:	9b01      	ldr	r3, [sp, #4]
 80067ea:	4689      	mov	r9, r1
 80067ec:	6919      	ldr	r1, [r3, #16]
 80067ee:	9b00      	ldr	r3, [sp, #0]
 80067f0:	4604      	mov	r4, r0
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	4630      	mov	r0, r6
 80067f6:	1ac9      	subs	r1, r1, r3
 80067f8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80067fc:	1a9b      	subs	r3, r3, r2
 80067fe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006802:	2b00      	cmp	r3, #0
 8006804:	bfcd      	iteet	gt
 8006806:	463a      	movgt	r2, r7
 8006808:	462a      	movle	r2, r5
 800680a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800680e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006812:	bfd8      	it	le
 8006814:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006818:	464b      	mov	r3, r9
 800681a:	4622      	mov	r2, r4
 800681c:	4659      	mov	r1, fp
 800681e:	f7f9 ff85 	bl	800072c <__aeabi_ddiv>
 8006822:	b005      	add	sp, #20
 8006824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006828 <__copybits>:
 8006828:	3901      	subs	r1, #1
 800682a:	b570      	push	{r4, r5, r6, lr}
 800682c:	1149      	asrs	r1, r1, #5
 800682e:	6914      	ldr	r4, [r2, #16]
 8006830:	3101      	adds	r1, #1
 8006832:	f102 0314 	add.w	r3, r2, #20
 8006836:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800683a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800683e:	1f05      	subs	r5, r0, #4
 8006840:	42a3      	cmp	r3, r4
 8006842:	d30c      	bcc.n	800685e <__copybits+0x36>
 8006844:	1aa3      	subs	r3, r4, r2
 8006846:	3b11      	subs	r3, #17
 8006848:	f023 0303 	bic.w	r3, r3, #3
 800684c:	3211      	adds	r2, #17
 800684e:	42a2      	cmp	r2, r4
 8006850:	bf88      	it	hi
 8006852:	2300      	movhi	r3, #0
 8006854:	4418      	add	r0, r3
 8006856:	2300      	movs	r3, #0
 8006858:	4288      	cmp	r0, r1
 800685a:	d305      	bcc.n	8006868 <__copybits+0x40>
 800685c:	bd70      	pop	{r4, r5, r6, pc}
 800685e:	f853 6b04 	ldr.w	r6, [r3], #4
 8006862:	f845 6f04 	str.w	r6, [r5, #4]!
 8006866:	e7eb      	b.n	8006840 <__copybits+0x18>
 8006868:	f840 3b04 	str.w	r3, [r0], #4
 800686c:	e7f4      	b.n	8006858 <__copybits+0x30>

0800686e <__any_on>:
 800686e:	f100 0214 	add.w	r2, r0, #20
 8006872:	6900      	ldr	r0, [r0, #16]
 8006874:	114b      	asrs	r3, r1, #5
 8006876:	4298      	cmp	r0, r3
 8006878:	b510      	push	{r4, lr}
 800687a:	db11      	blt.n	80068a0 <__any_on+0x32>
 800687c:	dd0a      	ble.n	8006894 <__any_on+0x26>
 800687e:	f011 011f 	ands.w	r1, r1, #31
 8006882:	d007      	beq.n	8006894 <__any_on+0x26>
 8006884:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006888:	fa24 f001 	lsr.w	r0, r4, r1
 800688c:	fa00 f101 	lsl.w	r1, r0, r1
 8006890:	428c      	cmp	r4, r1
 8006892:	d10b      	bne.n	80068ac <__any_on+0x3e>
 8006894:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006898:	4293      	cmp	r3, r2
 800689a:	d803      	bhi.n	80068a4 <__any_on+0x36>
 800689c:	2000      	movs	r0, #0
 800689e:	bd10      	pop	{r4, pc}
 80068a0:	4603      	mov	r3, r0
 80068a2:	e7f7      	b.n	8006894 <__any_on+0x26>
 80068a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80068a8:	2900      	cmp	r1, #0
 80068aa:	d0f5      	beq.n	8006898 <__any_on+0x2a>
 80068ac:	2001      	movs	r0, #1
 80068ae:	e7f6      	b.n	800689e <__any_on+0x30>

080068b0 <sulp>:
 80068b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b4:	460f      	mov	r7, r1
 80068b6:	4690      	mov	r8, r2
 80068b8:	f7ff fec6 	bl	8006648 <__ulp>
 80068bc:	4604      	mov	r4, r0
 80068be:	460d      	mov	r5, r1
 80068c0:	f1b8 0f00 	cmp.w	r8, #0
 80068c4:	d011      	beq.n	80068ea <sulp+0x3a>
 80068c6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80068ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	dd0b      	ble.n	80068ea <sulp+0x3a>
 80068d2:	2400      	movs	r4, #0
 80068d4:	051b      	lsls	r3, r3, #20
 80068d6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80068da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80068de:	4622      	mov	r2, r4
 80068e0:	462b      	mov	r3, r5
 80068e2:	f7f9 fdf9 	bl	80004d8 <__aeabi_dmul>
 80068e6:	4604      	mov	r4, r0
 80068e8:	460d      	mov	r5, r1
 80068ea:	4620      	mov	r0, r4
 80068ec:	4629      	mov	r1, r5
 80068ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068f2:	0000      	movs	r0, r0
 80068f4:	0000      	movs	r0, r0
	...

080068f8 <_strtod_l>:
 80068f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fc:	b09f      	sub	sp, #124	@ 0x7c
 80068fe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006900:	2200      	movs	r2, #0
 8006902:	460c      	mov	r4, r1
 8006904:	921a      	str	r2, [sp, #104]	@ 0x68
 8006906:	f04f 0a00 	mov.w	sl, #0
 800690a:	f04f 0b00 	mov.w	fp, #0
 800690e:	460a      	mov	r2, r1
 8006910:	9005      	str	r0, [sp, #20]
 8006912:	9219      	str	r2, [sp, #100]	@ 0x64
 8006914:	7811      	ldrb	r1, [r2, #0]
 8006916:	292b      	cmp	r1, #43	@ 0x2b
 8006918:	d048      	beq.n	80069ac <_strtod_l+0xb4>
 800691a:	d836      	bhi.n	800698a <_strtod_l+0x92>
 800691c:	290d      	cmp	r1, #13
 800691e:	d830      	bhi.n	8006982 <_strtod_l+0x8a>
 8006920:	2908      	cmp	r1, #8
 8006922:	d830      	bhi.n	8006986 <_strtod_l+0x8e>
 8006924:	2900      	cmp	r1, #0
 8006926:	d039      	beq.n	800699c <_strtod_l+0xa4>
 8006928:	2200      	movs	r2, #0
 800692a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800692c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800692e:	782a      	ldrb	r2, [r5, #0]
 8006930:	2a30      	cmp	r2, #48	@ 0x30
 8006932:	f040 80b1 	bne.w	8006a98 <_strtod_l+0x1a0>
 8006936:	786a      	ldrb	r2, [r5, #1]
 8006938:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800693c:	2a58      	cmp	r2, #88	@ 0x58
 800693e:	d16c      	bne.n	8006a1a <_strtod_l+0x122>
 8006940:	9302      	str	r3, [sp, #8]
 8006942:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006944:	4a8e      	ldr	r2, [pc, #568]	@ (8006b80 <_strtod_l+0x288>)
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	ab1a      	add	r3, sp, #104	@ 0x68
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	9805      	ldr	r0, [sp, #20]
 800694e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006950:	a919      	add	r1, sp, #100	@ 0x64
 8006952:	f001 f915 	bl	8007b80 <__gethex>
 8006956:	f010 060f 	ands.w	r6, r0, #15
 800695a:	4604      	mov	r4, r0
 800695c:	d005      	beq.n	800696a <_strtod_l+0x72>
 800695e:	2e06      	cmp	r6, #6
 8006960:	d126      	bne.n	80069b0 <_strtod_l+0xb8>
 8006962:	2300      	movs	r3, #0
 8006964:	3501      	adds	r5, #1
 8006966:	9519      	str	r5, [sp, #100]	@ 0x64
 8006968:	930b      	str	r3, [sp, #44]	@ 0x2c
 800696a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800696c:	2b00      	cmp	r3, #0
 800696e:	f040 8584 	bne.w	800747a <_strtod_l+0xb82>
 8006972:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006974:	b1bb      	cbz	r3, 80069a6 <_strtod_l+0xae>
 8006976:	4650      	mov	r0, sl
 8006978:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800697c:	b01f      	add	sp, #124	@ 0x7c
 800697e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006982:	2920      	cmp	r1, #32
 8006984:	d1d0      	bne.n	8006928 <_strtod_l+0x30>
 8006986:	3201      	adds	r2, #1
 8006988:	e7c3      	b.n	8006912 <_strtod_l+0x1a>
 800698a:	292d      	cmp	r1, #45	@ 0x2d
 800698c:	d1cc      	bne.n	8006928 <_strtod_l+0x30>
 800698e:	2101      	movs	r1, #1
 8006990:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006992:	1c51      	adds	r1, r2, #1
 8006994:	9119      	str	r1, [sp, #100]	@ 0x64
 8006996:	7852      	ldrb	r2, [r2, #1]
 8006998:	2a00      	cmp	r2, #0
 800699a:	d1c7      	bne.n	800692c <_strtod_l+0x34>
 800699c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800699e:	9419      	str	r4, [sp, #100]	@ 0x64
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f040 8568 	bne.w	8007476 <_strtod_l+0xb7e>
 80069a6:	4650      	mov	r0, sl
 80069a8:	4659      	mov	r1, fp
 80069aa:	e7e7      	b.n	800697c <_strtod_l+0x84>
 80069ac:	2100      	movs	r1, #0
 80069ae:	e7ef      	b.n	8006990 <_strtod_l+0x98>
 80069b0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80069b2:	b13a      	cbz	r2, 80069c4 <_strtod_l+0xcc>
 80069b4:	2135      	movs	r1, #53	@ 0x35
 80069b6:	a81c      	add	r0, sp, #112	@ 0x70
 80069b8:	f7ff ff36 	bl	8006828 <__copybits>
 80069bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80069be:	9805      	ldr	r0, [sp, #20]
 80069c0:	f7ff fb10 	bl	8005fe4 <_Bfree>
 80069c4:	3e01      	subs	r6, #1
 80069c6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80069c8:	2e04      	cmp	r6, #4
 80069ca:	d806      	bhi.n	80069da <_strtod_l+0xe2>
 80069cc:	e8df f006 	tbb	[pc, r6]
 80069d0:	201d0314 	.word	0x201d0314
 80069d4:	14          	.byte	0x14
 80069d5:	00          	.byte	0x00
 80069d6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80069da:	05e1      	lsls	r1, r4, #23
 80069dc:	bf48      	it	mi
 80069de:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80069e2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069e6:	0d1b      	lsrs	r3, r3, #20
 80069e8:	051b      	lsls	r3, r3, #20
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1bd      	bne.n	800696a <_strtod_l+0x72>
 80069ee:	f7fe fb2b 	bl	8005048 <__errno>
 80069f2:	2322      	movs	r3, #34	@ 0x22
 80069f4:	6003      	str	r3, [r0, #0]
 80069f6:	e7b8      	b.n	800696a <_strtod_l+0x72>
 80069f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80069fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006a00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006a04:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006a08:	e7e7      	b.n	80069da <_strtod_l+0xe2>
 8006a0a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006b84 <_strtod_l+0x28c>
 8006a0e:	e7e4      	b.n	80069da <_strtod_l+0xe2>
 8006a10:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006a14:	f04f 3aff 	mov.w	sl, #4294967295
 8006a18:	e7df      	b.n	80069da <_strtod_l+0xe2>
 8006a1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a1c:	1c5a      	adds	r2, r3, #1
 8006a1e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a20:	785b      	ldrb	r3, [r3, #1]
 8006a22:	2b30      	cmp	r3, #48	@ 0x30
 8006a24:	d0f9      	beq.n	8006a1a <_strtod_l+0x122>
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d09f      	beq.n	800696a <_strtod_l+0x72>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a30:	220a      	movs	r2, #10
 8006a32:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a34:	2300      	movs	r3, #0
 8006a36:	461f      	mov	r7, r3
 8006a38:	9308      	str	r3, [sp, #32]
 8006a3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006a3e:	7805      	ldrb	r5, [r0, #0]
 8006a40:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006a44:	b2d9      	uxtb	r1, r3
 8006a46:	2909      	cmp	r1, #9
 8006a48:	d928      	bls.n	8006a9c <_strtod_l+0x1a4>
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	494e      	ldr	r1, [pc, #312]	@ (8006b88 <_strtod_l+0x290>)
 8006a4e:	f000 ffc7 	bl	80079e0 <strncmp>
 8006a52:	2800      	cmp	r0, #0
 8006a54:	d032      	beq.n	8006abc <_strtod_l+0x1c4>
 8006a56:	2000      	movs	r0, #0
 8006a58:	462a      	mov	r2, r5
 8006a5a:	4681      	mov	r9, r0
 8006a5c:	463d      	mov	r5, r7
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2a65      	cmp	r2, #101	@ 0x65
 8006a62:	d001      	beq.n	8006a68 <_strtod_l+0x170>
 8006a64:	2a45      	cmp	r2, #69	@ 0x45
 8006a66:	d114      	bne.n	8006a92 <_strtod_l+0x19a>
 8006a68:	b91d      	cbnz	r5, 8006a72 <_strtod_l+0x17a>
 8006a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a6c:	4302      	orrs	r2, r0
 8006a6e:	d095      	beq.n	800699c <_strtod_l+0xa4>
 8006a70:	2500      	movs	r5, #0
 8006a72:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006a74:	1c62      	adds	r2, r4, #1
 8006a76:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a78:	7862      	ldrb	r2, [r4, #1]
 8006a7a:	2a2b      	cmp	r2, #43	@ 0x2b
 8006a7c:	d077      	beq.n	8006b6e <_strtod_l+0x276>
 8006a7e:	2a2d      	cmp	r2, #45	@ 0x2d
 8006a80:	d07b      	beq.n	8006b7a <_strtod_l+0x282>
 8006a82:	f04f 0c00 	mov.w	ip, #0
 8006a86:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006a8a:	2909      	cmp	r1, #9
 8006a8c:	f240 8082 	bls.w	8006b94 <_strtod_l+0x29c>
 8006a90:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a92:	f04f 0800 	mov.w	r8, #0
 8006a96:	e0a2      	b.n	8006bde <_strtod_l+0x2e6>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	e7c7      	b.n	8006a2c <_strtod_l+0x134>
 8006a9c:	2f08      	cmp	r7, #8
 8006a9e:	bfd5      	itete	le
 8006aa0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006aa2:	9908      	ldrgt	r1, [sp, #32]
 8006aa4:	fb02 3301 	mlale	r3, r2, r1, r3
 8006aa8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006aac:	f100 0001 	add.w	r0, r0, #1
 8006ab0:	bfd4      	ite	le
 8006ab2:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006ab4:	9308      	strgt	r3, [sp, #32]
 8006ab6:	3701      	adds	r7, #1
 8006ab8:	9019      	str	r0, [sp, #100]	@ 0x64
 8006aba:	e7bf      	b.n	8006a3c <_strtod_l+0x144>
 8006abc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ac2:	785a      	ldrb	r2, [r3, #1]
 8006ac4:	b37f      	cbz	r7, 8006b26 <_strtod_l+0x22e>
 8006ac6:	4681      	mov	r9, r0
 8006ac8:	463d      	mov	r5, r7
 8006aca:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006ace:	2b09      	cmp	r3, #9
 8006ad0:	d912      	bls.n	8006af8 <_strtod_l+0x200>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e7c4      	b.n	8006a60 <_strtod_l+0x168>
 8006ad6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ad8:	3001      	adds	r0, #1
 8006ada:	1c5a      	adds	r2, r3, #1
 8006adc:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ade:	785a      	ldrb	r2, [r3, #1]
 8006ae0:	2a30      	cmp	r2, #48	@ 0x30
 8006ae2:	d0f8      	beq.n	8006ad6 <_strtod_l+0x1de>
 8006ae4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ae8:	2b08      	cmp	r3, #8
 8006aea:	f200 84cb 	bhi.w	8007484 <_strtod_l+0xb8c>
 8006aee:	4681      	mov	r9, r0
 8006af0:	2000      	movs	r0, #0
 8006af2:	4605      	mov	r5, r0
 8006af4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006af6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006af8:	3a30      	subs	r2, #48	@ 0x30
 8006afa:	f100 0301 	add.w	r3, r0, #1
 8006afe:	d02a      	beq.n	8006b56 <_strtod_l+0x25e>
 8006b00:	4499      	add	r9, r3
 8006b02:	210a      	movs	r1, #10
 8006b04:	462b      	mov	r3, r5
 8006b06:	eb00 0c05 	add.w	ip, r0, r5
 8006b0a:	4563      	cmp	r3, ip
 8006b0c:	d10d      	bne.n	8006b2a <_strtod_l+0x232>
 8006b0e:	1c69      	adds	r1, r5, #1
 8006b10:	4401      	add	r1, r0
 8006b12:	4428      	add	r0, r5
 8006b14:	2808      	cmp	r0, #8
 8006b16:	dc16      	bgt.n	8006b46 <_strtod_l+0x24e>
 8006b18:	230a      	movs	r3, #10
 8006b1a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006b1c:	fb03 2300 	mla	r3, r3, r0, r2
 8006b20:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b22:	2300      	movs	r3, #0
 8006b24:	e018      	b.n	8006b58 <_strtod_l+0x260>
 8006b26:	4638      	mov	r0, r7
 8006b28:	e7da      	b.n	8006ae0 <_strtod_l+0x1e8>
 8006b2a:	2b08      	cmp	r3, #8
 8006b2c:	f103 0301 	add.w	r3, r3, #1
 8006b30:	dc03      	bgt.n	8006b3a <_strtod_l+0x242>
 8006b32:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006b34:	434e      	muls	r6, r1
 8006b36:	960a      	str	r6, [sp, #40]	@ 0x28
 8006b38:	e7e7      	b.n	8006b0a <_strtod_l+0x212>
 8006b3a:	2b10      	cmp	r3, #16
 8006b3c:	bfde      	ittt	le
 8006b3e:	9e08      	ldrle	r6, [sp, #32]
 8006b40:	434e      	mulle	r6, r1
 8006b42:	9608      	strle	r6, [sp, #32]
 8006b44:	e7e1      	b.n	8006b0a <_strtod_l+0x212>
 8006b46:	280f      	cmp	r0, #15
 8006b48:	dceb      	bgt.n	8006b22 <_strtod_l+0x22a>
 8006b4a:	230a      	movs	r3, #10
 8006b4c:	9808      	ldr	r0, [sp, #32]
 8006b4e:	fb03 2300 	mla	r3, r3, r0, r2
 8006b52:	9308      	str	r3, [sp, #32]
 8006b54:	e7e5      	b.n	8006b22 <_strtod_l+0x22a>
 8006b56:	4629      	mov	r1, r5
 8006b58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b5a:	460d      	mov	r5, r1
 8006b5c:	1c50      	adds	r0, r2, #1
 8006b5e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b60:	7852      	ldrb	r2, [r2, #1]
 8006b62:	4618      	mov	r0, r3
 8006b64:	e7b1      	b.n	8006aca <_strtod_l+0x1d2>
 8006b66:	f04f 0900 	mov.w	r9, #0
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e77d      	b.n	8006a6a <_strtod_l+0x172>
 8006b6e:	f04f 0c00 	mov.w	ip, #0
 8006b72:	1ca2      	adds	r2, r4, #2
 8006b74:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b76:	78a2      	ldrb	r2, [r4, #2]
 8006b78:	e785      	b.n	8006a86 <_strtod_l+0x18e>
 8006b7a:	f04f 0c01 	mov.w	ip, #1
 8006b7e:	e7f8      	b.n	8006b72 <_strtod_l+0x27a>
 8006b80:	080089e8 	.word	0x080089e8
 8006b84:	7ff00000 	.word	0x7ff00000
 8006b88:	080089d0 	.word	0x080089d0
 8006b8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b8e:	1c51      	adds	r1, r2, #1
 8006b90:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b92:	7852      	ldrb	r2, [r2, #1]
 8006b94:	2a30      	cmp	r2, #48	@ 0x30
 8006b96:	d0f9      	beq.n	8006b8c <_strtod_l+0x294>
 8006b98:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006b9c:	2908      	cmp	r1, #8
 8006b9e:	f63f af78 	bhi.w	8006a92 <_strtod_l+0x19a>
 8006ba2:	f04f 080a 	mov.w	r8, #10
 8006ba6:	3a30      	subs	r2, #48	@ 0x30
 8006ba8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006baa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bac:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006bae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bb0:	1c56      	adds	r6, r2, #1
 8006bb2:	9619      	str	r6, [sp, #100]	@ 0x64
 8006bb4:	7852      	ldrb	r2, [r2, #1]
 8006bb6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006bba:	f1be 0f09 	cmp.w	lr, #9
 8006bbe:	d939      	bls.n	8006c34 <_strtod_l+0x33c>
 8006bc0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006bc2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006bc6:	1a76      	subs	r6, r6, r1
 8006bc8:	2e08      	cmp	r6, #8
 8006bca:	dc03      	bgt.n	8006bd4 <_strtod_l+0x2dc>
 8006bcc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006bce:	4588      	cmp	r8, r1
 8006bd0:	bfa8      	it	ge
 8006bd2:	4688      	movge	r8, r1
 8006bd4:	f1bc 0f00 	cmp.w	ip, #0
 8006bd8:	d001      	beq.n	8006bde <_strtod_l+0x2e6>
 8006bda:	f1c8 0800 	rsb	r8, r8, #0
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	d14e      	bne.n	8006c80 <_strtod_l+0x388>
 8006be2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006be4:	4308      	orrs	r0, r1
 8006be6:	f47f aec0 	bne.w	800696a <_strtod_l+0x72>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f47f aed6 	bne.w	800699c <_strtod_l+0xa4>
 8006bf0:	2a69      	cmp	r2, #105	@ 0x69
 8006bf2:	d028      	beq.n	8006c46 <_strtod_l+0x34e>
 8006bf4:	dc25      	bgt.n	8006c42 <_strtod_l+0x34a>
 8006bf6:	2a49      	cmp	r2, #73	@ 0x49
 8006bf8:	d025      	beq.n	8006c46 <_strtod_l+0x34e>
 8006bfa:	2a4e      	cmp	r2, #78	@ 0x4e
 8006bfc:	f47f aece 	bne.w	800699c <_strtod_l+0xa4>
 8006c00:	499a      	ldr	r1, [pc, #616]	@ (8006e6c <_strtod_l+0x574>)
 8006c02:	a819      	add	r0, sp, #100	@ 0x64
 8006c04:	f001 f9de 	bl	8007fc4 <__match>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	f43f aec7 	beq.w	800699c <_strtod_l+0xa4>
 8006c0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	2b28      	cmp	r3, #40	@ 0x28
 8006c14:	d12e      	bne.n	8006c74 <_strtod_l+0x37c>
 8006c16:	4996      	ldr	r1, [pc, #600]	@ (8006e70 <_strtod_l+0x578>)
 8006c18:	aa1c      	add	r2, sp, #112	@ 0x70
 8006c1a:	a819      	add	r0, sp, #100	@ 0x64
 8006c1c:	f001 f9e6 	bl	8007fec <__hexnan>
 8006c20:	2805      	cmp	r0, #5
 8006c22:	d127      	bne.n	8006c74 <_strtod_l+0x37c>
 8006c24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006c26:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006c2a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006c2e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006c32:	e69a      	b.n	800696a <_strtod_l+0x72>
 8006c34:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006c36:	fb08 2101 	mla	r1, r8, r1, r2
 8006c3a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006c3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c40:	e7b5      	b.n	8006bae <_strtod_l+0x2b6>
 8006c42:	2a6e      	cmp	r2, #110	@ 0x6e
 8006c44:	e7da      	b.n	8006bfc <_strtod_l+0x304>
 8006c46:	498b      	ldr	r1, [pc, #556]	@ (8006e74 <_strtod_l+0x57c>)
 8006c48:	a819      	add	r0, sp, #100	@ 0x64
 8006c4a:	f001 f9bb 	bl	8007fc4 <__match>
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	f43f aea4 	beq.w	800699c <_strtod_l+0xa4>
 8006c54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c56:	4988      	ldr	r1, [pc, #544]	@ (8006e78 <_strtod_l+0x580>)
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	a819      	add	r0, sp, #100	@ 0x64
 8006c5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c5e:	f001 f9b1 	bl	8007fc4 <__match>
 8006c62:	b910      	cbnz	r0, 8006c6a <_strtod_l+0x372>
 8006c64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c66:	3301      	adds	r3, #1
 8006c68:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c6a:	f04f 0a00 	mov.w	sl, #0
 8006c6e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006e7c <_strtod_l+0x584>
 8006c72:	e67a      	b.n	800696a <_strtod_l+0x72>
 8006c74:	4882      	ldr	r0, [pc, #520]	@ (8006e80 <_strtod_l+0x588>)
 8006c76:	f000 fee3 	bl	8007a40 <nan>
 8006c7a:	4682      	mov	sl, r0
 8006c7c:	468b      	mov	fp, r1
 8006c7e:	e674      	b.n	800696a <_strtod_l+0x72>
 8006c80:	eba8 0309 	sub.w	r3, r8, r9
 8006c84:	2f00      	cmp	r7, #0
 8006c86:	bf08      	it	eq
 8006c88:	462f      	moveq	r7, r5
 8006c8a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c8c:	2d10      	cmp	r5, #16
 8006c8e:	462c      	mov	r4, r5
 8006c90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c92:	bfa8      	it	ge
 8006c94:	2410      	movge	r4, #16
 8006c96:	f7f9 fba5 	bl	80003e4 <__aeabi_ui2d>
 8006c9a:	2d09      	cmp	r5, #9
 8006c9c:	4682      	mov	sl, r0
 8006c9e:	468b      	mov	fp, r1
 8006ca0:	dc11      	bgt.n	8006cc6 <_strtod_l+0x3ce>
 8006ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f43f ae60 	beq.w	800696a <_strtod_l+0x72>
 8006caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cac:	dd76      	ble.n	8006d9c <_strtod_l+0x4a4>
 8006cae:	2b16      	cmp	r3, #22
 8006cb0:	dc5d      	bgt.n	8006d6e <_strtod_l+0x476>
 8006cb2:	4974      	ldr	r1, [pc, #464]	@ (8006e84 <_strtod_l+0x58c>)
 8006cb4:	4652      	mov	r2, sl
 8006cb6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006cba:	465b      	mov	r3, fp
 8006cbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cc0:	f7f9 fc0a 	bl	80004d8 <__aeabi_dmul>
 8006cc4:	e7d9      	b.n	8006c7a <_strtod_l+0x382>
 8006cc6:	4b6f      	ldr	r3, [pc, #444]	@ (8006e84 <_strtod_l+0x58c>)
 8006cc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ccc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006cd0:	f7f9 fc02 	bl	80004d8 <__aeabi_dmul>
 8006cd4:	4682      	mov	sl, r0
 8006cd6:	9808      	ldr	r0, [sp, #32]
 8006cd8:	468b      	mov	fp, r1
 8006cda:	f7f9 fb83 	bl	80003e4 <__aeabi_ui2d>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4650      	mov	r0, sl
 8006ce4:	4659      	mov	r1, fp
 8006ce6:	f7f9 fa41 	bl	800016c <__adddf3>
 8006cea:	2d0f      	cmp	r5, #15
 8006cec:	4682      	mov	sl, r0
 8006cee:	468b      	mov	fp, r1
 8006cf0:	ddd7      	ble.n	8006ca2 <_strtod_l+0x3aa>
 8006cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf4:	1b2c      	subs	r4, r5, r4
 8006cf6:	441c      	add	r4, r3
 8006cf8:	2c00      	cmp	r4, #0
 8006cfa:	f340 8096 	ble.w	8006e2a <_strtod_l+0x532>
 8006cfe:	f014 030f 	ands.w	r3, r4, #15
 8006d02:	d00a      	beq.n	8006d1a <_strtod_l+0x422>
 8006d04:	495f      	ldr	r1, [pc, #380]	@ (8006e84 <_strtod_l+0x58c>)
 8006d06:	4652      	mov	r2, sl
 8006d08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d10:	465b      	mov	r3, fp
 8006d12:	f7f9 fbe1 	bl	80004d8 <__aeabi_dmul>
 8006d16:	4682      	mov	sl, r0
 8006d18:	468b      	mov	fp, r1
 8006d1a:	f034 040f 	bics.w	r4, r4, #15
 8006d1e:	d073      	beq.n	8006e08 <_strtod_l+0x510>
 8006d20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006d24:	dd48      	ble.n	8006db8 <_strtod_l+0x4c0>
 8006d26:	2400      	movs	r4, #0
 8006d28:	46a0      	mov	r8, r4
 8006d2a:	46a1      	mov	r9, r4
 8006d2c:	940a      	str	r4, [sp, #40]	@ 0x28
 8006d2e:	2322      	movs	r3, #34	@ 0x22
 8006d30:	f04f 0a00 	mov.w	sl, #0
 8006d34:	9a05      	ldr	r2, [sp, #20]
 8006d36:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006e7c <_strtod_l+0x584>
 8006d3a:	6013      	str	r3, [r2, #0]
 8006d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f43f ae13 	beq.w	800696a <_strtod_l+0x72>
 8006d44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d46:	9805      	ldr	r0, [sp, #20]
 8006d48:	f7ff f94c 	bl	8005fe4 <_Bfree>
 8006d4c:	4649      	mov	r1, r9
 8006d4e:	9805      	ldr	r0, [sp, #20]
 8006d50:	f7ff f948 	bl	8005fe4 <_Bfree>
 8006d54:	4641      	mov	r1, r8
 8006d56:	9805      	ldr	r0, [sp, #20]
 8006d58:	f7ff f944 	bl	8005fe4 <_Bfree>
 8006d5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d5e:	9805      	ldr	r0, [sp, #20]
 8006d60:	f7ff f940 	bl	8005fe4 <_Bfree>
 8006d64:	4621      	mov	r1, r4
 8006d66:	9805      	ldr	r0, [sp, #20]
 8006d68:	f7ff f93c 	bl	8005fe4 <_Bfree>
 8006d6c:	e5fd      	b.n	800696a <_strtod_l+0x72>
 8006d6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006d74:	4293      	cmp	r3, r2
 8006d76:	dbbc      	blt.n	8006cf2 <_strtod_l+0x3fa>
 8006d78:	4c42      	ldr	r4, [pc, #264]	@ (8006e84 <_strtod_l+0x58c>)
 8006d7a:	f1c5 050f 	rsb	r5, r5, #15
 8006d7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006d82:	4652      	mov	r2, sl
 8006d84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d88:	465b      	mov	r3, fp
 8006d8a:	f7f9 fba5 	bl	80004d8 <__aeabi_dmul>
 8006d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d90:	1b5d      	subs	r5, r3, r5
 8006d92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006d96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006d9a:	e791      	b.n	8006cc0 <_strtod_l+0x3c8>
 8006d9c:	3316      	adds	r3, #22
 8006d9e:	dba8      	blt.n	8006cf2 <_strtod_l+0x3fa>
 8006da0:	4b38      	ldr	r3, [pc, #224]	@ (8006e84 <_strtod_l+0x58c>)
 8006da2:	eba9 0808 	sub.w	r8, r9, r8
 8006da6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006daa:	4650      	mov	r0, sl
 8006dac:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006db0:	4659      	mov	r1, fp
 8006db2:	f7f9 fcbb 	bl	800072c <__aeabi_ddiv>
 8006db6:	e760      	b.n	8006c7a <_strtod_l+0x382>
 8006db8:	4b33      	ldr	r3, [pc, #204]	@ (8006e88 <_strtod_l+0x590>)
 8006dba:	4650      	mov	r0, sl
 8006dbc:	9308      	str	r3, [sp, #32]
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	4659      	mov	r1, fp
 8006dc2:	461e      	mov	r6, r3
 8006dc4:	1124      	asrs	r4, r4, #4
 8006dc6:	2c01      	cmp	r4, #1
 8006dc8:	dc21      	bgt.n	8006e0e <_strtod_l+0x516>
 8006dca:	b10b      	cbz	r3, 8006dd0 <_strtod_l+0x4d8>
 8006dcc:	4682      	mov	sl, r0
 8006dce:	468b      	mov	fp, r1
 8006dd0:	492d      	ldr	r1, [pc, #180]	@ (8006e88 <_strtod_l+0x590>)
 8006dd2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006dd6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006dda:	4652      	mov	r2, sl
 8006ddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de0:	465b      	mov	r3, fp
 8006de2:	f7f9 fb79 	bl	80004d8 <__aeabi_dmul>
 8006de6:	4b25      	ldr	r3, [pc, #148]	@ (8006e7c <_strtod_l+0x584>)
 8006de8:	460a      	mov	r2, r1
 8006dea:	400b      	ands	r3, r1
 8006dec:	4927      	ldr	r1, [pc, #156]	@ (8006e8c <_strtod_l+0x594>)
 8006dee:	4682      	mov	sl, r0
 8006df0:	428b      	cmp	r3, r1
 8006df2:	d898      	bhi.n	8006d26 <_strtod_l+0x42e>
 8006df4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006df8:	428b      	cmp	r3, r1
 8006dfa:	bf86      	itte	hi
 8006dfc:	f04f 3aff 	movhi.w	sl, #4294967295
 8006e00:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006e90 <_strtod_l+0x598>
 8006e04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9308      	str	r3, [sp, #32]
 8006e0c:	e07a      	b.n	8006f04 <_strtod_l+0x60c>
 8006e0e:	07e2      	lsls	r2, r4, #31
 8006e10:	d505      	bpl.n	8006e1e <_strtod_l+0x526>
 8006e12:	9b08      	ldr	r3, [sp, #32]
 8006e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e18:	f7f9 fb5e 	bl	80004d8 <__aeabi_dmul>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	9a08      	ldr	r2, [sp, #32]
 8006e20:	3601      	adds	r6, #1
 8006e22:	3208      	adds	r2, #8
 8006e24:	1064      	asrs	r4, r4, #1
 8006e26:	9208      	str	r2, [sp, #32]
 8006e28:	e7cd      	b.n	8006dc6 <_strtod_l+0x4ce>
 8006e2a:	d0ed      	beq.n	8006e08 <_strtod_l+0x510>
 8006e2c:	4264      	negs	r4, r4
 8006e2e:	f014 020f 	ands.w	r2, r4, #15
 8006e32:	d00a      	beq.n	8006e4a <_strtod_l+0x552>
 8006e34:	4b13      	ldr	r3, [pc, #76]	@ (8006e84 <_strtod_l+0x58c>)
 8006e36:	4650      	mov	r0, sl
 8006e38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e3c:	4659      	mov	r1, fp
 8006e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e42:	f7f9 fc73 	bl	800072c <__aeabi_ddiv>
 8006e46:	4682      	mov	sl, r0
 8006e48:	468b      	mov	fp, r1
 8006e4a:	1124      	asrs	r4, r4, #4
 8006e4c:	d0dc      	beq.n	8006e08 <_strtod_l+0x510>
 8006e4e:	2c1f      	cmp	r4, #31
 8006e50:	dd20      	ble.n	8006e94 <_strtod_l+0x59c>
 8006e52:	2400      	movs	r4, #0
 8006e54:	46a0      	mov	r8, r4
 8006e56:	46a1      	mov	r9, r4
 8006e58:	940a      	str	r4, [sp, #40]	@ 0x28
 8006e5a:	2322      	movs	r3, #34	@ 0x22
 8006e5c:	9a05      	ldr	r2, [sp, #20]
 8006e5e:	f04f 0a00 	mov.w	sl, #0
 8006e62:	f04f 0b00 	mov.w	fp, #0
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	e768      	b.n	8006d3c <_strtod_l+0x444>
 8006e6a:	bf00      	nop
 8006e6c:	080087bf 	.word	0x080087bf
 8006e70:	080089d4 	.word	0x080089d4
 8006e74:	080087b7 	.word	0x080087b7
 8006e78:	080087ee 	.word	0x080087ee
 8006e7c:	7ff00000 	.word	0x7ff00000
 8006e80:	08008b7d 	.word	0x08008b7d
 8006e84:	08008908 	.word	0x08008908
 8006e88:	080088e0 	.word	0x080088e0
 8006e8c:	7ca00000 	.word	0x7ca00000
 8006e90:	7fefffff 	.word	0x7fefffff
 8006e94:	f014 0310 	ands.w	r3, r4, #16
 8006e98:	bf18      	it	ne
 8006e9a:	236a      	movne	r3, #106	@ 0x6a
 8006e9c:	4650      	mov	r0, sl
 8006e9e:	9308      	str	r3, [sp, #32]
 8006ea0:	4659      	mov	r1, fp
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	4ea9      	ldr	r6, [pc, #676]	@ (800714c <_strtod_l+0x854>)
 8006ea6:	07e2      	lsls	r2, r4, #31
 8006ea8:	d504      	bpl.n	8006eb4 <_strtod_l+0x5bc>
 8006eaa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006eae:	f7f9 fb13 	bl	80004d8 <__aeabi_dmul>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	1064      	asrs	r4, r4, #1
 8006eb6:	f106 0608 	add.w	r6, r6, #8
 8006eba:	d1f4      	bne.n	8006ea6 <_strtod_l+0x5ae>
 8006ebc:	b10b      	cbz	r3, 8006ec2 <_strtod_l+0x5ca>
 8006ebe:	4682      	mov	sl, r0
 8006ec0:	468b      	mov	fp, r1
 8006ec2:	9b08      	ldr	r3, [sp, #32]
 8006ec4:	b1b3      	cbz	r3, 8006ef4 <_strtod_l+0x5fc>
 8006ec6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006eca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	4659      	mov	r1, fp
 8006ed2:	dd0f      	ble.n	8006ef4 <_strtod_l+0x5fc>
 8006ed4:	2b1f      	cmp	r3, #31
 8006ed6:	dd57      	ble.n	8006f88 <_strtod_l+0x690>
 8006ed8:	2b34      	cmp	r3, #52	@ 0x34
 8006eda:	bfd8      	it	le
 8006edc:	f04f 33ff 	movle.w	r3, #4294967295
 8006ee0:	f04f 0a00 	mov.w	sl, #0
 8006ee4:	bfcf      	iteee	gt
 8006ee6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006eea:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006eee:	4093      	lslle	r3, r2
 8006ef0:	ea03 0b01 	andle.w	fp, r3, r1
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	4650      	mov	r0, sl
 8006efa:	4659      	mov	r1, fp
 8006efc:	f7f9 fd54 	bl	80009a8 <__aeabi_dcmpeq>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	d1a6      	bne.n	8006e52 <_strtod_l+0x55a>
 8006f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f06:	463a      	mov	r2, r7
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006f0c:	462b      	mov	r3, r5
 8006f0e:	9805      	ldr	r0, [sp, #20]
 8006f10:	f7ff f8d0 	bl	80060b4 <__s2b>
 8006f14:	900a      	str	r0, [sp, #40]	@ 0x28
 8006f16:	2800      	cmp	r0, #0
 8006f18:	f43f af05 	beq.w	8006d26 <_strtod_l+0x42e>
 8006f1c:	2400      	movs	r4, #0
 8006f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f20:	eba9 0308 	sub.w	r3, r9, r8
 8006f24:	2a00      	cmp	r2, #0
 8006f26:	bfa8      	it	ge
 8006f28:	2300      	movge	r3, #0
 8006f2a:	46a0      	mov	r8, r4
 8006f2c:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f32:	9316      	str	r3, [sp, #88]	@ 0x58
 8006f34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f36:	9805      	ldr	r0, [sp, #20]
 8006f38:	6859      	ldr	r1, [r3, #4]
 8006f3a:	f7ff f813 	bl	8005f64 <_Balloc>
 8006f3e:	4681      	mov	r9, r0
 8006f40:	2800      	cmp	r0, #0
 8006f42:	f43f aef4 	beq.w	8006d2e <_strtod_l+0x436>
 8006f46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f48:	300c      	adds	r0, #12
 8006f4a:	691a      	ldr	r2, [r3, #16]
 8006f4c:	f103 010c 	add.w	r1, r3, #12
 8006f50:	3202      	adds	r2, #2
 8006f52:	0092      	lsls	r2, r2, #2
 8006f54:	f000 fd66 	bl	8007a24 <memcpy>
 8006f58:	ab1c      	add	r3, sp, #112	@ 0x70
 8006f5a:	9301      	str	r3, [sp, #4]
 8006f5c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	4652      	mov	r2, sl
 8006f62:	465b      	mov	r3, fp
 8006f64:	9805      	ldr	r0, [sp, #20]
 8006f66:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006f6a:	f7ff fbd5 	bl	8006718 <__d2b>
 8006f6e:	901a      	str	r0, [sp, #104]	@ 0x68
 8006f70:	2800      	cmp	r0, #0
 8006f72:	f43f aedc 	beq.w	8006d2e <_strtod_l+0x436>
 8006f76:	2101      	movs	r1, #1
 8006f78:	9805      	ldr	r0, [sp, #20]
 8006f7a:	f7ff f931 	bl	80061e0 <__i2b>
 8006f7e:	4680      	mov	r8, r0
 8006f80:	b948      	cbnz	r0, 8006f96 <_strtod_l+0x69e>
 8006f82:	f04f 0800 	mov.w	r8, #0
 8006f86:	e6d2      	b.n	8006d2e <_strtod_l+0x436>
 8006f88:	f04f 32ff 	mov.w	r2, #4294967295
 8006f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f90:	ea03 0a0a 	and.w	sl, r3, sl
 8006f94:	e7ae      	b.n	8006ef4 <_strtod_l+0x5fc>
 8006f96:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006f98:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	bfab      	itete	ge
 8006f9e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006fa0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006fa2:	18ef      	addge	r7, r5, r3
 8006fa4:	1b5e      	sublt	r6, r3, r5
 8006fa6:	9b08      	ldr	r3, [sp, #32]
 8006fa8:	bfa8      	it	ge
 8006faa:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006fac:	eba5 0503 	sub.w	r5, r5, r3
 8006fb0:	4415      	add	r5, r2
 8006fb2:	4b67      	ldr	r3, [pc, #412]	@ (8007150 <_strtod_l+0x858>)
 8006fb4:	f105 35ff 	add.w	r5, r5, #4294967295
 8006fb8:	bfb8      	it	lt
 8006fba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006fbc:	429d      	cmp	r5, r3
 8006fbe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006fc2:	da50      	bge.n	8007066 <_strtod_l+0x76e>
 8006fc4:	1b5b      	subs	r3, r3, r5
 8006fc6:	2b1f      	cmp	r3, #31
 8006fc8:	f04f 0101 	mov.w	r1, #1
 8006fcc:	eba2 0203 	sub.w	r2, r2, r3
 8006fd0:	dc3d      	bgt.n	800704e <_strtod_l+0x756>
 8006fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fd8:	2300      	movs	r3, #0
 8006fda:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fdc:	18bd      	adds	r5, r7, r2
 8006fde:	9b08      	ldr	r3, [sp, #32]
 8006fe0:	42af      	cmp	r7, r5
 8006fe2:	4416      	add	r6, r2
 8006fe4:	441e      	add	r6, r3
 8006fe6:	463b      	mov	r3, r7
 8006fe8:	bfa8      	it	ge
 8006fea:	462b      	movge	r3, r5
 8006fec:	42b3      	cmp	r3, r6
 8006fee:	bfa8      	it	ge
 8006ff0:	4633      	movge	r3, r6
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	bfc2      	ittt	gt
 8006ff6:	1aed      	subgt	r5, r5, r3
 8006ff8:	1af6      	subgt	r6, r6, r3
 8006ffa:	1aff      	subgt	r7, r7, r3
 8006ffc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	dd16      	ble.n	8007030 <_strtod_l+0x738>
 8007002:	4641      	mov	r1, r8
 8007004:	461a      	mov	r2, r3
 8007006:	9805      	ldr	r0, [sp, #20]
 8007008:	f7ff f9a8 	bl	800635c <__pow5mult>
 800700c:	4680      	mov	r8, r0
 800700e:	2800      	cmp	r0, #0
 8007010:	d0b7      	beq.n	8006f82 <_strtod_l+0x68a>
 8007012:	4601      	mov	r1, r0
 8007014:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007016:	9805      	ldr	r0, [sp, #20]
 8007018:	f7ff f8f8 	bl	800620c <__multiply>
 800701c:	900e      	str	r0, [sp, #56]	@ 0x38
 800701e:	2800      	cmp	r0, #0
 8007020:	f43f ae85 	beq.w	8006d2e <_strtod_l+0x436>
 8007024:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007026:	9805      	ldr	r0, [sp, #20]
 8007028:	f7fe ffdc 	bl	8005fe4 <_Bfree>
 800702c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800702e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007030:	2d00      	cmp	r5, #0
 8007032:	dc1d      	bgt.n	8007070 <_strtod_l+0x778>
 8007034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007036:	2b00      	cmp	r3, #0
 8007038:	dd23      	ble.n	8007082 <_strtod_l+0x78a>
 800703a:	4649      	mov	r1, r9
 800703c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800703e:	9805      	ldr	r0, [sp, #20]
 8007040:	f7ff f98c 	bl	800635c <__pow5mult>
 8007044:	4681      	mov	r9, r0
 8007046:	b9e0      	cbnz	r0, 8007082 <_strtod_l+0x78a>
 8007048:	f04f 0900 	mov.w	r9, #0
 800704c:	e66f      	b.n	8006d2e <_strtod_l+0x436>
 800704e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007052:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007056:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800705a:	35e2      	adds	r5, #226	@ 0xe2
 800705c:	fa01 f305 	lsl.w	r3, r1, r5
 8007060:	9310      	str	r3, [sp, #64]	@ 0x40
 8007062:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007064:	e7ba      	b.n	8006fdc <_strtod_l+0x6e4>
 8007066:	2300      	movs	r3, #0
 8007068:	9310      	str	r3, [sp, #64]	@ 0x40
 800706a:	2301      	movs	r3, #1
 800706c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800706e:	e7b5      	b.n	8006fdc <_strtod_l+0x6e4>
 8007070:	462a      	mov	r2, r5
 8007072:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007074:	9805      	ldr	r0, [sp, #20]
 8007076:	f7ff f9cb 	bl	8006410 <__lshift>
 800707a:	901a      	str	r0, [sp, #104]	@ 0x68
 800707c:	2800      	cmp	r0, #0
 800707e:	d1d9      	bne.n	8007034 <_strtod_l+0x73c>
 8007080:	e655      	b.n	8006d2e <_strtod_l+0x436>
 8007082:	2e00      	cmp	r6, #0
 8007084:	dd07      	ble.n	8007096 <_strtod_l+0x79e>
 8007086:	4649      	mov	r1, r9
 8007088:	4632      	mov	r2, r6
 800708a:	9805      	ldr	r0, [sp, #20]
 800708c:	f7ff f9c0 	bl	8006410 <__lshift>
 8007090:	4681      	mov	r9, r0
 8007092:	2800      	cmp	r0, #0
 8007094:	d0d8      	beq.n	8007048 <_strtod_l+0x750>
 8007096:	2f00      	cmp	r7, #0
 8007098:	dd08      	ble.n	80070ac <_strtod_l+0x7b4>
 800709a:	4641      	mov	r1, r8
 800709c:	463a      	mov	r2, r7
 800709e:	9805      	ldr	r0, [sp, #20]
 80070a0:	f7ff f9b6 	bl	8006410 <__lshift>
 80070a4:	4680      	mov	r8, r0
 80070a6:	2800      	cmp	r0, #0
 80070a8:	f43f ae41 	beq.w	8006d2e <_strtod_l+0x436>
 80070ac:	464a      	mov	r2, r9
 80070ae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070b0:	9805      	ldr	r0, [sp, #20]
 80070b2:	f7ff fa35 	bl	8006520 <__mdiff>
 80070b6:	4604      	mov	r4, r0
 80070b8:	2800      	cmp	r0, #0
 80070ba:	f43f ae38 	beq.w	8006d2e <_strtod_l+0x436>
 80070be:	68c3      	ldr	r3, [r0, #12]
 80070c0:	4641      	mov	r1, r8
 80070c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80070c4:	2300      	movs	r3, #0
 80070c6:	60c3      	str	r3, [r0, #12]
 80070c8:	f7ff fa0e 	bl	80064e8 <__mcmp>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	da45      	bge.n	800715c <_strtod_l+0x864>
 80070d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070d2:	ea53 030a 	orrs.w	r3, r3, sl
 80070d6:	d16b      	bne.n	80071b0 <_strtod_l+0x8b8>
 80070d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d167      	bne.n	80071b0 <_strtod_l+0x8b8>
 80070e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070e4:	0d1b      	lsrs	r3, r3, #20
 80070e6:	051b      	lsls	r3, r3, #20
 80070e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070ec:	d960      	bls.n	80071b0 <_strtod_l+0x8b8>
 80070ee:	6963      	ldr	r3, [r4, #20]
 80070f0:	b913      	cbnz	r3, 80070f8 <_strtod_l+0x800>
 80070f2:	6923      	ldr	r3, [r4, #16]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	dd5b      	ble.n	80071b0 <_strtod_l+0x8b8>
 80070f8:	4621      	mov	r1, r4
 80070fa:	2201      	movs	r2, #1
 80070fc:	9805      	ldr	r0, [sp, #20]
 80070fe:	f7ff f987 	bl	8006410 <__lshift>
 8007102:	4641      	mov	r1, r8
 8007104:	4604      	mov	r4, r0
 8007106:	f7ff f9ef 	bl	80064e8 <__mcmp>
 800710a:	2800      	cmp	r0, #0
 800710c:	dd50      	ble.n	80071b0 <_strtod_l+0x8b8>
 800710e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007112:	9a08      	ldr	r2, [sp, #32]
 8007114:	0d1b      	lsrs	r3, r3, #20
 8007116:	051b      	lsls	r3, r3, #20
 8007118:	2a00      	cmp	r2, #0
 800711a:	d06a      	beq.n	80071f2 <_strtod_l+0x8fa>
 800711c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007120:	d867      	bhi.n	80071f2 <_strtod_l+0x8fa>
 8007122:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007126:	f67f ae98 	bls.w	8006e5a <_strtod_l+0x562>
 800712a:	4650      	mov	r0, sl
 800712c:	4659      	mov	r1, fp
 800712e:	4b09      	ldr	r3, [pc, #36]	@ (8007154 <_strtod_l+0x85c>)
 8007130:	2200      	movs	r2, #0
 8007132:	f7f9 f9d1 	bl	80004d8 <__aeabi_dmul>
 8007136:	4b08      	ldr	r3, [pc, #32]	@ (8007158 <_strtod_l+0x860>)
 8007138:	4682      	mov	sl, r0
 800713a:	400b      	ands	r3, r1
 800713c:	468b      	mov	fp, r1
 800713e:	2b00      	cmp	r3, #0
 8007140:	f47f ae00 	bne.w	8006d44 <_strtod_l+0x44c>
 8007144:	2322      	movs	r3, #34	@ 0x22
 8007146:	9a05      	ldr	r2, [sp, #20]
 8007148:	6013      	str	r3, [r2, #0]
 800714a:	e5fb      	b.n	8006d44 <_strtod_l+0x44c>
 800714c:	08008a00 	.word	0x08008a00
 8007150:	fffffc02 	.word	0xfffffc02
 8007154:	39500000 	.word	0x39500000
 8007158:	7ff00000 	.word	0x7ff00000
 800715c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007160:	d165      	bne.n	800722e <_strtod_l+0x936>
 8007162:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007164:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007168:	b35a      	cbz	r2, 80071c2 <_strtod_l+0x8ca>
 800716a:	4a99      	ldr	r2, [pc, #612]	@ (80073d0 <_strtod_l+0xad8>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d12b      	bne.n	80071c8 <_strtod_l+0x8d0>
 8007170:	9b08      	ldr	r3, [sp, #32]
 8007172:	4651      	mov	r1, sl
 8007174:	b303      	cbz	r3, 80071b8 <_strtod_l+0x8c0>
 8007176:	465a      	mov	r2, fp
 8007178:	4b96      	ldr	r3, [pc, #600]	@ (80073d4 <_strtod_l+0xadc>)
 800717a:	4013      	ands	r3, r2
 800717c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007180:	f04f 32ff 	mov.w	r2, #4294967295
 8007184:	d81b      	bhi.n	80071be <_strtod_l+0x8c6>
 8007186:	0d1b      	lsrs	r3, r3, #20
 8007188:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800718c:	fa02 f303 	lsl.w	r3, r2, r3
 8007190:	4299      	cmp	r1, r3
 8007192:	d119      	bne.n	80071c8 <_strtod_l+0x8d0>
 8007194:	4b90      	ldr	r3, [pc, #576]	@ (80073d8 <_strtod_l+0xae0>)
 8007196:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007198:	429a      	cmp	r2, r3
 800719a:	d102      	bne.n	80071a2 <_strtod_l+0x8aa>
 800719c:	3101      	adds	r1, #1
 800719e:	f43f adc6 	beq.w	8006d2e <_strtod_l+0x436>
 80071a2:	f04f 0a00 	mov.w	sl, #0
 80071a6:	4b8b      	ldr	r3, [pc, #556]	@ (80073d4 <_strtod_l+0xadc>)
 80071a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071aa:	401a      	ands	r2, r3
 80071ac:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80071b0:	9b08      	ldr	r3, [sp, #32]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1b9      	bne.n	800712a <_strtod_l+0x832>
 80071b6:	e5c5      	b.n	8006d44 <_strtod_l+0x44c>
 80071b8:	f04f 33ff 	mov.w	r3, #4294967295
 80071bc:	e7e8      	b.n	8007190 <_strtod_l+0x898>
 80071be:	4613      	mov	r3, r2
 80071c0:	e7e6      	b.n	8007190 <_strtod_l+0x898>
 80071c2:	ea53 030a 	orrs.w	r3, r3, sl
 80071c6:	d0a2      	beq.n	800710e <_strtod_l+0x816>
 80071c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071ca:	b1db      	cbz	r3, 8007204 <_strtod_l+0x90c>
 80071cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071ce:	4213      	tst	r3, r2
 80071d0:	d0ee      	beq.n	80071b0 <_strtod_l+0x8b8>
 80071d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071d4:	4650      	mov	r0, sl
 80071d6:	4659      	mov	r1, fp
 80071d8:	9a08      	ldr	r2, [sp, #32]
 80071da:	b1bb      	cbz	r3, 800720c <_strtod_l+0x914>
 80071dc:	f7ff fb68 	bl	80068b0 <sulp>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071e8:	f7f8 ffc0 	bl	800016c <__adddf3>
 80071ec:	4682      	mov	sl, r0
 80071ee:	468b      	mov	fp, r1
 80071f0:	e7de      	b.n	80071b0 <_strtod_l+0x8b8>
 80071f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80071f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80071fa:	f04f 3aff 	mov.w	sl, #4294967295
 80071fe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007202:	e7d5      	b.n	80071b0 <_strtod_l+0x8b8>
 8007204:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007206:	ea13 0f0a 	tst.w	r3, sl
 800720a:	e7e1      	b.n	80071d0 <_strtod_l+0x8d8>
 800720c:	f7ff fb50 	bl	80068b0 <sulp>
 8007210:	4602      	mov	r2, r0
 8007212:	460b      	mov	r3, r1
 8007214:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007218:	f7f8 ffa6 	bl	8000168 <__aeabi_dsub>
 800721c:	2200      	movs	r2, #0
 800721e:	2300      	movs	r3, #0
 8007220:	4682      	mov	sl, r0
 8007222:	468b      	mov	fp, r1
 8007224:	f7f9 fbc0 	bl	80009a8 <__aeabi_dcmpeq>
 8007228:	2800      	cmp	r0, #0
 800722a:	d0c1      	beq.n	80071b0 <_strtod_l+0x8b8>
 800722c:	e615      	b.n	8006e5a <_strtod_l+0x562>
 800722e:	4641      	mov	r1, r8
 8007230:	4620      	mov	r0, r4
 8007232:	f7ff fac9 	bl	80067c8 <__ratio>
 8007236:	2200      	movs	r2, #0
 8007238:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800723c:	4606      	mov	r6, r0
 800723e:	460f      	mov	r7, r1
 8007240:	f7f9 fbc6 	bl	80009d0 <__aeabi_dcmple>
 8007244:	2800      	cmp	r0, #0
 8007246:	d06d      	beq.n	8007324 <_strtod_l+0xa2c>
 8007248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800724a:	2b00      	cmp	r3, #0
 800724c:	d178      	bne.n	8007340 <_strtod_l+0xa48>
 800724e:	f1ba 0f00 	cmp.w	sl, #0
 8007252:	d156      	bne.n	8007302 <_strtod_l+0xa0a>
 8007254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007256:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800725a:	2b00      	cmp	r3, #0
 800725c:	d158      	bne.n	8007310 <_strtod_l+0xa18>
 800725e:	2200      	movs	r2, #0
 8007260:	4630      	mov	r0, r6
 8007262:	4639      	mov	r1, r7
 8007264:	4b5d      	ldr	r3, [pc, #372]	@ (80073dc <_strtod_l+0xae4>)
 8007266:	f7f9 fba9 	bl	80009bc <__aeabi_dcmplt>
 800726a:	2800      	cmp	r0, #0
 800726c:	d157      	bne.n	800731e <_strtod_l+0xa26>
 800726e:	4630      	mov	r0, r6
 8007270:	4639      	mov	r1, r7
 8007272:	2200      	movs	r2, #0
 8007274:	4b5a      	ldr	r3, [pc, #360]	@ (80073e0 <_strtod_l+0xae8>)
 8007276:	f7f9 f92f 	bl	80004d8 <__aeabi_dmul>
 800727a:	4606      	mov	r6, r0
 800727c:	460f      	mov	r7, r1
 800727e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007282:	9606      	str	r6, [sp, #24]
 8007284:	9307      	str	r3, [sp, #28]
 8007286:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800728a:	4d52      	ldr	r5, [pc, #328]	@ (80073d4 <_strtod_l+0xadc>)
 800728c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007290:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007292:	401d      	ands	r5, r3
 8007294:	4b53      	ldr	r3, [pc, #332]	@ (80073e4 <_strtod_l+0xaec>)
 8007296:	429d      	cmp	r5, r3
 8007298:	f040 80aa 	bne.w	80073f0 <_strtod_l+0xaf8>
 800729c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800729e:	4650      	mov	r0, sl
 80072a0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80072a4:	4659      	mov	r1, fp
 80072a6:	f7ff f9cf 	bl	8006648 <__ulp>
 80072aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072ae:	f7f9 f913 	bl	80004d8 <__aeabi_dmul>
 80072b2:	4652      	mov	r2, sl
 80072b4:	465b      	mov	r3, fp
 80072b6:	f7f8 ff59 	bl	800016c <__adddf3>
 80072ba:	460b      	mov	r3, r1
 80072bc:	4945      	ldr	r1, [pc, #276]	@ (80073d4 <_strtod_l+0xadc>)
 80072be:	4a4a      	ldr	r2, [pc, #296]	@ (80073e8 <_strtod_l+0xaf0>)
 80072c0:	4019      	ands	r1, r3
 80072c2:	4291      	cmp	r1, r2
 80072c4:	4682      	mov	sl, r0
 80072c6:	d942      	bls.n	800734e <_strtod_l+0xa56>
 80072c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072ca:	4b43      	ldr	r3, [pc, #268]	@ (80073d8 <_strtod_l+0xae0>)
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d103      	bne.n	80072d8 <_strtod_l+0x9e0>
 80072d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072d2:	3301      	adds	r3, #1
 80072d4:	f43f ad2b 	beq.w	8006d2e <_strtod_l+0x436>
 80072d8:	f04f 3aff 	mov.w	sl, #4294967295
 80072dc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80073d8 <_strtod_l+0xae0>
 80072e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072e2:	9805      	ldr	r0, [sp, #20]
 80072e4:	f7fe fe7e 	bl	8005fe4 <_Bfree>
 80072e8:	4649      	mov	r1, r9
 80072ea:	9805      	ldr	r0, [sp, #20]
 80072ec:	f7fe fe7a 	bl	8005fe4 <_Bfree>
 80072f0:	4641      	mov	r1, r8
 80072f2:	9805      	ldr	r0, [sp, #20]
 80072f4:	f7fe fe76 	bl	8005fe4 <_Bfree>
 80072f8:	4621      	mov	r1, r4
 80072fa:	9805      	ldr	r0, [sp, #20]
 80072fc:	f7fe fe72 	bl	8005fe4 <_Bfree>
 8007300:	e618      	b.n	8006f34 <_strtod_l+0x63c>
 8007302:	f1ba 0f01 	cmp.w	sl, #1
 8007306:	d103      	bne.n	8007310 <_strtod_l+0xa18>
 8007308:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800730a:	2b00      	cmp	r3, #0
 800730c:	f43f ada5 	beq.w	8006e5a <_strtod_l+0x562>
 8007310:	2200      	movs	r2, #0
 8007312:	4b36      	ldr	r3, [pc, #216]	@ (80073ec <_strtod_l+0xaf4>)
 8007314:	2600      	movs	r6, #0
 8007316:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800731a:	4f30      	ldr	r7, [pc, #192]	@ (80073dc <_strtod_l+0xae4>)
 800731c:	e7b3      	b.n	8007286 <_strtod_l+0x98e>
 800731e:	2600      	movs	r6, #0
 8007320:	4f2f      	ldr	r7, [pc, #188]	@ (80073e0 <_strtod_l+0xae8>)
 8007322:	e7ac      	b.n	800727e <_strtod_l+0x986>
 8007324:	4630      	mov	r0, r6
 8007326:	4639      	mov	r1, r7
 8007328:	4b2d      	ldr	r3, [pc, #180]	@ (80073e0 <_strtod_l+0xae8>)
 800732a:	2200      	movs	r2, #0
 800732c:	f7f9 f8d4 	bl	80004d8 <__aeabi_dmul>
 8007330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007332:	4606      	mov	r6, r0
 8007334:	460f      	mov	r7, r1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0a1      	beq.n	800727e <_strtod_l+0x986>
 800733a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800733e:	e7a2      	b.n	8007286 <_strtod_l+0x98e>
 8007340:	2200      	movs	r2, #0
 8007342:	4b26      	ldr	r3, [pc, #152]	@ (80073dc <_strtod_l+0xae4>)
 8007344:	4616      	mov	r6, r2
 8007346:	461f      	mov	r7, r3
 8007348:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800734c:	e79b      	b.n	8007286 <_strtod_l+0x98e>
 800734e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007352:	9b08      	ldr	r3, [sp, #32]
 8007354:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1c1      	bne.n	80072e0 <_strtod_l+0x9e8>
 800735c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007360:	0d1b      	lsrs	r3, r3, #20
 8007362:	051b      	lsls	r3, r3, #20
 8007364:	429d      	cmp	r5, r3
 8007366:	d1bb      	bne.n	80072e0 <_strtod_l+0x9e8>
 8007368:	4630      	mov	r0, r6
 800736a:	4639      	mov	r1, r7
 800736c:	f7f9 fd80 	bl	8000e70 <__aeabi_d2lz>
 8007370:	f7f9 f884 	bl	800047c <__aeabi_l2d>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	4630      	mov	r0, r6
 800737a:	4639      	mov	r1, r7
 800737c:	f7f8 fef4 	bl	8000168 <__aeabi_dsub>
 8007380:	460b      	mov	r3, r1
 8007382:	4602      	mov	r2, r0
 8007384:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007388:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800738c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800738e:	ea46 060a 	orr.w	r6, r6, sl
 8007392:	431e      	orrs	r6, r3
 8007394:	d069      	beq.n	800746a <_strtod_l+0xb72>
 8007396:	a30a      	add	r3, pc, #40	@ (adr r3, 80073c0 <_strtod_l+0xac8>)
 8007398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739c:	f7f9 fb0e 	bl	80009bc <__aeabi_dcmplt>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	f47f accf 	bne.w	8006d44 <_strtod_l+0x44c>
 80073a6:	a308      	add	r3, pc, #32	@ (adr r3, 80073c8 <_strtod_l+0xad0>)
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073b0:	f7f9 fb22 	bl	80009f8 <__aeabi_dcmpgt>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d093      	beq.n	80072e0 <_strtod_l+0x9e8>
 80073b8:	e4c4      	b.n	8006d44 <_strtod_l+0x44c>
 80073ba:	bf00      	nop
 80073bc:	f3af 8000 	nop.w
 80073c0:	94a03595 	.word	0x94a03595
 80073c4:	3fdfffff 	.word	0x3fdfffff
 80073c8:	35afe535 	.word	0x35afe535
 80073cc:	3fe00000 	.word	0x3fe00000
 80073d0:	000fffff 	.word	0x000fffff
 80073d4:	7ff00000 	.word	0x7ff00000
 80073d8:	7fefffff 	.word	0x7fefffff
 80073dc:	3ff00000 	.word	0x3ff00000
 80073e0:	3fe00000 	.word	0x3fe00000
 80073e4:	7fe00000 	.word	0x7fe00000
 80073e8:	7c9fffff 	.word	0x7c9fffff
 80073ec:	bff00000 	.word	0xbff00000
 80073f0:	9b08      	ldr	r3, [sp, #32]
 80073f2:	b323      	cbz	r3, 800743e <_strtod_l+0xb46>
 80073f4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80073f8:	d821      	bhi.n	800743e <_strtod_l+0xb46>
 80073fa:	a327      	add	r3, pc, #156	@ (adr r3, 8007498 <_strtod_l+0xba0>)
 80073fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007400:	4630      	mov	r0, r6
 8007402:	4639      	mov	r1, r7
 8007404:	f7f9 fae4 	bl	80009d0 <__aeabi_dcmple>
 8007408:	b1a0      	cbz	r0, 8007434 <_strtod_l+0xb3c>
 800740a:	4639      	mov	r1, r7
 800740c:	4630      	mov	r0, r6
 800740e:	f7f9 fb3b 	bl	8000a88 <__aeabi_d2uiz>
 8007412:	2801      	cmp	r0, #1
 8007414:	bf38      	it	cc
 8007416:	2001      	movcc	r0, #1
 8007418:	f7f8 ffe4 	bl	80003e4 <__aeabi_ui2d>
 800741c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800741e:	4606      	mov	r6, r0
 8007420:	460f      	mov	r7, r1
 8007422:	b9fb      	cbnz	r3, 8007464 <_strtod_l+0xb6c>
 8007424:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007428:	9014      	str	r0, [sp, #80]	@ 0x50
 800742a:	9315      	str	r3, [sp, #84]	@ 0x54
 800742c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007430:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007434:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007436:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800743a:	1b5b      	subs	r3, r3, r5
 800743c:	9311      	str	r3, [sp, #68]	@ 0x44
 800743e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007442:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007446:	f7ff f8ff 	bl	8006648 <__ulp>
 800744a:	4602      	mov	r2, r0
 800744c:	460b      	mov	r3, r1
 800744e:	4650      	mov	r0, sl
 8007450:	4659      	mov	r1, fp
 8007452:	f7f9 f841 	bl	80004d8 <__aeabi_dmul>
 8007456:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800745a:	f7f8 fe87 	bl	800016c <__adddf3>
 800745e:	4682      	mov	sl, r0
 8007460:	468b      	mov	fp, r1
 8007462:	e776      	b.n	8007352 <_strtod_l+0xa5a>
 8007464:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007468:	e7e0      	b.n	800742c <_strtod_l+0xb34>
 800746a:	a30d      	add	r3, pc, #52	@ (adr r3, 80074a0 <_strtod_l+0xba8>)
 800746c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007470:	f7f9 faa4 	bl	80009bc <__aeabi_dcmplt>
 8007474:	e79e      	b.n	80073b4 <_strtod_l+0xabc>
 8007476:	2300      	movs	r3, #0
 8007478:	930b      	str	r3, [sp, #44]	@ 0x2c
 800747a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800747c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800747e:	6013      	str	r3, [r2, #0]
 8007480:	f7ff ba77 	b.w	8006972 <_strtod_l+0x7a>
 8007484:	2a65      	cmp	r2, #101	@ 0x65
 8007486:	f43f ab6e 	beq.w	8006b66 <_strtod_l+0x26e>
 800748a:	2a45      	cmp	r2, #69	@ 0x45
 800748c:	f43f ab6b 	beq.w	8006b66 <_strtod_l+0x26e>
 8007490:	2301      	movs	r3, #1
 8007492:	f7ff bba6 	b.w	8006be2 <_strtod_l+0x2ea>
 8007496:	bf00      	nop
 8007498:	ffc00000 	.word	0xffc00000
 800749c:	41dfffff 	.word	0x41dfffff
 80074a0:	94a03595 	.word	0x94a03595
 80074a4:	3fcfffff 	.word	0x3fcfffff

080074a8 <_strtod_r>:
 80074a8:	4b01      	ldr	r3, [pc, #4]	@ (80074b0 <_strtod_r+0x8>)
 80074aa:	f7ff ba25 	b.w	80068f8 <_strtod_l>
 80074ae:	bf00      	nop
 80074b0:	2000006c 	.word	0x2000006c

080074b4 <_strtol_l.constprop.0>:
 80074b4:	2b24      	cmp	r3, #36	@ 0x24
 80074b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074ba:	4686      	mov	lr, r0
 80074bc:	4690      	mov	r8, r2
 80074be:	d801      	bhi.n	80074c4 <_strtol_l.constprop.0+0x10>
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d106      	bne.n	80074d2 <_strtol_l.constprop.0+0x1e>
 80074c4:	f7fd fdc0 	bl	8005048 <__errno>
 80074c8:	2316      	movs	r3, #22
 80074ca:	6003      	str	r3, [r0, #0]
 80074cc:	2000      	movs	r0, #0
 80074ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d2:	460d      	mov	r5, r1
 80074d4:	4833      	ldr	r0, [pc, #204]	@ (80075a4 <_strtol_l.constprop.0+0xf0>)
 80074d6:	462a      	mov	r2, r5
 80074d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074dc:	5d06      	ldrb	r6, [r0, r4]
 80074de:	f016 0608 	ands.w	r6, r6, #8
 80074e2:	d1f8      	bne.n	80074d6 <_strtol_l.constprop.0+0x22>
 80074e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80074e6:	d12d      	bne.n	8007544 <_strtol_l.constprop.0+0x90>
 80074e8:	2601      	movs	r6, #1
 80074ea:	782c      	ldrb	r4, [r5, #0]
 80074ec:	1c95      	adds	r5, r2, #2
 80074ee:	f033 0210 	bics.w	r2, r3, #16
 80074f2:	d109      	bne.n	8007508 <_strtol_l.constprop.0+0x54>
 80074f4:	2c30      	cmp	r4, #48	@ 0x30
 80074f6:	d12a      	bne.n	800754e <_strtol_l.constprop.0+0x9a>
 80074f8:	782a      	ldrb	r2, [r5, #0]
 80074fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074fe:	2a58      	cmp	r2, #88	@ 0x58
 8007500:	d125      	bne.n	800754e <_strtol_l.constprop.0+0x9a>
 8007502:	2310      	movs	r3, #16
 8007504:	786c      	ldrb	r4, [r5, #1]
 8007506:	3502      	adds	r5, #2
 8007508:	2200      	movs	r2, #0
 800750a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800750e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007512:	fbbc f9f3 	udiv	r9, ip, r3
 8007516:	4610      	mov	r0, r2
 8007518:	fb03 ca19 	mls	sl, r3, r9, ip
 800751c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007520:	2f09      	cmp	r7, #9
 8007522:	d81b      	bhi.n	800755c <_strtol_l.constprop.0+0xa8>
 8007524:	463c      	mov	r4, r7
 8007526:	42a3      	cmp	r3, r4
 8007528:	dd27      	ble.n	800757a <_strtol_l.constprop.0+0xc6>
 800752a:	1c57      	adds	r7, r2, #1
 800752c:	d007      	beq.n	800753e <_strtol_l.constprop.0+0x8a>
 800752e:	4581      	cmp	r9, r0
 8007530:	d320      	bcc.n	8007574 <_strtol_l.constprop.0+0xc0>
 8007532:	d101      	bne.n	8007538 <_strtol_l.constprop.0+0x84>
 8007534:	45a2      	cmp	sl, r4
 8007536:	db1d      	blt.n	8007574 <_strtol_l.constprop.0+0xc0>
 8007538:	2201      	movs	r2, #1
 800753a:	fb00 4003 	mla	r0, r0, r3, r4
 800753e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007542:	e7eb      	b.n	800751c <_strtol_l.constprop.0+0x68>
 8007544:	2c2b      	cmp	r4, #43	@ 0x2b
 8007546:	bf04      	itt	eq
 8007548:	782c      	ldrbeq	r4, [r5, #0]
 800754a:	1c95      	addeq	r5, r2, #2
 800754c:	e7cf      	b.n	80074ee <_strtol_l.constprop.0+0x3a>
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1da      	bne.n	8007508 <_strtol_l.constprop.0+0x54>
 8007552:	2c30      	cmp	r4, #48	@ 0x30
 8007554:	bf0c      	ite	eq
 8007556:	2308      	moveq	r3, #8
 8007558:	230a      	movne	r3, #10
 800755a:	e7d5      	b.n	8007508 <_strtol_l.constprop.0+0x54>
 800755c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007560:	2f19      	cmp	r7, #25
 8007562:	d801      	bhi.n	8007568 <_strtol_l.constprop.0+0xb4>
 8007564:	3c37      	subs	r4, #55	@ 0x37
 8007566:	e7de      	b.n	8007526 <_strtol_l.constprop.0+0x72>
 8007568:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800756c:	2f19      	cmp	r7, #25
 800756e:	d804      	bhi.n	800757a <_strtol_l.constprop.0+0xc6>
 8007570:	3c57      	subs	r4, #87	@ 0x57
 8007572:	e7d8      	b.n	8007526 <_strtol_l.constprop.0+0x72>
 8007574:	f04f 32ff 	mov.w	r2, #4294967295
 8007578:	e7e1      	b.n	800753e <_strtol_l.constprop.0+0x8a>
 800757a:	1c53      	adds	r3, r2, #1
 800757c:	d108      	bne.n	8007590 <_strtol_l.constprop.0+0xdc>
 800757e:	2322      	movs	r3, #34	@ 0x22
 8007580:	4660      	mov	r0, ip
 8007582:	f8ce 3000 	str.w	r3, [lr]
 8007586:	f1b8 0f00 	cmp.w	r8, #0
 800758a:	d0a0      	beq.n	80074ce <_strtol_l.constprop.0+0x1a>
 800758c:	1e69      	subs	r1, r5, #1
 800758e:	e006      	b.n	800759e <_strtol_l.constprop.0+0xea>
 8007590:	b106      	cbz	r6, 8007594 <_strtol_l.constprop.0+0xe0>
 8007592:	4240      	negs	r0, r0
 8007594:	f1b8 0f00 	cmp.w	r8, #0
 8007598:	d099      	beq.n	80074ce <_strtol_l.constprop.0+0x1a>
 800759a:	2a00      	cmp	r2, #0
 800759c:	d1f6      	bne.n	800758c <_strtol_l.constprop.0+0xd8>
 800759e:	f8c8 1000 	str.w	r1, [r8]
 80075a2:	e794      	b.n	80074ce <_strtol_l.constprop.0+0x1a>
 80075a4:	08008a29 	.word	0x08008a29

080075a8 <_strtol_r>:
 80075a8:	f7ff bf84 	b.w	80074b4 <_strtol_l.constprop.0>

080075ac <__ssputs_r>:
 80075ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b0:	461f      	mov	r7, r3
 80075b2:	688e      	ldr	r6, [r1, #8]
 80075b4:	4682      	mov	sl, r0
 80075b6:	42be      	cmp	r6, r7
 80075b8:	460c      	mov	r4, r1
 80075ba:	4690      	mov	r8, r2
 80075bc:	680b      	ldr	r3, [r1, #0]
 80075be:	d82d      	bhi.n	800761c <__ssputs_r+0x70>
 80075c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80075c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80075c8:	d026      	beq.n	8007618 <__ssputs_r+0x6c>
 80075ca:	6965      	ldr	r5, [r4, #20]
 80075cc:	6909      	ldr	r1, [r1, #16]
 80075ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075d2:	eba3 0901 	sub.w	r9, r3, r1
 80075d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075da:	1c7b      	adds	r3, r7, #1
 80075dc:	444b      	add	r3, r9
 80075de:	106d      	asrs	r5, r5, #1
 80075e0:	429d      	cmp	r5, r3
 80075e2:	bf38      	it	cc
 80075e4:	461d      	movcc	r5, r3
 80075e6:	0553      	lsls	r3, r2, #21
 80075e8:	d527      	bpl.n	800763a <__ssputs_r+0x8e>
 80075ea:	4629      	mov	r1, r5
 80075ec:	f7fe fc2e 	bl	8005e4c <_malloc_r>
 80075f0:	4606      	mov	r6, r0
 80075f2:	b360      	cbz	r0, 800764e <__ssputs_r+0xa2>
 80075f4:	464a      	mov	r2, r9
 80075f6:	6921      	ldr	r1, [r4, #16]
 80075f8:	f000 fa14 	bl	8007a24 <memcpy>
 80075fc:	89a3      	ldrh	r3, [r4, #12]
 80075fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007606:	81a3      	strh	r3, [r4, #12]
 8007608:	6126      	str	r6, [r4, #16]
 800760a:	444e      	add	r6, r9
 800760c:	6026      	str	r6, [r4, #0]
 800760e:	463e      	mov	r6, r7
 8007610:	6165      	str	r5, [r4, #20]
 8007612:	eba5 0509 	sub.w	r5, r5, r9
 8007616:	60a5      	str	r5, [r4, #8]
 8007618:	42be      	cmp	r6, r7
 800761a:	d900      	bls.n	800761e <__ssputs_r+0x72>
 800761c:	463e      	mov	r6, r7
 800761e:	4632      	mov	r2, r6
 8007620:	4641      	mov	r1, r8
 8007622:	6820      	ldr	r0, [r4, #0]
 8007624:	f000 f9c2 	bl	80079ac <memmove>
 8007628:	2000      	movs	r0, #0
 800762a:	68a3      	ldr	r3, [r4, #8]
 800762c:	1b9b      	subs	r3, r3, r6
 800762e:	60a3      	str	r3, [r4, #8]
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	4433      	add	r3, r6
 8007634:	6023      	str	r3, [r4, #0]
 8007636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763a:	462a      	mov	r2, r5
 800763c:	f000 fd83 	bl	8008146 <_realloc_r>
 8007640:	4606      	mov	r6, r0
 8007642:	2800      	cmp	r0, #0
 8007644:	d1e0      	bne.n	8007608 <__ssputs_r+0x5c>
 8007646:	4650      	mov	r0, sl
 8007648:	6921      	ldr	r1, [r4, #16]
 800764a:	f7fe fb8d 	bl	8005d68 <_free_r>
 800764e:	230c      	movs	r3, #12
 8007650:	f8ca 3000 	str.w	r3, [sl]
 8007654:	89a3      	ldrh	r3, [r4, #12]
 8007656:	f04f 30ff 	mov.w	r0, #4294967295
 800765a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800765e:	81a3      	strh	r3, [r4, #12]
 8007660:	e7e9      	b.n	8007636 <__ssputs_r+0x8a>
	...

08007664 <_svfiprintf_r>:
 8007664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007668:	4698      	mov	r8, r3
 800766a:	898b      	ldrh	r3, [r1, #12]
 800766c:	4607      	mov	r7, r0
 800766e:	061b      	lsls	r3, r3, #24
 8007670:	460d      	mov	r5, r1
 8007672:	4614      	mov	r4, r2
 8007674:	b09d      	sub	sp, #116	@ 0x74
 8007676:	d510      	bpl.n	800769a <_svfiprintf_r+0x36>
 8007678:	690b      	ldr	r3, [r1, #16]
 800767a:	b973      	cbnz	r3, 800769a <_svfiprintf_r+0x36>
 800767c:	2140      	movs	r1, #64	@ 0x40
 800767e:	f7fe fbe5 	bl	8005e4c <_malloc_r>
 8007682:	6028      	str	r0, [r5, #0]
 8007684:	6128      	str	r0, [r5, #16]
 8007686:	b930      	cbnz	r0, 8007696 <_svfiprintf_r+0x32>
 8007688:	230c      	movs	r3, #12
 800768a:	603b      	str	r3, [r7, #0]
 800768c:	f04f 30ff 	mov.w	r0, #4294967295
 8007690:	b01d      	add	sp, #116	@ 0x74
 8007692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007696:	2340      	movs	r3, #64	@ 0x40
 8007698:	616b      	str	r3, [r5, #20]
 800769a:	2300      	movs	r3, #0
 800769c:	9309      	str	r3, [sp, #36]	@ 0x24
 800769e:	2320      	movs	r3, #32
 80076a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076a4:	2330      	movs	r3, #48	@ 0x30
 80076a6:	f04f 0901 	mov.w	r9, #1
 80076aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80076ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007848 <_svfiprintf_r+0x1e4>
 80076b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076b6:	4623      	mov	r3, r4
 80076b8:	469a      	mov	sl, r3
 80076ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076be:	b10a      	cbz	r2, 80076c4 <_svfiprintf_r+0x60>
 80076c0:	2a25      	cmp	r2, #37	@ 0x25
 80076c2:	d1f9      	bne.n	80076b8 <_svfiprintf_r+0x54>
 80076c4:	ebba 0b04 	subs.w	fp, sl, r4
 80076c8:	d00b      	beq.n	80076e2 <_svfiprintf_r+0x7e>
 80076ca:	465b      	mov	r3, fp
 80076cc:	4622      	mov	r2, r4
 80076ce:	4629      	mov	r1, r5
 80076d0:	4638      	mov	r0, r7
 80076d2:	f7ff ff6b 	bl	80075ac <__ssputs_r>
 80076d6:	3001      	adds	r0, #1
 80076d8:	f000 80a7 	beq.w	800782a <_svfiprintf_r+0x1c6>
 80076dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076de:	445a      	add	r2, fp
 80076e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80076e2:	f89a 3000 	ldrb.w	r3, [sl]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f000 809f 	beq.w	800782a <_svfiprintf_r+0x1c6>
 80076ec:	2300      	movs	r3, #0
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076f6:	f10a 0a01 	add.w	sl, sl, #1
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	9307      	str	r3, [sp, #28]
 80076fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007702:	931a      	str	r3, [sp, #104]	@ 0x68
 8007704:	4654      	mov	r4, sl
 8007706:	2205      	movs	r2, #5
 8007708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800770c:	484e      	ldr	r0, [pc, #312]	@ (8007848 <_svfiprintf_r+0x1e4>)
 800770e:	f7fd fcc8 	bl	80050a2 <memchr>
 8007712:	9a04      	ldr	r2, [sp, #16]
 8007714:	b9d8      	cbnz	r0, 800774e <_svfiprintf_r+0xea>
 8007716:	06d0      	lsls	r0, r2, #27
 8007718:	bf44      	itt	mi
 800771a:	2320      	movmi	r3, #32
 800771c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007720:	0711      	lsls	r1, r2, #28
 8007722:	bf44      	itt	mi
 8007724:	232b      	movmi	r3, #43	@ 0x2b
 8007726:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800772a:	f89a 3000 	ldrb.w	r3, [sl]
 800772e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007730:	d015      	beq.n	800775e <_svfiprintf_r+0xfa>
 8007732:	4654      	mov	r4, sl
 8007734:	2000      	movs	r0, #0
 8007736:	f04f 0c0a 	mov.w	ip, #10
 800773a:	9a07      	ldr	r2, [sp, #28]
 800773c:	4621      	mov	r1, r4
 800773e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007742:	3b30      	subs	r3, #48	@ 0x30
 8007744:	2b09      	cmp	r3, #9
 8007746:	d94b      	bls.n	80077e0 <_svfiprintf_r+0x17c>
 8007748:	b1b0      	cbz	r0, 8007778 <_svfiprintf_r+0x114>
 800774a:	9207      	str	r2, [sp, #28]
 800774c:	e014      	b.n	8007778 <_svfiprintf_r+0x114>
 800774e:	eba0 0308 	sub.w	r3, r0, r8
 8007752:	fa09 f303 	lsl.w	r3, r9, r3
 8007756:	4313      	orrs	r3, r2
 8007758:	46a2      	mov	sl, r4
 800775a:	9304      	str	r3, [sp, #16]
 800775c:	e7d2      	b.n	8007704 <_svfiprintf_r+0xa0>
 800775e:	9b03      	ldr	r3, [sp, #12]
 8007760:	1d19      	adds	r1, r3, #4
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	9103      	str	r1, [sp, #12]
 8007766:	2b00      	cmp	r3, #0
 8007768:	bfbb      	ittet	lt
 800776a:	425b      	neglt	r3, r3
 800776c:	f042 0202 	orrlt.w	r2, r2, #2
 8007770:	9307      	strge	r3, [sp, #28]
 8007772:	9307      	strlt	r3, [sp, #28]
 8007774:	bfb8      	it	lt
 8007776:	9204      	strlt	r2, [sp, #16]
 8007778:	7823      	ldrb	r3, [r4, #0]
 800777a:	2b2e      	cmp	r3, #46	@ 0x2e
 800777c:	d10a      	bne.n	8007794 <_svfiprintf_r+0x130>
 800777e:	7863      	ldrb	r3, [r4, #1]
 8007780:	2b2a      	cmp	r3, #42	@ 0x2a
 8007782:	d132      	bne.n	80077ea <_svfiprintf_r+0x186>
 8007784:	9b03      	ldr	r3, [sp, #12]
 8007786:	3402      	adds	r4, #2
 8007788:	1d1a      	adds	r2, r3, #4
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	9203      	str	r2, [sp, #12]
 800778e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007792:	9305      	str	r3, [sp, #20]
 8007794:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800784c <_svfiprintf_r+0x1e8>
 8007798:	2203      	movs	r2, #3
 800779a:	4650      	mov	r0, sl
 800779c:	7821      	ldrb	r1, [r4, #0]
 800779e:	f7fd fc80 	bl	80050a2 <memchr>
 80077a2:	b138      	cbz	r0, 80077b4 <_svfiprintf_r+0x150>
 80077a4:	2240      	movs	r2, #64	@ 0x40
 80077a6:	9b04      	ldr	r3, [sp, #16]
 80077a8:	eba0 000a 	sub.w	r0, r0, sl
 80077ac:	4082      	lsls	r2, r0
 80077ae:	4313      	orrs	r3, r2
 80077b0:	3401      	adds	r4, #1
 80077b2:	9304      	str	r3, [sp, #16]
 80077b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077b8:	2206      	movs	r2, #6
 80077ba:	4825      	ldr	r0, [pc, #148]	@ (8007850 <_svfiprintf_r+0x1ec>)
 80077bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077c0:	f7fd fc6f 	bl	80050a2 <memchr>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d036      	beq.n	8007836 <_svfiprintf_r+0x1d2>
 80077c8:	4b22      	ldr	r3, [pc, #136]	@ (8007854 <_svfiprintf_r+0x1f0>)
 80077ca:	bb1b      	cbnz	r3, 8007814 <_svfiprintf_r+0x1b0>
 80077cc:	9b03      	ldr	r3, [sp, #12]
 80077ce:	3307      	adds	r3, #7
 80077d0:	f023 0307 	bic.w	r3, r3, #7
 80077d4:	3308      	adds	r3, #8
 80077d6:	9303      	str	r3, [sp, #12]
 80077d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077da:	4433      	add	r3, r6
 80077dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077de:	e76a      	b.n	80076b6 <_svfiprintf_r+0x52>
 80077e0:	460c      	mov	r4, r1
 80077e2:	2001      	movs	r0, #1
 80077e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80077e8:	e7a8      	b.n	800773c <_svfiprintf_r+0xd8>
 80077ea:	2300      	movs	r3, #0
 80077ec:	f04f 0c0a 	mov.w	ip, #10
 80077f0:	4619      	mov	r1, r3
 80077f2:	3401      	adds	r4, #1
 80077f4:	9305      	str	r3, [sp, #20]
 80077f6:	4620      	mov	r0, r4
 80077f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077fc:	3a30      	subs	r2, #48	@ 0x30
 80077fe:	2a09      	cmp	r2, #9
 8007800:	d903      	bls.n	800780a <_svfiprintf_r+0x1a6>
 8007802:	2b00      	cmp	r3, #0
 8007804:	d0c6      	beq.n	8007794 <_svfiprintf_r+0x130>
 8007806:	9105      	str	r1, [sp, #20]
 8007808:	e7c4      	b.n	8007794 <_svfiprintf_r+0x130>
 800780a:	4604      	mov	r4, r0
 800780c:	2301      	movs	r3, #1
 800780e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007812:	e7f0      	b.n	80077f6 <_svfiprintf_r+0x192>
 8007814:	ab03      	add	r3, sp, #12
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	462a      	mov	r2, r5
 800781a:	4638      	mov	r0, r7
 800781c:	4b0e      	ldr	r3, [pc, #56]	@ (8007858 <_svfiprintf_r+0x1f4>)
 800781e:	a904      	add	r1, sp, #16
 8007820:	f7fc fccc 	bl	80041bc <_printf_float>
 8007824:	1c42      	adds	r2, r0, #1
 8007826:	4606      	mov	r6, r0
 8007828:	d1d6      	bne.n	80077d8 <_svfiprintf_r+0x174>
 800782a:	89ab      	ldrh	r3, [r5, #12]
 800782c:	065b      	lsls	r3, r3, #25
 800782e:	f53f af2d 	bmi.w	800768c <_svfiprintf_r+0x28>
 8007832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007834:	e72c      	b.n	8007690 <_svfiprintf_r+0x2c>
 8007836:	ab03      	add	r3, sp, #12
 8007838:	9300      	str	r3, [sp, #0]
 800783a:	462a      	mov	r2, r5
 800783c:	4638      	mov	r0, r7
 800783e:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <_svfiprintf_r+0x1f4>)
 8007840:	a904      	add	r1, sp, #16
 8007842:	f7fc ff59 	bl	80046f8 <_printf_i>
 8007846:	e7ed      	b.n	8007824 <_svfiprintf_r+0x1c0>
 8007848:	08008b29 	.word	0x08008b29
 800784c:	08008b2f 	.word	0x08008b2f
 8007850:	08008b33 	.word	0x08008b33
 8007854:	080041bd 	.word	0x080041bd
 8007858:	080075ad 	.word	0x080075ad

0800785c <__sflush_r>:
 800785c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007862:	0716      	lsls	r6, r2, #28
 8007864:	4605      	mov	r5, r0
 8007866:	460c      	mov	r4, r1
 8007868:	d454      	bmi.n	8007914 <__sflush_r+0xb8>
 800786a:	684b      	ldr	r3, [r1, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	dc02      	bgt.n	8007876 <__sflush_r+0x1a>
 8007870:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007872:	2b00      	cmp	r3, #0
 8007874:	dd48      	ble.n	8007908 <__sflush_r+0xac>
 8007876:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007878:	2e00      	cmp	r6, #0
 800787a:	d045      	beq.n	8007908 <__sflush_r+0xac>
 800787c:	2300      	movs	r3, #0
 800787e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007882:	682f      	ldr	r7, [r5, #0]
 8007884:	6a21      	ldr	r1, [r4, #32]
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	d030      	beq.n	80078ec <__sflush_r+0x90>
 800788a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	0759      	lsls	r1, r3, #29
 8007890:	d505      	bpl.n	800789e <__sflush_r+0x42>
 8007892:	6863      	ldr	r3, [r4, #4]
 8007894:	1ad2      	subs	r2, r2, r3
 8007896:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007898:	b10b      	cbz	r3, 800789e <__sflush_r+0x42>
 800789a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800789c:	1ad2      	subs	r2, r2, r3
 800789e:	2300      	movs	r3, #0
 80078a0:	4628      	mov	r0, r5
 80078a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078a4:	6a21      	ldr	r1, [r4, #32]
 80078a6:	47b0      	blx	r6
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	d106      	bne.n	80078bc <__sflush_r+0x60>
 80078ae:	6829      	ldr	r1, [r5, #0]
 80078b0:	291d      	cmp	r1, #29
 80078b2:	d82b      	bhi.n	800790c <__sflush_r+0xb0>
 80078b4:	4a28      	ldr	r2, [pc, #160]	@ (8007958 <__sflush_r+0xfc>)
 80078b6:	410a      	asrs	r2, r1
 80078b8:	07d6      	lsls	r6, r2, #31
 80078ba:	d427      	bmi.n	800790c <__sflush_r+0xb0>
 80078bc:	2200      	movs	r2, #0
 80078be:	6062      	str	r2, [r4, #4]
 80078c0:	6922      	ldr	r2, [r4, #16]
 80078c2:	04d9      	lsls	r1, r3, #19
 80078c4:	6022      	str	r2, [r4, #0]
 80078c6:	d504      	bpl.n	80078d2 <__sflush_r+0x76>
 80078c8:	1c42      	adds	r2, r0, #1
 80078ca:	d101      	bne.n	80078d0 <__sflush_r+0x74>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	b903      	cbnz	r3, 80078d2 <__sflush_r+0x76>
 80078d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80078d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078d4:	602f      	str	r7, [r5, #0]
 80078d6:	b1b9      	cbz	r1, 8007908 <__sflush_r+0xac>
 80078d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078dc:	4299      	cmp	r1, r3
 80078de:	d002      	beq.n	80078e6 <__sflush_r+0x8a>
 80078e0:	4628      	mov	r0, r5
 80078e2:	f7fe fa41 	bl	8005d68 <_free_r>
 80078e6:	2300      	movs	r3, #0
 80078e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80078ea:	e00d      	b.n	8007908 <__sflush_r+0xac>
 80078ec:	2301      	movs	r3, #1
 80078ee:	4628      	mov	r0, r5
 80078f0:	47b0      	blx	r6
 80078f2:	4602      	mov	r2, r0
 80078f4:	1c50      	adds	r0, r2, #1
 80078f6:	d1c9      	bne.n	800788c <__sflush_r+0x30>
 80078f8:	682b      	ldr	r3, [r5, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d0c6      	beq.n	800788c <__sflush_r+0x30>
 80078fe:	2b1d      	cmp	r3, #29
 8007900:	d001      	beq.n	8007906 <__sflush_r+0xaa>
 8007902:	2b16      	cmp	r3, #22
 8007904:	d11d      	bne.n	8007942 <__sflush_r+0xe6>
 8007906:	602f      	str	r7, [r5, #0]
 8007908:	2000      	movs	r0, #0
 800790a:	e021      	b.n	8007950 <__sflush_r+0xf4>
 800790c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007910:	b21b      	sxth	r3, r3
 8007912:	e01a      	b.n	800794a <__sflush_r+0xee>
 8007914:	690f      	ldr	r7, [r1, #16]
 8007916:	2f00      	cmp	r7, #0
 8007918:	d0f6      	beq.n	8007908 <__sflush_r+0xac>
 800791a:	0793      	lsls	r3, r2, #30
 800791c:	bf18      	it	ne
 800791e:	2300      	movne	r3, #0
 8007920:	680e      	ldr	r6, [r1, #0]
 8007922:	bf08      	it	eq
 8007924:	694b      	ldreq	r3, [r1, #20]
 8007926:	1bf6      	subs	r6, r6, r7
 8007928:	600f      	str	r7, [r1, #0]
 800792a:	608b      	str	r3, [r1, #8]
 800792c:	2e00      	cmp	r6, #0
 800792e:	ddeb      	ble.n	8007908 <__sflush_r+0xac>
 8007930:	4633      	mov	r3, r6
 8007932:	463a      	mov	r2, r7
 8007934:	4628      	mov	r0, r5
 8007936:	6a21      	ldr	r1, [r4, #32]
 8007938:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800793c:	47e0      	blx	ip
 800793e:	2800      	cmp	r0, #0
 8007940:	dc07      	bgt.n	8007952 <__sflush_r+0xf6>
 8007942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800794a:	f04f 30ff 	mov.w	r0, #4294967295
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007952:	4407      	add	r7, r0
 8007954:	1a36      	subs	r6, r6, r0
 8007956:	e7e9      	b.n	800792c <__sflush_r+0xd0>
 8007958:	dfbffffe 	.word	0xdfbffffe

0800795c <_fflush_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	690b      	ldr	r3, [r1, #16]
 8007960:	4605      	mov	r5, r0
 8007962:	460c      	mov	r4, r1
 8007964:	b913      	cbnz	r3, 800796c <_fflush_r+0x10>
 8007966:	2500      	movs	r5, #0
 8007968:	4628      	mov	r0, r5
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	b118      	cbz	r0, 8007976 <_fflush_r+0x1a>
 800796e:	6a03      	ldr	r3, [r0, #32]
 8007970:	b90b      	cbnz	r3, 8007976 <_fflush_r+0x1a>
 8007972:	f7fd fa7d 	bl	8004e70 <__sinit>
 8007976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d0f3      	beq.n	8007966 <_fflush_r+0xa>
 800797e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007980:	07d0      	lsls	r0, r2, #31
 8007982:	d404      	bmi.n	800798e <_fflush_r+0x32>
 8007984:	0599      	lsls	r1, r3, #22
 8007986:	d402      	bmi.n	800798e <_fflush_r+0x32>
 8007988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800798a:	f7fd fb88 	bl	800509e <__retarget_lock_acquire_recursive>
 800798e:	4628      	mov	r0, r5
 8007990:	4621      	mov	r1, r4
 8007992:	f7ff ff63 	bl	800785c <__sflush_r>
 8007996:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007998:	4605      	mov	r5, r0
 800799a:	07da      	lsls	r2, r3, #31
 800799c:	d4e4      	bmi.n	8007968 <_fflush_r+0xc>
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	059b      	lsls	r3, r3, #22
 80079a2:	d4e1      	bmi.n	8007968 <_fflush_r+0xc>
 80079a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079a6:	f7fd fb7b 	bl	80050a0 <__retarget_lock_release_recursive>
 80079aa:	e7dd      	b.n	8007968 <_fflush_r+0xc>

080079ac <memmove>:
 80079ac:	4288      	cmp	r0, r1
 80079ae:	b510      	push	{r4, lr}
 80079b0:	eb01 0402 	add.w	r4, r1, r2
 80079b4:	d902      	bls.n	80079bc <memmove+0x10>
 80079b6:	4284      	cmp	r4, r0
 80079b8:	4623      	mov	r3, r4
 80079ba:	d807      	bhi.n	80079cc <memmove+0x20>
 80079bc:	1e43      	subs	r3, r0, #1
 80079be:	42a1      	cmp	r1, r4
 80079c0:	d008      	beq.n	80079d4 <memmove+0x28>
 80079c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079ca:	e7f8      	b.n	80079be <memmove+0x12>
 80079cc:	4601      	mov	r1, r0
 80079ce:	4402      	add	r2, r0
 80079d0:	428a      	cmp	r2, r1
 80079d2:	d100      	bne.n	80079d6 <memmove+0x2a>
 80079d4:	bd10      	pop	{r4, pc}
 80079d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079de:	e7f7      	b.n	80079d0 <memmove+0x24>

080079e0 <strncmp>:
 80079e0:	b510      	push	{r4, lr}
 80079e2:	b16a      	cbz	r2, 8007a00 <strncmp+0x20>
 80079e4:	3901      	subs	r1, #1
 80079e6:	1884      	adds	r4, r0, r2
 80079e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d103      	bne.n	80079fc <strncmp+0x1c>
 80079f4:	42a0      	cmp	r0, r4
 80079f6:	d001      	beq.n	80079fc <strncmp+0x1c>
 80079f8:	2a00      	cmp	r2, #0
 80079fa:	d1f5      	bne.n	80079e8 <strncmp+0x8>
 80079fc:	1ad0      	subs	r0, r2, r3
 80079fe:	bd10      	pop	{r4, pc}
 8007a00:	4610      	mov	r0, r2
 8007a02:	e7fc      	b.n	80079fe <strncmp+0x1e>

08007a04 <_sbrk_r>:
 8007a04:	b538      	push	{r3, r4, r5, lr}
 8007a06:	2300      	movs	r3, #0
 8007a08:	4d05      	ldr	r5, [pc, #20]	@ (8007a20 <_sbrk_r+0x1c>)
 8007a0a:	4604      	mov	r4, r0
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	602b      	str	r3, [r5, #0]
 8007a10:	f7fa f8b8 	bl	8001b84 <_sbrk>
 8007a14:	1c43      	adds	r3, r0, #1
 8007a16:	d102      	bne.n	8007a1e <_sbrk_r+0x1a>
 8007a18:	682b      	ldr	r3, [r5, #0]
 8007a1a:	b103      	cbz	r3, 8007a1e <_sbrk_r+0x1a>
 8007a1c:	6023      	str	r3, [r4, #0]
 8007a1e:	bd38      	pop	{r3, r4, r5, pc}
 8007a20:	2000041c 	.word	0x2000041c

08007a24 <memcpy>:
 8007a24:	440a      	add	r2, r1
 8007a26:	4291      	cmp	r1, r2
 8007a28:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a2c:	d100      	bne.n	8007a30 <memcpy+0xc>
 8007a2e:	4770      	bx	lr
 8007a30:	b510      	push	{r4, lr}
 8007a32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a36:	4291      	cmp	r1, r2
 8007a38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a3c:	d1f9      	bne.n	8007a32 <memcpy+0xe>
 8007a3e:	bd10      	pop	{r4, pc}

08007a40 <nan>:
 8007a40:	2000      	movs	r0, #0
 8007a42:	4901      	ldr	r1, [pc, #4]	@ (8007a48 <nan+0x8>)
 8007a44:	4770      	bx	lr
 8007a46:	bf00      	nop
 8007a48:	7ff80000 	.word	0x7ff80000

08007a4c <__assert_func>:
 8007a4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a4e:	4614      	mov	r4, r2
 8007a50:	461a      	mov	r2, r3
 8007a52:	4b09      	ldr	r3, [pc, #36]	@ (8007a78 <__assert_func+0x2c>)
 8007a54:	4605      	mov	r5, r0
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68d8      	ldr	r0, [r3, #12]
 8007a5a:	b954      	cbnz	r4, 8007a72 <__assert_func+0x26>
 8007a5c:	4b07      	ldr	r3, [pc, #28]	@ (8007a7c <__assert_func+0x30>)
 8007a5e:	461c      	mov	r4, r3
 8007a60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a64:	9100      	str	r1, [sp, #0]
 8007a66:	462b      	mov	r3, r5
 8007a68:	4905      	ldr	r1, [pc, #20]	@ (8007a80 <__assert_func+0x34>)
 8007a6a:	f000 fba7 	bl	80081bc <fiprintf>
 8007a6e:	f000 fbb7 	bl	80081e0 <abort>
 8007a72:	4b04      	ldr	r3, [pc, #16]	@ (8007a84 <__assert_func+0x38>)
 8007a74:	e7f4      	b.n	8007a60 <__assert_func+0x14>
 8007a76:	bf00      	nop
 8007a78:	2000001c 	.word	0x2000001c
 8007a7c:	08008b7d 	.word	0x08008b7d
 8007a80:	08008b4f 	.word	0x08008b4f
 8007a84:	08008b42 	.word	0x08008b42

08007a88 <_calloc_r>:
 8007a88:	b570      	push	{r4, r5, r6, lr}
 8007a8a:	fba1 5402 	umull	r5, r4, r1, r2
 8007a8e:	b93c      	cbnz	r4, 8007aa0 <_calloc_r+0x18>
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7fe f9db 	bl	8005e4c <_malloc_r>
 8007a96:	4606      	mov	r6, r0
 8007a98:	b928      	cbnz	r0, 8007aa6 <_calloc_r+0x1e>
 8007a9a:	2600      	movs	r6, #0
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	bd70      	pop	{r4, r5, r6, pc}
 8007aa0:	220c      	movs	r2, #12
 8007aa2:	6002      	str	r2, [r0, #0]
 8007aa4:	e7f9      	b.n	8007a9a <_calloc_r+0x12>
 8007aa6:	462a      	mov	r2, r5
 8007aa8:	4621      	mov	r1, r4
 8007aaa:	f7fd fa7a 	bl	8004fa2 <memset>
 8007aae:	e7f5      	b.n	8007a9c <_calloc_r+0x14>

08007ab0 <rshift>:
 8007ab0:	6903      	ldr	r3, [r0, #16]
 8007ab2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ab6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007aba:	f100 0414 	add.w	r4, r0, #20
 8007abe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007ac2:	dd46      	ble.n	8007b52 <rshift+0xa2>
 8007ac4:	f011 011f 	ands.w	r1, r1, #31
 8007ac8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007acc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007ad0:	d10c      	bne.n	8007aec <rshift+0x3c>
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	f100 0710 	add.w	r7, r0, #16
 8007ad8:	42b1      	cmp	r1, r6
 8007ada:	d335      	bcc.n	8007b48 <rshift+0x98>
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	1eea      	subs	r2, r5, #3
 8007ae2:	4296      	cmp	r6, r2
 8007ae4:	bf38      	it	cc
 8007ae6:	2300      	movcc	r3, #0
 8007ae8:	4423      	add	r3, r4
 8007aea:	e015      	b.n	8007b18 <rshift+0x68>
 8007aec:	46a1      	mov	r9, r4
 8007aee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007af2:	f1c1 0820 	rsb	r8, r1, #32
 8007af6:	40cf      	lsrs	r7, r1
 8007af8:	f105 0e04 	add.w	lr, r5, #4
 8007afc:	4576      	cmp	r6, lr
 8007afe:	46f4      	mov	ip, lr
 8007b00:	d816      	bhi.n	8007b30 <rshift+0x80>
 8007b02:	1a9a      	subs	r2, r3, r2
 8007b04:	0092      	lsls	r2, r2, #2
 8007b06:	3a04      	subs	r2, #4
 8007b08:	3501      	adds	r5, #1
 8007b0a:	42ae      	cmp	r6, r5
 8007b0c:	bf38      	it	cc
 8007b0e:	2200      	movcc	r2, #0
 8007b10:	18a3      	adds	r3, r4, r2
 8007b12:	50a7      	str	r7, [r4, r2]
 8007b14:	b107      	cbz	r7, 8007b18 <rshift+0x68>
 8007b16:	3304      	adds	r3, #4
 8007b18:	42a3      	cmp	r3, r4
 8007b1a:	eba3 0204 	sub.w	r2, r3, r4
 8007b1e:	bf08      	it	eq
 8007b20:	2300      	moveq	r3, #0
 8007b22:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007b26:	6102      	str	r2, [r0, #16]
 8007b28:	bf08      	it	eq
 8007b2a:	6143      	streq	r3, [r0, #20]
 8007b2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b30:	f8dc c000 	ldr.w	ip, [ip]
 8007b34:	fa0c fc08 	lsl.w	ip, ip, r8
 8007b38:	ea4c 0707 	orr.w	r7, ip, r7
 8007b3c:	f849 7b04 	str.w	r7, [r9], #4
 8007b40:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b44:	40cf      	lsrs	r7, r1
 8007b46:	e7d9      	b.n	8007afc <rshift+0x4c>
 8007b48:	f851 cb04 	ldr.w	ip, [r1], #4
 8007b4c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007b50:	e7c2      	b.n	8007ad8 <rshift+0x28>
 8007b52:	4623      	mov	r3, r4
 8007b54:	e7e0      	b.n	8007b18 <rshift+0x68>

08007b56 <__hexdig_fun>:
 8007b56:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007b5a:	2b09      	cmp	r3, #9
 8007b5c:	d802      	bhi.n	8007b64 <__hexdig_fun+0xe>
 8007b5e:	3820      	subs	r0, #32
 8007b60:	b2c0      	uxtb	r0, r0
 8007b62:	4770      	bx	lr
 8007b64:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007b68:	2b05      	cmp	r3, #5
 8007b6a:	d801      	bhi.n	8007b70 <__hexdig_fun+0x1a>
 8007b6c:	3847      	subs	r0, #71	@ 0x47
 8007b6e:	e7f7      	b.n	8007b60 <__hexdig_fun+0xa>
 8007b70:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007b74:	2b05      	cmp	r3, #5
 8007b76:	d801      	bhi.n	8007b7c <__hexdig_fun+0x26>
 8007b78:	3827      	subs	r0, #39	@ 0x27
 8007b7a:	e7f1      	b.n	8007b60 <__hexdig_fun+0xa>
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	4770      	bx	lr

08007b80 <__gethex>:
 8007b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b84:	468a      	mov	sl, r1
 8007b86:	4690      	mov	r8, r2
 8007b88:	b085      	sub	sp, #20
 8007b8a:	9302      	str	r3, [sp, #8]
 8007b8c:	680b      	ldr	r3, [r1, #0]
 8007b8e:	9001      	str	r0, [sp, #4]
 8007b90:	1c9c      	adds	r4, r3, #2
 8007b92:	46a1      	mov	r9, r4
 8007b94:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007b98:	2830      	cmp	r0, #48	@ 0x30
 8007b9a:	d0fa      	beq.n	8007b92 <__gethex+0x12>
 8007b9c:	eba9 0303 	sub.w	r3, r9, r3
 8007ba0:	f1a3 0b02 	sub.w	fp, r3, #2
 8007ba4:	f7ff ffd7 	bl	8007b56 <__hexdig_fun>
 8007ba8:	4605      	mov	r5, r0
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d168      	bne.n	8007c80 <__gethex+0x100>
 8007bae:	2201      	movs	r2, #1
 8007bb0:	4648      	mov	r0, r9
 8007bb2:	499f      	ldr	r1, [pc, #636]	@ (8007e30 <__gethex+0x2b0>)
 8007bb4:	f7ff ff14 	bl	80079e0 <strncmp>
 8007bb8:	4607      	mov	r7, r0
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	d167      	bne.n	8007c8e <__gethex+0x10e>
 8007bbe:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007bc2:	4626      	mov	r6, r4
 8007bc4:	f7ff ffc7 	bl	8007b56 <__hexdig_fun>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	d062      	beq.n	8007c92 <__gethex+0x112>
 8007bcc:	4623      	mov	r3, r4
 8007bce:	7818      	ldrb	r0, [r3, #0]
 8007bd0:	4699      	mov	r9, r3
 8007bd2:	2830      	cmp	r0, #48	@ 0x30
 8007bd4:	f103 0301 	add.w	r3, r3, #1
 8007bd8:	d0f9      	beq.n	8007bce <__gethex+0x4e>
 8007bda:	f7ff ffbc 	bl	8007b56 <__hexdig_fun>
 8007bde:	fab0 f580 	clz	r5, r0
 8007be2:	f04f 0b01 	mov.w	fp, #1
 8007be6:	096d      	lsrs	r5, r5, #5
 8007be8:	464a      	mov	r2, r9
 8007bea:	4616      	mov	r6, r2
 8007bec:	7830      	ldrb	r0, [r6, #0]
 8007bee:	3201      	adds	r2, #1
 8007bf0:	f7ff ffb1 	bl	8007b56 <__hexdig_fun>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d1f8      	bne.n	8007bea <__gethex+0x6a>
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	498c      	ldr	r1, [pc, #560]	@ (8007e30 <__gethex+0x2b0>)
 8007bfe:	f7ff feef 	bl	80079e0 <strncmp>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	d13f      	bne.n	8007c86 <__gethex+0x106>
 8007c06:	b944      	cbnz	r4, 8007c1a <__gethex+0x9a>
 8007c08:	1c74      	adds	r4, r6, #1
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	7830      	ldrb	r0, [r6, #0]
 8007c10:	3201      	adds	r2, #1
 8007c12:	f7ff ffa0 	bl	8007b56 <__hexdig_fun>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d1f8      	bne.n	8007c0c <__gethex+0x8c>
 8007c1a:	1ba4      	subs	r4, r4, r6
 8007c1c:	00a7      	lsls	r7, r4, #2
 8007c1e:	7833      	ldrb	r3, [r6, #0]
 8007c20:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007c24:	2b50      	cmp	r3, #80	@ 0x50
 8007c26:	d13e      	bne.n	8007ca6 <__gethex+0x126>
 8007c28:	7873      	ldrb	r3, [r6, #1]
 8007c2a:	2b2b      	cmp	r3, #43	@ 0x2b
 8007c2c:	d033      	beq.n	8007c96 <__gethex+0x116>
 8007c2e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007c30:	d034      	beq.n	8007c9c <__gethex+0x11c>
 8007c32:	2400      	movs	r4, #0
 8007c34:	1c71      	adds	r1, r6, #1
 8007c36:	7808      	ldrb	r0, [r1, #0]
 8007c38:	f7ff ff8d 	bl	8007b56 <__hexdig_fun>
 8007c3c:	1e43      	subs	r3, r0, #1
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b18      	cmp	r3, #24
 8007c42:	d830      	bhi.n	8007ca6 <__gethex+0x126>
 8007c44:	f1a0 0210 	sub.w	r2, r0, #16
 8007c48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c4c:	f7ff ff83 	bl	8007b56 <__hexdig_fun>
 8007c50:	f100 3cff 	add.w	ip, r0, #4294967295
 8007c54:	fa5f fc8c 	uxtb.w	ip, ip
 8007c58:	f1bc 0f18 	cmp.w	ip, #24
 8007c5c:	f04f 030a 	mov.w	r3, #10
 8007c60:	d91e      	bls.n	8007ca0 <__gethex+0x120>
 8007c62:	b104      	cbz	r4, 8007c66 <__gethex+0xe6>
 8007c64:	4252      	negs	r2, r2
 8007c66:	4417      	add	r7, r2
 8007c68:	f8ca 1000 	str.w	r1, [sl]
 8007c6c:	b1ed      	cbz	r5, 8007caa <__gethex+0x12a>
 8007c6e:	f1bb 0f00 	cmp.w	fp, #0
 8007c72:	bf0c      	ite	eq
 8007c74:	2506      	moveq	r5, #6
 8007c76:	2500      	movne	r5, #0
 8007c78:	4628      	mov	r0, r5
 8007c7a:	b005      	add	sp, #20
 8007c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c80:	2500      	movs	r5, #0
 8007c82:	462c      	mov	r4, r5
 8007c84:	e7b0      	b.n	8007be8 <__gethex+0x68>
 8007c86:	2c00      	cmp	r4, #0
 8007c88:	d1c7      	bne.n	8007c1a <__gethex+0x9a>
 8007c8a:	4627      	mov	r7, r4
 8007c8c:	e7c7      	b.n	8007c1e <__gethex+0x9e>
 8007c8e:	464e      	mov	r6, r9
 8007c90:	462f      	mov	r7, r5
 8007c92:	2501      	movs	r5, #1
 8007c94:	e7c3      	b.n	8007c1e <__gethex+0x9e>
 8007c96:	2400      	movs	r4, #0
 8007c98:	1cb1      	adds	r1, r6, #2
 8007c9a:	e7cc      	b.n	8007c36 <__gethex+0xb6>
 8007c9c:	2401      	movs	r4, #1
 8007c9e:	e7fb      	b.n	8007c98 <__gethex+0x118>
 8007ca0:	fb03 0002 	mla	r0, r3, r2, r0
 8007ca4:	e7ce      	b.n	8007c44 <__gethex+0xc4>
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	e7de      	b.n	8007c68 <__gethex+0xe8>
 8007caa:	4629      	mov	r1, r5
 8007cac:	eba6 0309 	sub.w	r3, r6, r9
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	2b07      	cmp	r3, #7
 8007cb4:	dc0a      	bgt.n	8007ccc <__gethex+0x14c>
 8007cb6:	9801      	ldr	r0, [sp, #4]
 8007cb8:	f7fe f954 	bl	8005f64 <_Balloc>
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	b940      	cbnz	r0, 8007cd2 <__gethex+0x152>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	21e4      	movs	r1, #228	@ 0xe4
 8007cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8007e34 <__gethex+0x2b4>)
 8007cc6:	485c      	ldr	r0, [pc, #368]	@ (8007e38 <__gethex+0x2b8>)
 8007cc8:	f7ff fec0 	bl	8007a4c <__assert_func>
 8007ccc:	3101      	adds	r1, #1
 8007cce:	105b      	asrs	r3, r3, #1
 8007cd0:	e7ef      	b.n	8007cb2 <__gethex+0x132>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f100 0a14 	add.w	sl, r0, #20
 8007cd8:	4655      	mov	r5, sl
 8007cda:	469b      	mov	fp, r3
 8007cdc:	45b1      	cmp	r9, r6
 8007cde:	d337      	bcc.n	8007d50 <__gethex+0x1d0>
 8007ce0:	f845 bb04 	str.w	fp, [r5], #4
 8007ce4:	eba5 050a 	sub.w	r5, r5, sl
 8007ce8:	10ad      	asrs	r5, r5, #2
 8007cea:	6125      	str	r5, [r4, #16]
 8007cec:	4658      	mov	r0, fp
 8007cee:	f7fe fa2b 	bl	8006148 <__hi0bits>
 8007cf2:	016d      	lsls	r5, r5, #5
 8007cf4:	f8d8 6000 	ldr.w	r6, [r8]
 8007cf8:	1a2d      	subs	r5, r5, r0
 8007cfa:	42b5      	cmp	r5, r6
 8007cfc:	dd54      	ble.n	8007da8 <__gethex+0x228>
 8007cfe:	1bad      	subs	r5, r5, r6
 8007d00:	4629      	mov	r1, r5
 8007d02:	4620      	mov	r0, r4
 8007d04:	f7fe fdb3 	bl	800686e <__any_on>
 8007d08:	4681      	mov	r9, r0
 8007d0a:	b178      	cbz	r0, 8007d2c <__gethex+0x1ac>
 8007d0c:	f04f 0901 	mov.w	r9, #1
 8007d10:	1e6b      	subs	r3, r5, #1
 8007d12:	1159      	asrs	r1, r3, #5
 8007d14:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007d18:	f003 021f 	and.w	r2, r3, #31
 8007d1c:	fa09 f202 	lsl.w	r2, r9, r2
 8007d20:	420a      	tst	r2, r1
 8007d22:	d003      	beq.n	8007d2c <__gethex+0x1ac>
 8007d24:	454b      	cmp	r3, r9
 8007d26:	dc36      	bgt.n	8007d96 <__gethex+0x216>
 8007d28:	f04f 0902 	mov.w	r9, #2
 8007d2c:	4629      	mov	r1, r5
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f7ff febe 	bl	8007ab0 <rshift>
 8007d34:	442f      	add	r7, r5
 8007d36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d3a:	42bb      	cmp	r3, r7
 8007d3c:	da42      	bge.n	8007dc4 <__gethex+0x244>
 8007d3e:	4621      	mov	r1, r4
 8007d40:	9801      	ldr	r0, [sp, #4]
 8007d42:	f7fe f94f 	bl	8005fe4 <_Bfree>
 8007d46:	2300      	movs	r3, #0
 8007d48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d4a:	25a3      	movs	r5, #163	@ 0xa3
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	e793      	b.n	8007c78 <__gethex+0xf8>
 8007d50:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007d54:	2a2e      	cmp	r2, #46	@ 0x2e
 8007d56:	d012      	beq.n	8007d7e <__gethex+0x1fe>
 8007d58:	2b20      	cmp	r3, #32
 8007d5a:	d104      	bne.n	8007d66 <__gethex+0x1e6>
 8007d5c:	f845 bb04 	str.w	fp, [r5], #4
 8007d60:	f04f 0b00 	mov.w	fp, #0
 8007d64:	465b      	mov	r3, fp
 8007d66:	7830      	ldrb	r0, [r6, #0]
 8007d68:	9303      	str	r3, [sp, #12]
 8007d6a:	f7ff fef4 	bl	8007b56 <__hexdig_fun>
 8007d6e:	9b03      	ldr	r3, [sp, #12]
 8007d70:	f000 000f 	and.w	r0, r0, #15
 8007d74:	4098      	lsls	r0, r3
 8007d76:	ea4b 0b00 	orr.w	fp, fp, r0
 8007d7a:	3304      	adds	r3, #4
 8007d7c:	e7ae      	b.n	8007cdc <__gethex+0x15c>
 8007d7e:	45b1      	cmp	r9, r6
 8007d80:	d8ea      	bhi.n	8007d58 <__gethex+0x1d8>
 8007d82:	2201      	movs	r2, #1
 8007d84:	4630      	mov	r0, r6
 8007d86:	492a      	ldr	r1, [pc, #168]	@ (8007e30 <__gethex+0x2b0>)
 8007d88:	9303      	str	r3, [sp, #12]
 8007d8a:	f7ff fe29 	bl	80079e0 <strncmp>
 8007d8e:	9b03      	ldr	r3, [sp, #12]
 8007d90:	2800      	cmp	r0, #0
 8007d92:	d1e1      	bne.n	8007d58 <__gethex+0x1d8>
 8007d94:	e7a2      	b.n	8007cdc <__gethex+0x15c>
 8007d96:	4620      	mov	r0, r4
 8007d98:	1ea9      	subs	r1, r5, #2
 8007d9a:	f7fe fd68 	bl	800686e <__any_on>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d0c2      	beq.n	8007d28 <__gethex+0x1a8>
 8007da2:	f04f 0903 	mov.w	r9, #3
 8007da6:	e7c1      	b.n	8007d2c <__gethex+0x1ac>
 8007da8:	da09      	bge.n	8007dbe <__gethex+0x23e>
 8007daa:	1b75      	subs	r5, r6, r5
 8007dac:	4621      	mov	r1, r4
 8007dae:	462a      	mov	r2, r5
 8007db0:	9801      	ldr	r0, [sp, #4]
 8007db2:	f7fe fb2d 	bl	8006410 <__lshift>
 8007db6:	4604      	mov	r4, r0
 8007db8:	1b7f      	subs	r7, r7, r5
 8007dba:	f100 0a14 	add.w	sl, r0, #20
 8007dbe:	f04f 0900 	mov.w	r9, #0
 8007dc2:	e7b8      	b.n	8007d36 <__gethex+0x1b6>
 8007dc4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007dc8:	42bd      	cmp	r5, r7
 8007dca:	dd6f      	ble.n	8007eac <__gethex+0x32c>
 8007dcc:	1bed      	subs	r5, r5, r7
 8007dce:	42ae      	cmp	r6, r5
 8007dd0:	dc34      	bgt.n	8007e3c <__gethex+0x2bc>
 8007dd2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d022      	beq.n	8007e20 <__gethex+0x2a0>
 8007dda:	2b03      	cmp	r3, #3
 8007ddc:	d024      	beq.n	8007e28 <__gethex+0x2a8>
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d115      	bne.n	8007e0e <__gethex+0x28e>
 8007de2:	42ae      	cmp	r6, r5
 8007de4:	d113      	bne.n	8007e0e <__gethex+0x28e>
 8007de6:	2e01      	cmp	r6, #1
 8007de8:	d10b      	bne.n	8007e02 <__gethex+0x282>
 8007dea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007dee:	9a02      	ldr	r2, [sp, #8]
 8007df0:	2562      	movs	r5, #98	@ 0x62
 8007df2:	6013      	str	r3, [r2, #0]
 8007df4:	2301      	movs	r3, #1
 8007df6:	6123      	str	r3, [r4, #16]
 8007df8:	f8ca 3000 	str.w	r3, [sl]
 8007dfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dfe:	601c      	str	r4, [r3, #0]
 8007e00:	e73a      	b.n	8007c78 <__gethex+0xf8>
 8007e02:	4620      	mov	r0, r4
 8007e04:	1e71      	subs	r1, r6, #1
 8007e06:	f7fe fd32 	bl	800686e <__any_on>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d1ed      	bne.n	8007dea <__gethex+0x26a>
 8007e0e:	4621      	mov	r1, r4
 8007e10:	9801      	ldr	r0, [sp, #4]
 8007e12:	f7fe f8e7 	bl	8005fe4 <_Bfree>
 8007e16:	2300      	movs	r3, #0
 8007e18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e1a:	2550      	movs	r5, #80	@ 0x50
 8007e1c:	6013      	str	r3, [r2, #0]
 8007e1e:	e72b      	b.n	8007c78 <__gethex+0xf8>
 8007e20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f3      	bne.n	8007e0e <__gethex+0x28e>
 8007e26:	e7e0      	b.n	8007dea <__gethex+0x26a>
 8007e28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1dd      	bne.n	8007dea <__gethex+0x26a>
 8007e2e:	e7ee      	b.n	8007e0e <__gethex+0x28e>
 8007e30:	080089d0 	.word	0x080089d0
 8007e34:	08008867 	.word	0x08008867
 8007e38:	08008b7e 	.word	0x08008b7e
 8007e3c:	1e6f      	subs	r7, r5, #1
 8007e3e:	f1b9 0f00 	cmp.w	r9, #0
 8007e42:	d130      	bne.n	8007ea6 <__gethex+0x326>
 8007e44:	b127      	cbz	r7, 8007e50 <__gethex+0x2d0>
 8007e46:	4639      	mov	r1, r7
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f7fe fd10 	bl	800686e <__any_on>
 8007e4e:	4681      	mov	r9, r0
 8007e50:	2301      	movs	r3, #1
 8007e52:	4629      	mov	r1, r5
 8007e54:	1b76      	subs	r6, r6, r5
 8007e56:	2502      	movs	r5, #2
 8007e58:	117a      	asrs	r2, r7, #5
 8007e5a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007e5e:	f007 071f 	and.w	r7, r7, #31
 8007e62:	40bb      	lsls	r3, r7
 8007e64:	4213      	tst	r3, r2
 8007e66:	4620      	mov	r0, r4
 8007e68:	bf18      	it	ne
 8007e6a:	f049 0902 	orrne.w	r9, r9, #2
 8007e6e:	f7ff fe1f 	bl	8007ab0 <rshift>
 8007e72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007e76:	f1b9 0f00 	cmp.w	r9, #0
 8007e7a:	d047      	beq.n	8007f0c <__gethex+0x38c>
 8007e7c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d015      	beq.n	8007eb0 <__gethex+0x330>
 8007e84:	2b03      	cmp	r3, #3
 8007e86:	d017      	beq.n	8007eb8 <__gethex+0x338>
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d109      	bne.n	8007ea0 <__gethex+0x320>
 8007e8c:	f019 0f02 	tst.w	r9, #2
 8007e90:	d006      	beq.n	8007ea0 <__gethex+0x320>
 8007e92:	f8da 3000 	ldr.w	r3, [sl]
 8007e96:	ea49 0903 	orr.w	r9, r9, r3
 8007e9a:	f019 0f01 	tst.w	r9, #1
 8007e9e:	d10e      	bne.n	8007ebe <__gethex+0x33e>
 8007ea0:	f045 0510 	orr.w	r5, r5, #16
 8007ea4:	e032      	b.n	8007f0c <__gethex+0x38c>
 8007ea6:	f04f 0901 	mov.w	r9, #1
 8007eaa:	e7d1      	b.n	8007e50 <__gethex+0x2d0>
 8007eac:	2501      	movs	r5, #1
 8007eae:	e7e2      	b.n	8007e76 <__gethex+0x2f6>
 8007eb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eb2:	f1c3 0301 	rsb	r3, r3, #1
 8007eb6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007eb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d0f0      	beq.n	8007ea0 <__gethex+0x320>
 8007ebe:	f04f 0c00 	mov.w	ip, #0
 8007ec2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007ec6:	f104 0314 	add.w	r3, r4, #20
 8007eca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007ece:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007edc:	d01b      	beq.n	8007f16 <__gethex+0x396>
 8007ede:	3201      	adds	r2, #1
 8007ee0:	6002      	str	r2, [r0, #0]
 8007ee2:	2d02      	cmp	r5, #2
 8007ee4:	f104 0314 	add.w	r3, r4, #20
 8007ee8:	d13c      	bne.n	8007f64 <__gethex+0x3e4>
 8007eea:	f8d8 2000 	ldr.w	r2, [r8]
 8007eee:	3a01      	subs	r2, #1
 8007ef0:	42b2      	cmp	r2, r6
 8007ef2:	d109      	bne.n	8007f08 <__gethex+0x388>
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	1171      	asrs	r1, r6, #5
 8007ef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007efc:	f006 061f 	and.w	r6, r6, #31
 8007f00:	fa02 f606 	lsl.w	r6, r2, r6
 8007f04:	421e      	tst	r6, r3
 8007f06:	d13a      	bne.n	8007f7e <__gethex+0x3fe>
 8007f08:	f045 0520 	orr.w	r5, r5, #32
 8007f0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f0e:	601c      	str	r4, [r3, #0]
 8007f10:	9b02      	ldr	r3, [sp, #8]
 8007f12:	601f      	str	r7, [r3, #0]
 8007f14:	e6b0      	b.n	8007c78 <__gethex+0xf8>
 8007f16:	4299      	cmp	r1, r3
 8007f18:	f843 cc04 	str.w	ip, [r3, #-4]
 8007f1c:	d8d9      	bhi.n	8007ed2 <__gethex+0x352>
 8007f1e:	68a3      	ldr	r3, [r4, #8]
 8007f20:	459b      	cmp	fp, r3
 8007f22:	db17      	blt.n	8007f54 <__gethex+0x3d4>
 8007f24:	6861      	ldr	r1, [r4, #4]
 8007f26:	9801      	ldr	r0, [sp, #4]
 8007f28:	3101      	adds	r1, #1
 8007f2a:	f7fe f81b 	bl	8005f64 <_Balloc>
 8007f2e:	4681      	mov	r9, r0
 8007f30:	b918      	cbnz	r0, 8007f3a <__gethex+0x3ba>
 8007f32:	4602      	mov	r2, r0
 8007f34:	2184      	movs	r1, #132	@ 0x84
 8007f36:	4b19      	ldr	r3, [pc, #100]	@ (8007f9c <__gethex+0x41c>)
 8007f38:	e6c5      	b.n	8007cc6 <__gethex+0x146>
 8007f3a:	6922      	ldr	r2, [r4, #16]
 8007f3c:	f104 010c 	add.w	r1, r4, #12
 8007f40:	3202      	adds	r2, #2
 8007f42:	0092      	lsls	r2, r2, #2
 8007f44:	300c      	adds	r0, #12
 8007f46:	f7ff fd6d 	bl	8007a24 <memcpy>
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	9801      	ldr	r0, [sp, #4]
 8007f4e:	f7fe f849 	bl	8005fe4 <_Bfree>
 8007f52:	464c      	mov	r4, r9
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	6122      	str	r2, [r4, #16]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f60:	615a      	str	r2, [r3, #20]
 8007f62:	e7be      	b.n	8007ee2 <__gethex+0x362>
 8007f64:	6922      	ldr	r2, [r4, #16]
 8007f66:	455a      	cmp	r2, fp
 8007f68:	dd0b      	ble.n	8007f82 <__gethex+0x402>
 8007f6a:	2101      	movs	r1, #1
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	f7ff fd9f 	bl	8007ab0 <rshift>
 8007f72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f76:	3701      	adds	r7, #1
 8007f78:	42bb      	cmp	r3, r7
 8007f7a:	f6ff aee0 	blt.w	8007d3e <__gethex+0x1be>
 8007f7e:	2501      	movs	r5, #1
 8007f80:	e7c2      	b.n	8007f08 <__gethex+0x388>
 8007f82:	f016 061f 	ands.w	r6, r6, #31
 8007f86:	d0fa      	beq.n	8007f7e <__gethex+0x3fe>
 8007f88:	4453      	add	r3, sl
 8007f8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007f8e:	f7fe f8db 	bl	8006148 <__hi0bits>
 8007f92:	f1c6 0620 	rsb	r6, r6, #32
 8007f96:	42b0      	cmp	r0, r6
 8007f98:	dbe7      	blt.n	8007f6a <__gethex+0x3ea>
 8007f9a:	e7f0      	b.n	8007f7e <__gethex+0x3fe>
 8007f9c:	08008867 	.word	0x08008867

08007fa0 <L_shift>:
 8007fa0:	f1c2 0208 	rsb	r2, r2, #8
 8007fa4:	0092      	lsls	r2, r2, #2
 8007fa6:	b570      	push	{r4, r5, r6, lr}
 8007fa8:	f1c2 0620 	rsb	r6, r2, #32
 8007fac:	6843      	ldr	r3, [r0, #4]
 8007fae:	6804      	ldr	r4, [r0, #0]
 8007fb0:	fa03 f506 	lsl.w	r5, r3, r6
 8007fb4:	432c      	orrs	r4, r5
 8007fb6:	40d3      	lsrs	r3, r2
 8007fb8:	6004      	str	r4, [r0, #0]
 8007fba:	f840 3f04 	str.w	r3, [r0, #4]!
 8007fbe:	4288      	cmp	r0, r1
 8007fc0:	d3f4      	bcc.n	8007fac <L_shift+0xc>
 8007fc2:	bd70      	pop	{r4, r5, r6, pc}

08007fc4 <__match>:
 8007fc4:	b530      	push	{r4, r5, lr}
 8007fc6:	6803      	ldr	r3, [r0, #0]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fce:	b914      	cbnz	r4, 8007fd6 <__match+0x12>
 8007fd0:	6003      	str	r3, [r0, #0]
 8007fd2:	2001      	movs	r0, #1
 8007fd4:	bd30      	pop	{r4, r5, pc}
 8007fd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fda:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007fde:	2d19      	cmp	r5, #25
 8007fe0:	bf98      	it	ls
 8007fe2:	3220      	addls	r2, #32
 8007fe4:	42a2      	cmp	r2, r4
 8007fe6:	d0f0      	beq.n	8007fca <__match+0x6>
 8007fe8:	2000      	movs	r0, #0
 8007fea:	e7f3      	b.n	8007fd4 <__match+0x10>

08007fec <__hexnan>:
 8007fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff0:	2500      	movs	r5, #0
 8007ff2:	680b      	ldr	r3, [r1, #0]
 8007ff4:	4682      	mov	sl, r0
 8007ff6:	115e      	asrs	r6, r3, #5
 8007ff8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007ffc:	f013 031f 	ands.w	r3, r3, #31
 8008000:	bf18      	it	ne
 8008002:	3604      	addne	r6, #4
 8008004:	1f37      	subs	r7, r6, #4
 8008006:	4690      	mov	r8, r2
 8008008:	46b9      	mov	r9, r7
 800800a:	463c      	mov	r4, r7
 800800c:	46ab      	mov	fp, r5
 800800e:	b087      	sub	sp, #28
 8008010:	6801      	ldr	r1, [r0, #0]
 8008012:	9301      	str	r3, [sp, #4]
 8008014:	f846 5c04 	str.w	r5, [r6, #-4]
 8008018:	9502      	str	r5, [sp, #8]
 800801a:	784a      	ldrb	r2, [r1, #1]
 800801c:	1c4b      	adds	r3, r1, #1
 800801e:	9303      	str	r3, [sp, #12]
 8008020:	b342      	cbz	r2, 8008074 <__hexnan+0x88>
 8008022:	4610      	mov	r0, r2
 8008024:	9105      	str	r1, [sp, #20]
 8008026:	9204      	str	r2, [sp, #16]
 8008028:	f7ff fd95 	bl	8007b56 <__hexdig_fun>
 800802c:	2800      	cmp	r0, #0
 800802e:	d151      	bne.n	80080d4 <__hexnan+0xe8>
 8008030:	9a04      	ldr	r2, [sp, #16]
 8008032:	9905      	ldr	r1, [sp, #20]
 8008034:	2a20      	cmp	r2, #32
 8008036:	d818      	bhi.n	800806a <__hexnan+0x7e>
 8008038:	9b02      	ldr	r3, [sp, #8]
 800803a:	459b      	cmp	fp, r3
 800803c:	dd13      	ble.n	8008066 <__hexnan+0x7a>
 800803e:	454c      	cmp	r4, r9
 8008040:	d206      	bcs.n	8008050 <__hexnan+0x64>
 8008042:	2d07      	cmp	r5, #7
 8008044:	dc04      	bgt.n	8008050 <__hexnan+0x64>
 8008046:	462a      	mov	r2, r5
 8008048:	4649      	mov	r1, r9
 800804a:	4620      	mov	r0, r4
 800804c:	f7ff ffa8 	bl	8007fa0 <L_shift>
 8008050:	4544      	cmp	r4, r8
 8008052:	d952      	bls.n	80080fa <__hexnan+0x10e>
 8008054:	2300      	movs	r3, #0
 8008056:	f1a4 0904 	sub.w	r9, r4, #4
 800805a:	f844 3c04 	str.w	r3, [r4, #-4]
 800805e:	461d      	mov	r5, r3
 8008060:	464c      	mov	r4, r9
 8008062:	f8cd b008 	str.w	fp, [sp, #8]
 8008066:	9903      	ldr	r1, [sp, #12]
 8008068:	e7d7      	b.n	800801a <__hexnan+0x2e>
 800806a:	2a29      	cmp	r2, #41	@ 0x29
 800806c:	d157      	bne.n	800811e <__hexnan+0x132>
 800806e:	3102      	adds	r1, #2
 8008070:	f8ca 1000 	str.w	r1, [sl]
 8008074:	f1bb 0f00 	cmp.w	fp, #0
 8008078:	d051      	beq.n	800811e <__hexnan+0x132>
 800807a:	454c      	cmp	r4, r9
 800807c:	d206      	bcs.n	800808c <__hexnan+0xa0>
 800807e:	2d07      	cmp	r5, #7
 8008080:	dc04      	bgt.n	800808c <__hexnan+0xa0>
 8008082:	462a      	mov	r2, r5
 8008084:	4649      	mov	r1, r9
 8008086:	4620      	mov	r0, r4
 8008088:	f7ff ff8a 	bl	8007fa0 <L_shift>
 800808c:	4544      	cmp	r4, r8
 800808e:	d936      	bls.n	80080fe <__hexnan+0x112>
 8008090:	4623      	mov	r3, r4
 8008092:	f1a8 0204 	sub.w	r2, r8, #4
 8008096:	f853 1b04 	ldr.w	r1, [r3], #4
 800809a:	429f      	cmp	r7, r3
 800809c:	f842 1f04 	str.w	r1, [r2, #4]!
 80080a0:	d2f9      	bcs.n	8008096 <__hexnan+0xaa>
 80080a2:	1b3b      	subs	r3, r7, r4
 80080a4:	f023 0303 	bic.w	r3, r3, #3
 80080a8:	3304      	adds	r3, #4
 80080aa:	3401      	adds	r4, #1
 80080ac:	3e03      	subs	r6, #3
 80080ae:	42b4      	cmp	r4, r6
 80080b0:	bf88      	it	hi
 80080b2:	2304      	movhi	r3, #4
 80080b4:	2200      	movs	r2, #0
 80080b6:	4443      	add	r3, r8
 80080b8:	f843 2b04 	str.w	r2, [r3], #4
 80080bc:	429f      	cmp	r7, r3
 80080be:	d2fb      	bcs.n	80080b8 <__hexnan+0xcc>
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	b91b      	cbnz	r3, 80080cc <__hexnan+0xe0>
 80080c4:	4547      	cmp	r7, r8
 80080c6:	d128      	bne.n	800811a <__hexnan+0x12e>
 80080c8:	2301      	movs	r3, #1
 80080ca:	603b      	str	r3, [r7, #0]
 80080cc:	2005      	movs	r0, #5
 80080ce:	b007      	add	sp, #28
 80080d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d4:	3501      	adds	r5, #1
 80080d6:	2d08      	cmp	r5, #8
 80080d8:	f10b 0b01 	add.w	fp, fp, #1
 80080dc:	dd06      	ble.n	80080ec <__hexnan+0x100>
 80080de:	4544      	cmp	r4, r8
 80080e0:	d9c1      	bls.n	8008066 <__hexnan+0x7a>
 80080e2:	2300      	movs	r3, #0
 80080e4:	2501      	movs	r5, #1
 80080e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80080ea:	3c04      	subs	r4, #4
 80080ec:	6822      	ldr	r2, [r4, #0]
 80080ee:	f000 000f 	and.w	r0, r0, #15
 80080f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80080f6:	6020      	str	r0, [r4, #0]
 80080f8:	e7b5      	b.n	8008066 <__hexnan+0x7a>
 80080fa:	2508      	movs	r5, #8
 80080fc:	e7b3      	b.n	8008066 <__hexnan+0x7a>
 80080fe:	9b01      	ldr	r3, [sp, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d0dd      	beq.n	80080c0 <__hexnan+0xd4>
 8008104:	f04f 32ff 	mov.w	r2, #4294967295
 8008108:	f1c3 0320 	rsb	r3, r3, #32
 800810c:	40da      	lsrs	r2, r3
 800810e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008112:	4013      	ands	r3, r2
 8008114:	f846 3c04 	str.w	r3, [r6, #-4]
 8008118:	e7d2      	b.n	80080c0 <__hexnan+0xd4>
 800811a:	3f04      	subs	r7, #4
 800811c:	e7d0      	b.n	80080c0 <__hexnan+0xd4>
 800811e:	2004      	movs	r0, #4
 8008120:	e7d5      	b.n	80080ce <__hexnan+0xe2>

08008122 <__ascii_mbtowc>:
 8008122:	b082      	sub	sp, #8
 8008124:	b901      	cbnz	r1, 8008128 <__ascii_mbtowc+0x6>
 8008126:	a901      	add	r1, sp, #4
 8008128:	b142      	cbz	r2, 800813c <__ascii_mbtowc+0x1a>
 800812a:	b14b      	cbz	r3, 8008140 <__ascii_mbtowc+0x1e>
 800812c:	7813      	ldrb	r3, [r2, #0]
 800812e:	600b      	str	r3, [r1, #0]
 8008130:	7812      	ldrb	r2, [r2, #0]
 8008132:	1e10      	subs	r0, r2, #0
 8008134:	bf18      	it	ne
 8008136:	2001      	movne	r0, #1
 8008138:	b002      	add	sp, #8
 800813a:	4770      	bx	lr
 800813c:	4610      	mov	r0, r2
 800813e:	e7fb      	b.n	8008138 <__ascii_mbtowc+0x16>
 8008140:	f06f 0001 	mvn.w	r0, #1
 8008144:	e7f8      	b.n	8008138 <__ascii_mbtowc+0x16>

08008146 <_realloc_r>:
 8008146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800814a:	4680      	mov	r8, r0
 800814c:	4615      	mov	r5, r2
 800814e:	460c      	mov	r4, r1
 8008150:	b921      	cbnz	r1, 800815c <_realloc_r+0x16>
 8008152:	4611      	mov	r1, r2
 8008154:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008158:	f7fd be78 	b.w	8005e4c <_malloc_r>
 800815c:	b92a      	cbnz	r2, 800816a <_realloc_r+0x24>
 800815e:	f7fd fe03 	bl	8005d68 <_free_r>
 8008162:	2400      	movs	r4, #0
 8008164:	4620      	mov	r0, r4
 8008166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800816a:	f000 f840 	bl	80081ee <_malloc_usable_size_r>
 800816e:	4285      	cmp	r5, r0
 8008170:	4606      	mov	r6, r0
 8008172:	d802      	bhi.n	800817a <_realloc_r+0x34>
 8008174:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008178:	d8f4      	bhi.n	8008164 <_realloc_r+0x1e>
 800817a:	4629      	mov	r1, r5
 800817c:	4640      	mov	r0, r8
 800817e:	f7fd fe65 	bl	8005e4c <_malloc_r>
 8008182:	4607      	mov	r7, r0
 8008184:	2800      	cmp	r0, #0
 8008186:	d0ec      	beq.n	8008162 <_realloc_r+0x1c>
 8008188:	42b5      	cmp	r5, r6
 800818a:	462a      	mov	r2, r5
 800818c:	4621      	mov	r1, r4
 800818e:	bf28      	it	cs
 8008190:	4632      	movcs	r2, r6
 8008192:	f7ff fc47 	bl	8007a24 <memcpy>
 8008196:	4621      	mov	r1, r4
 8008198:	4640      	mov	r0, r8
 800819a:	f7fd fde5 	bl	8005d68 <_free_r>
 800819e:	463c      	mov	r4, r7
 80081a0:	e7e0      	b.n	8008164 <_realloc_r+0x1e>

080081a2 <__ascii_wctomb>:
 80081a2:	4603      	mov	r3, r0
 80081a4:	4608      	mov	r0, r1
 80081a6:	b141      	cbz	r1, 80081ba <__ascii_wctomb+0x18>
 80081a8:	2aff      	cmp	r2, #255	@ 0xff
 80081aa:	d904      	bls.n	80081b6 <__ascii_wctomb+0x14>
 80081ac:	228a      	movs	r2, #138	@ 0x8a
 80081ae:	f04f 30ff 	mov.w	r0, #4294967295
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	4770      	bx	lr
 80081b6:	2001      	movs	r0, #1
 80081b8:	700a      	strb	r2, [r1, #0]
 80081ba:	4770      	bx	lr

080081bc <fiprintf>:
 80081bc:	b40e      	push	{r1, r2, r3}
 80081be:	b503      	push	{r0, r1, lr}
 80081c0:	4601      	mov	r1, r0
 80081c2:	ab03      	add	r3, sp, #12
 80081c4:	4805      	ldr	r0, [pc, #20]	@ (80081dc <fiprintf+0x20>)
 80081c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ca:	6800      	ldr	r0, [r0, #0]
 80081cc:	9301      	str	r3, [sp, #4]
 80081ce:	f000 f83d 	bl	800824c <_vfiprintf_r>
 80081d2:	b002      	add	sp, #8
 80081d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d8:	b003      	add	sp, #12
 80081da:	4770      	bx	lr
 80081dc:	2000001c 	.word	0x2000001c

080081e0 <abort>:
 80081e0:	2006      	movs	r0, #6
 80081e2:	b508      	push	{r3, lr}
 80081e4:	f000 fa06 	bl	80085f4 <raise>
 80081e8:	2001      	movs	r0, #1
 80081ea:	f7f9 fc56 	bl	8001a9a <_exit>

080081ee <_malloc_usable_size_r>:
 80081ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081f2:	1f18      	subs	r0, r3, #4
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	bfbc      	itt	lt
 80081f8:	580b      	ldrlt	r3, [r1, r0]
 80081fa:	18c0      	addlt	r0, r0, r3
 80081fc:	4770      	bx	lr

080081fe <__sfputc_r>:
 80081fe:	6893      	ldr	r3, [r2, #8]
 8008200:	b410      	push	{r4}
 8008202:	3b01      	subs	r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	6093      	str	r3, [r2, #8]
 8008208:	da07      	bge.n	800821a <__sfputc_r+0x1c>
 800820a:	6994      	ldr	r4, [r2, #24]
 800820c:	42a3      	cmp	r3, r4
 800820e:	db01      	blt.n	8008214 <__sfputc_r+0x16>
 8008210:	290a      	cmp	r1, #10
 8008212:	d102      	bne.n	800821a <__sfputc_r+0x1c>
 8008214:	bc10      	pop	{r4}
 8008216:	f000 b931 	b.w	800847c <__swbuf_r>
 800821a:	6813      	ldr	r3, [r2, #0]
 800821c:	1c58      	adds	r0, r3, #1
 800821e:	6010      	str	r0, [r2, #0]
 8008220:	7019      	strb	r1, [r3, #0]
 8008222:	4608      	mov	r0, r1
 8008224:	bc10      	pop	{r4}
 8008226:	4770      	bx	lr

08008228 <__sfputs_r>:
 8008228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822a:	4606      	mov	r6, r0
 800822c:	460f      	mov	r7, r1
 800822e:	4614      	mov	r4, r2
 8008230:	18d5      	adds	r5, r2, r3
 8008232:	42ac      	cmp	r4, r5
 8008234:	d101      	bne.n	800823a <__sfputs_r+0x12>
 8008236:	2000      	movs	r0, #0
 8008238:	e007      	b.n	800824a <__sfputs_r+0x22>
 800823a:	463a      	mov	r2, r7
 800823c:	4630      	mov	r0, r6
 800823e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008242:	f7ff ffdc 	bl	80081fe <__sfputc_r>
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	d1f3      	bne.n	8008232 <__sfputs_r+0xa>
 800824a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800824c <_vfiprintf_r>:
 800824c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008250:	460d      	mov	r5, r1
 8008252:	4614      	mov	r4, r2
 8008254:	4698      	mov	r8, r3
 8008256:	4606      	mov	r6, r0
 8008258:	b09d      	sub	sp, #116	@ 0x74
 800825a:	b118      	cbz	r0, 8008264 <_vfiprintf_r+0x18>
 800825c:	6a03      	ldr	r3, [r0, #32]
 800825e:	b90b      	cbnz	r3, 8008264 <_vfiprintf_r+0x18>
 8008260:	f7fc fe06 	bl	8004e70 <__sinit>
 8008264:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008266:	07d9      	lsls	r1, r3, #31
 8008268:	d405      	bmi.n	8008276 <_vfiprintf_r+0x2a>
 800826a:	89ab      	ldrh	r3, [r5, #12]
 800826c:	059a      	lsls	r2, r3, #22
 800826e:	d402      	bmi.n	8008276 <_vfiprintf_r+0x2a>
 8008270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008272:	f7fc ff14 	bl	800509e <__retarget_lock_acquire_recursive>
 8008276:	89ab      	ldrh	r3, [r5, #12]
 8008278:	071b      	lsls	r3, r3, #28
 800827a:	d501      	bpl.n	8008280 <_vfiprintf_r+0x34>
 800827c:	692b      	ldr	r3, [r5, #16]
 800827e:	b99b      	cbnz	r3, 80082a8 <_vfiprintf_r+0x5c>
 8008280:	4629      	mov	r1, r5
 8008282:	4630      	mov	r0, r6
 8008284:	f000 f938 	bl	80084f8 <__swsetup_r>
 8008288:	b170      	cbz	r0, 80082a8 <_vfiprintf_r+0x5c>
 800828a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800828c:	07dc      	lsls	r4, r3, #31
 800828e:	d504      	bpl.n	800829a <_vfiprintf_r+0x4e>
 8008290:	f04f 30ff 	mov.w	r0, #4294967295
 8008294:	b01d      	add	sp, #116	@ 0x74
 8008296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829a:	89ab      	ldrh	r3, [r5, #12]
 800829c:	0598      	lsls	r0, r3, #22
 800829e:	d4f7      	bmi.n	8008290 <_vfiprintf_r+0x44>
 80082a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082a2:	f7fc fefd 	bl	80050a0 <__retarget_lock_release_recursive>
 80082a6:	e7f3      	b.n	8008290 <_vfiprintf_r+0x44>
 80082a8:	2300      	movs	r3, #0
 80082aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80082ac:	2320      	movs	r3, #32
 80082ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082b2:	2330      	movs	r3, #48	@ 0x30
 80082b4:	f04f 0901 	mov.w	r9, #1
 80082b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80082bc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008468 <_vfiprintf_r+0x21c>
 80082c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082c4:	4623      	mov	r3, r4
 80082c6:	469a      	mov	sl, r3
 80082c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082cc:	b10a      	cbz	r2, 80082d2 <_vfiprintf_r+0x86>
 80082ce:	2a25      	cmp	r2, #37	@ 0x25
 80082d0:	d1f9      	bne.n	80082c6 <_vfiprintf_r+0x7a>
 80082d2:	ebba 0b04 	subs.w	fp, sl, r4
 80082d6:	d00b      	beq.n	80082f0 <_vfiprintf_r+0xa4>
 80082d8:	465b      	mov	r3, fp
 80082da:	4622      	mov	r2, r4
 80082dc:	4629      	mov	r1, r5
 80082de:	4630      	mov	r0, r6
 80082e0:	f7ff ffa2 	bl	8008228 <__sfputs_r>
 80082e4:	3001      	adds	r0, #1
 80082e6:	f000 80a7 	beq.w	8008438 <_vfiprintf_r+0x1ec>
 80082ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082ec:	445a      	add	r2, fp
 80082ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80082f0:	f89a 3000 	ldrb.w	r3, [sl]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f000 809f 	beq.w	8008438 <_vfiprintf_r+0x1ec>
 80082fa:	2300      	movs	r3, #0
 80082fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008300:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008304:	f10a 0a01 	add.w	sl, sl, #1
 8008308:	9304      	str	r3, [sp, #16]
 800830a:	9307      	str	r3, [sp, #28]
 800830c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008310:	931a      	str	r3, [sp, #104]	@ 0x68
 8008312:	4654      	mov	r4, sl
 8008314:	2205      	movs	r2, #5
 8008316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800831a:	4853      	ldr	r0, [pc, #332]	@ (8008468 <_vfiprintf_r+0x21c>)
 800831c:	f7fc fec1 	bl	80050a2 <memchr>
 8008320:	9a04      	ldr	r2, [sp, #16]
 8008322:	b9d8      	cbnz	r0, 800835c <_vfiprintf_r+0x110>
 8008324:	06d1      	lsls	r1, r2, #27
 8008326:	bf44      	itt	mi
 8008328:	2320      	movmi	r3, #32
 800832a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800832e:	0713      	lsls	r3, r2, #28
 8008330:	bf44      	itt	mi
 8008332:	232b      	movmi	r3, #43	@ 0x2b
 8008334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008338:	f89a 3000 	ldrb.w	r3, [sl]
 800833c:	2b2a      	cmp	r3, #42	@ 0x2a
 800833e:	d015      	beq.n	800836c <_vfiprintf_r+0x120>
 8008340:	4654      	mov	r4, sl
 8008342:	2000      	movs	r0, #0
 8008344:	f04f 0c0a 	mov.w	ip, #10
 8008348:	9a07      	ldr	r2, [sp, #28]
 800834a:	4621      	mov	r1, r4
 800834c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008350:	3b30      	subs	r3, #48	@ 0x30
 8008352:	2b09      	cmp	r3, #9
 8008354:	d94b      	bls.n	80083ee <_vfiprintf_r+0x1a2>
 8008356:	b1b0      	cbz	r0, 8008386 <_vfiprintf_r+0x13a>
 8008358:	9207      	str	r2, [sp, #28]
 800835a:	e014      	b.n	8008386 <_vfiprintf_r+0x13a>
 800835c:	eba0 0308 	sub.w	r3, r0, r8
 8008360:	fa09 f303 	lsl.w	r3, r9, r3
 8008364:	4313      	orrs	r3, r2
 8008366:	46a2      	mov	sl, r4
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	e7d2      	b.n	8008312 <_vfiprintf_r+0xc6>
 800836c:	9b03      	ldr	r3, [sp, #12]
 800836e:	1d19      	adds	r1, r3, #4
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	9103      	str	r1, [sp, #12]
 8008374:	2b00      	cmp	r3, #0
 8008376:	bfbb      	ittet	lt
 8008378:	425b      	neglt	r3, r3
 800837a:	f042 0202 	orrlt.w	r2, r2, #2
 800837e:	9307      	strge	r3, [sp, #28]
 8008380:	9307      	strlt	r3, [sp, #28]
 8008382:	bfb8      	it	lt
 8008384:	9204      	strlt	r2, [sp, #16]
 8008386:	7823      	ldrb	r3, [r4, #0]
 8008388:	2b2e      	cmp	r3, #46	@ 0x2e
 800838a:	d10a      	bne.n	80083a2 <_vfiprintf_r+0x156>
 800838c:	7863      	ldrb	r3, [r4, #1]
 800838e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008390:	d132      	bne.n	80083f8 <_vfiprintf_r+0x1ac>
 8008392:	9b03      	ldr	r3, [sp, #12]
 8008394:	3402      	adds	r4, #2
 8008396:	1d1a      	adds	r2, r3, #4
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	9203      	str	r2, [sp, #12]
 800839c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083a0:	9305      	str	r3, [sp, #20]
 80083a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800846c <_vfiprintf_r+0x220>
 80083a6:	2203      	movs	r2, #3
 80083a8:	4650      	mov	r0, sl
 80083aa:	7821      	ldrb	r1, [r4, #0]
 80083ac:	f7fc fe79 	bl	80050a2 <memchr>
 80083b0:	b138      	cbz	r0, 80083c2 <_vfiprintf_r+0x176>
 80083b2:	2240      	movs	r2, #64	@ 0x40
 80083b4:	9b04      	ldr	r3, [sp, #16]
 80083b6:	eba0 000a 	sub.w	r0, r0, sl
 80083ba:	4082      	lsls	r2, r0
 80083bc:	4313      	orrs	r3, r2
 80083be:	3401      	adds	r4, #1
 80083c0:	9304      	str	r3, [sp, #16]
 80083c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c6:	2206      	movs	r2, #6
 80083c8:	4829      	ldr	r0, [pc, #164]	@ (8008470 <_vfiprintf_r+0x224>)
 80083ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083ce:	f7fc fe68 	bl	80050a2 <memchr>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d03f      	beq.n	8008456 <_vfiprintf_r+0x20a>
 80083d6:	4b27      	ldr	r3, [pc, #156]	@ (8008474 <_vfiprintf_r+0x228>)
 80083d8:	bb1b      	cbnz	r3, 8008422 <_vfiprintf_r+0x1d6>
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	3307      	adds	r3, #7
 80083de:	f023 0307 	bic.w	r3, r3, #7
 80083e2:	3308      	adds	r3, #8
 80083e4:	9303      	str	r3, [sp, #12]
 80083e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083e8:	443b      	add	r3, r7
 80083ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ec:	e76a      	b.n	80082c4 <_vfiprintf_r+0x78>
 80083ee:	460c      	mov	r4, r1
 80083f0:	2001      	movs	r0, #1
 80083f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80083f6:	e7a8      	b.n	800834a <_vfiprintf_r+0xfe>
 80083f8:	2300      	movs	r3, #0
 80083fa:	f04f 0c0a 	mov.w	ip, #10
 80083fe:	4619      	mov	r1, r3
 8008400:	3401      	adds	r4, #1
 8008402:	9305      	str	r3, [sp, #20]
 8008404:	4620      	mov	r0, r4
 8008406:	f810 2b01 	ldrb.w	r2, [r0], #1
 800840a:	3a30      	subs	r2, #48	@ 0x30
 800840c:	2a09      	cmp	r2, #9
 800840e:	d903      	bls.n	8008418 <_vfiprintf_r+0x1cc>
 8008410:	2b00      	cmp	r3, #0
 8008412:	d0c6      	beq.n	80083a2 <_vfiprintf_r+0x156>
 8008414:	9105      	str	r1, [sp, #20]
 8008416:	e7c4      	b.n	80083a2 <_vfiprintf_r+0x156>
 8008418:	4604      	mov	r4, r0
 800841a:	2301      	movs	r3, #1
 800841c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008420:	e7f0      	b.n	8008404 <_vfiprintf_r+0x1b8>
 8008422:	ab03      	add	r3, sp, #12
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	462a      	mov	r2, r5
 8008428:	4630      	mov	r0, r6
 800842a:	4b13      	ldr	r3, [pc, #76]	@ (8008478 <_vfiprintf_r+0x22c>)
 800842c:	a904      	add	r1, sp, #16
 800842e:	f7fb fec5 	bl	80041bc <_printf_float>
 8008432:	4607      	mov	r7, r0
 8008434:	1c78      	adds	r0, r7, #1
 8008436:	d1d6      	bne.n	80083e6 <_vfiprintf_r+0x19a>
 8008438:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800843a:	07d9      	lsls	r1, r3, #31
 800843c:	d405      	bmi.n	800844a <_vfiprintf_r+0x1fe>
 800843e:	89ab      	ldrh	r3, [r5, #12]
 8008440:	059a      	lsls	r2, r3, #22
 8008442:	d402      	bmi.n	800844a <_vfiprintf_r+0x1fe>
 8008444:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008446:	f7fc fe2b 	bl	80050a0 <__retarget_lock_release_recursive>
 800844a:	89ab      	ldrh	r3, [r5, #12]
 800844c:	065b      	lsls	r3, r3, #25
 800844e:	f53f af1f 	bmi.w	8008290 <_vfiprintf_r+0x44>
 8008452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008454:	e71e      	b.n	8008294 <_vfiprintf_r+0x48>
 8008456:	ab03      	add	r3, sp, #12
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	462a      	mov	r2, r5
 800845c:	4630      	mov	r0, r6
 800845e:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <_vfiprintf_r+0x22c>)
 8008460:	a904      	add	r1, sp, #16
 8008462:	f7fc f949 	bl	80046f8 <_printf_i>
 8008466:	e7e4      	b.n	8008432 <_vfiprintf_r+0x1e6>
 8008468:	08008b29 	.word	0x08008b29
 800846c:	08008b2f 	.word	0x08008b2f
 8008470:	08008b33 	.word	0x08008b33
 8008474:	080041bd 	.word	0x080041bd
 8008478:	08008229 	.word	0x08008229

0800847c <__swbuf_r>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	460e      	mov	r6, r1
 8008480:	4614      	mov	r4, r2
 8008482:	4605      	mov	r5, r0
 8008484:	b118      	cbz	r0, 800848e <__swbuf_r+0x12>
 8008486:	6a03      	ldr	r3, [r0, #32]
 8008488:	b90b      	cbnz	r3, 800848e <__swbuf_r+0x12>
 800848a:	f7fc fcf1 	bl	8004e70 <__sinit>
 800848e:	69a3      	ldr	r3, [r4, #24]
 8008490:	60a3      	str	r3, [r4, #8]
 8008492:	89a3      	ldrh	r3, [r4, #12]
 8008494:	071a      	lsls	r2, r3, #28
 8008496:	d501      	bpl.n	800849c <__swbuf_r+0x20>
 8008498:	6923      	ldr	r3, [r4, #16]
 800849a:	b943      	cbnz	r3, 80084ae <__swbuf_r+0x32>
 800849c:	4621      	mov	r1, r4
 800849e:	4628      	mov	r0, r5
 80084a0:	f000 f82a 	bl	80084f8 <__swsetup_r>
 80084a4:	b118      	cbz	r0, 80084ae <__swbuf_r+0x32>
 80084a6:	f04f 37ff 	mov.w	r7, #4294967295
 80084aa:	4638      	mov	r0, r7
 80084ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	6922      	ldr	r2, [r4, #16]
 80084b2:	b2f6      	uxtb	r6, r6
 80084b4:	1a98      	subs	r0, r3, r2
 80084b6:	6963      	ldr	r3, [r4, #20]
 80084b8:	4637      	mov	r7, r6
 80084ba:	4283      	cmp	r3, r0
 80084bc:	dc05      	bgt.n	80084ca <__swbuf_r+0x4e>
 80084be:	4621      	mov	r1, r4
 80084c0:	4628      	mov	r0, r5
 80084c2:	f7ff fa4b 	bl	800795c <_fflush_r>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d1ed      	bne.n	80084a6 <__swbuf_r+0x2a>
 80084ca:	68a3      	ldr	r3, [r4, #8]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	60a3      	str	r3, [r4, #8]
 80084d0:	6823      	ldr	r3, [r4, #0]
 80084d2:	1c5a      	adds	r2, r3, #1
 80084d4:	6022      	str	r2, [r4, #0]
 80084d6:	701e      	strb	r6, [r3, #0]
 80084d8:	6962      	ldr	r2, [r4, #20]
 80084da:	1c43      	adds	r3, r0, #1
 80084dc:	429a      	cmp	r2, r3
 80084de:	d004      	beq.n	80084ea <__swbuf_r+0x6e>
 80084e0:	89a3      	ldrh	r3, [r4, #12]
 80084e2:	07db      	lsls	r3, r3, #31
 80084e4:	d5e1      	bpl.n	80084aa <__swbuf_r+0x2e>
 80084e6:	2e0a      	cmp	r6, #10
 80084e8:	d1df      	bne.n	80084aa <__swbuf_r+0x2e>
 80084ea:	4621      	mov	r1, r4
 80084ec:	4628      	mov	r0, r5
 80084ee:	f7ff fa35 	bl	800795c <_fflush_r>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d0d9      	beq.n	80084aa <__swbuf_r+0x2e>
 80084f6:	e7d6      	b.n	80084a6 <__swbuf_r+0x2a>

080084f8 <__swsetup_r>:
 80084f8:	b538      	push	{r3, r4, r5, lr}
 80084fa:	4b29      	ldr	r3, [pc, #164]	@ (80085a0 <__swsetup_r+0xa8>)
 80084fc:	4605      	mov	r5, r0
 80084fe:	6818      	ldr	r0, [r3, #0]
 8008500:	460c      	mov	r4, r1
 8008502:	b118      	cbz	r0, 800850c <__swsetup_r+0x14>
 8008504:	6a03      	ldr	r3, [r0, #32]
 8008506:	b90b      	cbnz	r3, 800850c <__swsetup_r+0x14>
 8008508:	f7fc fcb2 	bl	8004e70 <__sinit>
 800850c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008510:	0719      	lsls	r1, r3, #28
 8008512:	d422      	bmi.n	800855a <__swsetup_r+0x62>
 8008514:	06da      	lsls	r2, r3, #27
 8008516:	d407      	bmi.n	8008528 <__swsetup_r+0x30>
 8008518:	2209      	movs	r2, #9
 800851a:	602a      	str	r2, [r5, #0]
 800851c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008520:	f04f 30ff 	mov.w	r0, #4294967295
 8008524:	81a3      	strh	r3, [r4, #12]
 8008526:	e033      	b.n	8008590 <__swsetup_r+0x98>
 8008528:	0758      	lsls	r0, r3, #29
 800852a:	d512      	bpl.n	8008552 <__swsetup_r+0x5a>
 800852c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800852e:	b141      	cbz	r1, 8008542 <__swsetup_r+0x4a>
 8008530:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008534:	4299      	cmp	r1, r3
 8008536:	d002      	beq.n	800853e <__swsetup_r+0x46>
 8008538:	4628      	mov	r0, r5
 800853a:	f7fd fc15 	bl	8005d68 <_free_r>
 800853e:	2300      	movs	r3, #0
 8008540:	6363      	str	r3, [r4, #52]	@ 0x34
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008548:	81a3      	strh	r3, [r4, #12]
 800854a:	2300      	movs	r3, #0
 800854c:	6063      	str	r3, [r4, #4]
 800854e:	6923      	ldr	r3, [r4, #16]
 8008550:	6023      	str	r3, [r4, #0]
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	f043 0308 	orr.w	r3, r3, #8
 8008558:	81a3      	strh	r3, [r4, #12]
 800855a:	6923      	ldr	r3, [r4, #16]
 800855c:	b94b      	cbnz	r3, 8008572 <__swsetup_r+0x7a>
 800855e:	89a3      	ldrh	r3, [r4, #12]
 8008560:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008568:	d003      	beq.n	8008572 <__swsetup_r+0x7a>
 800856a:	4621      	mov	r1, r4
 800856c:	4628      	mov	r0, r5
 800856e:	f000 f882 	bl	8008676 <__smakebuf_r>
 8008572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008576:	f013 0201 	ands.w	r2, r3, #1
 800857a:	d00a      	beq.n	8008592 <__swsetup_r+0x9a>
 800857c:	2200      	movs	r2, #0
 800857e:	60a2      	str	r2, [r4, #8]
 8008580:	6962      	ldr	r2, [r4, #20]
 8008582:	4252      	negs	r2, r2
 8008584:	61a2      	str	r2, [r4, #24]
 8008586:	6922      	ldr	r2, [r4, #16]
 8008588:	b942      	cbnz	r2, 800859c <__swsetup_r+0xa4>
 800858a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800858e:	d1c5      	bne.n	800851c <__swsetup_r+0x24>
 8008590:	bd38      	pop	{r3, r4, r5, pc}
 8008592:	0799      	lsls	r1, r3, #30
 8008594:	bf58      	it	pl
 8008596:	6962      	ldrpl	r2, [r4, #20]
 8008598:	60a2      	str	r2, [r4, #8]
 800859a:	e7f4      	b.n	8008586 <__swsetup_r+0x8e>
 800859c:	2000      	movs	r0, #0
 800859e:	e7f7      	b.n	8008590 <__swsetup_r+0x98>
 80085a0:	2000001c 	.word	0x2000001c

080085a4 <_raise_r>:
 80085a4:	291f      	cmp	r1, #31
 80085a6:	b538      	push	{r3, r4, r5, lr}
 80085a8:	4605      	mov	r5, r0
 80085aa:	460c      	mov	r4, r1
 80085ac:	d904      	bls.n	80085b8 <_raise_r+0x14>
 80085ae:	2316      	movs	r3, #22
 80085b0:	6003      	str	r3, [r0, #0]
 80085b2:	f04f 30ff 	mov.w	r0, #4294967295
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80085ba:	b112      	cbz	r2, 80085c2 <_raise_r+0x1e>
 80085bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085c0:	b94b      	cbnz	r3, 80085d6 <_raise_r+0x32>
 80085c2:	4628      	mov	r0, r5
 80085c4:	f000 f830 	bl	8008628 <_getpid_r>
 80085c8:	4622      	mov	r2, r4
 80085ca:	4601      	mov	r1, r0
 80085cc:	4628      	mov	r0, r5
 80085ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085d2:	f000 b817 	b.w	8008604 <_kill_r>
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d00a      	beq.n	80085f0 <_raise_r+0x4c>
 80085da:	1c59      	adds	r1, r3, #1
 80085dc:	d103      	bne.n	80085e6 <_raise_r+0x42>
 80085de:	2316      	movs	r3, #22
 80085e0:	6003      	str	r3, [r0, #0]
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7e7      	b.n	80085b6 <_raise_r+0x12>
 80085e6:	2100      	movs	r1, #0
 80085e8:	4620      	mov	r0, r4
 80085ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80085ee:	4798      	blx	r3
 80085f0:	2000      	movs	r0, #0
 80085f2:	e7e0      	b.n	80085b6 <_raise_r+0x12>

080085f4 <raise>:
 80085f4:	4b02      	ldr	r3, [pc, #8]	@ (8008600 <raise+0xc>)
 80085f6:	4601      	mov	r1, r0
 80085f8:	6818      	ldr	r0, [r3, #0]
 80085fa:	f7ff bfd3 	b.w	80085a4 <_raise_r>
 80085fe:	bf00      	nop
 8008600:	2000001c 	.word	0x2000001c

08008604 <_kill_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	2300      	movs	r3, #0
 8008608:	4d06      	ldr	r5, [pc, #24]	@ (8008624 <_kill_r+0x20>)
 800860a:	4604      	mov	r4, r0
 800860c:	4608      	mov	r0, r1
 800860e:	4611      	mov	r1, r2
 8008610:	602b      	str	r3, [r5, #0]
 8008612:	f7f9 fa32 	bl	8001a7a <_kill>
 8008616:	1c43      	adds	r3, r0, #1
 8008618:	d102      	bne.n	8008620 <_kill_r+0x1c>
 800861a:	682b      	ldr	r3, [r5, #0]
 800861c:	b103      	cbz	r3, 8008620 <_kill_r+0x1c>
 800861e:	6023      	str	r3, [r4, #0]
 8008620:	bd38      	pop	{r3, r4, r5, pc}
 8008622:	bf00      	nop
 8008624:	2000041c 	.word	0x2000041c

08008628 <_getpid_r>:
 8008628:	f7f9 ba20 	b.w	8001a6c <_getpid>

0800862c <__swhatbuf_r>:
 800862c:	b570      	push	{r4, r5, r6, lr}
 800862e:	460c      	mov	r4, r1
 8008630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008634:	4615      	mov	r5, r2
 8008636:	2900      	cmp	r1, #0
 8008638:	461e      	mov	r6, r3
 800863a:	b096      	sub	sp, #88	@ 0x58
 800863c:	da0c      	bge.n	8008658 <__swhatbuf_r+0x2c>
 800863e:	89a3      	ldrh	r3, [r4, #12]
 8008640:	2100      	movs	r1, #0
 8008642:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008646:	bf14      	ite	ne
 8008648:	2340      	movne	r3, #64	@ 0x40
 800864a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800864e:	2000      	movs	r0, #0
 8008650:	6031      	str	r1, [r6, #0]
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	b016      	add	sp, #88	@ 0x58
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	466a      	mov	r2, sp
 800865a:	f000 f849 	bl	80086f0 <_fstat_r>
 800865e:	2800      	cmp	r0, #0
 8008660:	dbed      	blt.n	800863e <__swhatbuf_r+0x12>
 8008662:	9901      	ldr	r1, [sp, #4]
 8008664:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008668:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800866c:	4259      	negs	r1, r3
 800866e:	4159      	adcs	r1, r3
 8008670:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008674:	e7eb      	b.n	800864e <__swhatbuf_r+0x22>

08008676 <__smakebuf_r>:
 8008676:	898b      	ldrh	r3, [r1, #12]
 8008678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800867a:	079d      	lsls	r5, r3, #30
 800867c:	4606      	mov	r6, r0
 800867e:	460c      	mov	r4, r1
 8008680:	d507      	bpl.n	8008692 <__smakebuf_r+0x1c>
 8008682:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	6123      	str	r3, [r4, #16]
 800868a:	2301      	movs	r3, #1
 800868c:	6163      	str	r3, [r4, #20]
 800868e:	b003      	add	sp, #12
 8008690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008692:	466a      	mov	r2, sp
 8008694:	ab01      	add	r3, sp, #4
 8008696:	f7ff ffc9 	bl	800862c <__swhatbuf_r>
 800869a:	9f00      	ldr	r7, [sp, #0]
 800869c:	4605      	mov	r5, r0
 800869e:	4639      	mov	r1, r7
 80086a0:	4630      	mov	r0, r6
 80086a2:	f7fd fbd3 	bl	8005e4c <_malloc_r>
 80086a6:	b948      	cbnz	r0, 80086bc <__smakebuf_r+0x46>
 80086a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ac:	059a      	lsls	r2, r3, #22
 80086ae:	d4ee      	bmi.n	800868e <__smakebuf_r+0x18>
 80086b0:	f023 0303 	bic.w	r3, r3, #3
 80086b4:	f043 0302 	orr.w	r3, r3, #2
 80086b8:	81a3      	strh	r3, [r4, #12]
 80086ba:	e7e2      	b.n	8008682 <__smakebuf_r+0xc>
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086c6:	81a3      	strh	r3, [r4, #12]
 80086c8:	9b01      	ldr	r3, [sp, #4]
 80086ca:	6020      	str	r0, [r4, #0]
 80086cc:	b15b      	cbz	r3, 80086e6 <__smakebuf_r+0x70>
 80086ce:	4630      	mov	r0, r6
 80086d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086d4:	f000 f81e 	bl	8008714 <_isatty_r>
 80086d8:	b128      	cbz	r0, 80086e6 <__smakebuf_r+0x70>
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	f043 0301 	orr.w	r3, r3, #1
 80086e4:	81a3      	strh	r3, [r4, #12]
 80086e6:	89a3      	ldrh	r3, [r4, #12]
 80086e8:	431d      	orrs	r5, r3
 80086ea:	81a5      	strh	r5, [r4, #12]
 80086ec:	e7cf      	b.n	800868e <__smakebuf_r+0x18>
	...

080086f0 <_fstat_r>:
 80086f0:	b538      	push	{r3, r4, r5, lr}
 80086f2:	2300      	movs	r3, #0
 80086f4:	4d06      	ldr	r5, [pc, #24]	@ (8008710 <_fstat_r+0x20>)
 80086f6:	4604      	mov	r4, r0
 80086f8:	4608      	mov	r0, r1
 80086fa:	4611      	mov	r1, r2
 80086fc:	602b      	str	r3, [r5, #0]
 80086fe:	f7f9 fa1b 	bl	8001b38 <_fstat>
 8008702:	1c43      	adds	r3, r0, #1
 8008704:	d102      	bne.n	800870c <_fstat_r+0x1c>
 8008706:	682b      	ldr	r3, [r5, #0]
 8008708:	b103      	cbz	r3, 800870c <_fstat_r+0x1c>
 800870a:	6023      	str	r3, [r4, #0]
 800870c:	bd38      	pop	{r3, r4, r5, pc}
 800870e:	bf00      	nop
 8008710:	2000041c 	.word	0x2000041c

08008714 <_isatty_r>:
 8008714:	b538      	push	{r3, r4, r5, lr}
 8008716:	2300      	movs	r3, #0
 8008718:	4d05      	ldr	r5, [pc, #20]	@ (8008730 <_isatty_r+0x1c>)
 800871a:	4604      	mov	r4, r0
 800871c:	4608      	mov	r0, r1
 800871e:	602b      	str	r3, [r5, #0]
 8008720:	f7f9 fa19 	bl	8001b56 <_isatty>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d102      	bne.n	800872e <_isatty_r+0x1a>
 8008728:	682b      	ldr	r3, [r5, #0]
 800872a:	b103      	cbz	r3, 800872e <_isatty_r+0x1a>
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	bd38      	pop	{r3, r4, r5, pc}
 8008730:	2000041c 	.word	0x2000041c

08008734 <_init>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	bf00      	nop
 8008738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800873a:	bc08      	pop	{r3}
 800873c:	469e      	mov	lr, r3
 800873e:	4770      	bx	lr

08008740 <_fini>:
 8008740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008742:	bf00      	nop
 8008744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008746:	bc08      	pop	{r3}
 8008748:	469e      	mov	lr, r3
 800874a:	4770      	bx	lr
