$date
	Sun Oct 23 06:55:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#555186
b11010 &
b11010 %
1$
b11010 !
1"
#555187
0"
#555190
b1101 &
b1101 %
#555194
b101000 &
b101000 %
#555198
b10100 &
b10100 %
#555202
b1010 &
b1010 %
#555206
b101 &
b101 %
#555210
b10000 &
b10000 %
#555214
b1000 &
b1000 %
#555218
b100 &
b100 %
#555222
b10 &
b10 %
#555226
b1 &
b1 %
1#
#555230
b0 &
0#
b0 %
0$
#1473721
b10110 !
1"
#1473722
b10110 &
b10110 %
1$
#1473723
0"
#1473726
b1011 &
b1011 %
#1473730
b100010 &
b100010 %
#1473734
b10001 &
b10001 %
#1473738
b110100 &
b110100 %
#1473742
b11010 &
b11010 %
#1473746
b1101 &
b1101 %
#1473750
b101000 &
b101000 %
#1473754
b10100 &
b10100 %
#1473758
b1010 &
b1010 %
#1473762
b101 &
b101 %
#1473766
b10000 &
b10000 %
#1473770
b1000 &
b1000 %
#1473774
b100 &
b100 %
#1473778
b10 &
b10 %
#1473782
b1 &
1#
b1 %
#1473786
b0 &
b0 %
0#
0$
#2500161
b10011 !
1"
#2500162
b10011 &
b10011 %
1$
#2500163
0"
#2500166
b111010 &
b111010 %
#2500170
b11101 &
b11101 %
#2500174
b1011000 &
b1011000 %
#2500178
b101100 &
b101100 %
#2500182
b10110 &
b10110 %
#2500186
b1011 &
b1011 %
#2500190
b100010 &
b100010 %
#2500194
b10001 &
b10001 %
#2500198
b110100 &
b110100 %
#2500202
b11010 &
b11010 %
#2500206
b1101 &
b1101 %
#2500210
b101000 &
b101000 %
#2500214
b10100 &
b10100 %
#2500218
b1010 &
b1010 %
#2500222
b101 &
b101 %
#2500226
b10000 &
b10000 %
#2500230
b1000 &
b1000 %
#2500234
b100 &
b100 %
#2500238
b10 &
b10 %
#2500242
b1 &
b1 %
1#
#2500246
b0 &
0#
b0 %
0$
#4500012
