DECL|AUDIOSS0_I2S|macro|AUDIOSS0_I2S
DECL|AUDIOSS0_PDM|macro|AUDIOSS0_PDM
DECL|AUDIOSS1_I2S|macro|AUDIOSS1_I2S
DECL|AUDIOSS1_PDM|macro|AUDIOSS1_PDM
DECL|BACKUP_Type|typedef|typedef BACKUP_V1_Type BACKUP_Type;
DECL|CPUSS_CHIP_TOP_CAL_SUP_NZ_PRESENT|macro|CPUSS_CHIP_TOP_CAL_SUP_NZ_PRESENT
DECL|CPUSS_CHIP_TOP_PROFILER_PRESENT|macro|CPUSS_CHIP_TOP_PROFILER_PRESENT
DECL|CPUSS_CM4_FPU_PRESENT|macro|CPUSS_CM4_FPU_PRESENT
DECL|CPUSS_CM4_LVL_WIDTH|macro|CPUSS_CM4_LVL_WIDTH
DECL|CPUSS_CPUSS_DW_DW_NR0_DW_CH_NR_WIDTH|macro|CPUSS_CPUSS_DW_DW_NR0_DW_CH_NR_WIDTH
DECL|CPUSS_CPUSS_DW_DW_NR0_DW_CH_NR|macro|CPUSS_CPUSS_DW_DW_NR0_DW_CH_NR
DECL|CPUSS_CPUSS_DW_DW_NR1_DW_CH_NR_WIDTH|macro|CPUSS_CPUSS_DW_DW_NR1_DW_CH_NR_WIDTH
DECL|CPUSS_CPUSS_DW_DW_NR1_DW_CH_NR|macro|CPUSS_CPUSS_DW_DW_NR1_DW_CH_NR
DECL|CPUSS_CPUSS_DW_DW_NR|macro|CPUSS_CPUSS_DW_DW_NR
DECL|CPUSS_CRYPTO_AES|macro|CPUSS_CRYPTO_AES
DECL|CPUSS_CRYPTO_BUFF_SIZE|macro|CPUSS_CRYPTO_BUFF_SIZE
DECL|CPUSS_CRYPTO_CHACHA|macro|CPUSS_CRYPTO_CHACHA
DECL|CPUSS_CRYPTO_CRC|macro|CPUSS_CRYPTO_CRC
DECL|CPUSS_CRYPTO_DES|macro|CPUSS_CRYPTO_DES
DECL|CPUSS_CRYPTO_ECC_ADDR_PRESENT|macro|CPUSS_CRYPTO_ECC_ADDR_PRESENT
DECL|CPUSS_CRYPTO_ECC_PRESENT|macro|CPUSS_CRYPTO_ECC_PRESENT
DECL|CPUSS_CRYPTO_GCM|macro|CPUSS_CRYPTO_GCM
DECL|CPUSS_CRYPTO_PRESENT|macro|CPUSS_CRYPTO_PRESENT
DECL|CPUSS_CRYPTO_PR|macro|CPUSS_CRYPTO_PR
DECL|CPUSS_CRYPTO_SHA1|macro|CPUSS_CRYPTO_SHA1
DECL|CPUSS_CRYPTO_SHA2|macro|CPUSS_CRYPTO_SHA2
DECL|CPUSS_CRYPTO_SHA3|macro|CPUSS_CRYPTO_SHA3
DECL|CPUSS_CRYPTO_TR|macro|CPUSS_CRYPTO_TR
DECL|CPUSS_CRYPTO_VU|macro|CPUSS_CRYPTO_VU
DECL|CPUSS_DEBUG_LVL|macro|CPUSS_DEBUG_LVL
DECL|CPUSS_DMAC_CH_NR|macro|CPUSS_DMAC_CH_NR
DECL|CPUSS_DMAC_CH_NR|macro|CPUSS_DMAC_CH_NR
DECL|CPUSS_DMAC_PRESENT|macro|CPUSS_DMAC_PRESENT
DECL|CPUSS_DW0_CH_NR|macro|CPUSS_DW0_CH_NR
DECL|CPUSS_DW0_PRESENT|macro|CPUSS_DW0_PRESENT
DECL|CPUSS_DW1_CH_NR|macro|CPUSS_DW1_CH_NR
DECL|CPUSS_DW1_PRESENT|macro|CPUSS_DW1_PRESENT
DECL|CPUSS_DW_ECC_ADDR_PRESENT|macro|CPUSS_DW_ECC_ADDR_PRESENT
DECL|CPUSS_DW_ECC_PRESENT|macro|CPUSS_DW_ECC_PRESENT
DECL|CPUSS_DW_ECC_PRESENT|macro|CPUSS_DW_ECC_PRESENT
DECL|CPUSS_DW_NR|macro|CPUSS_DW_NR
DECL|CPUSS_ECC_PRESENT|macro|CPUSS_ECC_PRESENT
DECL|CPUSS_ETB_PRESENT|macro|CPUSS_ETB_PRESENT
DECL|CPUSS_ETB_SRAM_SIZE|macro|CPUSS_ETB_SRAM_SIZE
DECL|CPUSS_FAMILYID|macro|CPUSS_FAMILYID
DECL|CPUSS_FAST_SL_PRESENT|macro|CPUSS_FAST_SL_PRESENT
DECL|CPUSS_FAULT_FAULT_NR|macro|CPUSS_FAULT_FAULT_NR
DECL|CPUSS_FLASHC_ECT|macro|CPUSS_FLASHC_ECT
DECL|CPUSS_FLASHC_FLASHC_BIST_DATA_NR|macro|CPUSS_FLASHC_FLASHC_BIST_DATA_NR
DECL|CPUSS_FLASHC_FLASHC_IS_ECT|macro|CPUSS_FLASHC_FLASHC_IS_ECT
DECL|CPUSS_FLASHC_FLASHC_IS_SONOS|macro|CPUSS_FLASHC_FLASHC_IS_SONOS
DECL|CPUSS_FLASHC_FLASH_ECC_PRESENT|macro|CPUSS_FLASHC_FLASH_ECC_PRESENT
DECL|CPUSS_FLASHC_MAIN_DATA_WIDTH|macro|CPUSS_FLASHC_MAIN_DATA_WIDTH
DECL|CPUSS_FLASHC_PA_SIZE|macro|CPUSS_FLASHC_PA_SIZE
DECL|CPUSS_FLASHC_RAM_ECC_PRESENT|macro|CPUSS_FLASHC_RAM_ECC_PRESENT
DECL|CPUSS_FLASHC_SONOS_MAIN_ROWS|macro|CPUSS_FLASHC_SONOS_MAIN_ROWS
DECL|CPUSS_FLASHC_SONOS_MAIN_SECTORS|macro|CPUSS_FLASHC_SONOS_MAIN_SECTORS
DECL|CPUSS_FLASHC_SONOS_MAIN_WORDS|macro|CPUSS_FLASHC_SONOS_MAIN_WORDS
DECL|CPUSS_FLASHC_SONOS_RWW|macro|CPUSS_FLASHC_SONOS_RWW
DECL|CPUSS_FLASHC_SONOS_SPL_ROWS|macro|CPUSS_FLASHC_SONOS_SPL_ROWS
DECL|CPUSS_FLASHC_SONOS_SPL_SECTORS|macro|CPUSS_FLASHC_SONOS_SPL_SECTORS
DECL|CPUSS_FLASH_SIZE|macro|CPUSS_FLASH_SIZE
DECL|CPUSS_IPC_IPC_IRQ_NR|macro|CPUSS_IPC_IPC_IRQ_NR
DECL|CPUSS_IPC_IPC_NR|macro|CPUSS_IPC_IPC_NR
DECL|CPUSS_JEPCONTINUATION|macro|CPUSS_JEPCONTINUATION
DECL|CPUSS_JEPID|macro|CPUSS_JEPID
DECL|CPUSS_MBIST_MMIO_PRESENT|macro|CPUSS_MBIST_MMIO_PRESENT
DECL|CPUSS_MONITOR_CM0|enumerator|CPUSS_MONITOR_CM0 = 1, /* cpuss.monitor_cm0 */
DECL|CPUSS_MONITOR_CM4|enumerator|CPUSS_MONITOR_CM4 = 2, /* cpuss.monitor_cm4 */
DECL|CPUSS_MONITOR_CRYPTO|enumerator|CPUSS_MONITOR_CRYPTO = 8, /* cpuss.monitor_crypto */
DECL|CPUSS_MONITOR_DMAC_AHB|enumerator|CPUSS_MONITOR_DMAC_AHB = 7, /* cpuss.monitor_dmac_ahb */
DECL|CPUSS_MONITOR_DW0_AHB|enumerator|CPUSS_MONITOR_DW0_AHB = 5, /* cpuss.monitor_dw0_ahb */
DECL|CPUSS_MONITOR_DW1_AHB|enumerator|CPUSS_MONITOR_DW1_AHB = 6, /* cpuss.monitor_dw1_ahb */
DECL|CPUSS_MONITOR_MAIN_FLASH|enumerator|CPUSS_MONITOR_MAIN_FLASH = 3, /* cpuss.monitor_main_flash */
DECL|CPUSS_MONITOR_WORK_FLASH|enumerator|CPUSS_MONITOR_WORK_FLASH = 4, /* cpuss.monitor_work_flash */
DECL|CPUSS_MS_ID_CM0|enumerator|CPUSS_MS_ID_CM0 = 0,
DECL|CPUSS_MS_ID_CM4|enumerator|CPUSS_MS_ID_CM4 = 14,
DECL|CPUSS_MS_ID_CRYPTO|enumerator|CPUSS_MS_ID_CRYPTO = 1,
DECL|CPUSS_MS_ID_DMAC|enumerator|CPUSS_MS_ID_DMAC = 4,
DECL|CPUSS_MS_ID_DW0|enumerator|CPUSS_MS_ID_DW0 = 2,
DECL|CPUSS_MS_ID_DW1|enumerator|CPUSS_MS_ID_DW1 = 3,
DECL|CPUSS_MS_ID_SLOW0|enumerator|CPUSS_MS_ID_SLOW0 = 5,
DECL|CPUSS_MS_ID_SLOW1|enumerator|CPUSS_MS_ID_SLOW1 = 6,
DECL|CPUSS_MS_ID_TC|enumerator|CPUSS_MS_ID_TC = 15
DECL|CPUSS_MTB_SRAM_SIZE|macro|CPUSS_MTB_SRAM_SIZE
DECL|CPUSS_PROT_SMPU_MS0_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS0_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS10_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS10_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS11_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS11_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS12_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS12_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS13_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS13_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS14_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS14_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS15_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS15_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS1_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS1_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS2_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS2_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS3_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS3_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS4_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS4_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS5_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS5_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS6_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS6_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS7_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS7_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS8_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS8_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_MS9_PC_NR_MINUS1|macro|CPUSS_PROT_SMPU_MS9_PC_NR_MINUS1
DECL|CPUSS_PROT_SMPU_STRUCT_NR|macro|CPUSS_PROT_SMPU_STRUCT_NR
DECL|CPUSS_PTM_PRESENT|macro|CPUSS_PTM_PRESENT
DECL|CPUSS_PTM_WIDTH|macro|CPUSS_PTM_WIDTH
DECL|CPUSS_RAMC0_MACRO_NR|macro|CPUSS_RAMC0_MACRO_NR
DECL|CPUSS_RAMC1_MACRO_NR|macro|CPUSS_RAMC1_MACRO_NR
DECL|CPUSS_RAMC1_PRESENT|macro|CPUSS_RAMC1_PRESENT
DECL|CPUSS_RAMC2_MACRO_NR|macro|CPUSS_RAMC2_MACRO_NR
DECL|CPUSS_RAMC2_PRESENT|macro|CPUSS_RAMC2_PRESENT
DECL|CPUSS_RAMC_ECC_ADDR_PRESENT|macro|CPUSS_RAMC_ECC_ADDR_PRESENT
DECL|CPUSS_RAMC_ECC_PRESENT|macro|CPUSS_RAMC_ECC_PRESENT
DECL|CPUSS_RAM_TRIM_DEFAULT|macro|CPUSS_RAM_TRIM_DEFAULT
DECL|CPUSS_RAM_TRIM_WIDTH|macro|CPUSS_RAM_TRIM_WIDTH
DECL|CPUSS_ROMC_MACRO_NR|macro|CPUSS_ROMC_MACRO_NR
DECL|CPUSS_ROM_SIZE|macro|CPUSS_ROM_SIZE
DECL|CPUSS_ROM_TRIM_DEFAULT|macro|CPUSS_ROM_TRIM_DEFAULT
DECL|CPUSS_ROM_TRIM_WIDTH|macro|CPUSS_ROM_TRIM_WIDTH
DECL|CPUSS_SFLASH_SIZE|macro|CPUSS_SFLASH_SIZE
DECL|CPUSS_SLOW_MS_PRESENT|macro|CPUSS_SLOW_MS_PRESENT
DECL|CPUSS_SLOW_SL_PRESENT|macro|CPUSS_SLOW_SL_PRESENT
DECL|CPUSS_SMPU_STRUCT_PC_NR_MINUS1|macro|CPUSS_SMPU_STRUCT_PC_NR_MINUS1
DECL|CPUSS_SRAM0_SIZE|macro|CPUSS_SRAM0_SIZE
DECL|CPUSS_SRAM1_SIZE|macro|CPUSS_SRAM1_SIZE
DECL|CPUSS_SRAM2_SIZE|macro|CPUSS_SRAM2_SIZE
DECL|CPUSS_SYSTEM_DPSLP_INT_NR|macro|CPUSS_SYSTEM_DPSLP_INT_NR
DECL|CPUSS_SYSTEM_INT_NR|macro|CPUSS_SYSTEM_INT_NR
DECL|CPUSS_SYSTEM_IRQ_PRESENT|macro|CPUSS_SYSTEM_IRQ_PRESENT
DECL|CPUSS_TPIU_WIDTH|macro|CPUSS_TPIU_WIDTH
DECL|CPUSS_TRACE_LVL|macro|CPUSS_TRACE_LVL
DECL|CPUSS_Type|typedef|typedef CPUSS_V2_Type CPUSS_Type;
DECL|CPUSS_UDB_PRESENT|macro|CPUSS_UDB_PRESENT
DECL|CPUSS_WFLASH_SIZE|macro|CPUSS_WFLASH_SIZE
DECL|CRYPTO_Type|typedef|typedef CRYPTO_V2_Type CRYPTO_Type;
DECL|CSD_Type|typedef|typedef CSD_V1_Type CSD_Type;
DECL|CTBM_Type|typedef|typedef CTBM_V1_Type CTBM_Type;
DECL|CTDAC_Type|typedef|typedef CTDAC_V1_Type CTDAC_Type;
DECL|CY_MMIO_BACKUP_GROUP_NR|macro|CY_MMIO_BACKUP_GROUP_NR
DECL|CY_MMIO_BACKUP_SLAVE_NR|macro|CY_MMIO_BACKUP_SLAVE_NR
DECL|CY_MMIO_CPUSS_GROUP_NR|macro|CY_MMIO_CPUSS_GROUP_NR
DECL|CY_MMIO_CPUSS_SLAVE_NR|macro|CY_MMIO_CPUSS_SLAVE_NR
DECL|CY_MMIO_CRYPTO_GROUP_NR|macro|CY_MMIO_CRYPTO_GROUP_NR
DECL|CY_MMIO_CRYPTO_SLAVE_NR|macro|CY_MMIO_CRYPTO_SLAVE_NR
DECL|CY_MMIO_CSD0_GROUP_NR|macro|CY_MMIO_CSD0_GROUP_NR
DECL|CY_MMIO_CSD0_SLAVE_NR|macro|CY_MMIO_CSD0_SLAVE_NR
DECL|CY_MMIO_DMAC_GROUP_NR|macro|CY_MMIO_DMAC_GROUP_NR
DECL|CY_MMIO_DMAC_SLAVE_NR|macro|CY_MMIO_DMAC_SLAVE_NR
DECL|CY_MMIO_DW_GROUP_NR|macro|CY_MMIO_DW_GROUP_NR
DECL|CY_MMIO_DW_SLAVE_NR|macro|CY_MMIO_DW_SLAVE_NR
DECL|CY_MMIO_EFUSE_GROUP_NR|macro|CY_MMIO_EFUSE_GROUP_NR
DECL|CY_MMIO_EFUSE_SLAVE_NR|macro|CY_MMIO_EFUSE_SLAVE_NR
DECL|CY_MMIO_FAULT_GROUP_NR|macro|CY_MMIO_FAULT_GROUP_NR
DECL|CY_MMIO_FAULT_SLAVE_NR|macro|CY_MMIO_FAULT_SLAVE_NR
DECL|CY_MMIO_FLASHC_GROUP_NR|macro|CY_MMIO_FLASHC_GROUP_NR
DECL|CY_MMIO_FLASHC_SLAVE_NR|macro|CY_MMIO_FLASHC_SLAVE_NR
DECL|CY_MMIO_GPIO_GROUP_NR|macro|CY_MMIO_GPIO_GROUP_NR
DECL|CY_MMIO_GPIO_SLAVE_NR|macro|CY_MMIO_GPIO_SLAVE_NR
DECL|CY_MMIO_HSIOM_GROUP_NR|macro|CY_MMIO_HSIOM_GROUP_NR
DECL|CY_MMIO_HSIOM_SLAVE_NR|macro|CY_MMIO_HSIOM_SLAVE_NR
DECL|CY_MMIO_I2S0_GROUP_NR|macro|CY_MMIO_I2S0_GROUP_NR
DECL|CY_MMIO_I2S0_SLAVE_NR|macro|CY_MMIO_I2S0_SLAVE_NR
DECL|CY_MMIO_I2S1_GROUP_NR|macro|CY_MMIO_I2S1_GROUP_NR
DECL|CY_MMIO_I2S1_SLAVE_NR|macro|CY_MMIO_I2S1_SLAVE_NR
DECL|CY_MMIO_IPC_GROUP_NR|macro|CY_MMIO_IPC_GROUP_NR
DECL|CY_MMIO_IPC_SLAVE_NR|macro|CY_MMIO_IPC_SLAVE_NR
DECL|CY_MMIO_LCD0_GROUP_NR|macro|CY_MMIO_LCD0_GROUP_NR
DECL|CY_MMIO_LCD0_SLAVE_NR|macro|CY_MMIO_LCD0_SLAVE_NR
DECL|CY_MMIO_LPCOMP_GROUP_NR|macro|CY_MMIO_LPCOMP_GROUP_NR
DECL|CY_MMIO_LPCOMP_SLAVE_NR|macro|CY_MMIO_LPCOMP_SLAVE_NR
DECL|CY_MMIO_PASS_GROUP_NR|macro|CY_MMIO_PASS_GROUP_NR
DECL|CY_MMIO_PASS_SLAVE_NR|macro|CY_MMIO_PASS_SLAVE_NR
DECL|CY_MMIO_PDM0_GROUP_NR|macro|CY_MMIO_PDM0_GROUP_NR
DECL|CY_MMIO_PDM0_SLAVE_NR|macro|CY_MMIO_PDM0_SLAVE_NR
DECL|CY_MMIO_PROFILE_GROUP_NR|macro|CY_MMIO_PROFILE_GROUP_NR
DECL|CY_MMIO_PROFILE_SLAVE_NR|macro|CY_MMIO_PROFILE_SLAVE_NR
DECL|CY_MMIO_PROT_GROUP_NR|macro|CY_MMIO_PROT_GROUP_NR
DECL|CY_MMIO_PROT_SLAVE_NR|macro|CY_MMIO_PROT_SLAVE_NR
DECL|CY_MMIO_SCB0_GROUP_NR|macro|CY_MMIO_SCB0_GROUP_NR
DECL|CY_MMIO_SCB0_SLAVE_NR|macro|CY_MMIO_SCB0_SLAVE_NR
DECL|CY_MMIO_SCB10_GROUP_NR|macro|CY_MMIO_SCB10_GROUP_NR
DECL|CY_MMIO_SCB10_SLAVE_NR|macro|CY_MMIO_SCB10_SLAVE_NR
DECL|CY_MMIO_SCB11_GROUP_NR|macro|CY_MMIO_SCB11_GROUP_NR
DECL|CY_MMIO_SCB11_SLAVE_NR|macro|CY_MMIO_SCB11_SLAVE_NR
DECL|CY_MMIO_SCB12_GROUP_NR|macro|CY_MMIO_SCB12_GROUP_NR
DECL|CY_MMIO_SCB12_SLAVE_NR|macro|CY_MMIO_SCB12_SLAVE_NR
DECL|CY_MMIO_SCB1_GROUP_NR|macro|CY_MMIO_SCB1_GROUP_NR
DECL|CY_MMIO_SCB1_SLAVE_NR|macro|CY_MMIO_SCB1_SLAVE_NR
DECL|CY_MMIO_SCB2_GROUP_NR|macro|CY_MMIO_SCB2_GROUP_NR
DECL|CY_MMIO_SCB2_SLAVE_NR|macro|CY_MMIO_SCB2_SLAVE_NR
DECL|CY_MMIO_SCB3_GROUP_NR|macro|CY_MMIO_SCB3_GROUP_NR
DECL|CY_MMIO_SCB3_SLAVE_NR|macro|CY_MMIO_SCB3_SLAVE_NR
DECL|CY_MMIO_SCB4_GROUP_NR|macro|CY_MMIO_SCB4_GROUP_NR
DECL|CY_MMIO_SCB4_SLAVE_NR|macro|CY_MMIO_SCB4_SLAVE_NR
DECL|CY_MMIO_SCB5_GROUP_NR|macro|CY_MMIO_SCB5_GROUP_NR
DECL|CY_MMIO_SCB5_SLAVE_NR|macro|CY_MMIO_SCB5_SLAVE_NR
DECL|CY_MMIO_SCB6_GROUP_NR|macro|CY_MMIO_SCB6_GROUP_NR
DECL|CY_MMIO_SCB6_SLAVE_NR|macro|CY_MMIO_SCB6_SLAVE_NR
DECL|CY_MMIO_SCB7_GROUP_NR|macro|CY_MMIO_SCB7_GROUP_NR
DECL|CY_MMIO_SCB7_SLAVE_NR|macro|CY_MMIO_SCB7_SLAVE_NR
DECL|CY_MMIO_SCB8_GROUP_NR|macro|CY_MMIO_SCB8_GROUP_NR
DECL|CY_MMIO_SCB8_SLAVE_NR|macro|CY_MMIO_SCB8_SLAVE_NR
DECL|CY_MMIO_SCB9_GROUP_NR|macro|CY_MMIO_SCB9_GROUP_NR
DECL|CY_MMIO_SCB9_SLAVE_NR|macro|CY_MMIO_SCB9_SLAVE_NR
DECL|CY_MMIO_SDHC0_GROUP_NR|macro|CY_MMIO_SDHC0_GROUP_NR
DECL|CY_MMIO_SDHC0_SLAVE_NR|macro|CY_MMIO_SDHC0_SLAVE_NR
DECL|CY_MMIO_SDHC1_GROUP_NR|macro|CY_MMIO_SDHC1_GROUP_NR
DECL|CY_MMIO_SDHC1_SLAVE_NR|macro|CY_MMIO_SDHC1_SLAVE_NR
DECL|CY_MMIO_SMARTIO_GROUP_NR|macro|CY_MMIO_SMARTIO_GROUP_NR
DECL|CY_MMIO_SMARTIO_SLAVE_NR|macro|CY_MMIO_SMARTIO_SLAVE_NR
DECL|CY_MMIO_SMIF0_GROUP_NR|macro|CY_MMIO_SMIF0_GROUP_NR
DECL|CY_MMIO_SMIF0_SLAVE_NR|macro|CY_MMIO_SMIF0_SLAVE_NR
DECL|CY_MMIO_SRSS_GROUP_NR|macro|CY_MMIO_SRSS_GROUP_NR
DECL|CY_MMIO_SRSS_SLAVE_NR|macro|CY_MMIO_SRSS_SLAVE_NR
DECL|CY_MMIO_TCPWM0_GROUP_NR|macro|CY_MMIO_TCPWM0_GROUP_NR
DECL|CY_MMIO_TCPWM0_SLAVE_NR|macro|CY_MMIO_TCPWM0_SLAVE_NR
DECL|CY_MMIO_TCPWM1_GROUP_NR|macro|CY_MMIO_TCPWM1_GROUP_NR
DECL|CY_MMIO_TCPWM1_SLAVE_NR|macro|CY_MMIO_TCPWM1_SLAVE_NR
DECL|CY_MMIO_USBFS0_GROUP_NR|macro|CY_MMIO_USBFS0_GROUP_NR
DECL|CY_MMIO_USBFS0_SLAVE_NR|macro|CY_MMIO_USBFS0_SLAVE_NR
DECL|CySCB_Type|typedef|typedef CySCB_V1_Type CySCB_Type;
DECL|DMAC_CH_Type|typedef|typedef DMAC_CH_V2_Type DMAC_CH_Type;
DECL|DMAC_Type|typedef|typedef DMAC_V2_Type DMAC_Type;
DECL|DW_CH_STRUCT_Type|typedef|typedef DW_CH_STRUCT_V2_Type DW_CH_STRUCT_Type;
DECL|DW_Type|typedef|typedef DW_V2_Type DW_Type;
DECL|EFUSE_EFUSE_NR|macro|EFUSE_EFUSE_NR
DECL|EFUSE_Type|typedef|typedef EFUSE_V1_Type EFUSE_Type;
DECL|EP_MONITOR_COUNT|macro|EP_MONITOR_COUNT
DECL|FAULT_STRUCT_Type|typedef|typedef FAULT_STRUCT_V2_Type FAULT_STRUCT_Type;
DECL|FAULT_Type|typedef|typedef FAULT_V2_Type FAULT_Type;
DECL|FLASHC_FM_CTL_Type|typedef|typedef FLASHC_FM_CTL_V2_Type FLASHC_FM_CTL_Type;
DECL|FLASHC_Type|typedef|typedef FLASHC_V2_Type FLASHC_Type;
DECL|GPIO_PRT_Type|typedef|typedef GPIO_PRT_V2_Type GPIO_PRT_Type;
DECL|GPIO_Type|typedef|typedef GPIO_V2_Type GPIO_Type;
DECL|HSIOM_PRT_Type|typedef|typedef HSIOM_PRT_V2_Type HSIOM_PRT_Type;
DECL|HSIOM_Type|typedef|typedef HSIOM_V2_Type HSIOM_Type;
DECL|I2S_Type|typedef|typedef I2S_V1_Type I2S_Type;
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR0_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR10_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR11_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR12_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR13_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR14_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR1_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR2_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR3_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR4_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR5_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR6_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR7_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR8_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_AUTOLVL|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_AUTOLVL
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_GPIO|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_GPIO
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SIO|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SIO
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO0|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO0
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO1|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO1
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO2|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO2
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO3|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO3
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO4|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO4
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO5|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO5
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO6|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO6
DECL|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO7|macro|IOSS_GPIO_GPIO_PORT_NR9_GPIO_PRT_SLOW_IO7
DECL|IOSS_GPIO_GPIO_PORT_NR_0_31|macro|IOSS_GPIO_GPIO_PORT_NR_0_31
DECL|IOSS_GPIO_GPIO_PORT_NR_32_63|macro|IOSS_GPIO_GPIO_PORT_NR_32_63
DECL|IOSS_GPIO_GPIO_PORT_NR_64_95|macro|IOSS_GPIO_GPIO_PORT_NR_64_95
DECL|IOSS_GPIO_GPIO_PORT_NR_96_127|macro|IOSS_GPIO_GPIO_PORT_NR_96_127
DECL|IOSS_GPIO_GPIO_PORT_NR|macro|IOSS_GPIO_GPIO_PORT_NR
DECL|IOSS_HSIOM_ALTJTAG_PRESENT|macro|IOSS_HSIOM_ALTJTAG_PRESENT
DECL|IOSS_HSIOM_AMUX_SPLIT_NR|macro|IOSS_HSIOM_AMUX_SPLIT_NR
DECL|IOSS_HSIOM_HSIOM_PORT_NR|macro|IOSS_HSIOM_HSIOM_PORT_NR
DECL|IOSS_HSIOM_MONITOR_NR_0_31|macro|IOSS_HSIOM_MONITOR_NR_0_31
DECL|IOSS_HSIOM_MONITOR_NR_32_63|macro|IOSS_HSIOM_MONITOR_NR_32_63
DECL|IOSS_HSIOM_MONITOR_NR_64_95|macro|IOSS_HSIOM_MONITOR_NR_64_95
DECL|IOSS_HSIOM_MONITOR_NR_96_127|macro|IOSS_HSIOM_MONITOR_NR_96_127
DECL|IOSS_HSIOM_MONITOR_NR|macro|IOSS_HSIOM_MONITOR_NR
DECL|IOSS_SMARTIO_SMARTIO_MASK|macro|IOSS_SMARTIO_SMARTIO_MASK
DECL|IPC_INTR_STRUCT_Type|typedef|typedef IPC_INTR_STRUCT_V2_Type IPC_INTR_STRUCT_Type;
DECL|IPC_STRUCT_Type|typedef|typedef IPC_STRUCT_V2_Type IPC_STRUCT_Type;
DECL|IPC_Type|typedef|typedef IPC_V2_Type IPC_Type;
DECL|LCD_CHIP_TOP_COM_NR|macro|LCD_CHIP_TOP_COM_NR
DECL|LCD_CHIP_TOP_PIN_NR|macro|LCD_CHIP_TOP_PIN_NR
DECL|LCD_NUMPORTS16|macro|LCD_NUMPORTS16
DECL|LCD_NUMPORTS8|macro|LCD_NUMPORTS8
DECL|LCD_NUMPORTS|macro|LCD_NUMPORTS
DECL|LCD_Type|typedef|typedef LCD_V1_Type LCD_Type;
DECL|LPCOMP_Type|typedef|typedef LPCOMP_V1_Type LPCOMP_Type;
DECL|MCWDT_STRUCT_Type|typedef|typedef MCWDT_STRUCT_V1_Type MCWDT_STRUCT_Type;
DECL|PASS_AREF_Type|typedef|typedef PASS_AREF_V1_Type PASS_AREF_Type;
DECL|PASS_CTB0_EXISTS|macro|PASS_CTB0_EXISTS
DECL|PASS_CTB1_EXISTS|macro|PASS_CTB1_EXISTS
DECL|PASS_CTB2_EXISTS|macro|PASS_CTB2_EXISTS
DECL|PASS_CTB3_EXISTS|macro|PASS_CTB3_EXISTS
DECL|PASS_CTBM_CTDAC_PRESENT|macro|PASS_CTBM_CTDAC_PRESENT
DECL|PASS_CTDAC0_EXISTS|macro|PASS_CTDAC0_EXISTS
DECL|PASS_CTDAC1_EXISTS|macro|PASS_CTDAC1_EXISTS
DECL|PASS_CTDAC2_EXISTS|macro|PASS_CTDAC2_EXISTS
DECL|PASS_CTDAC3_EXISTS|macro|PASS_CTDAC3_EXISTS
DECL|PASS_NR_CTBS|macro|PASS_NR_CTBS
DECL|PASS_NR_CTDACS|macro|PASS_NR_CTDACS
DECL|PASS_NR_IREFS|macro|PASS_NR_IREFS
DECL|PASS_SAR_SAR_AVERAGE|macro|PASS_SAR_SAR_AVERAGE
DECL|PASS_SAR_SAR_CHANNELS|macro|PASS_SAR_SAR_CHANNELS
DECL|PASS_SAR_SAR_RANGEDET|macro|PASS_SAR_SAR_RANGEDET
DECL|PASS_SAR_SAR_UAB|macro|PASS_SAR_SAR_UAB
DECL|PASS_Type|typedef|typedef PASS_V1_Type PASS_Type;
DECL|PCLK_CPUSS_CLOCK_TRACE_IN|enumerator|PCLK_CPUSS_CLOCK_TRACE_IN = 0x0032u, /* cpuss.clock_trace_in */
DECL|PCLK_CSD_CLOCK|enumerator|PCLK_CSD_CLOCK = 0x002Fu, /* csd.clock */
DECL|PCLK_LCD_CLOCK|enumerator|PCLK_LCD_CLOCK = 0x0030u, /* lcd.clock */
DECL|PCLK_PASS_CLOCK_PUMP_PERI|enumerator|PCLK_PASS_CLOCK_PUMP_PERI = 0x0033u, /* pass.clock_pump_peri */
DECL|PCLK_PASS_CLOCK_SAR|enumerator|PCLK_PASS_CLOCK_SAR = 0x0034u, /* pass.clock_sar */
DECL|PCLK_PROFILE_CLOCK_PROFILE|enumerator|PCLK_PROFILE_CLOCK_PROFILE = 0x0031u, /* profile.clock_profile */
DECL|PCLK_SCB0_CLOCK|enumerator|PCLK_SCB0_CLOCK = 0x0000u, /* scb[0].clock */
DECL|PCLK_SCB10_CLOCK|enumerator|PCLK_SCB10_CLOCK = 0x000Au, /* scb[10].clock */
DECL|PCLK_SCB11_CLOCK|enumerator|PCLK_SCB11_CLOCK = 0x000Bu, /* scb[11].clock */
DECL|PCLK_SCB12_CLOCK|enumerator|PCLK_SCB12_CLOCK = 0x000Cu, /* scb[12].clock */
DECL|PCLK_SCB1_CLOCK|enumerator|PCLK_SCB1_CLOCK = 0x0001u, /* scb[1].clock */
DECL|PCLK_SCB2_CLOCK|enumerator|PCLK_SCB2_CLOCK = 0x0002u, /* scb[2].clock */
DECL|PCLK_SCB3_CLOCK|enumerator|PCLK_SCB3_CLOCK = 0x0003u, /* scb[3].clock */
DECL|PCLK_SCB4_CLOCK|enumerator|PCLK_SCB4_CLOCK = 0x0004u, /* scb[4].clock */
DECL|PCLK_SCB5_CLOCK|enumerator|PCLK_SCB5_CLOCK = 0x0005u, /* scb[5].clock */
DECL|PCLK_SCB6_CLOCK|enumerator|PCLK_SCB6_CLOCK = 0x0006u, /* scb[6].clock */
DECL|PCLK_SCB7_CLOCK|enumerator|PCLK_SCB7_CLOCK = 0x0007u, /* scb[7].clock */
DECL|PCLK_SCB8_CLOCK|enumerator|PCLK_SCB8_CLOCK = 0x0008u, /* scb[8].clock */
DECL|PCLK_SCB9_CLOCK|enumerator|PCLK_SCB9_CLOCK = 0x0009u, /* scb[9].clock */
DECL|PCLK_SMARTIO8_CLOCK|enumerator|PCLK_SMARTIO8_CLOCK = 0x000Du, /* smartio[8].clock */
DECL|PCLK_SMARTIO9_CLOCK|enumerator|PCLK_SMARTIO9_CLOCK = 0x000Eu, /* smartio[9].clock */
DECL|PCLK_TCPWM0_CLOCKS0|enumerator|PCLK_TCPWM0_CLOCKS0 = 0x000Fu, /* tcpwm[0].clocks[0] */
DECL|PCLK_TCPWM0_CLOCKS1|enumerator|PCLK_TCPWM0_CLOCKS1 = 0x0010u, /* tcpwm[0].clocks[1] */
DECL|PCLK_TCPWM0_CLOCKS2|enumerator|PCLK_TCPWM0_CLOCKS2 = 0x0011u, /* tcpwm[0].clocks[2] */
DECL|PCLK_TCPWM0_CLOCKS3|enumerator|PCLK_TCPWM0_CLOCKS3 = 0x0012u, /* tcpwm[0].clocks[3] */
DECL|PCLK_TCPWM0_CLOCKS4|enumerator|PCLK_TCPWM0_CLOCKS4 = 0x0013u, /* tcpwm[0].clocks[4] */
DECL|PCLK_TCPWM0_CLOCKS5|enumerator|PCLK_TCPWM0_CLOCKS5 = 0x0014u, /* tcpwm[0].clocks[5] */
DECL|PCLK_TCPWM0_CLOCKS6|enumerator|PCLK_TCPWM0_CLOCKS6 = 0x0015u, /* tcpwm[0].clocks[6] */
DECL|PCLK_TCPWM0_CLOCKS7|enumerator|PCLK_TCPWM0_CLOCKS7 = 0x0016u, /* tcpwm[0].clocks[7] */
DECL|PCLK_TCPWM1_CLOCKS0|enumerator|PCLK_TCPWM1_CLOCKS0 = 0x0017u, /* tcpwm[1].clocks[0] */
DECL|PCLK_TCPWM1_CLOCKS10|enumerator|PCLK_TCPWM1_CLOCKS10 = 0x0021u, /* tcpwm[1].clocks[10] */
DECL|PCLK_TCPWM1_CLOCKS11|enumerator|PCLK_TCPWM1_CLOCKS11 = 0x0022u, /* tcpwm[1].clocks[11] */
DECL|PCLK_TCPWM1_CLOCKS12|enumerator|PCLK_TCPWM1_CLOCKS12 = 0x0023u, /* tcpwm[1].clocks[12] */
DECL|PCLK_TCPWM1_CLOCKS13|enumerator|PCLK_TCPWM1_CLOCKS13 = 0x0024u, /* tcpwm[1].clocks[13] */
DECL|PCLK_TCPWM1_CLOCKS14|enumerator|PCLK_TCPWM1_CLOCKS14 = 0x0025u, /* tcpwm[1].clocks[14] */
DECL|PCLK_TCPWM1_CLOCKS15|enumerator|PCLK_TCPWM1_CLOCKS15 = 0x0026u, /* tcpwm[1].clocks[15] */
DECL|PCLK_TCPWM1_CLOCKS16|enumerator|PCLK_TCPWM1_CLOCKS16 = 0x0027u, /* tcpwm[1].clocks[16] */
DECL|PCLK_TCPWM1_CLOCKS17|enumerator|PCLK_TCPWM1_CLOCKS17 = 0x0028u, /* tcpwm[1].clocks[17] */
DECL|PCLK_TCPWM1_CLOCKS18|enumerator|PCLK_TCPWM1_CLOCKS18 = 0x0029u, /* tcpwm[1].clocks[18] */
DECL|PCLK_TCPWM1_CLOCKS19|enumerator|PCLK_TCPWM1_CLOCKS19 = 0x002Au, /* tcpwm[1].clocks[19] */
DECL|PCLK_TCPWM1_CLOCKS1|enumerator|PCLK_TCPWM1_CLOCKS1 = 0x0018u, /* tcpwm[1].clocks[1] */
DECL|PCLK_TCPWM1_CLOCKS20|enumerator|PCLK_TCPWM1_CLOCKS20 = 0x002Bu, /* tcpwm[1].clocks[20] */
DECL|PCLK_TCPWM1_CLOCKS21|enumerator|PCLK_TCPWM1_CLOCKS21 = 0x002Cu, /* tcpwm[1].clocks[21] */
DECL|PCLK_TCPWM1_CLOCKS22|enumerator|PCLK_TCPWM1_CLOCKS22 = 0x002Du, /* tcpwm[1].clocks[22] */
DECL|PCLK_TCPWM1_CLOCKS23|enumerator|PCLK_TCPWM1_CLOCKS23 = 0x002Eu, /* tcpwm[1].clocks[23] */
DECL|PCLK_TCPWM1_CLOCKS2|enumerator|PCLK_TCPWM1_CLOCKS2 = 0x0019u, /* tcpwm[1].clocks[2] */
DECL|PCLK_TCPWM1_CLOCKS3|enumerator|PCLK_TCPWM1_CLOCKS3 = 0x001Au, /* tcpwm[1].clocks[3] */
DECL|PCLK_TCPWM1_CLOCKS4|enumerator|PCLK_TCPWM1_CLOCKS4 = 0x001Bu, /* tcpwm[1].clocks[4] */
DECL|PCLK_TCPWM1_CLOCKS5|enumerator|PCLK_TCPWM1_CLOCKS5 = 0x001Cu, /* tcpwm[1].clocks[5] */
DECL|PCLK_TCPWM1_CLOCKS6|enumerator|PCLK_TCPWM1_CLOCKS6 = 0x001Du, /* tcpwm[1].clocks[6] */
DECL|PCLK_TCPWM1_CLOCKS7|enumerator|PCLK_TCPWM1_CLOCKS7 = 0x001Eu, /* tcpwm[1].clocks[7] */
DECL|PCLK_TCPWM1_CLOCKS8|enumerator|PCLK_TCPWM1_CLOCKS8 = 0x001Fu, /* tcpwm[1].clocks[8] */
DECL|PCLK_TCPWM1_CLOCKS9|enumerator|PCLK_TCPWM1_CLOCKS9 = 0x0020u, /* tcpwm[1].clocks[9] */
DECL|PCLK_USB_CLOCK_DEV_BRS|enumerator|PCLK_USB_CLOCK_DEV_BRS = 0x0035u /* usb.clock_dev_brs */
DECL|PDM_Type|typedef|typedef PDM_V1_Type PDM_Type;
DECL|PERI_CLOCK_NR|macro|PERI_CLOCK_NR
DECL|PERI_DIV_16_5_NR|macro|PERI_DIV_16_5_NR
DECL|PERI_DIV_16_NR|macro|PERI_DIV_16_NR
DECL|PERI_DIV_24_5_NR|macro|PERI_DIV_24_5_NR
DECL|PERI_DIV_8_NR|macro|PERI_DIV_8_NR
DECL|PERI_DIV_ADDR_WIDTH|macro|PERI_DIV_ADDR_WIDTH
DECL|PERI_ECC_ADDR_PRESENT|macro|PERI_ECC_ADDR_PRESENT
DECL|PERI_ECC_PRESENT|macro|PERI_ECC_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT0_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT10_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT11_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT12_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT13_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT14_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT15_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT1_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT2_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT3_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT4_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT5_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT6_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT7_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT8_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_CLOCK_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_CLOCK_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL0_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL0_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL10_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL10_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL11_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL11_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL12_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL12_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL13_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL13_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL14_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL14_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL15_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL15_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL1_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL1_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL2_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL2_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL3_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL3_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL4_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL4_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL5_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL5_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL6_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL6_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL7_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL7_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL8_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL8_PRESENT
DECL|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL9_PRESENT|macro|PERI_GROUP_PRESENT9_PERI_GROUP_STRUCT_SL9_PRESENT
DECL|PERI_GR_Type|typedef|typedef PERI_GR_V2_Type PERI_GR_Type;
DECL|PERI_MASTER_WIDTH|macro|PERI_MASTER_WIDTH
DECL|PERI_MS_PPU_FX_Type|typedef|typedef PERI_MS_PPU_FX_V2_Type PERI_MS_PPU_FX_Type;
DECL|PERI_MS_PPU_PR_Type|typedef|typedef PERI_MS_PPU_PR_V2_Type PERI_MS_PPU_PR_Type;
DECL|PERI_MS_PRESENT|macro|PERI_MS_PRESENT
DECL|PERI_MS_Type|typedef|typedef PERI_MS_V2_Type PERI_MS_Type;
DECL|PERI_PC_NR|macro|PERI_PC_NR
DECL|PERI_TIMEOUT_PRESENT|macro|PERI_TIMEOUT_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR0_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR0_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR1_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR1_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR2_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR2_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR3_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR3_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR4_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR4_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR5_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR5_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GROUP_NR6_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT|macro|PERI_TR_1TO1_GROUP_NR6_TR_1TO1_GROUP_TR_1TO1_MANIPULATION_PRESENT
DECL|PERI_TR_1TO1_GR_Type|typedef|typedef PERI_TR_1TO1_GR_V2_Type PERI_TR_1TO1_GR_Type;
DECL|PERI_TR_GROUP_NR0_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR0_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR1_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR1_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR2_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR2_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR3_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR3_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR4_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR4_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR5_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR5_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR6_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR6_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR7_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR7_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR8_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR8_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR9_TR_GROUP_TR_MANIPULATION_PRESENT|macro|PERI_TR_GROUP_NR9_TR_GROUP_TR_MANIPULATION_PRESENT
DECL|PERI_TR_GROUP_NR|macro|PERI_TR_GROUP_NR
DECL|PERI_TR_GR_Type|typedef|typedef PERI_TR_GR_V2_Type PERI_TR_GR_Type;
DECL|PERI_TR|macro|PERI_TR
DECL|PERI_Type|typedef|typedef PERI_V2_Type PERI_Type;
DECL|PROFILE_CNT_STRUCT_Type|typedef|typedef PROFILE_CNT_STRUCT_V1_Type PROFILE_CNT_STRUCT_Type;
DECL|PROFILE_ONE|enumerator|PROFILE_ONE = 0, /* profile.one */
DECL|PROFILE_PRFL_CNT_NR|macro|PROFILE_PRFL_CNT_NR
DECL|PROFILE_PRFL_MONITOR_NR|macro|PROFILE_PRFL_MONITOR_NR
DECL|PROFILE_Type|typedef|typedef PROFILE_V1_Type PROFILE_Type;
DECL|PROT_MPU_MPU_STRUCT_Type|typedef|typedef PROT_MPU_MPU_STRUCT_V2_Type PROT_MPU_MPU_STRUCT_Type;
DECL|PROT_MPU_Type|typedef|typedef PROT_MPU_V2_Type PROT_MPU_Type;
DECL|PROT_SMPU_SMPU_STRUCT_Type|typedef|typedef PROT_SMPU_SMPU_STRUCT_V2_Type PROT_SMPU_SMPU_STRUCT_Type;
DECL|PROT_SMPU_Type|typedef|typedef PROT_SMPU_V2_Type PROT_SMPU_Type;
DECL|PROT_Type|typedef|typedef PROT_V2_Type PROT_Type;
DECL|SAR_Type|typedef|typedef SAR_V1_Type SAR_Type;
DECL|SCB0_CHIP_TOP_SPI_SEL_NR|macro|SCB0_CHIP_TOP_SPI_SEL_NR
DECL|SCB0_CMD_RESP|macro|SCB0_CMD_RESP
DECL|SCB0_DEEPSLEEP|macro|SCB0_DEEPSLEEP
DECL|SCB0_EC|macro|SCB0_EC
DECL|SCB0_EZ_CMD_RESP|macro|SCB0_EZ_CMD_RESP
DECL|SCB0_EZ_DATA_NR|macro|SCB0_EZ_DATA_NR
DECL|SCB0_EZ|macro|SCB0_EZ
DECL|SCB0_I2C_EC|macro|SCB0_I2C_EC
DECL|SCB0_I2C_FAST_PLUS|macro|SCB0_I2C_FAST_PLUS
DECL|SCB0_I2C_GLITCH|macro|SCB0_I2C_GLITCH
DECL|SCB0_I2C_M_S|macro|SCB0_I2C_M_S
DECL|SCB0_I2C_M|macro|SCB0_I2C_M
DECL|SCB0_I2C_S_EC|macro|SCB0_I2C_S_EC
DECL|SCB0_I2C_S_EZ|macro|SCB0_I2C_S_EZ
DECL|SCB0_I2C_S|macro|SCB0_I2C_S
DECL|SCB0_I2C|macro|SCB0_I2C
DECL|SCB0_MONITOR_AHB|enumerator|SCB0_MONITOR_AHB = 10, /* scb[0].monitor_ahb */
DECL|SCB0_SPI_EC|macro|SCB0_SPI_EC
DECL|SCB0_SPI_M|macro|SCB0_SPI_M
DECL|SCB0_SPI_S_EC|macro|SCB0_SPI_S_EC
DECL|SCB0_SPI_S_EZ|macro|SCB0_SPI_S_EZ
DECL|SCB0_SPI_S|macro|SCB0_SPI_S
DECL|SCB0_SPI_UART|macro|SCB0_SPI_UART
DECL|SCB0_SPI|macro|SCB0_SPI
DECL|SCB0_UART|macro|SCB0_UART
DECL|SCB10_CHIP_TOP_SPI_SEL_NR|macro|SCB10_CHIP_TOP_SPI_SEL_NR
DECL|SCB10_CMD_RESP|macro|SCB10_CMD_RESP
DECL|SCB10_DEEPSLEEP|macro|SCB10_DEEPSLEEP
DECL|SCB10_EC|macro|SCB10_EC
DECL|SCB10_EZ_CMD_RESP|macro|SCB10_EZ_CMD_RESP
DECL|SCB10_EZ_DATA_NR|macro|SCB10_EZ_DATA_NR
DECL|SCB10_EZ|macro|SCB10_EZ
DECL|SCB10_I2C_EC|macro|SCB10_I2C_EC
DECL|SCB10_I2C_FAST_PLUS|macro|SCB10_I2C_FAST_PLUS
DECL|SCB10_I2C_GLITCH|macro|SCB10_I2C_GLITCH
DECL|SCB10_I2C_M_S|macro|SCB10_I2C_M_S
DECL|SCB10_I2C_M|macro|SCB10_I2C_M
DECL|SCB10_I2C_S_EC|macro|SCB10_I2C_S_EC
DECL|SCB10_I2C_S_EZ|macro|SCB10_I2C_S_EZ
DECL|SCB10_I2C_S|macro|SCB10_I2C_S
DECL|SCB10_I2C|macro|SCB10_I2C
DECL|SCB10_MONITOR_AHB|enumerator|SCB10_MONITOR_AHB = 20, /* scb[10].monitor_ahb */
DECL|SCB10_SPI_EC|macro|SCB10_SPI_EC
DECL|SCB10_SPI_M|macro|SCB10_SPI_M
DECL|SCB10_SPI_S_EC|macro|SCB10_SPI_S_EC
DECL|SCB10_SPI_S_EZ|macro|SCB10_SPI_S_EZ
DECL|SCB10_SPI_S|macro|SCB10_SPI_S
DECL|SCB10_SPI_UART|macro|SCB10_SPI_UART
DECL|SCB10_SPI|macro|SCB10_SPI
DECL|SCB10_UART|macro|SCB10_UART
DECL|SCB11_CHIP_TOP_SPI_SEL_NR|macro|SCB11_CHIP_TOP_SPI_SEL_NR
DECL|SCB11_CMD_RESP|macro|SCB11_CMD_RESP
DECL|SCB11_DEEPSLEEP|macro|SCB11_DEEPSLEEP
DECL|SCB11_EC|macro|SCB11_EC
DECL|SCB11_EZ_CMD_RESP|macro|SCB11_EZ_CMD_RESP
DECL|SCB11_EZ_DATA_NR|macro|SCB11_EZ_DATA_NR
DECL|SCB11_EZ|macro|SCB11_EZ
DECL|SCB11_I2C_EC|macro|SCB11_I2C_EC
DECL|SCB11_I2C_FAST_PLUS|macro|SCB11_I2C_FAST_PLUS
DECL|SCB11_I2C_GLITCH|macro|SCB11_I2C_GLITCH
DECL|SCB11_I2C_M_S|macro|SCB11_I2C_M_S
DECL|SCB11_I2C_M|macro|SCB11_I2C_M
DECL|SCB11_I2C_S_EC|macro|SCB11_I2C_S_EC
DECL|SCB11_I2C_S_EZ|macro|SCB11_I2C_S_EZ
DECL|SCB11_I2C_S|macro|SCB11_I2C_S
DECL|SCB11_I2C|macro|SCB11_I2C
DECL|SCB11_MONITOR_AHB|enumerator|SCB11_MONITOR_AHB = 21, /* scb[11].monitor_ahb */
DECL|SCB11_SPI_EC|macro|SCB11_SPI_EC
DECL|SCB11_SPI_M|macro|SCB11_SPI_M
DECL|SCB11_SPI_S_EC|macro|SCB11_SPI_S_EC
DECL|SCB11_SPI_S_EZ|macro|SCB11_SPI_S_EZ
DECL|SCB11_SPI_S|macro|SCB11_SPI_S
DECL|SCB11_SPI_UART|macro|SCB11_SPI_UART
DECL|SCB11_SPI|macro|SCB11_SPI
DECL|SCB11_UART|macro|SCB11_UART
DECL|SCB12_CHIP_TOP_SPI_SEL_NR|macro|SCB12_CHIP_TOP_SPI_SEL_NR
DECL|SCB12_CMD_RESP|macro|SCB12_CMD_RESP
DECL|SCB12_DEEPSLEEP|macro|SCB12_DEEPSLEEP
DECL|SCB12_EC|macro|SCB12_EC
DECL|SCB12_EZ_CMD_RESP|macro|SCB12_EZ_CMD_RESP
DECL|SCB12_EZ_DATA_NR|macro|SCB12_EZ_DATA_NR
DECL|SCB12_EZ|macro|SCB12_EZ
DECL|SCB12_I2C_EC|macro|SCB12_I2C_EC
DECL|SCB12_I2C_FAST_PLUS|macro|SCB12_I2C_FAST_PLUS
DECL|SCB12_I2C_GLITCH|macro|SCB12_I2C_GLITCH
DECL|SCB12_I2C_M_S|macro|SCB12_I2C_M_S
DECL|SCB12_I2C_M|macro|SCB12_I2C_M
DECL|SCB12_I2C_S_EC|macro|SCB12_I2C_S_EC
DECL|SCB12_I2C_S_EZ|macro|SCB12_I2C_S_EZ
DECL|SCB12_I2C_S|macro|SCB12_I2C_S
DECL|SCB12_I2C|macro|SCB12_I2C
DECL|SCB12_MONITOR_AHB|enumerator|SCB12_MONITOR_AHB = 22, /* scb[12].monitor_ahb */
DECL|SCB12_SPI_EC|macro|SCB12_SPI_EC
DECL|SCB12_SPI_M|macro|SCB12_SPI_M
DECL|SCB12_SPI_S_EC|macro|SCB12_SPI_S_EC
DECL|SCB12_SPI_S_EZ|macro|SCB12_SPI_S_EZ
DECL|SCB12_SPI_S|macro|SCB12_SPI_S
DECL|SCB12_SPI_UART|macro|SCB12_SPI_UART
DECL|SCB12_SPI|macro|SCB12_SPI
DECL|SCB12_UART|macro|SCB12_UART
DECL|SCB1_CHIP_TOP_SPI_SEL_NR|macro|SCB1_CHIP_TOP_SPI_SEL_NR
DECL|SCB1_CMD_RESP|macro|SCB1_CMD_RESP
DECL|SCB1_DEEPSLEEP|macro|SCB1_DEEPSLEEP
DECL|SCB1_EC|macro|SCB1_EC
DECL|SCB1_EZ_CMD_RESP|macro|SCB1_EZ_CMD_RESP
DECL|SCB1_EZ_DATA_NR|macro|SCB1_EZ_DATA_NR
DECL|SCB1_EZ|macro|SCB1_EZ
DECL|SCB1_I2C_EC|macro|SCB1_I2C_EC
DECL|SCB1_I2C_FAST_PLUS|macro|SCB1_I2C_FAST_PLUS
DECL|SCB1_I2C_GLITCH|macro|SCB1_I2C_GLITCH
DECL|SCB1_I2C_M_S|macro|SCB1_I2C_M_S
DECL|SCB1_I2C_M|macro|SCB1_I2C_M
DECL|SCB1_I2C_S_EC|macro|SCB1_I2C_S_EC
DECL|SCB1_I2C_S_EZ|macro|SCB1_I2C_S_EZ
DECL|SCB1_I2C_S|macro|SCB1_I2C_S
DECL|SCB1_I2C|macro|SCB1_I2C
DECL|SCB1_MONITOR_AHB|enumerator|SCB1_MONITOR_AHB = 11, /* scb[1].monitor_ahb */
DECL|SCB1_SPI_EC|macro|SCB1_SPI_EC
DECL|SCB1_SPI_M|macro|SCB1_SPI_M
DECL|SCB1_SPI_S_EC|macro|SCB1_SPI_S_EC
DECL|SCB1_SPI_S_EZ|macro|SCB1_SPI_S_EZ
DECL|SCB1_SPI_S|macro|SCB1_SPI_S
DECL|SCB1_SPI_UART|macro|SCB1_SPI_UART
DECL|SCB1_SPI|macro|SCB1_SPI
DECL|SCB1_UART|macro|SCB1_UART
DECL|SCB2_CHIP_TOP_SPI_SEL_NR|macro|SCB2_CHIP_TOP_SPI_SEL_NR
DECL|SCB2_CMD_RESP|macro|SCB2_CMD_RESP
DECL|SCB2_DEEPSLEEP|macro|SCB2_DEEPSLEEP
DECL|SCB2_EC|macro|SCB2_EC
DECL|SCB2_EZ_CMD_RESP|macro|SCB2_EZ_CMD_RESP
DECL|SCB2_EZ_DATA_NR|macro|SCB2_EZ_DATA_NR
DECL|SCB2_EZ|macro|SCB2_EZ
DECL|SCB2_I2C_EC|macro|SCB2_I2C_EC
DECL|SCB2_I2C_FAST_PLUS|macro|SCB2_I2C_FAST_PLUS
DECL|SCB2_I2C_GLITCH|macro|SCB2_I2C_GLITCH
DECL|SCB2_I2C_M_S|macro|SCB2_I2C_M_S
DECL|SCB2_I2C_M|macro|SCB2_I2C_M
DECL|SCB2_I2C_S_EC|macro|SCB2_I2C_S_EC
DECL|SCB2_I2C_S_EZ|macro|SCB2_I2C_S_EZ
DECL|SCB2_I2C_S|macro|SCB2_I2C_S
DECL|SCB2_I2C|macro|SCB2_I2C
DECL|SCB2_MONITOR_AHB|enumerator|SCB2_MONITOR_AHB = 12, /* scb[2].monitor_ahb */
DECL|SCB2_SPI_EC|macro|SCB2_SPI_EC
DECL|SCB2_SPI_M|macro|SCB2_SPI_M
DECL|SCB2_SPI_S_EC|macro|SCB2_SPI_S_EC
DECL|SCB2_SPI_S_EZ|macro|SCB2_SPI_S_EZ
DECL|SCB2_SPI_S|macro|SCB2_SPI_S
DECL|SCB2_SPI_UART|macro|SCB2_SPI_UART
DECL|SCB2_SPI|macro|SCB2_SPI
DECL|SCB2_UART|macro|SCB2_UART
DECL|SCB3_CHIP_TOP_SPI_SEL_NR|macro|SCB3_CHIP_TOP_SPI_SEL_NR
DECL|SCB3_CMD_RESP|macro|SCB3_CMD_RESP
DECL|SCB3_DEEPSLEEP|macro|SCB3_DEEPSLEEP
DECL|SCB3_EC|macro|SCB3_EC
DECL|SCB3_EZ_CMD_RESP|macro|SCB3_EZ_CMD_RESP
DECL|SCB3_EZ_DATA_NR|macro|SCB3_EZ_DATA_NR
DECL|SCB3_EZ|macro|SCB3_EZ
DECL|SCB3_I2C_EC|macro|SCB3_I2C_EC
DECL|SCB3_I2C_FAST_PLUS|macro|SCB3_I2C_FAST_PLUS
DECL|SCB3_I2C_GLITCH|macro|SCB3_I2C_GLITCH
DECL|SCB3_I2C_M_S|macro|SCB3_I2C_M_S
DECL|SCB3_I2C_M|macro|SCB3_I2C_M
DECL|SCB3_I2C_S_EC|macro|SCB3_I2C_S_EC
DECL|SCB3_I2C_S_EZ|macro|SCB3_I2C_S_EZ
DECL|SCB3_I2C_S|macro|SCB3_I2C_S
DECL|SCB3_I2C|macro|SCB3_I2C
DECL|SCB3_MONITOR_AHB|enumerator|SCB3_MONITOR_AHB = 13, /* scb[3].monitor_ahb */
DECL|SCB3_SPI_EC|macro|SCB3_SPI_EC
DECL|SCB3_SPI_M|macro|SCB3_SPI_M
DECL|SCB3_SPI_S_EC|macro|SCB3_SPI_S_EC
DECL|SCB3_SPI_S_EZ|macro|SCB3_SPI_S_EZ
DECL|SCB3_SPI_S|macro|SCB3_SPI_S
DECL|SCB3_SPI_UART|macro|SCB3_SPI_UART
DECL|SCB3_SPI|macro|SCB3_SPI
DECL|SCB3_UART|macro|SCB3_UART
DECL|SCB4_CHIP_TOP_SPI_SEL_NR|macro|SCB4_CHIP_TOP_SPI_SEL_NR
DECL|SCB4_CMD_RESP|macro|SCB4_CMD_RESP
DECL|SCB4_DEEPSLEEP|macro|SCB4_DEEPSLEEP
DECL|SCB4_EC|macro|SCB4_EC
DECL|SCB4_EZ_CMD_RESP|macro|SCB4_EZ_CMD_RESP
DECL|SCB4_EZ_DATA_NR|macro|SCB4_EZ_DATA_NR
DECL|SCB4_EZ|macro|SCB4_EZ
DECL|SCB4_I2C_EC|macro|SCB4_I2C_EC
DECL|SCB4_I2C_FAST_PLUS|macro|SCB4_I2C_FAST_PLUS
DECL|SCB4_I2C_GLITCH|macro|SCB4_I2C_GLITCH
DECL|SCB4_I2C_M_S|macro|SCB4_I2C_M_S
DECL|SCB4_I2C_M|macro|SCB4_I2C_M
DECL|SCB4_I2C_S_EC|macro|SCB4_I2C_S_EC
DECL|SCB4_I2C_S_EZ|macro|SCB4_I2C_S_EZ
DECL|SCB4_I2C_S|macro|SCB4_I2C_S
DECL|SCB4_I2C|macro|SCB4_I2C
DECL|SCB4_MONITOR_AHB|enumerator|SCB4_MONITOR_AHB = 14, /* scb[4].monitor_ahb */
DECL|SCB4_SPI_EC|macro|SCB4_SPI_EC
DECL|SCB4_SPI_M|macro|SCB4_SPI_M
DECL|SCB4_SPI_S_EC|macro|SCB4_SPI_S_EC
DECL|SCB4_SPI_S_EZ|macro|SCB4_SPI_S_EZ
DECL|SCB4_SPI_S|macro|SCB4_SPI_S
DECL|SCB4_SPI_UART|macro|SCB4_SPI_UART
DECL|SCB4_SPI|macro|SCB4_SPI
DECL|SCB4_UART|macro|SCB4_UART
DECL|SCB5_CHIP_TOP_SPI_SEL_NR|macro|SCB5_CHIP_TOP_SPI_SEL_NR
DECL|SCB5_CMD_RESP|macro|SCB5_CMD_RESP
DECL|SCB5_DEEPSLEEP|macro|SCB5_DEEPSLEEP
DECL|SCB5_EC|macro|SCB5_EC
DECL|SCB5_EZ_CMD_RESP|macro|SCB5_EZ_CMD_RESP
DECL|SCB5_EZ_DATA_NR|macro|SCB5_EZ_DATA_NR
DECL|SCB5_EZ|macro|SCB5_EZ
DECL|SCB5_I2C_EC|macro|SCB5_I2C_EC
DECL|SCB5_I2C_FAST_PLUS|macro|SCB5_I2C_FAST_PLUS
DECL|SCB5_I2C_GLITCH|macro|SCB5_I2C_GLITCH
DECL|SCB5_I2C_M_S|macro|SCB5_I2C_M_S
DECL|SCB5_I2C_M|macro|SCB5_I2C_M
DECL|SCB5_I2C_S_EC|macro|SCB5_I2C_S_EC
DECL|SCB5_I2C_S_EZ|macro|SCB5_I2C_S_EZ
DECL|SCB5_I2C_S|macro|SCB5_I2C_S
DECL|SCB5_I2C|macro|SCB5_I2C
DECL|SCB5_MONITOR_AHB|enumerator|SCB5_MONITOR_AHB = 15, /* scb[5].monitor_ahb */
DECL|SCB5_SPI_EC|macro|SCB5_SPI_EC
DECL|SCB5_SPI_M|macro|SCB5_SPI_M
DECL|SCB5_SPI_S_EC|macro|SCB5_SPI_S_EC
DECL|SCB5_SPI_S_EZ|macro|SCB5_SPI_S_EZ
DECL|SCB5_SPI_S|macro|SCB5_SPI_S
DECL|SCB5_SPI_UART|macro|SCB5_SPI_UART
DECL|SCB5_SPI|macro|SCB5_SPI
DECL|SCB5_UART|macro|SCB5_UART
DECL|SCB6_CHIP_TOP_SPI_SEL_NR|macro|SCB6_CHIP_TOP_SPI_SEL_NR
DECL|SCB6_CMD_RESP|macro|SCB6_CMD_RESP
DECL|SCB6_DEEPSLEEP|macro|SCB6_DEEPSLEEP
DECL|SCB6_EC|macro|SCB6_EC
DECL|SCB6_EZ_CMD_RESP|macro|SCB6_EZ_CMD_RESP
DECL|SCB6_EZ_DATA_NR|macro|SCB6_EZ_DATA_NR
DECL|SCB6_EZ|macro|SCB6_EZ
DECL|SCB6_I2C_EC|macro|SCB6_I2C_EC
DECL|SCB6_I2C_FAST_PLUS|macro|SCB6_I2C_FAST_PLUS
DECL|SCB6_I2C_GLITCH|macro|SCB6_I2C_GLITCH
DECL|SCB6_I2C_M_S|macro|SCB6_I2C_M_S
DECL|SCB6_I2C_M|macro|SCB6_I2C_M
DECL|SCB6_I2C_S_EC|macro|SCB6_I2C_S_EC
DECL|SCB6_I2C_S_EZ|macro|SCB6_I2C_S_EZ
DECL|SCB6_I2C_S|macro|SCB6_I2C_S
DECL|SCB6_I2C|macro|SCB6_I2C
DECL|SCB6_MONITOR_AHB|enumerator|SCB6_MONITOR_AHB = 16, /* scb[6].monitor_ahb */
DECL|SCB6_SPI_EC|macro|SCB6_SPI_EC
DECL|SCB6_SPI_M|macro|SCB6_SPI_M
DECL|SCB6_SPI_S_EC|macro|SCB6_SPI_S_EC
DECL|SCB6_SPI_S_EZ|macro|SCB6_SPI_S_EZ
DECL|SCB6_SPI_S|macro|SCB6_SPI_S
DECL|SCB6_SPI_UART|macro|SCB6_SPI_UART
DECL|SCB6_SPI|macro|SCB6_SPI
DECL|SCB6_UART|macro|SCB6_UART
DECL|SCB7_CHIP_TOP_SPI_SEL_NR|macro|SCB7_CHIP_TOP_SPI_SEL_NR
DECL|SCB7_CMD_RESP|macro|SCB7_CMD_RESP
DECL|SCB7_DEEPSLEEP|macro|SCB7_DEEPSLEEP
DECL|SCB7_EC|macro|SCB7_EC
DECL|SCB7_EZ_CMD_RESP|macro|SCB7_EZ_CMD_RESP
DECL|SCB7_EZ_DATA_NR|macro|SCB7_EZ_DATA_NR
DECL|SCB7_EZ|macro|SCB7_EZ
DECL|SCB7_I2C_EC|macro|SCB7_I2C_EC
DECL|SCB7_I2C_FAST_PLUS|macro|SCB7_I2C_FAST_PLUS
DECL|SCB7_I2C_GLITCH|macro|SCB7_I2C_GLITCH
DECL|SCB7_I2C_M_S|macro|SCB7_I2C_M_S
DECL|SCB7_I2C_M|macro|SCB7_I2C_M
DECL|SCB7_I2C_S_EC|macro|SCB7_I2C_S_EC
DECL|SCB7_I2C_S_EZ|macro|SCB7_I2C_S_EZ
DECL|SCB7_I2C_S|macro|SCB7_I2C_S
DECL|SCB7_I2C|macro|SCB7_I2C
DECL|SCB7_MONITOR_AHB|enumerator|SCB7_MONITOR_AHB = 17, /* scb[7].monitor_ahb */
DECL|SCB7_SPI_EC|macro|SCB7_SPI_EC
DECL|SCB7_SPI_M|macro|SCB7_SPI_M
DECL|SCB7_SPI_S_EC|macro|SCB7_SPI_S_EC
DECL|SCB7_SPI_S_EZ|macro|SCB7_SPI_S_EZ
DECL|SCB7_SPI_S|macro|SCB7_SPI_S
DECL|SCB7_SPI_UART|macro|SCB7_SPI_UART
DECL|SCB7_SPI|macro|SCB7_SPI
DECL|SCB7_UART|macro|SCB7_UART
DECL|SCB8_CHIP_TOP_SPI_SEL_NR|macro|SCB8_CHIP_TOP_SPI_SEL_NR
DECL|SCB8_CMD_RESP|macro|SCB8_CMD_RESP
DECL|SCB8_DEEPSLEEP|macro|SCB8_DEEPSLEEP
DECL|SCB8_EC|macro|SCB8_EC
DECL|SCB8_EZ_CMD_RESP|macro|SCB8_EZ_CMD_RESP
DECL|SCB8_EZ_DATA_NR|macro|SCB8_EZ_DATA_NR
DECL|SCB8_EZ|macro|SCB8_EZ
DECL|SCB8_I2C_EC|macro|SCB8_I2C_EC
DECL|SCB8_I2C_FAST_PLUS|macro|SCB8_I2C_FAST_PLUS
DECL|SCB8_I2C_GLITCH|macro|SCB8_I2C_GLITCH
DECL|SCB8_I2C_M_S|macro|SCB8_I2C_M_S
DECL|SCB8_I2C_M|macro|SCB8_I2C_M
DECL|SCB8_I2C_S_EC|macro|SCB8_I2C_S_EC
DECL|SCB8_I2C_S_EZ|macro|SCB8_I2C_S_EZ
DECL|SCB8_I2C_S|macro|SCB8_I2C_S
DECL|SCB8_I2C|macro|SCB8_I2C
DECL|SCB8_MONITOR_AHB|enumerator|SCB8_MONITOR_AHB = 18, /* scb[8].monitor_ahb */
DECL|SCB8_SPI_EC|macro|SCB8_SPI_EC
DECL|SCB8_SPI_M|macro|SCB8_SPI_M
DECL|SCB8_SPI_S_EC|macro|SCB8_SPI_S_EC
DECL|SCB8_SPI_S_EZ|macro|SCB8_SPI_S_EZ
DECL|SCB8_SPI_S|macro|SCB8_SPI_S
DECL|SCB8_SPI_UART|macro|SCB8_SPI_UART
DECL|SCB8_SPI|macro|SCB8_SPI
DECL|SCB8_UART|macro|SCB8_UART
DECL|SCB9_CHIP_TOP_SPI_SEL_NR|macro|SCB9_CHIP_TOP_SPI_SEL_NR
DECL|SCB9_CMD_RESP|macro|SCB9_CMD_RESP
DECL|SCB9_DEEPSLEEP|macro|SCB9_DEEPSLEEP
DECL|SCB9_EC|macro|SCB9_EC
DECL|SCB9_EZ_CMD_RESP|macro|SCB9_EZ_CMD_RESP
DECL|SCB9_EZ_DATA_NR|macro|SCB9_EZ_DATA_NR
DECL|SCB9_EZ|macro|SCB9_EZ
DECL|SCB9_I2C_EC|macro|SCB9_I2C_EC
DECL|SCB9_I2C_FAST_PLUS|macro|SCB9_I2C_FAST_PLUS
DECL|SCB9_I2C_GLITCH|macro|SCB9_I2C_GLITCH
DECL|SCB9_I2C_M_S|macro|SCB9_I2C_M_S
DECL|SCB9_I2C_M|macro|SCB9_I2C_M
DECL|SCB9_I2C_S_EC|macro|SCB9_I2C_S_EC
DECL|SCB9_I2C_S_EZ|macro|SCB9_I2C_S_EZ
DECL|SCB9_I2C_S|macro|SCB9_I2C_S
DECL|SCB9_I2C|macro|SCB9_I2C
DECL|SCB9_MONITOR_AHB|enumerator|SCB9_MONITOR_AHB = 19, /* scb[9].monitor_ahb */
DECL|SCB9_SPI_EC|macro|SCB9_SPI_EC
DECL|SCB9_SPI_M|macro|SCB9_SPI_M
DECL|SCB9_SPI_S_EC|macro|SCB9_SPI_S_EC
DECL|SCB9_SPI_S_EZ|macro|SCB9_SPI_S_EZ
DECL|SCB9_SPI_S|macro|SCB9_SPI_S
DECL|SCB9_SPI_UART|macro|SCB9_SPI_UART
DECL|SCB9_SPI|macro|SCB9_SPI
DECL|SCB9_UART|macro|SCB9_UART
DECL|SDHC0_CHIP_TOP_CARD_DETECT_PRESENT|macro|SDHC0_CHIP_TOP_CARD_DETECT_PRESENT
DECL|SDHC0_CHIP_TOP_CARD_EMMC_RESET_PRESENT|macro|SDHC0_CHIP_TOP_CARD_EMMC_RESET_PRESENT
DECL|SDHC0_CHIP_TOP_CARD_IF_PWR_EN_PRESENT|macro|SDHC0_CHIP_TOP_CARD_IF_PWR_EN_PRESENT
DECL|SDHC0_CHIP_TOP_CARD_WRITE_PROT_PRESENT|macro|SDHC0_CHIP_TOP_CARD_WRITE_PROT_PRESENT
DECL|SDHC0_CHIP_TOP_DATA8_PRESENT|macro|SDHC0_CHIP_TOP_DATA8_PRESENT
DECL|SDHC0_CHIP_TOP_INTERRUPT_WAKEUP_PRESENT|macro|SDHC0_CHIP_TOP_INTERRUPT_WAKEUP_PRESENT
DECL|SDHC0_CHIP_TOP_IO_DRIVE_STRENGTH_PRESENT|macro|SDHC0_CHIP_TOP_IO_DRIVE_STRENGTH_PRESENT
DECL|SDHC0_CHIP_TOP_IO_VOLT_SEL_PRESENT|macro|SDHC0_CHIP_TOP_IO_VOLT_SEL_PRESENT
DECL|SDHC0_CHIP_TOP_LED_CTRL_PRESENT|macro|SDHC0_CHIP_TOP_LED_CTRL_PRESENT
DECL|SDHC0_CORE_CQE_PRESENT|macro|SDHC0_CORE_CQE_PRESENT
DECL|SDHC0_CORE_MAX_BLK_SIZE|macro|SDHC0_CORE_MAX_BLK_SIZE
DECL|SDHC0_CORE_RETENTION_PRESENT|macro|SDHC0_CORE_RETENTION_PRESENT
DECL|SDHC0_CQE_PRESENT|macro|SDHC0_CQE_PRESENT
DECL|SDHC0_MAX_BLK_SIZE|macro|SDHC0_MAX_BLK_SIZE
DECL|SDHC0_MONITOR_CORE_MASTER_RD|enumerator|SDHC0_MONITOR_CORE_MASTER_RD = 29, /* sdhc[0].monitor_core_master_rd */
DECL|SDHC0_MONITOR_CORE_MASTER_WR|enumerator|SDHC0_MONITOR_CORE_MASTER_WR = 28, /* sdhc[0].monitor_core_master_wr */
DECL|SDHC0_RETENTION_PRESENT|macro|SDHC0_RETENTION_PRESENT
DECL|SDHC1_CHIP_TOP_CARD_DETECT_PRESENT|macro|SDHC1_CHIP_TOP_CARD_DETECT_PRESENT
DECL|SDHC1_CHIP_TOP_CARD_EMMC_RESET_PRESENT|macro|SDHC1_CHIP_TOP_CARD_EMMC_RESET_PRESENT
DECL|SDHC1_CHIP_TOP_CARD_IF_PWR_EN_PRESENT|macro|SDHC1_CHIP_TOP_CARD_IF_PWR_EN_PRESENT
DECL|SDHC1_CHIP_TOP_CARD_WRITE_PROT_PRESENT|macro|SDHC1_CHIP_TOP_CARD_WRITE_PROT_PRESENT
DECL|SDHC1_CHIP_TOP_DATA8_PRESENT|macro|SDHC1_CHIP_TOP_DATA8_PRESENT
DECL|SDHC1_CHIP_TOP_INTERRUPT_WAKEUP_PRESENT|macro|SDHC1_CHIP_TOP_INTERRUPT_WAKEUP_PRESENT
DECL|SDHC1_CHIP_TOP_IO_DRIVE_STRENGTH_PRESENT|macro|SDHC1_CHIP_TOP_IO_DRIVE_STRENGTH_PRESENT
DECL|SDHC1_CHIP_TOP_IO_VOLT_SEL_PRESENT|macro|SDHC1_CHIP_TOP_IO_VOLT_SEL_PRESENT
DECL|SDHC1_CHIP_TOP_LED_CTRL_PRESENT|macro|SDHC1_CHIP_TOP_LED_CTRL_PRESENT
DECL|SDHC1_CORE_CQE_PRESENT|macro|SDHC1_CORE_CQE_PRESENT
DECL|SDHC1_CORE_MAX_BLK_SIZE|macro|SDHC1_CORE_MAX_BLK_SIZE
DECL|SDHC1_CORE_RETENTION_PRESENT|macro|SDHC1_CORE_RETENTION_PRESENT
DECL|SDHC1_CQE_PRESENT|macro|SDHC1_CQE_PRESENT
DECL|SDHC1_MAX_BLK_SIZE|macro|SDHC1_MAX_BLK_SIZE
DECL|SDHC1_MONITOR_CORE_MASTER_RD|enumerator|SDHC1_MONITOR_CORE_MASTER_RD = 31 /* sdhc[1].monitor_core_master_rd */
DECL|SDHC1_MONITOR_CORE_MASTER_WR|enumerator|SDHC1_MONITOR_CORE_MASTER_WR = 30, /* sdhc[1].monitor_core_master_wr */
DECL|SDHC1_RETENTION_PRESENT|macro|SDHC1_RETENTION_PRESENT
DECL|SDHC_CORE_Type|typedef|typedef SDHC_CORE_V1_Type SDHC_CORE_Type;
DECL|SDHC_Type|typedef|typedef SDHC_V1_Type SDHC_Type;
DECL|SDHC_WRAP_Type|typedef|typedef SDHC_WRAP_V1_Type SDHC_WRAP_Type;
DECL|SFLASH_FLASHC_IS_SONOS|macro|SFLASH_FLASHC_IS_SONOS
DECL|SFLASH_Type|typedef|typedef SFLASH_V1_Type SFLASH_Type;
DECL|SMARTIO_PRT_Type|typedef|typedef SMARTIO_PRT_V2_Type SMARTIO_PRT_Type;
DECL|SMARTIO_Type|typedef|typedef SMARTIO_V2_Type SMARTIO_Type;
DECL|SMIF_CHIP_TOP_DATA8_PRESENT|macro|SMIF_CHIP_TOP_DATA8_PRESENT
DECL|SMIF_CRYPTO|macro|SMIF_CRYPTO
DECL|SMIF_DEVICE_NR|macro|SMIF_DEVICE_NR
DECL|SMIF_DEVICE_Type|typedef|typedef SMIF_DEVICE_V1_Type SMIF_DEVICE_Type;
DECL|SMIF_DEVICE_WR_EN|macro|SMIF_DEVICE_WR_EN
DECL|SMIF_MASTER_WIDTH|macro|SMIF_MASTER_WIDTH
DECL|SMIF_MONITOR_SMIF_SPI_SELECT0|enumerator|SMIF_MONITOR_SMIF_SPI_SELECT0 = 23, /* smif.monitor_smif_spi_select[0] */
DECL|SMIF_MONITOR_SMIF_SPI_SELECT1|enumerator|SMIF_MONITOR_SMIF_SPI_SELECT1 = 24, /* smif.monitor_smif_spi_select[1] */
DECL|SMIF_MONITOR_SMIF_SPI_SELECT2|enumerator|SMIF_MONITOR_SMIF_SPI_SELECT2 = 25, /* smif.monitor_smif_spi_select[2] */
DECL|SMIF_MONITOR_SMIF_SPI_SELECT3|enumerator|SMIF_MONITOR_SMIF_SPI_SELECT3 = 26, /* smif.monitor_smif_spi_select[3] */
DECL|SMIF_MONITOR_SMIF_SPI_SELECT_ANY|enumerator|SMIF_MONITOR_SMIF_SPI_SELECT_ANY = 27, /* smif.monitor_smif_spi_select_any */
DECL|SMIF_SMIF_XIP_ADDR|macro|SMIF_SMIF_XIP_ADDR
DECL|SMIF_SMIF_XIP_MASK|macro|SMIF_SMIF_XIP_MASK
DECL|SMIF_Type|typedef|typedef SMIF_V1_Type SMIF_Type;
DECL|SRSS_ALTHF_PRESENT|macro|SRSS_ALTHF_PRESENT
DECL|SRSS_ALTLF_PRESENT|macro|SRSS_ALTLF_PRESENT
DECL|SRSS_BACKUP_BMEM_PRESENT|macro|SRSS_BACKUP_BMEM_PRESENT
DECL|SRSS_BACKUP_NUM_BREG|macro|SRSS_BACKUP_NUM_BREG
DECL|SRSS_BACKUP_PRESENT|macro|SRSS_BACKUP_PRESENT
DECL|SRSS_BUCKCTL_PRESENT|macro|SRSS_BUCKCTL_PRESENT
DECL|SRSS_ECO_PRESENT|macro|SRSS_ECO_PRESENT
DECL|SRSS_HARD_ALTHFMUX_PRESENT|macro|SRSS_HARD_ALTHFMUX_PRESENT
DECL|SRSS_HARD_CLKPATHMUX|macro|SRSS_HARD_CLKPATHMUX
DECL|SRSS_HARD_CLKPATH|macro|SRSS_HARD_CLKPATH
DECL|SRSS_HARD_ECOMUX_PRESENT|macro|SRSS_HARD_ECOMUX_PRESENT
DECL|SRSS_HARD_HFROOT|macro|SRSS_HARD_HFROOT
DECL|SRSS_HTLINREG_PRESENT|macro|SRSS_HTLINREG_PRESENT
DECL|SRSS_MASK_HFCSV|macro|SRSS_MASK_HFCSV
DECL|SRSS_NUM_ACTIVE_SWITCH|macro|SRSS_NUM_ACTIVE_SWITCH
DECL|SRSS_NUM_ACTREG_PWRMOD|macro|SRSS_NUM_ACTREG_PWRMOD
DECL|SRSS_NUM_CLKPATH|macro|SRSS_NUM_CLKPATH
DECL|SRSS_NUM_DSI|macro|SRSS_NUM_DSI
DECL|SRSS_NUM_HFROOT|macro|SRSS_NUM_HFROOT
DECL|SRSS_NUM_HIBDATA|macro|SRSS_NUM_HIBDATA
DECL|SRSS_NUM_MCWDT|macro|SRSS_NUM_MCWDT
DECL|SRSS_NUM_PLL|macro|SRSS_NUM_PLL
DECL|SRSS_PILO_PRESENT|macro|SRSS_PILO_PRESENT
DECL|SRSS_S40S_SISOBUCKLC_PRESENT|macro|SRSS_S40S_SISOBUCKLC_PRESENT
DECL|SRSS_SIMOBUCK_PRESENT|macro|SRSS_SIMOBUCK_PRESENT
DECL|SRSS_SYSBB_PRESENT|macro|SRSS_SYSBB_PRESENT
DECL|SRSS_Type|typedef|typedef SRSS_V1_Type SRSS_Type;
DECL|SRSS_ULPLINREG_PRESENT|macro|SRSS_ULPLINREG_PRESENT
DECL|SRSS_USE_HARD_CLKACTFLLMUX|macro|SRSS_USE_HARD_CLKACTFLLMUX
DECL|SRSS_WCOCSV_PRESENT|macro|SRSS_WCOCSV_PRESENT
DECL|TCPWM0_CNT_CNT_WIDTH|macro|TCPWM0_CNT_CNT_WIDTH
DECL|TCPWM0_CNT_NR|macro|TCPWM0_CNT_NR
DECL|TCPWM1_CNT_CNT_WIDTH|macro|TCPWM1_CNT_CNT_WIDTH
DECL|TCPWM1_CNT_NR|macro|TCPWM1_CNT_NR
DECL|TCPWM_CNT_Type|typedef|typedef TCPWM_CNT_V1_Type TCPWM_CNT_Type;
DECL|TCPWM_Type|typedef|typedef TCPWM_V1_Type TCPWM_Type;
DECL|TRIGGER_TYPE_AUDIOSS_TR_I2S_RX_REQ|macro|TRIGGER_TYPE_AUDIOSS_TR_I2S_RX_REQ
DECL|TRIGGER_TYPE_AUDIOSS_TR_I2S_TX_REQ|macro|TRIGGER_TYPE_AUDIOSS_TR_I2S_TX_REQ
DECL|TRIGGER_TYPE_AUDIOSS_TR_PDM_RX_REQ|macro|TRIGGER_TYPE_AUDIOSS_TR_PDM_RX_REQ
DECL|TRIGGER_TYPE_CPUSS_CTI_TR_IN|macro|TRIGGER_TYPE_CPUSS_CTI_TR_IN
DECL|TRIGGER_TYPE_CPUSS_CTI_TR_OUT|macro|TRIGGER_TYPE_CPUSS_CTI_TR_OUT
DECL|TRIGGER_TYPE_CPUSS_DMAC_TR_IN__EDGE|macro|TRIGGER_TYPE_CPUSS_DMAC_TR_IN__EDGE
DECL|TRIGGER_TYPE_CPUSS_DMAC_TR_IN__LEVEL|macro|TRIGGER_TYPE_CPUSS_DMAC_TR_IN__LEVEL
DECL|TRIGGER_TYPE_CPUSS_DMAC_TR_OUT|macro|TRIGGER_TYPE_CPUSS_DMAC_TR_OUT
DECL|TRIGGER_TYPE_CPUSS_DW0_TR_IN__EDGE|macro|TRIGGER_TYPE_CPUSS_DW0_TR_IN__EDGE
DECL|TRIGGER_TYPE_CPUSS_DW0_TR_IN__LEVEL|macro|TRIGGER_TYPE_CPUSS_DW0_TR_IN__LEVEL
DECL|TRIGGER_TYPE_CPUSS_DW0_TR_OUT|macro|TRIGGER_TYPE_CPUSS_DW0_TR_OUT
DECL|TRIGGER_TYPE_CPUSS_DW1_TR_IN__EDGE|macro|TRIGGER_TYPE_CPUSS_DW1_TR_IN__EDGE
DECL|TRIGGER_TYPE_CPUSS_DW1_TR_IN__LEVEL|macro|TRIGGER_TYPE_CPUSS_DW1_TR_IN__LEVEL
DECL|TRIGGER_TYPE_CPUSS_DW1_TR_OUT|macro|TRIGGER_TYPE_CPUSS_DW1_TR_OUT
DECL|TRIGGER_TYPE_CPUSS_TR_FAULT|macro|TRIGGER_TYPE_CPUSS_TR_FAULT
DECL|TRIGGER_TYPE_CSD_DSI_SAMPLE_OUT|macro|TRIGGER_TYPE_CSD_DSI_SAMPLE_OUT
DECL|TRIGGER_TYPE_EDGE|enumerator|TRIGGER_TYPE_EDGE = 1u
DECL|TRIGGER_TYPE_LEVEL|enumerator|TRIGGER_TYPE_LEVEL = 0u,
DECL|TRIGGER_TYPE_LPCOMP_DSI_COMP0|macro|TRIGGER_TYPE_LPCOMP_DSI_COMP0
DECL|TRIGGER_TYPE_LPCOMP_DSI_COMP1|macro|TRIGGER_TYPE_LPCOMP_DSI_COMP1
DECL|TRIGGER_TYPE_PASS_TR_SAR_IN__EDGE|macro|TRIGGER_TYPE_PASS_TR_SAR_IN__EDGE
DECL|TRIGGER_TYPE_PASS_TR_SAR_IN__LEVEL|macro|TRIGGER_TYPE_PASS_TR_SAR_IN__LEVEL
DECL|TRIGGER_TYPE_PASS_TR_SAR_OUT|macro|TRIGGER_TYPE_PASS_TR_SAR_OUT
DECL|TRIGGER_TYPE_PERI_TR_DBG_FREEZE|macro|TRIGGER_TYPE_PERI_TR_DBG_FREEZE
DECL|TRIGGER_TYPE_PERI_TR_IO_INPUT__EDGE|macro|TRIGGER_TYPE_PERI_TR_IO_INPUT__EDGE
DECL|TRIGGER_TYPE_PERI_TR_IO_INPUT__LEVEL|macro|TRIGGER_TYPE_PERI_TR_IO_INPUT__LEVEL
DECL|TRIGGER_TYPE_PERI_TR_IO_OUTPUT__EDGE|macro|TRIGGER_TYPE_PERI_TR_IO_OUTPUT__EDGE
DECL|TRIGGER_TYPE_PERI_TR_IO_OUTPUT__LEVEL|macro|TRIGGER_TYPE_PERI_TR_IO_OUTPUT__LEVEL
DECL|TRIGGER_TYPE_PROFILE_TR_START|macro|TRIGGER_TYPE_PROFILE_TR_START
DECL|TRIGGER_TYPE_PROFILE_TR_STOP|macro|TRIGGER_TYPE_PROFILE_TR_STOP
DECL|TRIGGER_TYPE_SCB_TR_I2C_SCL_FILTERED|macro|TRIGGER_TYPE_SCB_TR_I2C_SCL_FILTERED
DECL|TRIGGER_TYPE_SCB_TR_RX_REQ|macro|TRIGGER_TYPE_SCB_TR_RX_REQ
DECL|TRIGGER_TYPE_SCB_TR_TX_REQ|macro|TRIGGER_TYPE_SCB_TR_TX_REQ
DECL|TRIGGER_TYPE_SMIF_TR_RX_REQ|macro|TRIGGER_TYPE_SMIF_TR_RX_REQ
DECL|TRIGGER_TYPE_SMIF_TR_TX_REQ|macro|TRIGGER_TYPE_SMIF_TR_TX_REQ
DECL|TRIGGER_TYPE_TCPWM_LINE_COMPL|macro|TRIGGER_TYPE_TCPWM_LINE_COMPL
DECL|TRIGGER_TYPE_TCPWM_LINE|macro|TRIGGER_TYPE_TCPWM_LINE
DECL|TRIGGER_TYPE_TCPWM_TR_COMPARE_MATCH|macro|TRIGGER_TYPE_TCPWM_TR_COMPARE_MATCH
DECL|TRIGGER_TYPE_TCPWM_TR_IN__EDGE|macro|TRIGGER_TYPE_TCPWM_TR_IN__EDGE
DECL|TRIGGER_TYPE_TCPWM_TR_IN__LEVEL|macro|TRIGGER_TYPE_TCPWM_TR_IN__LEVEL
DECL|TRIGGER_TYPE_TCPWM_TR_OVERFLOW|macro|TRIGGER_TYPE_TCPWM_TR_OVERFLOW
DECL|TRIGGER_TYPE_TCPWM_TR_UNDERFLOW|macro|TRIGGER_TYPE_TCPWM_TR_UNDERFLOW
DECL|TRIGGER_TYPE_USB_DMA_BURSTEND|macro|TRIGGER_TYPE_USB_DMA_BURSTEND
DECL|TRIGGER_TYPE_USB_DMA_REQ|macro|TRIGGER_TYPE_USB_DMA_REQ
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA00|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA00 = 0x00001001u, /* scb[0].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA01|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA01 = 0x00001003u, /* scb[1].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA02|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA02 = 0x00001005u, /* scb[2].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA03|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA03 = 0x00001007u, /* scb[3].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA04|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA04 = 0x00001009u, /* scb[4].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA05|enumerator|TRIG_IN_1TO1_0_SCB_RX_TO_PDMA05 = 0x0000100Bu /* scb[5].tr_rx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA00|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA00 = 0x00001000u, /* scb[0].tr_tx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA01|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA01 = 0x00001002u, /* scb[1].tr_tx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA02|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA02 = 0x00001004u, /* scb[2].tr_tx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA03|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA03 = 0x00001006u, /* scb[3].tr_tx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA04|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA04 = 0x00001008u, /* scb[4].tr_tx_req */
DECL|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA05|enumerator|TRIG_IN_1TO1_0_SCB_TX_TO_PDMA05 = 0x0000100Au, /* scb[5].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA110|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA110 = 0x00001109u, /* scb[10].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA111|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA111 = 0x0000110Bu, /* scb[11].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA112|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA112 = 0x0000110Du /* scb[12].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA16|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA16 = 0x00001101u, /* scb[6].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA17|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA17 = 0x00001103u, /* scb[7].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA18|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA18 = 0x00001105u, /* scb[8].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA19|enumerator|TRIG_IN_1TO1_1_SCB_RX_TO_PDMA19 = 0x00001107u, /* scb[9].tr_rx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA110|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA110 = 0x00001108u, /* scb[10].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA111|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA111 = 0x0000110Au, /* scb[11].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA112|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA112 = 0x0000110Cu, /* scb[12].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA16|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA16 = 0x00001100u, /* scb[6].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA17|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA17 = 0x00001102u, /* scb[7].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA18|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA18 = 0x00001104u, /* scb[8].tr_tx_req */
DECL|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA19|enumerator|TRIG_IN_1TO1_1_SCB_TX_TO_PDMA19 = 0x00001106u, /* scb[9].tr_tx_req */
DECL|TRIG_IN_1TO1_2_PASS_SAR_DONE_TO_PDMA0|enumerator|TRIG_IN_1TO1_2_PASS_SAR_DONE_TO_PDMA0 = 0x00001200u /* pass.tr_sar_out */
DECL|TRIG_IN_1TO1_3_SMIF_RX_TO_PDMA1|enumerator|TRIG_IN_1TO1_3_SMIF_RX_TO_PDMA1 = 0x00001301u /* smif.tr_rx_req */
DECL|TRIG_IN_1TO1_3_SMIF_TX_TO_PDMA1|enumerator|TRIG_IN_1TO1_3_SMIF_TX_TO_PDMA1 = 0x00001300u, /* smif.tr_tx_req */
DECL|TRIG_IN_1TO1_4_I2S_RX_TO_PDMA10|enumerator|TRIG_IN_1TO1_4_I2S_RX_TO_PDMA10 = 0x00001401u, /* audioss[0].tr_i2s_rx_req */
DECL|TRIG_IN_1TO1_4_I2S_RX_TO_PDMA11|enumerator|TRIG_IN_1TO1_4_I2S_RX_TO_PDMA11 = 0x00001404u /* audioss[1].tr_i2s_rx_req */
DECL|TRIG_IN_1TO1_4_I2S_TX_TO_PDMA10|enumerator|TRIG_IN_1TO1_4_I2S_TX_TO_PDMA10 = 0x00001400u, /* audioss[0].tr_i2s_tx_req */
DECL|TRIG_IN_1TO1_4_I2S_TX_TO_PDMA11|enumerator|TRIG_IN_1TO1_4_I2S_TX_TO_PDMA11 = 0x00001403u, /* audioss[1].tr_i2s_tx_req */
DECL|TRIG_IN_1TO1_4_PDM_RX_TO_PDMA10|enumerator|TRIG_IN_1TO1_4_PDM_RX_TO_PDMA10 = 0x00001402u, /* audioss[0].tr_pdm_rx_req */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA00|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA00 = 0x00001500u, /* usb.dma_req[0] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA01|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA01 = 0x00001501u, /* usb.dma_req[1] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA02|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA02 = 0x00001502u, /* usb.dma_req[2] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA03|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA03 = 0x00001503u, /* usb.dma_req[3] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA04|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA04 = 0x00001504u, /* usb.dma_req[4] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA05|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA05 = 0x00001505u, /* usb.dma_req[5] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA06|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA06 = 0x00001506u, /* usb.dma_req[6] */
DECL|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA07|enumerator|TRIG_IN_1TO1_5_USB_DMA_TO_PDMA07 = 0x00001507u /* usb.dma_req[7] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK0|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK0 = 0x00001600u, /* cpuss.dw0_tr_out[8] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK1|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK1 = 0x00001601u, /* cpuss.dw0_tr_out[9] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK2|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK2 = 0x00001602u, /* cpuss.dw0_tr_out[10] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK3|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK3 = 0x00001603u, /* cpuss.dw0_tr_out[11] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK4|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK4 = 0x00001604u, /* cpuss.dw0_tr_out[12] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK5|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK5 = 0x00001605u, /* cpuss.dw0_tr_out[13] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK6|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK6 = 0x00001606u, /* cpuss.dw0_tr_out[14] */
DECL|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK7|enumerator|TRIG_IN_1TO1_6_PDMA0_TO_USB_ACK7 = 0x00001607u /* cpuss.dw0_tr_out[15] */
DECL|TRIG_IN_MUX_0_CTI_TR_OUT0|enumerator|TRIG_IN_MUX_0_CTI_TR_OUT0 = 0x00000053u, /* cpuss.cti_tr_out[0] */
DECL|TRIG_IN_MUX_0_CTI_TR_OUT1|enumerator|TRIG_IN_MUX_0_CTI_TR_OUT1 = 0x00000054u, /* cpuss.cti_tr_out[1] */
DECL|TRIG_IN_MUX_0_FAULT_TR_OUT0|enumerator|TRIG_IN_MUX_0_FAULT_TR_OUT0 = 0x00000055u, /* cpuss.tr_fault[0] */
DECL|TRIG_IN_MUX_0_FAULT_TR_OUT1|enumerator|TRIG_IN_MUX_0_FAULT_TR_OUT1 = 0x00000056u /* cpuss.tr_fault[1] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT0 = 0x00000045u, /* peri.tr_io_input[0] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT10 = 0x0000004Fu, /* peri.tr_io_input[10] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT11 = 0x00000050u, /* peri.tr_io_input[11] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT12 = 0x00000051u, /* peri.tr_io_input[12] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT13 = 0x00000052u, /* peri.tr_io_input[13] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT1 = 0x00000046u, /* peri.tr_io_input[1] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT2 = 0x00000047u, /* peri.tr_io_input[2] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT3 = 0x00000048u, /* peri.tr_io_input[3] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT4 = 0x00000049u, /* peri.tr_io_input[4] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT5 = 0x0000004Au, /* peri.tr_io_input[5] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT6 = 0x0000004Bu, /* peri.tr_io_input[6] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT7 = 0x0000004Cu, /* peri.tr_io_input[7] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT8 = 0x0000004Du, /* peri.tr_io_input[8] */
DECL|TRIG_IN_MUX_0_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_0_HSIOM_TR_OUT9 = 0x0000004Eu, /* peri.tr_io_input[9] */
DECL|TRIG_IN_MUX_0_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_0_MDMA_TR_OUT0 = 0x00000041u, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_0_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_0_MDMA_TR_OUT1 = 0x00000042u, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_0_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_0_MDMA_TR_OUT2 = 0x00000043u, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_0_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_0_MDMA_TR_OUT3 = 0x00000044u, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT0|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT0 = 0x00000001u, /* cpuss.dw0_tr_out[0] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT1|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT1 = 0x00000002u, /* cpuss.dw0_tr_out[1] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT2|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT2 = 0x00000003u, /* cpuss.dw0_tr_out[2] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT3|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT3 = 0x00000004u, /* cpuss.dw0_tr_out[3] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT4|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT4 = 0x00000005u, /* cpuss.dw0_tr_out[4] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT5|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT5 = 0x00000006u, /* cpuss.dw0_tr_out[5] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT6|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT6 = 0x00000007u, /* cpuss.dw0_tr_out[6] */
DECL|TRIG_IN_MUX_0_PDMA0_TR_OUT7|enumerator|TRIG_IN_MUX_0_PDMA0_TR_OUT7 = 0x00000008u, /* cpuss.dw0_tr_out[7] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT0|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT0 = 0x00000009u, /* cpuss.dw1_tr_out[0] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT1|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT1 = 0x0000000Au, /* cpuss.dw1_tr_out[1] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT2|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT2 = 0x0000000Bu, /* cpuss.dw1_tr_out[2] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT3|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT3 = 0x0000000Cu, /* cpuss.dw1_tr_out[3] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT4|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT4 = 0x0000000Du, /* cpuss.dw1_tr_out[4] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT5|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT5 = 0x0000000Eu, /* cpuss.dw1_tr_out[5] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT6|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT6 = 0x0000000Fu, /* cpuss.dw1_tr_out[6] */
DECL|TRIG_IN_MUX_0_PDMA1_TR_OUT7|enumerator|TRIG_IN_MUX_0_PDMA1_TR_OUT7 = 0x00000010u, /* cpuss.dw1_tr_out[7] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH0 = 0x00000012u, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH1 = 0x00000015u, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH2 = 0x00000018u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_COMPARE_MATCH3 = 0x0000001Bu, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW0 = 0x00000011u, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW1 = 0x00000014u, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW2 = 0x00000017u, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_OVERFLOW3 = 0x0000001Au, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW0 = 0x00000013u, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW1 = 0x00000016u, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW2 = 0x00000019u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_0_TCPWM0_TR_UNDERFLOW3 = 0x0000001Cu, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH0 = 0x0000001Eu, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH10|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH10 = 0x0000003Cu, /* tcpwm[1].tr_compare_match[10] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH11|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH11 = 0x0000003Fu, /* tcpwm[1].tr_compare_match[11] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH1 = 0x00000021u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH2 = 0x00000024u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH3 = 0x00000027u, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH4 = 0x0000002Au, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH5 = 0x0000002Du, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH6 = 0x00000030u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH7 = 0x00000033u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH8|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH8 = 0x00000036u, /* tcpwm[1].tr_compare_match[8] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH9|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_COMPARE_MATCH9 = 0x00000039u, /* tcpwm[1].tr_compare_match[9] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW0 = 0x0000001Du, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW10|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW10 = 0x0000003Bu, /* tcpwm[1].tr_overflow[10] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW11|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW11 = 0x0000003Eu, /* tcpwm[1].tr_overflow[11] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW1 = 0x00000020u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW2 = 0x00000023u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW3 = 0x00000026u, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW4 = 0x00000029u, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW5 = 0x0000002Cu, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW6 = 0x0000002Fu, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW7 = 0x00000032u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW8|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW8 = 0x00000035u, /* tcpwm[1].tr_overflow[8] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW9|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_OVERFLOW9 = 0x00000038u, /* tcpwm[1].tr_overflow[9] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW0 = 0x0000001Fu, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW10|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW10 = 0x0000003Du, /* tcpwm[1].tr_underflow[10] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW11|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW11 = 0x00000040u, /* tcpwm[1].tr_underflow[11] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW1 = 0x00000022u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW2 = 0x00000025u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW3 = 0x00000028u, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW4 = 0x0000002Bu, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW5 = 0x0000002Eu, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW6 = 0x00000031u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW7 = 0x00000034u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW8|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW8 = 0x00000037u, /* tcpwm[1].tr_underflow[8] */
DECL|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW9|enumerator|TRIG_IN_MUX_0_TCPWM1_TR_UNDERFLOW9 = 0x0000003Au, /* tcpwm[1].tr_underflow[9] */
DECL|TRIG_IN_MUX_1_CSD_DONE|enumerator|TRIG_IN_MUX_1_CSD_DONE = 0x00000145u, /* csd.tr_adc_done */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT14|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT14 = 0x00000146u, /* peri.tr_io_input[14] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT15|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT15 = 0x00000147u, /* peri.tr_io_input[15] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT16|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT16 = 0x00000148u, /* peri.tr_io_input[16] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT17|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT17 = 0x00000149u, /* peri.tr_io_input[17] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT18|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT18 = 0x0000014Au, /* peri.tr_io_input[18] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT19|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT19 = 0x0000014Bu, /* peri.tr_io_input[19] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT20|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT20 = 0x0000014Cu, /* peri.tr_io_input[20] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT21|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT21 = 0x0000014Du, /* peri.tr_io_input[21] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT22|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT22 = 0x0000014Eu, /* peri.tr_io_input[22] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT23|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT23 = 0x0000014Fu, /* peri.tr_io_input[23] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT24|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT24 = 0x00000150u, /* peri.tr_io_input[24] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT25|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT25 = 0x00000151u, /* peri.tr_io_input[25] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT26|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT26 = 0x00000152u, /* peri.tr_io_input[26] */
DECL|TRIG_IN_MUX_1_HSIOM_TR_OUT27|enumerator|TRIG_IN_MUX_1_HSIOM_TR_OUT27 = 0x00000153u, /* peri.tr_io_input[27] */
DECL|TRIG_IN_MUX_1_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_1_LPCOMP_DSI_COMP0 = 0x00000154u, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_1_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_1_LPCOMP_DSI_COMP1 = 0x00000155u /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_1_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_1_MDMA_TR_OUT0 = 0x00000141u, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_1_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_1_MDMA_TR_OUT1 = 0x00000142u, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_1_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_1_MDMA_TR_OUT2 = 0x00000143u, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_1_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_1_MDMA_TR_OUT3 = 0x00000144u, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT0|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT0 = 0x00000101u, /* cpuss.dw0_tr_out[0] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT1|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT1 = 0x00000102u, /* cpuss.dw0_tr_out[1] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT2|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT2 = 0x00000103u, /* cpuss.dw0_tr_out[2] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT3|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT3 = 0x00000104u, /* cpuss.dw0_tr_out[3] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT4|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT4 = 0x00000105u, /* cpuss.dw0_tr_out[4] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT5|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT5 = 0x00000106u, /* cpuss.dw0_tr_out[5] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT6|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT6 = 0x00000107u, /* cpuss.dw0_tr_out[6] */
DECL|TRIG_IN_MUX_1_PDMA0_TR_OUT7|enumerator|TRIG_IN_MUX_1_PDMA0_TR_OUT7 = 0x00000108u, /* cpuss.dw0_tr_out[7] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT0|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT0 = 0x00000109u, /* cpuss.dw1_tr_out[0] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT1|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT1 = 0x0000010Au, /* cpuss.dw1_tr_out[1] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT2|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT2 = 0x0000010Bu, /* cpuss.dw1_tr_out[2] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT3|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT3 = 0x0000010Cu, /* cpuss.dw1_tr_out[3] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT4|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT4 = 0x0000010Du, /* cpuss.dw1_tr_out[4] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT5|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT5 = 0x0000010Eu, /* cpuss.dw1_tr_out[5] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT6|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT6 = 0x0000010Fu, /* cpuss.dw1_tr_out[6] */
DECL|TRIG_IN_MUX_1_PDMA1_TR_OUT7|enumerator|TRIG_IN_MUX_1_PDMA1_TR_OUT7 = 0x00000110u, /* cpuss.dw1_tr_out[7] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH4 = 0x00000112u, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH5 = 0x00000115u, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH6 = 0x00000118u, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_COMPARE_MATCH7 = 0x0000011Bu, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW4 = 0x00000111u, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW5 = 0x00000114u, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW6 = 0x00000117u, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_OVERFLOW7 = 0x0000011Au, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW4 = 0x00000113u, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW5 = 0x00000116u, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW6 = 0x00000119u, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_1_TCPWM0_TR_UNDERFLOW7 = 0x0000011Cu, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH12|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH12 = 0x0000011Eu, /* tcpwm[1].tr_compare_match[12] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH13|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH13 = 0x00000121u, /* tcpwm[1].tr_compare_match[13] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH14|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH14 = 0x00000124u, /* tcpwm[1].tr_compare_match[14] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH15|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH15 = 0x00000127u, /* tcpwm[1].tr_compare_match[15] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH16|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH16 = 0x0000012Au, /* tcpwm[1].tr_compare_match[16] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH17|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH17 = 0x0000012Du, /* tcpwm[1].tr_compare_match[17] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH18|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH18 = 0x00000130u, /* tcpwm[1].tr_compare_match[18] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH19|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH19 = 0x00000133u, /* tcpwm[1].tr_compare_match[19] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH20|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH20 = 0x00000136u, /* tcpwm[1].tr_compare_match[20] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH21|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH21 = 0x00000139u, /* tcpwm[1].tr_compare_match[21] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH22|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH22 = 0x0000013Cu, /* tcpwm[1].tr_compare_match[22] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH23|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_COMPARE_MATCH23 = 0x0000013Fu, /* tcpwm[1].tr_compare_match[23] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW12|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW12 = 0x0000011Du, /* tcpwm[1].tr_overflow[12] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW13|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW13 = 0x00000120u, /* tcpwm[1].tr_overflow[13] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW14|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW14 = 0x00000123u, /* tcpwm[1].tr_overflow[14] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW15|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW15 = 0x00000126u, /* tcpwm[1].tr_overflow[15] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW16|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW16 = 0x00000129u, /* tcpwm[1].tr_overflow[16] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW17|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW17 = 0x0000012Cu, /* tcpwm[1].tr_overflow[17] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW18|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW18 = 0x0000012Fu, /* tcpwm[1].tr_overflow[18] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW19|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW19 = 0x00000132u, /* tcpwm[1].tr_overflow[19] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW20|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW20 = 0x00000135u, /* tcpwm[1].tr_overflow[20] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW21|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW21 = 0x00000138u, /* tcpwm[1].tr_overflow[21] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW22|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW22 = 0x0000013Bu, /* tcpwm[1].tr_overflow[22] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW23|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_OVERFLOW23 = 0x0000013Eu, /* tcpwm[1].tr_overflow[23] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW12|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW12 = 0x0000011Fu, /* tcpwm[1].tr_underflow[12] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW13|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW13 = 0x00000122u, /* tcpwm[1].tr_underflow[13] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW14|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW14 = 0x00000125u, /* tcpwm[1].tr_underflow[14] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW15|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW15 = 0x00000128u, /* tcpwm[1].tr_underflow[15] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW16|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW16 = 0x0000012Bu, /* tcpwm[1].tr_underflow[16] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW17|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW17 = 0x0000012Eu, /* tcpwm[1].tr_underflow[17] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW18|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW18 = 0x00000131u, /* tcpwm[1].tr_underflow[18] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW19|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW19 = 0x00000134u, /* tcpwm[1].tr_underflow[19] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW20|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW20 = 0x00000137u, /* tcpwm[1].tr_underflow[20] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW21|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW21 = 0x0000013Au, /* tcpwm[1].tr_underflow[21] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW22|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW22 = 0x0000013Du, /* tcpwm[1].tr_underflow[22] */
DECL|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW23|enumerator|TRIG_IN_MUX_1_TCPWM1_TR_UNDERFLOW23 = 0x00000140u, /* tcpwm[1].tr_underflow[23] */
DECL|TRIG_IN_MUX_2_CSD_SENSE|enumerator|TRIG_IN_MUX_2_CSD_SENSE = 0x00000274u, /* csd.dsi_sense_out */
DECL|TRIG_IN_MUX_2_CTI_TR_OUT0|enumerator|TRIG_IN_MUX_2_CTI_TR_OUT0 = 0x00000283u, /* cpuss.cti_tr_out[0] */
DECL|TRIG_IN_MUX_2_CTI_TR_OUT1|enumerator|TRIG_IN_MUX_2_CTI_TR_OUT1 = 0x00000284u, /* cpuss.cti_tr_out[1] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT0 = 0x00000275u, /* peri.tr_io_input[0] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT10 = 0x0000027Fu, /* peri.tr_io_input[10] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT11 = 0x00000280u, /* peri.tr_io_input[11] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT12 = 0x00000281u, /* peri.tr_io_input[12] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT13 = 0x00000282u, /* peri.tr_io_input[13] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT1 = 0x00000276u, /* peri.tr_io_input[1] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT2 = 0x00000277u, /* peri.tr_io_input[2] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT3 = 0x00000278u, /* peri.tr_io_input[3] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT4 = 0x00000279u, /* peri.tr_io_input[4] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT5 = 0x0000027Au, /* peri.tr_io_input[5] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT6 = 0x0000027Bu, /* peri.tr_io_input[6] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT7 = 0x0000027Cu, /* peri.tr_io_input[7] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT8 = 0x0000027Du, /* peri.tr_io_input[8] */
DECL|TRIG_IN_MUX_2_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_2_HSIOM_TR_OUT9 = 0x0000027Eu, /* peri.tr_io_input[9] */
DECL|TRIG_IN_MUX_2_I2S_RX0|enumerator|TRIG_IN_MUX_2_I2S_RX0 = 0x0000026Fu, /* audioss[0].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_2_I2S_RX1|enumerator|TRIG_IN_MUX_2_I2S_RX1 = 0x00000272u, /* audioss[1].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_2_I2S_TX0|enumerator|TRIG_IN_MUX_2_I2S_TX0 = 0x0000026Eu, /* audioss[0].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_2_I2S_TX1|enumerator|TRIG_IN_MUX_2_I2S_TX1 = 0x00000271u, /* audioss[1].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_2_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_2_LPCOMP_DSI_COMP0 = 0x00000285u, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_2_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_2_LPCOMP_DSI_COMP1 = 0x00000286u /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_2_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_2_MDMA_TR_OUT0 = 0x00000239u, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_2_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_2_MDMA_TR_OUT1 = 0x0000023Au, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_2_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_2_MDMA_TR_OUT2 = 0x0000023Bu, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_2_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_2_MDMA_TR_OUT3 = 0x0000023Cu, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_2_PASS_SAR_DONE|enumerator|TRIG_IN_MUX_2_PASS_SAR_DONE = 0x00000273u, /* pass.tr_sar_out */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT0|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT0 = 0x00000201u, /* cpuss.dw0_tr_out[0] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT1|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT1 = 0x00000202u, /* cpuss.dw0_tr_out[1] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT2|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT2 = 0x00000203u, /* cpuss.dw0_tr_out[2] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT3|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT3 = 0x00000204u, /* cpuss.dw0_tr_out[3] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT4|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT4 = 0x00000205u, /* cpuss.dw0_tr_out[4] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT5|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT5 = 0x00000206u, /* cpuss.dw0_tr_out[5] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT6|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT6 = 0x00000207u, /* cpuss.dw0_tr_out[6] */
DECL|TRIG_IN_MUX_2_PDMA0_TR_OUT7|enumerator|TRIG_IN_MUX_2_PDMA0_TR_OUT7 = 0x00000208u, /* cpuss.dw0_tr_out[7] */
DECL|TRIG_IN_MUX_2_PDM_RX0|enumerator|TRIG_IN_MUX_2_PDM_RX0 = 0x00000270u, /* audioss[0].tr_pdm_rx_req */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL0|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL0 = 0x0000023Du, /* scb[0].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL10|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL10 = 0x0000025Bu, /* scb[10].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL11|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL11 = 0x0000025Eu, /* scb[11].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL12|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL12 = 0x00000261u, /* scb[12].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL1|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL1 = 0x00000240u, /* scb[1].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL2|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL2 = 0x00000243u, /* scb[2].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL3|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL3 = 0x00000246u, /* scb[3].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL4|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL4 = 0x00000249u, /* scb[4].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL5|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL5 = 0x0000024Cu, /* scb[5].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL6|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL6 = 0x0000024Fu, /* scb[6].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL7|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL7 = 0x00000252u, /* scb[7].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL8|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL8 = 0x00000255u, /* scb[8].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_I2C_SCL9|enumerator|TRIG_IN_MUX_2_SCB_I2C_SCL9 = 0x00000258u, /* scb[9].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_2_SCB_RX0|enumerator|TRIG_IN_MUX_2_SCB_RX0 = 0x0000023Fu, /* scb[0].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX10|enumerator|TRIG_IN_MUX_2_SCB_RX10 = 0x0000025Du, /* scb[10].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX11|enumerator|TRIG_IN_MUX_2_SCB_RX11 = 0x00000260u, /* scb[11].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX12|enumerator|TRIG_IN_MUX_2_SCB_RX12 = 0x00000263u, /* scb[12].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX1|enumerator|TRIG_IN_MUX_2_SCB_RX1 = 0x00000242u, /* scb[1].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX2|enumerator|TRIG_IN_MUX_2_SCB_RX2 = 0x00000245u, /* scb[2].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX3|enumerator|TRIG_IN_MUX_2_SCB_RX3 = 0x00000248u, /* scb[3].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX4|enumerator|TRIG_IN_MUX_2_SCB_RX4 = 0x0000024Bu, /* scb[4].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX5|enumerator|TRIG_IN_MUX_2_SCB_RX5 = 0x0000024Eu, /* scb[5].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX6|enumerator|TRIG_IN_MUX_2_SCB_RX6 = 0x00000251u, /* scb[6].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX7|enumerator|TRIG_IN_MUX_2_SCB_RX7 = 0x00000254u, /* scb[7].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX8|enumerator|TRIG_IN_MUX_2_SCB_RX8 = 0x00000257u, /* scb[8].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_RX9|enumerator|TRIG_IN_MUX_2_SCB_RX9 = 0x0000025Au, /* scb[9].tr_rx_req */
DECL|TRIG_IN_MUX_2_SCB_TX0|enumerator|TRIG_IN_MUX_2_SCB_TX0 = 0x0000023Eu, /* scb[0].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX10|enumerator|TRIG_IN_MUX_2_SCB_TX10 = 0x0000025Cu, /* scb[10].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX11|enumerator|TRIG_IN_MUX_2_SCB_TX11 = 0x0000025Fu, /* scb[11].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX12|enumerator|TRIG_IN_MUX_2_SCB_TX12 = 0x00000262u, /* scb[12].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX1|enumerator|TRIG_IN_MUX_2_SCB_TX1 = 0x00000241u, /* scb[1].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX2|enumerator|TRIG_IN_MUX_2_SCB_TX2 = 0x00000244u, /* scb[2].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX3|enumerator|TRIG_IN_MUX_2_SCB_TX3 = 0x00000247u, /* scb[3].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX4|enumerator|TRIG_IN_MUX_2_SCB_TX4 = 0x0000024Au, /* scb[4].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX5|enumerator|TRIG_IN_MUX_2_SCB_TX5 = 0x0000024Du, /* scb[5].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX6|enumerator|TRIG_IN_MUX_2_SCB_TX6 = 0x00000250u, /* scb[6].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX7|enumerator|TRIG_IN_MUX_2_SCB_TX7 = 0x00000253u, /* scb[7].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX8|enumerator|TRIG_IN_MUX_2_SCB_TX8 = 0x00000256u, /* scb[8].tr_tx_req */
DECL|TRIG_IN_MUX_2_SCB_TX9|enumerator|TRIG_IN_MUX_2_SCB_TX9 = 0x00000259u, /* scb[9].tr_tx_req */
DECL|TRIG_IN_MUX_2_SMIF_RX|enumerator|TRIG_IN_MUX_2_SMIF_RX = 0x00000265u, /* smif.tr_rx_req */
DECL|TRIG_IN_MUX_2_SMIF_TX|enumerator|TRIG_IN_MUX_2_SMIF_TX = 0x00000264u, /* smif.tr_tx_req */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH0 = 0x0000020Au, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH1 = 0x0000020Du, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH2 = 0x00000210u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH3 = 0x00000213u, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH4 = 0x00000216u, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH5 = 0x00000219u, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH6 = 0x0000021Cu, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_COMPARE_MATCH7 = 0x0000021Fu, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW0 = 0x00000209u, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW1 = 0x0000020Cu, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW2 = 0x0000020Fu, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW3 = 0x00000212u, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW4 = 0x00000215u, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW5 = 0x00000218u, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW6 = 0x0000021Bu, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_OVERFLOW7 = 0x0000021Eu, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW0 = 0x0000020Bu, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW1 = 0x0000020Eu, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW2 = 0x00000211u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW3 = 0x00000214u, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW4 = 0x00000217u, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW5 = 0x0000021Au, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW6 = 0x0000021Du, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_2_TCPWM0_TR_UNDERFLOW7 = 0x00000220u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH0 = 0x00000222u, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH1 = 0x00000225u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH2 = 0x00000228u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH3 = 0x0000022Bu, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH4 = 0x0000022Eu, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH5 = 0x00000231u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH6 = 0x00000234u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_COMPARE_MATCH7 = 0x00000237u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW0 = 0x00000221u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW1 = 0x00000224u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW2 = 0x00000227u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW3 = 0x0000022Au, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW4 = 0x0000022Du, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW5 = 0x00000230u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW6 = 0x00000233u, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_OVERFLOW7 = 0x00000236u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW0 = 0x00000223u, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW1 = 0x00000226u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW2 = 0x00000229u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW3 = 0x0000022Cu, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW4 = 0x0000022Fu, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW5 = 0x00000232u, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW6 = 0x00000235u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_2_TCPWM1_TR_UNDERFLOW7 = 0x00000238u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_2_USB_DMA0|enumerator|TRIG_IN_MUX_2_USB_DMA0 = 0x00000266u, /* usb.dma_req[0] */
DECL|TRIG_IN_MUX_2_USB_DMA1|enumerator|TRIG_IN_MUX_2_USB_DMA1 = 0x00000267u, /* usb.dma_req[1] */
DECL|TRIG_IN_MUX_2_USB_DMA2|enumerator|TRIG_IN_MUX_2_USB_DMA2 = 0x00000268u, /* usb.dma_req[2] */
DECL|TRIG_IN_MUX_2_USB_DMA3|enumerator|TRIG_IN_MUX_2_USB_DMA3 = 0x00000269u, /* usb.dma_req[3] */
DECL|TRIG_IN_MUX_2_USB_DMA4|enumerator|TRIG_IN_MUX_2_USB_DMA4 = 0x0000026Au, /* usb.dma_req[4] */
DECL|TRIG_IN_MUX_2_USB_DMA5|enumerator|TRIG_IN_MUX_2_USB_DMA5 = 0x0000026Bu, /* usb.dma_req[5] */
DECL|TRIG_IN_MUX_2_USB_DMA6|enumerator|TRIG_IN_MUX_2_USB_DMA6 = 0x0000026Cu, /* usb.dma_req[6] */
DECL|TRIG_IN_MUX_2_USB_DMA7|enumerator|TRIG_IN_MUX_2_USB_DMA7 = 0x0000026Du, /* usb.dma_req[7] */
DECL|TRIG_IN_MUX_3_CSD_SENSE|enumerator|TRIG_IN_MUX_3_CSD_SENSE = 0x00000374u, /* csd.dsi_sense_out */
DECL|TRIG_IN_MUX_3_FAULT_TR_OUT0|enumerator|TRIG_IN_MUX_3_FAULT_TR_OUT0 = 0x00000383u, /* cpuss.tr_fault[0] */
DECL|TRIG_IN_MUX_3_FAULT_TR_OUT1|enumerator|TRIG_IN_MUX_3_FAULT_TR_OUT1 = 0x00000384u, /* cpuss.tr_fault[1] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT0 = 0x00000375u, /* peri.tr_io_input[14] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT10 = 0x0000037Fu, /* peri.tr_io_input[24] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT11 = 0x00000380u, /* peri.tr_io_input[25] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT12 = 0x00000381u, /* peri.tr_io_input[26] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT13 = 0x00000382u, /* peri.tr_io_input[27] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT1 = 0x00000376u, /* peri.tr_io_input[15] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT2 = 0x00000377u, /* peri.tr_io_input[16] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT3 = 0x00000378u, /* peri.tr_io_input[17] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT4 = 0x00000379u, /* peri.tr_io_input[18] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT5 = 0x0000037Au, /* peri.tr_io_input[19] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT6 = 0x0000037Bu, /* peri.tr_io_input[20] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT7 = 0x0000037Cu, /* peri.tr_io_input[21] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT8 = 0x0000037Du, /* peri.tr_io_input[22] */
DECL|TRIG_IN_MUX_3_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_3_HSIOM_TR_OUT9 = 0x0000037Eu, /* peri.tr_io_input[23] */
DECL|TRIG_IN_MUX_3_I2S_RX0|enumerator|TRIG_IN_MUX_3_I2S_RX0 = 0x0000036Fu, /* audioss[0].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_3_I2S_RX1|enumerator|TRIG_IN_MUX_3_I2S_RX1 = 0x00000372u, /* audioss[1].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_3_I2S_TX0|enumerator|TRIG_IN_MUX_3_I2S_TX0 = 0x0000036Eu, /* audioss[0].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_3_I2S_TX1|enumerator|TRIG_IN_MUX_3_I2S_TX1 = 0x00000371u, /* audioss[1].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_3_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_3_LPCOMP_DSI_COMP0 = 0x00000385u, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_3_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_3_LPCOMP_DSI_COMP1 = 0x00000386u /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_3_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_3_MDMA_TR_OUT0 = 0x00000339u, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_3_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_3_MDMA_TR_OUT1 = 0x0000033Au, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_3_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_3_MDMA_TR_OUT2 = 0x0000033Bu, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_3_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_3_MDMA_TR_OUT3 = 0x0000033Cu, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_3_PASS_SAR_DONE|enumerator|TRIG_IN_MUX_3_PASS_SAR_DONE = 0x00000373u, /* pass.tr_sar_out */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT0|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT0 = 0x00000301u, /* cpuss.dw1_tr_out[0] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT1|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT1 = 0x00000302u, /* cpuss.dw1_tr_out[1] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT2|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT2 = 0x00000303u, /* cpuss.dw1_tr_out[2] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT3|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT3 = 0x00000304u, /* cpuss.dw1_tr_out[3] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT4|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT4 = 0x00000305u, /* cpuss.dw1_tr_out[4] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT5|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT5 = 0x00000306u, /* cpuss.dw1_tr_out[5] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT6|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT6 = 0x00000307u, /* cpuss.dw1_tr_out[6] */
DECL|TRIG_IN_MUX_3_PDMA1_TR_OUT7|enumerator|TRIG_IN_MUX_3_PDMA1_TR_OUT7 = 0x00000308u, /* cpuss.dw1_tr_out[7] */
DECL|TRIG_IN_MUX_3_PDM_RX0|enumerator|TRIG_IN_MUX_3_PDM_RX0 = 0x00000370u, /* audioss[0].tr_pdm_rx_req */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL0|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL0 = 0x0000033Du, /* scb[0].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL10|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL10 = 0x0000035Bu, /* scb[10].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL11|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL11 = 0x0000035Eu, /* scb[11].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL12|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL12 = 0x00000361u, /* scb[12].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL1|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL1 = 0x00000340u, /* scb[1].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL2|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL2 = 0x00000343u, /* scb[2].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL3|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL3 = 0x00000346u, /* scb[3].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL4|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL4 = 0x00000349u, /* scb[4].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL5|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL5 = 0x0000034Cu, /* scb[5].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL6|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL6 = 0x0000034Fu, /* scb[6].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL7|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL7 = 0x00000352u, /* scb[7].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL8|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL8 = 0x00000355u, /* scb[8].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_I2C_SCL9|enumerator|TRIG_IN_MUX_3_SCB_I2C_SCL9 = 0x00000358u, /* scb[9].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_3_SCB_RX0|enumerator|TRIG_IN_MUX_3_SCB_RX0 = 0x0000033Fu, /* scb[0].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX10|enumerator|TRIG_IN_MUX_3_SCB_RX10 = 0x0000035Du, /* scb[10].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX11|enumerator|TRIG_IN_MUX_3_SCB_RX11 = 0x00000360u, /* scb[11].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX12|enumerator|TRIG_IN_MUX_3_SCB_RX12 = 0x00000363u, /* scb[12].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX1|enumerator|TRIG_IN_MUX_3_SCB_RX1 = 0x00000342u, /* scb[1].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX2|enumerator|TRIG_IN_MUX_3_SCB_RX2 = 0x00000345u, /* scb[2].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX3|enumerator|TRIG_IN_MUX_3_SCB_RX3 = 0x00000348u, /* scb[3].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX4|enumerator|TRIG_IN_MUX_3_SCB_RX4 = 0x0000034Bu, /* scb[4].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX5|enumerator|TRIG_IN_MUX_3_SCB_RX5 = 0x0000034Eu, /* scb[5].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX6|enumerator|TRIG_IN_MUX_3_SCB_RX6 = 0x00000351u, /* scb[6].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX7|enumerator|TRIG_IN_MUX_3_SCB_RX7 = 0x00000354u, /* scb[7].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX8|enumerator|TRIG_IN_MUX_3_SCB_RX8 = 0x00000357u, /* scb[8].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_RX9|enumerator|TRIG_IN_MUX_3_SCB_RX9 = 0x0000035Au, /* scb[9].tr_rx_req */
DECL|TRIG_IN_MUX_3_SCB_TX0|enumerator|TRIG_IN_MUX_3_SCB_TX0 = 0x0000033Eu, /* scb[0].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX10|enumerator|TRIG_IN_MUX_3_SCB_TX10 = 0x0000035Cu, /* scb[10].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX11|enumerator|TRIG_IN_MUX_3_SCB_TX11 = 0x0000035Fu, /* scb[11].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX12|enumerator|TRIG_IN_MUX_3_SCB_TX12 = 0x00000362u, /* scb[12].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX1|enumerator|TRIG_IN_MUX_3_SCB_TX1 = 0x00000341u, /* scb[1].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX2|enumerator|TRIG_IN_MUX_3_SCB_TX2 = 0x00000344u, /* scb[2].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX3|enumerator|TRIG_IN_MUX_3_SCB_TX3 = 0x00000347u, /* scb[3].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX4|enumerator|TRIG_IN_MUX_3_SCB_TX4 = 0x0000034Au, /* scb[4].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX5|enumerator|TRIG_IN_MUX_3_SCB_TX5 = 0x0000034Du, /* scb[5].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX6|enumerator|TRIG_IN_MUX_3_SCB_TX6 = 0x00000350u, /* scb[6].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX7|enumerator|TRIG_IN_MUX_3_SCB_TX7 = 0x00000353u, /* scb[7].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX8|enumerator|TRIG_IN_MUX_3_SCB_TX8 = 0x00000356u, /* scb[8].tr_tx_req */
DECL|TRIG_IN_MUX_3_SCB_TX9|enumerator|TRIG_IN_MUX_3_SCB_TX9 = 0x00000359u, /* scb[9].tr_tx_req */
DECL|TRIG_IN_MUX_3_SMIF_RX|enumerator|TRIG_IN_MUX_3_SMIF_RX = 0x00000365u, /* smif.tr_rx_req */
DECL|TRIG_IN_MUX_3_SMIF_TX|enumerator|TRIG_IN_MUX_3_SMIF_TX = 0x00000364u, /* smif.tr_tx_req */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH0 = 0x0000030Au, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH1 = 0x0000030Du, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH2 = 0x00000310u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH3 = 0x00000313u, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH4 = 0x00000316u, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH5 = 0x00000319u, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH6 = 0x0000031Cu, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_COMPARE_MATCH7 = 0x0000031Fu, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW0 = 0x00000309u, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW1 = 0x0000030Cu, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW2 = 0x0000030Fu, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW3 = 0x00000312u, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW4 = 0x00000315u, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW5 = 0x00000318u, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW6 = 0x0000031Bu, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_OVERFLOW7 = 0x0000031Eu, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW0 = 0x0000030Bu, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW1 = 0x0000030Eu, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW2 = 0x00000311u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW3 = 0x00000314u, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW4 = 0x00000317u, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW5 = 0x0000031Au, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW6 = 0x0000031Du, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_3_TCPWM0_TR_UNDERFLOW7 = 0x00000320u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH0 = 0x00000322u, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH1 = 0x00000325u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH2 = 0x00000328u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH3 = 0x0000032Bu, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH4 = 0x0000032Eu, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH5 = 0x00000331u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH6 = 0x00000334u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_COMPARE_MATCH7 = 0x00000337u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW0 = 0x00000321u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW1 = 0x00000324u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW2 = 0x00000327u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW3 = 0x0000032Au, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW4 = 0x0000032Du, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW5 = 0x00000330u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW6 = 0x00000333u, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_OVERFLOW7 = 0x00000336u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW0 = 0x00000323u, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW1 = 0x00000326u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW2 = 0x00000329u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW3 = 0x0000032Cu, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW4 = 0x0000032Fu, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW5 = 0x00000332u, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW6 = 0x00000335u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_3_TCPWM1_TR_UNDERFLOW7 = 0x00000338u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_3_USB_DMA0|enumerator|TRIG_IN_MUX_3_USB_DMA0 = 0x00000366u, /* usb.dma_req[0] */
DECL|TRIG_IN_MUX_3_USB_DMA1|enumerator|TRIG_IN_MUX_3_USB_DMA1 = 0x00000367u, /* usb.dma_req[1] */
DECL|TRIG_IN_MUX_3_USB_DMA2|enumerator|TRIG_IN_MUX_3_USB_DMA2 = 0x00000368u, /* usb.dma_req[2] */
DECL|TRIG_IN_MUX_3_USB_DMA3|enumerator|TRIG_IN_MUX_3_USB_DMA3 = 0x00000369u, /* usb.dma_req[3] */
DECL|TRIG_IN_MUX_3_USB_DMA4|enumerator|TRIG_IN_MUX_3_USB_DMA4 = 0x0000036Au, /* usb.dma_req[4] */
DECL|TRIG_IN_MUX_3_USB_DMA5|enumerator|TRIG_IN_MUX_3_USB_DMA5 = 0x0000036Bu, /* usb.dma_req[5] */
DECL|TRIG_IN_MUX_3_USB_DMA6|enumerator|TRIG_IN_MUX_3_USB_DMA6 = 0x0000036Cu, /* usb.dma_req[6] */
DECL|TRIG_IN_MUX_3_USB_DMA7|enumerator|TRIG_IN_MUX_3_USB_DMA7 = 0x0000036Du, /* usb.dma_req[7] */
DECL|TRIG_IN_MUX_4_CSD_ADC_DONE|enumerator|TRIG_IN_MUX_4_CSD_ADC_DONE = 0x000004D7u, /* csd.tr_adc_done */
DECL|TRIG_IN_MUX_4_CSD_SAMPLE|enumerator|TRIG_IN_MUX_4_CSD_SAMPLE = 0x000004D6u, /* csd.dsi_sample_out */
DECL|TRIG_IN_MUX_4_CSD_SENSE|enumerator|TRIG_IN_MUX_4_CSD_SENSE = 0x000004D5u, /* csd.dsi_sense_out */
DECL|TRIG_IN_MUX_4_CTI_TR_OUT0|enumerator|TRIG_IN_MUX_4_CTI_TR_OUT0 = 0x000004DBu, /* cpuss.cti_tr_out[0] */
DECL|TRIG_IN_MUX_4_CTI_TR_OUT1|enumerator|TRIG_IN_MUX_4_CTI_TR_OUT1 = 0x000004DCu, /* cpuss.cti_tr_out[1] */
DECL|TRIG_IN_MUX_4_FAULT_TR_OUT0|enumerator|TRIG_IN_MUX_4_FAULT_TR_OUT0 = 0x000004D9u, /* cpuss.tr_fault[0] */
DECL|TRIG_IN_MUX_4_FAULT_TR_OUT1|enumerator|TRIG_IN_MUX_4_FAULT_TR_OUT1 = 0x000004DAu, /* cpuss.tr_fault[1] */
DECL|TRIG_IN_MUX_4_I2S_RX0|enumerator|TRIG_IN_MUX_4_I2S_RX0 = 0x000004D1u, /* audioss[0].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_4_I2S_RX1|enumerator|TRIG_IN_MUX_4_I2S_RX1 = 0x000004D4u, /* audioss[1].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_4_I2S_TX0|enumerator|TRIG_IN_MUX_4_I2S_TX0 = 0x000004D0u, /* audioss[0].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_4_I2S_TX1|enumerator|TRIG_IN_MUX_4_I2S_TX1 = 0x000004D3u, /* audioss[1].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_4_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_4_LPCOMP_DSI_COMP0 = 0x000004DDu, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_4_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_4_LPCOMP_DSI_COMP1 = 0x000004DEu /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_4_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_4_MDMA_TR_OUT0 = 0x0000049Bu, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_4_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_4_MDMA_TR_OUT1 = 0x0000049Cu, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_4_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_4_MDMA_TR_OUT2 = 0x0000049Du, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_4_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_4_MDMA_TR_OUT3 = 0x0000049Eu, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_4_PASS_SAR_DONE|enumerator|TRIG_IN_MUX_4_PASS_SAR_DONE = 0x000004D8u, /* pass.tr_sar_out */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT0|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT0 = 0x00000401u, /* cpuss.dw0_tr_out[0] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT10|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT10 = 0x0000040Bu, /* cpuss.dw0_tr_out[10] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT11|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT11 = 0x0000040Cu, /* cpuss.dw0_tr_out[11] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT12|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT12 = 0x0000040Du, /* cpuss.dw0_tr_out[12] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT13|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT13 = 0x0000040Eu, /* cpuss.dw0_tr_out[13] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT14|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT14 = 0x0000040Fu, /* cpuss.dw0_tr_out[14] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT15|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT15 = 0x00000410u, /* cpuss.dw0_tr_out[15] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT16|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT16 = 0x00000411u, /* cpuss.dw0_tr_out[16] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT17|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT17 = 0x00000412u, /* cpuss.dw0_tr_out[17] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT18|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT18 = 0x00000413u, /* cpuss.dw0_tr_out[18] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT19|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT19 = 0x00000414u, /* cpuss.dw0_tr_out[19] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT1|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT1 = 0x00000402u, /* cpuss.dw0_tr_out[1] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT20|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT20 = 0x00000415u, /* cpuss.dw0_tr_out[20] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT21|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT21 = 0x00000416u, /* cpuss.dw0_tr_out[21] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT22|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT22 = 0x00000417u, /* cpuss.dw0_tr_out[22] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT23|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT23 = 0x00000418u, /* cpuss.dw0_tr_out[23] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT24|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT24 = 0x00000419u, /* cpuss.dw0_tr_out[24] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT25|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT25 = 0x0000041Au, /* cpuss.dw0_tr_out[25] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT26|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT26 = 0x0000041Bu, /* cpuss.dw0_tr_out[26] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT27|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT27 = 0x0000041Cu, /* cpuss.dw0_tr_out[27] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT28|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT28 = 0x0000041Du, /* cpuss.dw0_tr_out[28] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT2|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT2 = 0x00000403u, /* cpuss.dw0_tr_out[2] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT3|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT3 = 0x00000404u, /* cpuss.dw0_tr_out[3] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT4|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT4 = 0x00000405u, /* cpuss.dw0_tr_out[4] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT5|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT5 = 0x00000406u, /* cpuss.dw0_tr_out[5] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT6|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT6 = 0x00000407u, /* cpuss.dw0_tr_out[6] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT7|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT7 = 0x00000408u, /* cpuss.dw0_tr_out[7] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT8|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT8 = 0x00000409u, /* cpuss.dw0_tr_out[8] */
DECL|TRIG_IN_MUX_4_PDMA0_TR_OUT9|enumerator|TRIG_IN_MUX_4_PDMA0_TR_OUT9 = 0x0000040Au, /* cpuss.dw0_tr_out[9] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT0|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT0 = 0x0000041Eu, /* cpuss.dw1_tr_out[0] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT10|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT10 = 0x00000428u, /* cpuss.dw1_tr_out[10] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT11|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT11 = 0x00000429u, /* cpuss.dw1_tr_out[11] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT12|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT12 = 0x0000042Au, /* cpuss.dw1_tr_out[12] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT13|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT13 = 0x0000042Bu, /* cpuss.dw1_tr_out[13] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT14|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT14 = 0x0000042Cu, /* cpuss.dw1_tr_out[14] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT15|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT15 = 0x0000042Du, /* cpuss.dw1_tr_out[15] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT16|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT16 = 0x0000042Eu, /* cpuss.dw1_tr_out[16] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT17|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT17 = 0x0000042Fu, /* cpuss.dw1_tr_out[17] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT18|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT18 = 0x00000430u, /* cpuss.dw1_tr_out[18] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT19|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT19 = 0x00000431u, /* cpuss.dw1_tr_out[19] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT1|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT1 = 0x0000041Fu, /* cpuss.dw1_tr_out[1] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT20|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT20 = 0x00000432u, /* cpuss.dw1_tr_out[20] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT21|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT21 = 0x00000433u, /* cpuss.dw1_tr_out[21] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT22|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT22 = 0x00000434u, /* cpuss.dw1_tr_out[22] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT23|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT23 = 0x00000435u, /* cpuss.dw1_tr_out[23] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT24|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT24 = 0x00000436u, /* cpuss.dw1_tr_out[24] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT25|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT25 = 0x00000437u, /* cpuss.dw1_tr_out[25] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT26|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT26 = 0x00000438u, /* cpuss.dw1_tr_out[26] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT27|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT27 = 0x00000439u, /* cpuss.dw1_tr_out[27] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT28|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT28 = 0x0000043Au, /* cpuss.dw1_tr_out[28] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT2|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT2 = 0x00000420u, /* cpuss.dw1_tr_out[2] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT3|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT3 = 0x00000421u, /* cpuss.dw1_tr_out[3] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT4|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT4 = 0x00000422u, /* cpuss.dw1_tr_out[4] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT5|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT5 = 0x00000423u, /* cpuss.dw1_tr_out[5] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT6|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT6 = 0x00000424u, /* cpuss.dw1_tr_out[6] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT7|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT7 = 0x00000425u, /* cpuss.dw1_tr_out[7] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT8|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT8 = 0x00000426u, /* cpuss.dw1_tr_out[8] */
DECL|TRIG_IN_MUX_4_PDMA1_TR_OUT9|enumerator|TRIG_IN_MUX_4_PDMA1_TR_OUT9 = 0x00000427u, /* cpuss.dw1_tr_out[9] */
DECL|TRIG_IN_MUX_4_PDM_RX0|enumerator|TRIG_IN_MUX_4_PDM_RX0 = 0x000004D2u, /* audioss[0].tr_pdm_rx_req */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL0|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL0 = 0x0000049Fu, /* scb[0].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL10|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL10 = 0x000004BDu, /* scb[10].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL11|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL11 = 0x000004C0u, /* scb[11].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL12|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL12 = 0x000004C3u, /* scb[12].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL1|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL1 = 0x000004A2u, /* scb[1].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL2|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL2 = 0x000004A5u, /* scb[2].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL3|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL3 = 0x000004A8u, /* scb[3].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL4|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL4 = 0x000004ABu, /* scb[4].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL5|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL5 = 0x000004AEu, /* scb[5].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL6|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL6 = 0x000004B1u, /* scb[6].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL7|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL7 = 0x000004B4u, /* scb[7].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL8|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL8 = 0x000004B7u, /* scb[8].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_I2C_SCL9|enumerator|TRIG_IN_MUX_4_SCB_I2C_SCL9 = 0x000004BAu, /* scb[9].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_4_SCB_RX0|enumerator|TRIG_IN_MUX_4_SCB_RX0 = 0x000004A1u, /* scb[0].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX10|enumerator|TRIG_IN_MUX_4_SCB_RX10 = 0x000004BFu, /* scb[10].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX11|enumerator|TRIG_IN_MUX_4_SCB_RX11 = 0x000004C2u, /* scb[11].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX12|enumerator|TRIG_IN_MUX_4_SCB_RX12 = 0x000004C5u, /* scb[12].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX1|enumerator|TRIG_IN_MUX_4_SCB_RX1 = 0x000004A4u, /* scb[1].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX2|enumerator|TRIG_IN_MUX_4_SCB_RX2 = 0x000004A7u, /* scb[2].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX3|enumerator|TRIG_IN_MUX_4_SCB_RX3 = 0x000004AAu, /* scb[3].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX4|enumerator|TRIG_IN_MUX_4_SCB_RX4 = 0x000004ADu, /* scb[4].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX5|enumerator|TRIG_IN_MUX_4_SCB_RX5 = 0x000004B0u, /* scb[5].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX6|enumerator|TRIG_IN_MUX_4_SCB_RX6 = 0x000004B3u, /* scb[6].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX7|enumerator|TRIG_IN_MUX_4_SCB_RX7 = 0x000004B6u, /* scb[7].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX8|enumerator|TRIG_IN_MUX_4_SCB_RX8 = 0x000004B9u, /* scb[8].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_RX9|enumerator|TRIG_IN_MUX_4_SCB_RX9 = 0x000004BCu, /* scb[9].tr_rx_req */
DECL|TRIG_IN_MUX_4_SCB_TX0|enumerator|TRIG_IN_MUX_4_SCB_TX0 = 0x000004A0u, /* scb[0].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX10|enumerator|TRIG_IN_MUX_4_SCB_TX10 = 0x000004BEu, /* scb[10].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX11|enumerator|TRIG_IN_MUX_4_SCB_TX11 = 0x000004C1u, /* scb[11].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX12|enumerator|TRIG_IN_MUX_4_SCB_TX12 = 0x000004C4u, /* scb[12].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX1|enumerator|TRIG_IN_MUX_4_SCB_TX1 = 0x000004A3u, /* scb[1].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX2|enumerator|TRIG_IN_MUX_4_SCB_TX2 = 0x000004A6u, /* scb[2].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX3|enumerator|TRIG_IN_MUX_4_SCB_TX3 = 0x000004A9u, /* scb[3].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX4|enumerator|TRIG_IN_MUX_4_SCB_TX4 = 0x000004ACu, /* scb[4].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX5|enumerator|TRIG_IN_MUX_4_SCB_TX5 = 0x000004AFu, /* scb[5].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX6|enumerator|TRIG_IN_MUX_4_SCB_TX6 = 0x000004B2u, /* scb[6].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX7|enumerator|TRIG_IN_MUX_4_SCB_TX7 = 0x000004B5u, /* scb[7].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX8|enumerator|TRIG_IN_MUX_4_SCB_TX8 = 0x000004B8u, /* scb[8].tr_tx_req */
DECL|TRIG_IN_MUX_4_SCB_TX9|enumerator|TRIG_IN_MUX_4_SCB_TX9 = 0x000004BBu, /* scb[9].tr_tx_req */
DECL|TRIG_IN_MUX_4_SMIF_RX|enumerator|TRIG_IN_MUX_4_SMIF_RX = 0x000004C7u, /* smif.tr_rx_req */
DECL|TRIG_IN_MUX_4_SMIF_TX|enumerator|TRIG_IN_MUX_4_SMIF_TX = 0x000004C6u, /* smif.tr_tx_req */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH0 = 0x0000043Cu, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH1 = 0x0000043Fu, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH2 = 0x00000442u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH3 = 0x00000445u, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH4 = 0x00000448u, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH5 = 0x0000044Bu, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH6 = 0x0000044Eu, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_COMPARE_MATCH7 = 0x00000451u, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW0 = 0x0000043Bu, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW1 = 0x0000043Eu, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW2 = 0x00000441u, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW3 = 0x00000444u, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW4 = 0x00000447u, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW5 = 0x0000044Au, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW6 = 0x0000044Du, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_OVERFLOW7 = 0x00000450u, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW0 = 0x0000043Du, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW1 = 0x00000440u, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW2 = 0x00000443u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW3 = 0x00000446u, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW4 = 0x00000449u, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW5 = 0x0000044Cu, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW6 = 0x0000044Fu, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_4_TCPWM0_TR_UNDERFLOW7 = 0x00000452u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH0 = 0x00000454u, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH10|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH10 = 0x00000472u, /* tcpwm[1].tr_compare_match[10] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH11|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH11 = 0x00000475u, /* tcpwm[1].tr_compare_match[11] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH12|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH12 = 0x00000478u, /* tcpwm[1].tr_compare_match[12] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH13|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH13 = 0x0000047Bu, /* tcpwm[1].tr_compare_match[13] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH14|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH14 = 0x0000047Eu, /* tcpwm[1].tr_compare_match[14] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH15|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH15 = 0x00000481u, /* tcpwm[1].tr_compare_match[15] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH16|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH16 = 0x00000484u, /* tcpwm[1].tr_compare_match[16] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH17|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH17 = 0x00000487u, /* tcpwm[1].tr_compare_match[17] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH18|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH18 = 0x0000048Au, /* tcpwm[1].tr_compare_match[18] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH19|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH19 = 0x0000048Du, /* tcpwm[1].tr_compare_match[19] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH1 = 0x00000457u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH20|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH20 = 0x00000490u, /* tcpwm[1].tr_compare_match[20] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH21|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH21 = 0x00000493u, /* tcpwm[1].tr_compare_match[21] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH22|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH22 = 0x00000496u, /* tcpwm[1].tr_compare_match[22] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH23|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH23 = 0x00000499u, /* tcpwm[1].tr_compare_match[23] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH2 = 0x0000045Au, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH3 = 0x0000045Du, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH4 = 0x00000460u, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH5 = 0x00000463u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH6 = 0x00000466u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH7 = 0x00000469u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH8|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH8 = 0x0000046Cu, /* tcpwm[1].tr_compare_match[8] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH9|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_COMPARE_MATCH9 = 0x0000046Fu, /* tcpwm[1].tr_compare_match[9] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW0 = 0x00000453u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW10|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW10 = 0x00000471u, /* tcpwm[1].tr_overflow[10] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW11|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW11 = 0x00000474u, /* tcpwm[1].tr_overflow[11] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW12|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW12 = 0x00000477u, /* tcpwm[1].tr_overflow[12] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW13|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW13 = 0x0000047Au, /* tcpwm[1].tr_overflow[13] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW14|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW14 = 0x0000047Du, /* tcpwm[1].tr_overflow[14] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW15|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW15 = 0x00000480u, /* tcpwm[1].tr_overflow[15] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW16|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW16 = 0x00000483u, /* tcpwm[1].tr_overflow[16] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW17|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW17 = 0x00000486u, /* tcpwm[1].tr_overflow[17] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW18|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW18 = 0x00000489u, /* tcpwm[1].tr_overflow[18] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW19|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW19 = 0x0000048Cu, /* tcpwm[1].tr_overflow[19] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW1 = 0x00000456u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW20|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW20 = 0x0000048Fu, /* tcpwm[1].tr_overflow[20] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW21|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW21 = 0x00000492u, /* tcpwm[1].tr_overflow[21] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW22|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW22 = 0x00000495u, /* tcpwm[1].tr_overflow[22] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW23|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW23 = 0x00000498u, /* tcpwm[1].tr_overflow[23] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW2 = 0x00000459u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW3 = 0x0000045Cu, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW4 = 0x0000045Fu, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW5 = 0x00000462u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW6 = 0x00000465u, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW7 = 0x00000468u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW8|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW8 = 0x0000046Bu, /* tcpwm[1].tr_overflow[8] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW9|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_OVERFLOW9 = 0x0000046Eu, /* tcpwm[1].tr_overflow[9] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW0 = 0x00000455u, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW10|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW10 = 0x00000473u, /* tcpwm[1].tr_underflow[10] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW11|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW11 = 0x00000476u, /* tcpwm[1].tr_underflow[11] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW12|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW12 = 0x00000479u, /* tcpwm[1].tr_underflow[12] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW13|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW13 = 0x0000047Cu, /* tcpwm[1].tr_underflow[13] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW14|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW14 = 0x0000047Fu, /* tcpwm[1].tr_underflow[14] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW15|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW15 = 0x00000482u, /* tcpwm[1].tr_underflow[15] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW16|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW16 = 0x00000485u, /* tcpwm[1].tr_underflow[16] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW17|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW17 = 0x00000488u, /* tcpwm[1].tr_underflow[17] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW18|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW18 = 0x0000048Bu, /* tcpwm[1].tr_underflow[18] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW19|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW19 = 0x0000048Eu, /* tcpwm[1].tr_underflow[19] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW1 = 0x00000458u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW20|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW20 = 0x00000491u, /* tcpwm[1].tr_underflow[20] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW21|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW21 = 0x00000494u, /* tcpwm[1].tr_underflow[21] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW22|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW22 = 0x00000497u, /* tcpwm[1].tr_underflow[22] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW23|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW23 = 0x0000049Au, /* tcpwm[1].tr_underflow[23] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW2 = 0x0000045Bu, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW3 = 0x0000045Eu, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW4 = 0x00000461u, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW5 = 0x00000464u, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW6 = 0x00000467u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW7 = 0x0000046Au, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW8|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW8 = 0x0000046Du, /* tcpwm[1].tr_underflow[8] */
DECL|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW9|enumerator|TRIG_IN_MUX_4_TCPWM1_TR_UNDERFLOW9 = 0x00000470u, /* tcpwm[1].tr_underflow[9] */
DECL|TRIG_IN_MUX_4_USB_DMA0|enumerator|TRIG_IN_MUX_4_USB_DMA0 = 0x000004C8u, /* usb.dma_req[0] */
DECL|TRIG_IN_MUX_4_USB_DMA1|enumerator|TRIG_IN_MUX_4_USB_DMA1 = 0x000004C9u, /* usb.dma_req[1] */
DECL|TRIG_IN_MUX_4_USB_DMA2|enumerator|TRIG_IN_MUX_4_USB_DMA2 = 0x000004CAu, /* usb.dma_req[2] */
DECL|TRIG_IN_MUX_4_USB_DMA3|enumerator|TRIG_IN_MUX_4_USB_DMA3 = 0x000004CBu, /* usb.dma_req[3] */
DECL|TRIG_IN_MUX_4_USB_DMA4|enumerator|TRIG_IN_MUX_4_USB_DMA4 = 0x000004CCu, /* usb.dma_req[4] */
DECL|TRIG_IN_MUX_4_USB_DMA5|enumerator|TRIG_IN_MUX_4_USB_DMA5 = 0x000004CDu, /* usb.dma_req[5] */
DECL|TRIG_IN_MUX_4_USB_DMA6|enumerator|TRIG_IN_MUX_4_USB_DMA6 = 0x000004CEu, /* usb.dma_req[6] */
DECL|TRIG_IN_MUX_4_USB_DMA7|enumerator|TRIG_IN_MUX_4_USB_DMA7 = 0x000004CFu, /* usb.dma_req[7] */
DECL|TRIG_IN_MUX_5_CSD_ADC_DONE|enumerator|TRIG_IN_MUX_5_CSD_ADC_DONE = 0x000005D7u, /* csd.tr_adc_done */
DECL|TRIG_IN_MUX_5_CSD_SAMPLE|enumerator|TRIG_IN_MUX_5_CSD_SAMPLE = 0x000005D6u, /* csd.dsi_sample_out */
DECL|TRIG_IN_MUX_5_CSD_SENSE|enumerator|TRIG_IN_MUX_5_CSD_SENSE = 0x000005D5u, /* csd.dsi_sense_out */
DECL|TRIG_IN_MUX_5_CTI_TR_OUT0|enumerator|TRIG_IN_MUX_5_CTI_TR_OUT0 = 0x000005F7u, /* cpuss.cti_tr_out[0] */
DECL|TRIG_IN_MUX_5_CTI_TR_OUT1|enumerator|TRIG_IN_MUX_5_CTI_TR_OUT1 = 0x000005F8u, /* cpuss.cti_tr_out[1] */
DECL|TRIG_IN_MUX_5_FAULT_TR_OUT0|enumerator|TRIG_IN_MUX_5_FAULT_TR_OUT0 = 0x000005F5u, /* cpuss.tr_fault[0] */
DECL|TRIG_IN_MUX_5_FAULT_TR_OUT1|enumerator|TRIG_IN_MUX_5_FAULT_TR_OUT1 = 0x000005F6u, /* cpuss.tr_fault[1] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT0 = 0x000005D9u, /* peri.tr_io_input[0] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT10 = 0x000005E3u, /* peri.tr_io_input[10] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT11 = 0x000005E4u, /* peri.tr_io_input[11] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT12 = 0x000005E5u, /* peri.tr_io_input[12] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT13 = 0x000005E6u, /* peri.tr_io_input[13] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT14|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT14 = 0x000005E7u, /* peri.tr_io_input[14] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT15|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT15 = 0x000005E8u, /* peri.tr_io_input[15] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT16|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT16 = 0x000005E9u, /* peri.tr_io_input[16] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT17|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT17 = 0x000005EAu, /* peri.tr_io_input[17] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT18|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT18 = 0x000005EBu, /* peri.tr_io_input[18] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT19|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT19 = 0x000005ECu, /* peri.tr_io_input[19] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT1 = 0x000005DAu, /* peri.tr_io_input[1] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT20|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT20 = 0x000005EDu, /* peri.tr_io_input[20] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT21|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT21 = 0x000005EEu, /* peri.tr_io_input[21] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT22|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT22 = 0x000005EFu, /* peri.tr_io_input[22] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT23|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT23 = 0x000005F0u, /* peri.tr_io_input[23] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT24|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT24 = 0x000005F1u, /* peri.tr_io_input[24] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT25|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT25 = 0x000005F2u, /* peri.tr_io_input[25] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT26|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT26 = 0x000005F3u, /* peri.tr_io_input[26] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT27|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT27 = 0x000005F4u, /* peri.tr_io_input[27] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT2 = 0x000005DBu, /* peri.tr_io_input[2] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT3 = 0x000005DCu, /* peri.tr_io_input[3] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT4 = 0x000005DDu, /* peri.tr_io_input[4] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT5 = 0x000005DEu, /* peri.tr_io_input[5] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT6 = 0x000005DFu, /* peri.tr_io_input[6] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT7 = 0x000005E0u, /* peri.tr_io_input[7] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT8 = 0x000005E1u, /* peri.tr_io_input[8] */
DECL|TRIG_IN_MUX_5_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_5_HSIOM_TR_OUT9 = 0x000005E2u, /* peri.tr_io_input[9] */
DECL|TRIG_IN_MUX_5_I2S_RX0|enumerator|TRIG_IN_MUX_5_I2S_RX0 = 0x000005D1u, /* audioss[0].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_5_I2S_RX1|enumerator|TRIG_IN_MUX_5_I2S_RX1 = 0x000005D4u, /* audioss[1].tr_i2s_rx_req */
DECL|TRIG_IN_MUX_5_I2S_TX0|enumerator|TRIG_IN_MUX_5_I2S_TX0 = 0x000005D0u, /* audioss[0].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_5_I2S_TX1|enumerator|TRIG_IN_MUX_5_I2S_TX1 = 0x000005D3u, /* audioss[1].tr_i2s_tx_req */
DECL|TRIG_IN_MUX_5_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_5_LPCOMP_DSI_COMP0 = 0x000005F9u, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_5_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_5_LPCOMP_DSI_COMP1 = 0x000005FAu /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_5_MDMA_TR_OUT0|enumerator|TRIG_IN_MUX_5_MDMA_TR_OUT0 = 0x0000059Bu, /* cpuss.dmac_tr_out[0] */
DECL|TRIG_IN_MUX_5_MDMA_TR_OUT1|enumerator|TRIG_IN_MUX_5_MDMA_TR_OUT1 = 0x0000059Cu, /* cpuss.dmac_tr_out[1] */
DECL|TRIG_IN_MUX_5_MDMA_TR_OUT2|enumerator|TRIG_IN_MUX_5_MDMA_TR_OUT2 = 0x0000059Du, /* cpuss.dmac_tr_out[2] */
DECL|TRIG_IN_MUX_5_MDMA_TR_OUT3|enumerator|TRIG_IN_MUX_5_MDMA_TR_OUT3 = 0x0000059Eu, /* cpuss.dmac_tr_out[3] */
DECL|TRIG_IN_MUX_5_PASS_SAR_DONE|enumerator|TRIG_IN_MUX_5_PASS_SAR_DONE = 0x000005D8u, /* pass.tr_sar_out */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT0|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT0 = 0x00000501u, /* cpuss.dw0_tr_out[0] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT10|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT10 = 0x0000050Bu, /* cpuss.dw0_tr_out[10] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT11|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT11 = 0x0000050Cu, /* cpuss.dw0_tr_out[11] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT12|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT12 = 0x0000050Du, /* cpuss.dw0_tr_out[12] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT13|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT13 = 0x0000050Eu, /* cpuss.dw0_tr_out[13] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT14|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT14 = 0x0000050Fu, /* cpuss.dw0_tr_out[14] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT15|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT15 = 0x00000510u, /* cpuss.dw0_tr_out[15] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT16|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT16 = 0x00000511u, /* cpuss.dw0_tr_out[16] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT17|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT17 = 0x00000512u, /* cpuss.dw0_tr_out[17] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT18|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT18 = 0x00000513u, /* cpuss.dw0_tr_out[18] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT19|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT19 = 0x00000514u, /* cpuss.dw0_tr_out[19] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT1|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT1 = 0x00000502u, /* cpuss.dw0_tr_out[1] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT20|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT20 = 0x00000515u, /* cpuss.dw0_tr_out[20] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT21|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT21 = 0x00000516u, /* cpuss.dw0_tr_out[21] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT22|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT22 = 0x00000517u, /* cpuss.dw0_tr_out[22] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT23|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT23 = 0x00000518u, /* cpuss.dw0_tr_out[23] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT24|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT24 = 0x00000519u, /* cpuss.dw0_tr_out[24] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT25|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT25 = 0x0000051Au, /* cpuss.dw0_tr_out[25] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT26|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT26 = 0x0000051Bu, /* cpuss.dw0_tr_out[26] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT27|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT27 = 0x0000051Cu, /* cpuss.dw0_tr_out[27] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT28|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT28 = 0x0000051Du, /* cpuss.dw0_tr_out[28] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT2|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT2 = 0x00000503u, /* cpuss.dw0_tr_out[2] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT3|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT3 = 0x00000504u, /* cpuss.dw0_tr_out[3] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT4|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT4 = 0x00000505u, /* cpuss.dw0_tr_out[4] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT5|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT5 = 0x00000506u, /* cpuss.dw0_tr_out[5] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT6|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT6 = 0x00000507u, /* cpuss.dw0_tr_out[6] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT7|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT7 = 0x00000508u, /* cpuss.dw0_tr_out[7] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT8|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT8 = 0x00000509u, /* cpuss.dw0_tr_out[8] */
DECL|TRIG_IN_MUX_5_PDMA0_TR_OUT9|enumerator|TRIG_IN_MUX_5_PDMA0_TR_OUT9 = 0x0000050Au, /* cpuss.dw0_tr_out[9] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT0|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT0 = 0x0000051Eu, /* cpuss.dw1_tr_out[0] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT10|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT10 = 0x00000528u, /* cpuss.dw1_tr_out[10] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT11|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT11 = 0x00000529u, /* cpuss.dw1_tr_out[11] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT12|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT12 = 0x0000052Au, /* cpuss.dw1_tr_out[12] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT13|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT13 = 0x0000052Bu, /* cpuss.dw1_tr_out[13] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT14|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT14 = 0x0000052Cu, /* cpuss.dw1_tr_out[14] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT15|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT15 = 0x0000052Du, /* cpuss.dw1_tr_out[15] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT16|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT16 = 0x0000052Eu, /* cpuss.dw1_tr_out[16] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT17|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT17 = 0x0000052Fu, /* cpuss.dw1_tr_out[17] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT18|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT18 = 0x00000530u, /* cpuss.dw1_tr_out[18] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT19|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT19 = 0x00000531u, /* cpuss.dw1_tr_out[19] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT1|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT1 = 0x0000051Fu, /* cpuss.dw1_tr_out[1] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT20|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT20 = 0x00000532u, /* cpuss.dw1_tr_out[20] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT21|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT21 = 0x00000533u, /* cpuss.dw1_tr_out[21] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT22|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT22 = 0x00000534u, /* cpuss.dw1_tr_out[22] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT23|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT23 = 0x00000535u, /* cpuss.dw1_tr_out[23] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT24|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT24 = 0x00000536u, /* cpuss.dw1_tr_out[24] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT25|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT25 = 0x00000537u, /* cpuss.dw1_tr_out[25] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT26|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT26 = 0x00000538u, /* cpuss.dw1_tr_out[26] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT27|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT27 = 0x00000539u, /* cpuss.dw1_tr_out[27] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT28|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT28 = 0x0000053Au, /* cpuss.dw1_tr_out[28] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT2|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT2 = 0x00000520u, /* cpuss.dw1_tr_out[2] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT3|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT3 = 0x00000521u, /* cpuss.dw1_tr_out[3] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT4|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT4 = 0x00000522u, /* cpuss.dw1_tr_out[4] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT5|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT5 = 0x00000523u, /* cpuss.dw1_tr_out[5] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT6|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT6 = 0x00000524u, /* cpuss.dw1_tr_out[6] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT7|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT7 = 0x00000525u, /* cpuss.dw1_tr_out[7] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT8|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT8 = 0x00000526u, /* cpuss.dw1_tr_out[8] */
DECL|TRIG_IN_MUX_5_PDMA1_TR_OUT9|enumerator|TRIG_IN_MUX_5_PDMA1_TR_OUT9 = 0x00000527u, /* cpuss.dw1_tr_out[9] */
DECL|TRIG_IN_MUX_5_PDM_RX0|enumerator|TRIG_IN_MUX_5_PDM_RX0 = 0x000005D2u, /* audioss[0].tr_pdm_rx_req */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL0|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL0 = 0x0000059Fu, /* scb[0].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL10|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL10 = 0x000005BDu, /* scb[10].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL11|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL11 = 0x000005C0u, /* scb[11].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL12|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL12 = 0x000005C3u, /* scb[12].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL1|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL1 = 0x000005A2u, /* scb[1].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL2|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL2 = 0x000005A5u, /* scb[2].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL3|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL3 = 0x000005A8u, /* scb[3].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL4|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL4 = 0x000005ABu, /* scb[4].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL5|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL5 = 0x000005AEu, /* scb[5].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL6|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL6 = 0x000005B1u, /* scb[6].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL7|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL7 = 0x000005B4u, /* scb[7].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL8|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL8 = 0x000005B7u, /* scb[8].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_I2C_SCL9|enumerator|TRIG_IN_MUX_5_SCB_I2C_SCL9 = 0x000005BAu, /* scb[9].tr_i2c_scl_filtered */
DECL|TRIG_IN_MUX_5_SCB_RX0|enumerator|TRIG_IN_MUX_5_SCB_RX0 = 0x000005A1u, /* scb[0].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX10|enumerator|TRIG_IN_MUX_5_SCB_RX10 = 0x000005BFu, /* scb[10].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX11|enumerator|TRIG_IN_MUX_5_SCB_RX11 = 0x000005C2u, /* scb[11].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX12|enumerator|TRIG_IN_MUX_5_SCB_RX12 = 0x000005C5u, /* scb[12].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX1|enumerator|TRIG_IN_MUX_5_SCB_RX1 = 0x000005A4u, /* scb[1].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX2|enumerator|TRIG_IN_MUX_5_SCB_RX2 = 0x000005A7u, /* scb[2].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX3|enumerator|TRIG_IN_MUX_5_SCB_RX3 = 0x000005AAu, /* scb[3].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX4|enumerator|TRIG_IN_MUX_5_SCB_RX4 = 0x000005ADu, /* scb[4].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX5|enumerator|TRIG_IN_MUX_5_SCB_RX5 = 0x000005B0u, /* scb[5].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX6|enumerator|TRIG_IN_MUX_5_SCB_RX6 = 0x000005B3u, /* scb[6].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX7|enumerator|TRIG_IN_MUX_5_SCB_RX7 = 0x000005B6u, /* scb[7].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX8|enumerator|TRIG_IN_MUX_5_SCB_RX8 = 0x000005B9u, /* scb[8].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_RX9|enumerator|TRIG_IN_MUX_5_SCB_RX9 = 0x000005BCu, /* scb[9].tr_rx_req */
DECL|TRIG_IN_MUX_5_SCB_TX0|enumerator|TRIG_IN_MUX_5_SCB_TX0 = 0x000005A0u, /* scb[0].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX10|enumerator|TRIG_IN_MUX_5_SCB_TX10 = 0x000005BEu, /* scb[10].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX11|enumerator|TRIG_IN_MUX_5_SCB_TX11 = 0x000005C1u, /* scb[11].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX12|enumerator|TRIG_IN_MUX_5_SCB_TX12 = 0x000005C4u, /* scb[12].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX1|enumerator|TRIG_IN_MUX_5_SCB_TX1 = 0x000005A3u, /* scb[1].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX2|enumerator|TRIG_IN_MUX_5_SCB_TX2 = 0x000005A6u, /* scb[2].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX3|enumerator|TRIG_IN_MUX_5_SCB_TX3 = 0x000005A9u, /* scb[3].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX4|enumerator|TRIG_IN_MUX_5_SCB_TX4 = 0x000005ACu, /* scb[4].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX5|enumerator|TRIG_IN_MUX_5_SCB_TX5 = 0x000005AFu, /* scb[5].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX6|enumerator|TRIG_IN_MUX_5_SCB_TX6 = 0x000005B2u, /* scb[6].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX7|enumerator|TRIG_IN_MUX_5_SCB_TX7 = 0x000005B5u, /* scb[7].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX8|enumerator|TRIG_IN_MUX_5_SCB_TX8 = 0x000005B8u, /* scb[8].tr_tx_req */
DECL|TRIG_IN_MUX_5_SCB_TX9|enumerator|TRIG_IN_MUX_5_SCB_TX9 = 0x000005BBu, /* scb[9].tr_tx_req */
DECL|TRIG_IN_MUX_5_SMIF_RX|enumerator|TRIG_IN_MUX_5_SMIF_RX = 0x000005C7u, /* smif.tr_rx_req */
DECL|TRIG_IN_MUX_5_SMIF_TX|enumerator|TRIG_IN_MUX_5_SMIF_TX = 0x000005C6u, /* smif.tr_tx_req */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH0 = 0x0000053Cu, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH1 = 0x0000053Fu, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH2 = 0x00000542u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH3 = 0x00000545u, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH4 = 0x00000548u, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH5 = 0x0000054Bu, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH6 = 0x0000054Eu, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_COMPARE_MATCH7 = 0x00000551u, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW0 = 0x0000053Bu, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW1 = 0x0000053Eu, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW2 = 0x00000541u, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW3 = 0x00000544u, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW4 = 0x00000547u, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW5 = 0x0000054Au, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW6 = 0x0000054Du, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_OVERFLOW7 = 0x00000550u, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW0 = 0x0000053Du, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW1 = 0x00000540u, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW2 = 0x00000543u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW3 = 0x00000546u, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW4 = 0x00000549u, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW5 = 0x0000054Cu, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW6 = 0x0000054Fu, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_5_TCPWM0_TR_UNDERFLOW7 = 0x00000552u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH0 = 0x00000554u, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH10|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH10 = 0x00000572u, /* tcpwm[1].tr_compare_match[10] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH11|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH11 = 0x00000575u, /* tcpwm[1].tr_compare_match[11] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH12|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH12 = 0x00000578u, /* tcpwm[1].tr_compare_match[12] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH13|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH13 = 0x0000057Bu, /* tcpwm[1].tr_compare_match[13] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH14|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH14 = 0x0000057Eu, /* tcpwm[1].tr_compare_match[14] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH15|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH15 = 0x00000581u, /* tcpwm[1].tr_compare_match[15] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH16|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH16 = 0x00000584u, /* tcpwm[1].tr_compare_match[16] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH17|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH17 = 0x00000587u, /* tcpwm[1].tr_compare_match[17] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH18|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH18 = 0x0000058Au, /* tcpwm[1].tr_compare_match[18] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH19|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH19 = 0x0000058Du, /* tcpwm[1].tr_compare_match[19] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH1 = 0x00000557u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH20|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH20 = 0x00000590u, /* tcpwm[1].tr_compare_match[20] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH21|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH21 = 0x00000593u, /* tcpwm[1].tr_compare_match[21] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH22|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH22 = 0x00000596u, /* tcpwm[1].tr_compare_match[22] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH23|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH23 = 0x00000599u, /* tcpwm[1].tr_compare_match[23] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH2 = 0x0000055Au, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH3 = 0x0000055Du, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH4 = 0x00000560u, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH5 = 0x00000563u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH6 = 0x00000566u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH7 = 0x00000569u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH8|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH8 = 0x0000056Cu, /* tcpwm[1].tr_compare_match[8] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH9|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_COMPARE_MATCH9 = 0x0000056Fu, /* tcpwm[1].tr_compare_match[9] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW0 = 0x00000553u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW10|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW10 = 0x00000571u, /* tcpwm[1].tr_overflow[10] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW11|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW11 = 0x00000574u, /* tcpwm[1].tr_overflow[11] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW12|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW12 = 0x00000577u, /* tcpwm[1].tr_overflow[12] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW13|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW13 = 0x0000057Au, /* tcpwm[1].tr_overflow[13] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW14|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW14 = 0x0000057Du, /* tcpwm[1].tr_overflow[14] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW15|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW15 = 0x00000580u, /* tcpwm[1].tr_overflow[15] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW16|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW16 = 0x00000583u, /* tcpwm[1].tr_overflow[16] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW17|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW17 = 0x00000586u, /* tcpwm[1].tr_overflow[17] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW18|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW18 = 0x00000589u, /* tcpwm[1].tr_overflow[18] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW19|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW19 = 0x0000058Cu, /* tcpwm[1].tr_overflow[19] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW1 = 0x00000556u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW20|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW20 = 0x0000058Fu, /* tcpwm[1].tr_overflow[20] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW21|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW21 = 0x00000592u, /* tcpwm[1].tr_overflow[21] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW22|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW22 = 0x00000595u, /* tcpwm[1].tr_overflow[22] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW23|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW23 = 0x00000598u, /* tcpwm[1].tr_overflow[23] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW2 = 0x00000559u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW3 = 0x0000055Cu, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW4 = 0x0000055Fu, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW5 = 0x00000562u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW6 = 0x00000565u, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW7 = 0x00000568u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW8|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW8 = 0x0000056Bu, /* tcpwm[1].tr_overflow[8] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW9|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_OVERFLOW9 = 0x0000056Eu, /* tcpwm[1].tr_overflow[9] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW0 = 0x00000555u, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW10|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW10 = 0x00000573u, /* tcpwm[1].tr_underflow[10] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW11|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW11 = 0x00000576u, /* tcpwm[1].tr_underflow[11] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW12|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW12 = 0x00000579u, /* tcpwm[1].tr_underflow[12] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW13|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW13 = 0x0000057Cu, /* tcpwm[1].tr_underflow[13] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW14|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW14 = 0x0000057Fu, /* tcpwm[1].tr_underflow[14] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW15|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW15 = 0x00000582u, /* tcpwm[1].tr_underflow[15] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW16|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW16 = 0x00000585u, /* tcpwm[1].tr_underflow[16] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW17|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW17 = 0x00000588u, /* tcpwm[1].tr_underflow[17] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW18|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW18 = 0x0000058Bu, /* tcpwm[1].tr_underflow[18] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW19|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW19 = 0x0000058Eu, /* tcpwm[1].tr_underflow[19] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW1 = 0x00000558u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW20|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW20 = 0x00000591u, /* tcpwm[1].tr_underflow[20] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW21|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW21 = 0x00000594u, /* tcpwm[1].tr_underflow[21] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW22|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW22 = 0x00000597u, /* tcpwm[1].tr_underflow[22] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW23|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW23 = 0x0000059Au, /* tcpwm[1].tr_underflow[23] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW2 = 0x0000055Bu, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW3 = 0x0000055Eu, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW4 = 0x00000561u, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW5 = 0x00000564u, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW6 = 0x00000567u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW7 = 0x0000056Au, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW8|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW8 = 0x0000056Du, /* tcpwm[1].tr_underflow[8] */
DECL|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW9|enumerator|TRIG_IN_MUX_5_TCPWM1_TR_UNDERFLOW9 = 0x00000570u, /* tcpwm[1].tr_underflow[9] */
DECL|TRIG_IN_MUX_5_USB_DMA0|enumerator|TRIG_IN_MUX_5_USB_DMA0 = 0x000005C8u, /* usb.dma_req[0] */
DECL|TRIG_IN_MUX_5_USB_DMA1|enumerator|TRIG_IN_MUX_5_USB_DMA1 = 0x000005C9u, /* usb.dma_req[1] */
DECL|TRIG_IN_MUX_5_USB_DMA2|enumerator|TRIG_IN_MUX_5_USB_DMA2 = 0x000005CAu, /* usb.dma_req[2] */
DECL|TRIG_IN_MUX_5_USB_DMA3|enumerator|TRIG_IN_MUX_5_USB_DMA3 = 0x000005CBu, /* usb.dma_req[3] */
DECL|TRIG_IN_MUX_5_USB_DMA4|enumerator|TRIG_IN_MUX_5_USB_DMA4 = 0x000005CCu, /* usb.dma_req[4] */
DECL|TRIG_IN_MUX_5_USB_DMA5|enumerator|TRIG_IN_MUX_5_USB_DMA5 = 0x000005CDu, /* usb.dma_req[5] */
DECL|TRIG_IN_MUX_5_USB_DMA6|enumerator|TRIG_IN_MUX_5_USB_DMA6 = 0x000005CEu, /* usb.dma_req[6] */
DECL|TRIG_IN_MUX_5_USB_DMA7|enumerator|TRIG_IN_MUX_5_USB_DMA7 = 0x000005CFu, /* usb.dma_req[7] */
DECL|TRIG_IN_MUX_6_SMIF_RX|enumerator|TRIG_IN_MUX_6_SMIF_RX = 0x0000061Au /* smif.tr_rx_req */
DECL|TRIG_IN_MUX_6_SMIF_TX|enumerator|TRIG_IN_MUX_6_SMIF_TX = 0x00000619u, /* smif.tr_tx_req */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH0 = 0x00000602u, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH1 = 0x00000605u, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH2 = 0x00000608u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH3 = 0x0000060Bu, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH4 = 0x0000060Eu, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH5 = 0x00000611u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH6 = 0x00000614u, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_COMPARE_MATCH7 = 0x00000617u, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW0 = 0x00000601u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW1 = 0x00000604u, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW2 = 0x00000607u, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW3 = 0x0000060Au, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW4 = 0x0000060Du, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW5 = 0x00000610u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW6 = 0x00000613u, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_OVERFLOW7 = 0x00000616u, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW0 = 0x00000603u, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW1 = 0x00000606u, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW2 = 0x00000609u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW3 = 0x0000060Cu, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW4 = 0x0000060Fu, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW5 = 0x00000612u, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW6 = 0x00000615u, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_6_TCPWM1_TR_UNDERFLOW7 = 0x00000618u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_7_CTI_TR_OUT0|enumerator|TRIG_IN_MUX_7_CTI_TR_OUT0 = 0x00000701u, /* cpuss.cti_tr_out[0] */
DECL|TRIG_IN_MUX_7_CTI_TR_OUT1|enumerator|TRIG_IN_MUX_7_CTI_TR_OUT1 = 0x00000702u /* cpuss.cti_tr_out[1] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT0 = 0x00000861u, /* peri.tr_io_input[0] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT10 = 0x0000086Bu, /* peri.tr_io_input[10] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT11 = 0x0000086Cu, /* peri.tr_io_input[11] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT12 = 0x0000086Du, /* peri.tr_io_input[12] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT13 = 0x0000086Eu, /* peri.tr_io_input[13] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT14|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT14 = 0x0000086Fu, /* peri.tr_io_input[14] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT15|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT15 = 0x00000870u, /* peri.tr_io_input[15] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT16|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT16 = 0x00000871u, /* peri.tr_io_input[16] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT17|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT17 = 0x00000872u, /* peri.tr_io_input[17] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT18|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT18 = 0x00000873u, /* peri.tr_io_input[18] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT19|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT19 = 0x00000874u, /* peri.tr_io_input[19] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT1 = 0x00000862u, /* peri.tr_io_input[1] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT20|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT20 = 0x00000875u, /* peri.tr_io_input[20] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT21|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT21 = 0x00000876u, /* peri.tr_io_input[21] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT22|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT22 = 0x00000877u, /* peri.tr_io_input[22] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT23|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT23 = 0x00000878u, /* peri.tr_io_input[23] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT24|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT24 = 0x00000879u, /* peri.tr_io_input[24] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT25|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT25 = 0x0000087Au, /* peri.tr_io_input[25] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT26|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT26 = 0x0000087Bu, /* peri.tr_io_input[26] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT27|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT27 = 0x0000087Cu, /* peri.tr_io_input[27] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT2 = 0x00000863u, /* peri.tr_io_input[2] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT3 = 0x00000864u, /* peri.tr_io_input[3] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT4 = 0x00000865u, /* peri.tr_io_input[4] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT5 = 0x00000866u, /* peri.tr_io_input[5] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT6 = 0x00000867u, /* peri.tr_io_input[6] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT7 = 0x00000868u, /* peri.tr_io_input[7] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT8 = 0x00000869u, /* peri.tr_io_input[8] */
DECL|TRIG_IN_MUX_8_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_8_HSIOM_TR_OUT9 = 0x0000086Au, /* peri.tr_io_input[9] */
DECL|TRIG_IN_MUX_8_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_8_LPCOMP_DSI_COMP0 = 0x0000087Du, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_8_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_8_LPCOMP_DSI_COMP1 = 0x0000087Eu /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH0 = 0x00000802u, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH1 = 0x00000805u, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH2 = 0x00000808u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH3 = 0x0000080Bu, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH4 = 0x0000080Eu, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH5 = 0x00000811u, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH6 = 0x00000814u, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_COMPARE_MATCH7 = 0x00000817u, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW0 = 0x00000801u, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW1 = 0x00000804u, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW2 = 0x00000807u, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW3 = 0x0000080Au, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW4 = 0x0000080Du, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW5 = 0x00000810u, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW6 = 0x00000813u, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_OVERFLOW7 = 0x00000816u, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW0 = 0x00000803u, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW1 = 0x00000806u, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW2 = 0x00000809u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW3 = 0x0000080Cu, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW4 = 0x0000080Fu, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW5 = 0x00000812u, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW6 = 0x00000815u, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_8_TCPWM0_TR_UNDERFLOW7 = 0x00000818u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH0 = 0x0000081Au, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH10|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH10 = 0x00000838u, /* tcpwm[1].tr_compare_match[10] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH11|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH11 = 0x0000083Bu, /* tcpwm[1].tr_compare_match[11] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH12|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH12 = 0x0000083Eu, /* tcpwm[1].tr_compare_match[12] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH13|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH13 = 0x00000841u, /* tcpwm[1].tr_compare_match[13] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH14|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH14 = 0x00000844u, /* tcpwm[1].tr_compare_match[14] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH15|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH15 = 0x00000847u, /* tcpwm[1].tr_compare_match[15] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH16|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH16 = 0x0000084Au, /* tcpwm[1].tr_compare_match[16] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH17|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH17 = 0x0000084Du, /* tcpwm[1].tr_compare_match[17] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH18|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH18 = 0x00000850u, /* tcpwm[1].tr_compare_match[18] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH19|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH19 = 0x00000853u, /* tcpwm[1].tr_compare_match[19] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH1 = 0x0000081Du, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH20|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH20 = 0x00000856u, /* tcpwm[1].tr_compare_match[20] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH21|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH21 = 0x00000859u, /* tcpwm[1].tr_compare_match[21] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH22|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH22 = 0x0000085Cu, /* tcpwm[1].tr_compare_match[22] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH23|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH23 = 0x0000085Fu, /* tcpwm[1].tr_compare_match[23] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH2 = 0x00000820u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH3 = 0x00000823u, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH4 = 0x00000826u, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH5 = 0x00000829u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH6 = 0x0000082Cu, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH7 = 0x0000082Fu, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH8|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH8 = 0x00000832u, /* tcpwm[1].tr_compare_match[8] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH9|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_COMPARE_MATCH9 = 0x00000835u, /* tcpwm[1].tr_compare_match[9] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW0 = 0x00000819u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW10|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW10 = 0x00000837u, /* tcpwm[1].tr_overflow[10] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW11|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW11 = 0x0000083Au, /* tcpwm[1].tr_overflow[11] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW12|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW12 = 0x0000083Du, /* tcpwm[1].tr_overflow[12] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW13|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW13 = 0x00000840u, /* tcpwm[1].tr_overflow[13] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW14|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW14 = 0x00000843u, /* tcpwm[1].tr_overflow[14] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW15|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW15 = 0x00000846u, /* tcpwm[1].tr_overflow[15] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW16|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW16 = 0x00000849u, /* tcpwm[1].tr_overflow[16] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW17|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW17 = 0x0000084Cu, /* tcpwm[1].tr_overflow[17] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW18|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW18 = 0x0000084Fu, /* tcpwm[1].tr_overflow[18] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW19|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW19 = 0x00000852u, /* tcpwm[1].tr_overflow[19] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW1 = 0x0000081Cu, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW20|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW20 = 0x00000855u, /* tcpwm[1].tr_overflow[20] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW21|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW21 = 0x00000858u, /* tcpwm[1].tr_overflow[21] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW22|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW22 = 0x0000085Bu, /* tcpwm[1].tr_overflow[22] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW23|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW23 = 0x0000085Eu, /* tcpwm[1].tr_overflow[23] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW2 = 0x0000081Fu, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW3 = 0x00000822u, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW4 = 0x00000825u, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW5 = 0x00000828u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW6 = 0x0000082Bu, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW7 = 0x0000082Eu, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW8|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW8 = 0x00000831u, /* tcpwm[1].tr_overflow[8] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW9|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_OVERFLOW9 = 0x00000834u, /* tcpwm[1].tr_overflow[9] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW0 = 0x0000081Bu, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW10|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW10 = 0x00000839u, /* tcpwm[1].tr_underflow[10] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW11|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW11 = 0x0000083Cu, /* tcpwm[1].tr_underflow[11] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW12|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW12 = 0x0000083Fu, /* tcpwm[1].tr_underflow[12] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW13|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW13 = 0x00000842u, /* tcpwm[1].tr_underflow[13] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW14|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW14 = 0x00000845u, /* tcpwm[1].tr_underflow[14] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW15|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW15 = 0x00000848u, /* tcpwm[1].tr_underflow[15] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW16|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW16 = 0x0000084Bu, /* tcpwm[1].tr_underflow[16] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW17|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW17 = 0x0000084Eu, /* tcpwm[1].tr_underflow[17] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW18|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW18 = 0x00000851u, /* tcpwm[1].tr_underflow[18] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW19|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW19 = 0x00000854u, /* tcpwm[1].tr_underflow[19] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW1 = 0x0000081Eu, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW20|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW20 = 0x00000857u, /* tcpwm[1].tr_underflow[20] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW21|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW21 = 0x0000085Au, /* tcpwm[1].tr_underflow[21] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW22|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW22 = 0x0000085Du, /* tcpwm[1].tr_underflow[22] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW23|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW23 = 0x00000860u, /* tcpwm[1].tr_underflow[23] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW2 = 0x00000821u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW3 = 0x00000824u, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW4 = 0x00000827u, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW5 = 0x0000082Au, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW6 = 0x0000082Du, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW7 = 0x00000830u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW8|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW8 = 0x00000833u, /* tcpwm[1].tr_underflow[8] */
DECL|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW9|enumerator|TRIG_IN_MUX_8_TCPWM1_TR_UNDERFLOW9 = 0x00000836u, /* tcpwm[1].tr_underflow[9] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT0|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT0 = 0x00000961u, /* peri.tr_io_input[0] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT10|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT10 = 0x0000096Bu, /* peri.tr_io_input[10] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT11|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT11 = 0x0000096Cu, /* peri.tr_io_input[11] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT12|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT12 = 0x0000096Du, /* peri.tr_io_input[12] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT13|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT13 = 0x0000096Eu, /* peri.tr_io_input[13] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT14|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT14 = 0x0000096Fu, /* peri.tr_io_input[14] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT15|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT15 = 0x00000970u, /* peri.tr_io_input[15] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT16|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT16 = 0x00000971u, /* peri.tr_io_input[16] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT17|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT17 = 0x00000972u, /* peri.tr_io_input[17] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT18|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT18 = 0x00000973u, /* peri.tr_io_input[18] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT19|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT19 = 0x00000974u, /* peri.tr_io_input[19] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT1|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT1 = 0x00000962u, /* peri.tr_io_input[1] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT20|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT20 = 0x00000975u, /* peri.tr_io_input[20] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT21|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT21 = 0x00000976u, /* peri.tr_io_input[21] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT22|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT22 = 0x00000977u, /* peri.tr_io_input[22] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT23|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT23 = 0x00000978u, /* peri.tr_io_input[23] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT24|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT24 = 0x00000979u, /* peri.tr_io_input[24] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT25|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT25 = 0x0000097Au, /* peri.tr_io_input[25] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT26|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT26 = 0x0000097Bu, /* peri.tr_io_input[26] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT27|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT27 = 0x0000097Cu, /* peri.tr_io_input[27] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT2|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT2 = 0x00000963u, /* peri.tr_io_input[2] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT3|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT3 = 0x00000964u, /* peri.tr_io_input[3] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT4|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT4 = 0x00000965u, /* peri.tr_io_input[4] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT5|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT5 = 0x00000966u, /* peri.tr_io_input[5] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT6|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT6 = 0x00000967u, /* peri.tr_io_input[6] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT7|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT7 = 0x00000968u, /* peri.tr_io_input[7] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT8|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT8 = 0x00000969u, /* peri.tr_io_input[8] */
DECL|TRIG_IN_MUX_9_HSIOM_TR_OUT9|enumerator|TRIG_IN_MUX_9_HSIOM_TR_OUT9 = 0x0000096Au, /* peri.tr_io_input[9] */
DECL|TRIG_IN_MUX_9_LPCOMP_DSI_COMP0|enumerator|TRIG_IN_MUX_9_LPCOMP_DSI_COMP0 = 0x0000097Du, /* lpcomp.dsi_comp0 */
DECL|TRIG_IN_MUX_9_LPCOMP_DSI_COMP1|enumerator|TRIG_IN_MUX_9_LPCOMP_DSI_COMP1 = 0x0000097Eu /* lpcomp.dsi_comp1 */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH0 = 0x00000902u, /* tcpwm[0].tr_compare_match[0] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH1 = 0x00000905u, /* tcpwm[0].tr_compare_match[1] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH2 = 0x00000908u, /* tcpwm[0].tr_compare_match[2] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH3 = 0x0000090Bu, /* tcpwm[0].tr_compare_match[3] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH4 = 0x0000090Eu, /* tcpwm[0].tr_compare_match[4] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH5 = 0x00000911u, /* tcpwm[0].tr_compare_match[5] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH6 = 0x00000914u, /* tcpwm[0].tr_compare_match[6] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_COMPARE_MATCH7 = 0x00000917u, /* tcpwm[0].tr_compare_match[7] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW0 = 0x00000901u, /* tcpwm[0].tr_overflow[0] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW1 = 0x00000904u, /* tcpwm[0].tr_overflow[1] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW2 = 0x00000907u, /* tcpwm[0].tr_overflow[2] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW3 = 0x0000090Au, /* tcpwm[0].tr_overflow[3] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW4 = 0x0000090Du, /* tcpwm[0].tr_overflow[4] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW5 = 0x00000910u, /* tcpwm[0].tr_overflow[5] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW6 = 0x00000913u, /* tcpwm[0].tr_overflow[6] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_OVERFLOW7 = 0x00000916u, /* tcpwm[0].tr_overflow[7] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW0 = 0x00000903u, /* tcpwm[0].tr_underflow[0] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW1 = 0x00000906u, /* tcpwm[0].tr_underflow[1] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW2 = 0x00000909u, /* tcpwm[0].tr_underflow[2] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW3 = 0x0000090Cu, /* tcpwm[0].tr_underflow[3] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW4 = 0x0000090Fu, /* tcpwm[0].tr_underflow[4] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW5 = 0x00000912u, /* tcpwm[0].tr_underflow[5] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW6 = 0x00000915u, /* tcpwm[0].tr_underflow[6] */
DECL|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_9_TCPWM0_TR_UNDERFLOW7 = 0x00000918u, /* tcpwm[0].tr_underflow[7] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH0|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH0 = 0x0000091Au, /* tcpwm[1].tr_compare_match[0] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH10|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH10 = 0x00000938u, /* tcpwm[1].tr_compare_match[10] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH11|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH11 = 0x0000093Bu, /* tcpwm[1].tr_compare_match[11] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH12|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH12 = 0x0000093Eu, /* tcpwm[1].tr_compare_match[12] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH13|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH13 = 0x00000941u, /* tcpwm[1].tr_compare_match[13] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH14|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH14 = 0x00000944u, /* tcpwm[1].tr_compare_match[14] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH15|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH15 = 0x00000947u, /* tcpwm[1].tr_compare_match[15] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH16|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH16 = 0x0000094Au, /* tcpwm[1].tr_compare_match[16] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH17|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH17 = 0x0000094Du, /* tcpwm[1].tr_compare_match[17] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH18|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH18 = 0x00000950u, /* tcpwm[1].tr_compare_match[18] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH19|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH19 = 0x00000953u, /* tcpwm[1].tr_compare_match[19] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH1|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH1 = 0x0000091Du, /* tcpwm[1].tr_compare_match[1] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH20|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH20 = 0x00000956u, /* tcpwm[1].tr_compare_match[20] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH21|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH21 = 0x00000959u, /* tcpwm[1].tr_compare_match[21] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH22|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH22 = 0x0000095Cu, /* tcpwm[1].tr_compare_match[22] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH23|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH23 = 0x0000095Fu, /* tcpwm[1].tr_compare_match[23] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH2|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH2 = 0x00000920u, /* tcpwm[1].tr_compare_match[2] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH3|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH3 = 0x00000923u, /* tcpwm[1].tr_compare_match[3] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH4|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH4 = 0x00000926u, /* tcpwm[1].tr_compare_match[4] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH5|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH5 = 0x00000929u, /* tcpwm[1].tr_compare_match[5] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH6|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH6 = 0x0000092Cu, /* tcpwm[1].tr_compare_match[6] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH7|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH7 = 0x0000092Fu, /* tcpwm[1].tr_compare_match[7] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH8|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH8 = 0x00000932u, /* tcpwm[1].tr_compare_match[8] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH9|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_COMPARE_MATCH9 = 0x00000935u, /* tcpwm[1].tr_compare_match[9] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW0|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW0 = 0x00000919u, /* tcpwm[1].tr_overflow[0] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW10|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW10 = 0x00000937u, /* tcpwm[1].tr_overflow[10] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW11|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW11 = 0x0000093Au, /* tcpwm[1].tr_overflow[11] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW12|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW12 = 0x0000093Du, /* tcpwm[1].tr_overflow[12] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW13|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW13 = 0x00000940u, /* tcpwm[1].tr_overflow[13] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW14|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW14 = 0x00000943u, /* tcpwm[1].tr_overflow[14] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW15|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW15 = 0x00000946u, /* tcpwm[1].tr_overflow[15] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW16|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW16 = 0x00000949u, /* tcpwm[1].tr_overflow[16] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW17|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW17 = 0x0000094Cu, /* tcpwm[1].tr_overflow[17] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW18|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW18 = 0x0000094Fu, /* tcpwm[1].tr_overflow[18] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW19|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW19 = 0x00000952u, /* tcpwm[1].tr_overflow[19] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW1|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW1 = 0x0000091Cu, /* tcpwm[1].tr_overflow[1] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW20|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW20 = 0x00000955u, /* tcpwm[1].tr_overflow[20] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW21|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW21 = 0x00000958u, /* tcpwm[1].tr_overflow[21] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW22|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW22 = 0x0000095Bu, /* tcpwm[1].tr_overflow[22] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW23|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW23 = 0x0000095Eu, /* tcpwm[1].tr_overflow[23] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW2|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW2 = 0x0000091Fu, /* tcpwm[1].tr_overflow[2] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW3|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW3 = 0x00000922u, /* tcpwm[1].tr_overflow[3] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW4|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW4 = 0x00000925u, /* tcpwm[1].tr_overflow[4] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW5|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW5 = 0x00000928u, /* tcpwm[1].tr_overflow[5] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW6|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW6 = 0x0000092Bu, /* tcpwm[1].tr_overflow[6] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW7|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW7 = 0x0000092Eu, /* tcpwm[1].tr_overflow[7] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW8|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW8 = 0x00000931u, /* tcpwm[1].tr_overflow[8] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW9|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_OVERFLOW9 = 0x00000934u, /* tcpwm[1].tr_overflow[9] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW0|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW0 = 0x0000091Bu, /* tcpwm[1].tr_underflow[0] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW10|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW10 = 0x00000939u, /* tcpwm[1].tr_underflow[10] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW11|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW11 = 0x0000093Cu, /* tcpwm[1].tr_underflow[11] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW12|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW12 = 0x0000093Fu, /* tcpwm[1].tr_underflow[12] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW13|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW13 = 0x00000942u, /* tcpwm[1].tr_underflow[13] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW14|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW14 = 0x00000945u, /* tcpwm[1].tr_underflow[14] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW15|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW15 = 0x00000948u, /* tcpwm[1].tr_underflow[15] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW16|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW16 = 0x0000094Bu, /* tcpwm[1].tr_underflow[16] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW17|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW17 = 0x0000094Eu, /* tcpwm[1].tr_underflow[17] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW18|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW18 = 0x00000951u, /* tcpwm[1].tr_underflow[18] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW19|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW19 = 0x00000954u, /* tcpwm[1].tr_underflow[19] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW1|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW1 = 0x0000091Eu, /* tcpwm[1].tr_underflow[1] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW20|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW20 = 0x00000957u, /* tcpwm[1].tr_underflow[20] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW21|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW21 = 0x0000095Au, /* tcpwm[1].tr_underflow[21] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW22|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW22 = 0x0000095Du, /* tcpwm[1].tr_underflow[22] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW23|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW23 = 0x00000960u, /* tcpwm[1].tr_underflow[23] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW2|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW2 = 0x00000921u, /* tcpwm[1].tr_underflow[2] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW3|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW3 = 0x00000924u, /* tcpwm[1].tr_underflow[3] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW4|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW4 = 0x00000927u, /* tcpwm[1].tr_underflow[4] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW5|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW5 = 0x0000092Au, /* tcpwm[1].tr_underflow[5] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW6|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW6 = 0x0000092Du, /* tcpwm[1].tr_underflow[6] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW7|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW7 = 0x00000930u, /* tcpwm[1].tr_underflow[7] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW8|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW8 = 0x00000933u, /* tcpwm[1].tr_underflow[8] */
DECL|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW9|enumerator|TRIG_IN_MUX_9_TCPWM1_TR_UNDERFLOW9 = 0x00000936u, /* tcpwm[1].tr_underflow[9] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA00|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA00 = 0x40001001u, /* cpuss.dw0_tr_in[17] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA01|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA01 = 0x40001003u, /* cpuss.dw0_tr_in[19] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA02|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA02 = 0x40001005u, /* cpuss.dw0_tr_in[21] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA03|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA03 = 0x40001007u, /* cpuss.dw0_tr_in[23] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA04|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA04 = 0x40001009u, /* cpuss.dw0_tr_in[25] */
DECL|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA05|enumerator|TRIG_OUT_1TO1_0_SCB_RX_TO_PDMA05 = 0x4000100Bu /* cpuss.dw0_tr_in[27] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA00|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA00 = 0x40001000u, /* cpuss.dw0_tr_in[16] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA01|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA01 = 0x40001002u, /* cpuss.dw0_tr_in[18] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA02|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA02 = 0x40001004u, /* cpuss.dw0_tr_in[20] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA03|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA03 = 0x40001006u, /* cpuss.dw0_tr_in[22] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA04|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA04 = 0x40001008u, /* cpuss.dw0_tr_in[24] */
DECL|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA05|enumerator|TRIG_OUT_1TO1_0_SCB_TX_TO_PDMA05 = 0x4000100Au, /* cpuss.dw0_tr_in[26] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA110|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA110 = 0x40001109u, /* cpuss.dw1_tr_in[17] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA111|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA111 = 0x4000110Bu, /* cpuss.dw1_tr_in[19] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA112|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA112 = 0x4000110Du /* cpuss.dw1_tr_in[21] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA16|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA16 = 0x40001101u, /* cpuss.dw1_tr_in[9] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA17|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA17 = 0x40001103u, /* cpuss.dw1_tr_in[11] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA18|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA18 = 0x40001105u, /* cpuss.dw1_tr_in[13] */
DECL|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA19|enumerator|TRIG_OUT_1TO1_1_SCB_RX_TO_PDMA19 = 0x40001107u, /* cpuss.dw1_tr_in[15] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA110|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA110 = 0x40001108u, /* cpuss.dw1_tr_in[16] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA111|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA111 = 0x4000110Au, /* cpuss.dw1_tr_in[18] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA112|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA112 = 0x4000110Cu, /* cpuss.dw1_tr_in[20] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA16|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA16 = 0x40001100u, /* cpuss.dw1_tr_in[8] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA17|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA17 = 0x40001102u, /* cpuss.dw1_tr_in[10] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA18|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA18 = 0x40001104u, /* cpuss.dw1_tr_in[12] */
DECL|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA19|enumerator|TRIG_OUT_1TO1_1_SCB_TX_TO_PDMA19 = 0x40001106u, /* cpuss.dw1_tr_in[14] */
DECL|TRIG_OUT_1TO1_2_PASS_SAR_DONE_TO_PDMA0|enumerator|TRIG_OUT_1TO1_2_PASS_SAR_DONE_TO_PDMA0 = 0x40001200u /* cpuss.dw0_tr_in[28] */
DECL|TRIG_OUT_1TO1_3_SMIF_RX_TO_PDMA1|enumerator|TRIG_OUT_1TO1_3_SMIF_RX_TO_PDMA1 = 0x40001301u /* cpuss.dw1_tr_in[23] */
DECL|TRIG_OUT_1TO1_3_SMIF_TX_TO_PDMA1|enumerator|TRIG_OUT_1TO1_3_SMIF_TX_TO_PDMA1 = 0x40001300u, /* cpuss.dw1_tr_in[22] */
DECL|TRIG_OUT_1TO1_4_I2S_RX_TO_PDMA10|enumerator|TRIG_OUT_1TO1_4_I2S_RX_TO_PDMA10 = 0x40001401u, /* cpuss.dw1_tr_in[25] */
DECL|TRIG_OUT_1TO1_4_I2S_RX_TO_PDMA11|enumerator|TRIG_OUT_1TO1_4_I2S_RX_TO_PDMA11 = 0x40001404u /* cpuss.dw1_tr_in[28] */
DECL|TRIG_OUT_1TO1_4_I2S_TX_TO_PDMA10|enumerator|TRIG_OUT_1TO1_4_I2S_TX_TO_PDMA10 = 0x40001400u, /* cpuss.dw1_tr_in[24] */
DECL|TRIG_OUT_1TO1_4_I2S_TX_TO_PDMA11|enumerator|TRIG_OUT_1TO1_4_I2S_TX_TO_PDMA11 = 0x40001403u, /* cpuss.dw1_tr_in[27] */
DECL|TRIG_OUT_1TO1_4_PDM_RX_TO_PDMA10|enumerator|TRIG_OUT_1TO1_4_PDM_RX_TO_PDMA10 = 0x40001402u, /* cpuss.dw1_tr_in[26] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA00|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA00 = 0x40001500u, /* cpuss.dw0_tr_in[8] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA01|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA01 = 0x40001501u, /* cpuss.dw0_tr_in[9] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA02|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA02 = 0x40001502u, /* cpuss.dw0_tr_in[10] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA03|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA03 = 0x40001503u, /* cpuss.dw0_tr_in[11] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA04|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA04 = 0x40001504u, /* cpuss.dw0_tr_in[12] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA05|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA05 = 0x40001505u, /* cpuss.dw0_tr_in[13] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA06|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA06 = 0x40001506u, /* cpuss.dw0_tr_in[14] */
DECL|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA07|enumerator|TRIG_OUT_1TO1_5_USB_DMA_TO_PDMA07 = 0x40001507u /* cpuss.dw0_tr_in[15] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK0|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK0 = 0x40001600u, /* usb.dma_burstend[0] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK1|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK1 = 0x40001601u, /* usb.dma_burstend[1] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK2|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK2 = 0x40001602u, /* usb.dma_burstend[2] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK3|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK3 = 0x40001603u, /* usb.dma_burstend[3] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK4|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK4 = 0x40001604u, /* usb.dma_burstend[4] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK5|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK5 = 0x40001605u, /* usb.dma_burstend[5] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK6|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK6 = 0x40001606u, /* usb.dma_burstend[6] */
DECL|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK7|enumerator|TRIG_OUT_1TO1_6_PDMA0_TO_USB_ACK7 = 0x40001607u /* usb.dma_burstend[7] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN0|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN0 = 0x40000000u, /* cpuss.dw0_tr_in[0] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN1|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN1 = 0x40000001u, /* cpuss.dw0_tr_in[1] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN2|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN2 = 0x40000002u, /* cpuss.dw0_tr_in[2] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN3|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN3 = 0x40000003u, /* cpuss.dw0_tr_in[3] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN4|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN4 = 0x40000004u, /* cpuss.dw0_tr_in[4] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN5|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN5 = 0x40000005u, /* cpuss.dw0_tr_in[5] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN6|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN6 = 0x40000006u, /* cpuss.dw0_tr_in[6] */
DECL|TRIG_OUT_MUX_0_PDMA0_TR_IN7|enumerator|TRIG_OUT_MUX_0_PDMA0_TR_IN7 = 0x40000007u /* cpuss.dw0_tr_in[7] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN0|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN0 = 0x40000100u, /* cpuss.dw1_tr_in[0] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN1|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN1 = 0x40000101u, /* cpuss.dw1_tr_in[1] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN2|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN2 = 0x40000102u, /* cpuss.dw1_tr_in[2] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN3|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN3 = 0x40000103u, /* cpuss.dw1_tr_in[3] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN4|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN4 = 0x40000104u, /* cpuss.dw1_tr_in[4] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN5|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN5 = 0x40000105u, /* cpuss.dw1_tr_in[5] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN6|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN6 = 0x40000106u, /* cpuss.dw1_tr_in[6] */
DECL|TRIG_OUT_MUX_1_PDMA1_TR_IN7|enumerator|TRIG_OUT_MUX_1_PDMA1_TR_IN7 = 0x40000107u /* cpuss.dw1_tr_in[7] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN0|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN0 = 0x40000200u, /* tcpwm[0].tr_in[0] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN10|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN10 = 0x4000020Au, /* tcpwm[0].tr_in[10] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN11|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN11 = 0x4000020Bu, /* tcpwm[0].tr_in[11] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN12|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN12 = 0x4000020Cu, /* tcpwm[0].tr_in[12] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN13|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN13 = 0x4000020Du /* tcpwm[0].tr_in[13] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN1|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN1 = 0x40000201u, /* tcpwm[0].tr_in[1] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN2|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN2 = 0x40000202u, /* tcpwm[0].tr_in[2] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN3|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN3 = 0x40000203u, /* tcpwm[0].tr_in[3] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN4|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN4 = 0x40000204u, /* tcpwm[0].tr_in[4] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN5|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN5 = 0x40000205u, /* tcpwm[0].tr_in[5] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN6|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN6 = 0x40000206u, /* tcpwm[0].tr_in[6] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN7|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN7 = 0x40000207u, /* tcpwm[0].tr_in[7] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN8|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN8 = 0x40000208u, /* tcpwm[0].tr_in[8] */
DECL|TRIG_OUT_MUX_2_TCPWM0_TR_IN9|enumerator|TRIG_OUT_MUX_2_TCPWM0_TR_IN9 = 0x40000209u, /* tcpwm[0].tr_in[9] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN0|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN0 = 0x40000300u, /* tcpwm[1].tr_in[0] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN10|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN10 = 0x4000030Au, /* tcpwm[1].tr_in[10] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN11|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN11 = 0x4000030Bu, /* tcpwm[1].tr_in[11] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN12|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN12 = 0x4000030Cu, /* tcpwm[1].tr_in[12] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN13|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN13 = 0x4000030Du /* tcpwm[1].tr_in[13] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN1|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN1 = 0x40000301u, /* tcpwm[1].tr_in[1] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN2|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN2 = 0x40000302u, /* tcpwm[1].tr_in[2] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN3|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN3 = 0x40000303u, /* tcpwm[1].tr_in[3] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN4|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN4 = 0x40000304u, /* tcpwm[1].tr_in[4] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN5|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN5 = 0x40000305u, /* tcpwm[1].tr_in[5] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN6|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN6 = 0x40000306u, /* tcpwm[1].tr_in[6] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN7|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN7 = 0x40000307u, /* tcpwm[1].tr_in[7] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN8|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN8 = 0x40000308u, /* tcpwm[1].tr_in[8] */
DECL|TRIG_OUT_MUX_3_TCPWM1_TR_IN9|enumerator|TRIG_OUT_MUX_3_TCPWM1_TR_IN9 = 0x40000309u, /* tcpwm[1].tr_in[9] */
DECL|TRIG_OUT_MUX_4_HSIOM_TR_IO_OUTPUT0|enumerator|TRIG_OUT_MUX_4_HSIOM_TR_IO_OUTPUT0 = 0x40000400u, /* peri.tr_io_output[0] */
DECL|TRIG_OUT_MUX_4_HSIOM_TR_IO_OUTPUT1|enumerator|TRIG_OUT_MUX_4_HSIOM_TR_IO_OUTPUT1 = 0x40000401u /* peri.tr_io_output[1] */
DECL|TRIG_OUT_MUX_5_CPUSS_CTI_TR_IN0|enumerator|TRIG_OUT_MUX_5_CPUSS_CTI_TR_IN0 = 0x40000500u, /* cpuss.cti_tr_in[0] */
DECL|TRIG_OUT_MUX_5_CPUSS_CTI_TR_IN1|enumerator|TRIG_OUT_MUX_5_CPUSS_CTI_TR_IN1 = 0x40000501u, /* cpuss.cti_tr_in[1] */
DECL|TRIG_OUT_MUX_5_PROFILE_TR_START|enumerator|TRIG_OUT_MUX_5_PROFILE_TR_START = 0x40000502u, /* profile.tr_start */
DECL|TRIG_OUT_MUX_5_PROFILE_TR_STOP|enumerator|TRIG_OUT_MUX_5_PROFILE_TR_STOP = 0x40000503u /* profile.tr_stop */
DECL|TRIG_OUT_MUX_6_MDMA_TR_IN0|enumerator|TRIG_OUT_MUX_6_MDMA_TR_IN0 = 0x40000600u, /* cpuss.dmac_tr_in[0] */
DECL|TRIG_OUT_MUX_6_MDMA_TR_IN1|enumerator|TRIG_OUT_MUX_6_MDMA_TR_IN1 = 0x40000601u, /* cpuss.dmac_tr_in[1] */
DECL|TRIG_OUT_MUX_6_MDMA_TR_IN2|enumerator|TRIG_OUT_MUX_6_MDMA_TR_IN2 = 0x40000602u, /* cpuss.dmac_tr_in[2] */
DECL|TRIG_OUT_MUX_6_MDMA_TR_IN3|enumerator|TRIG_OUT_MUX_6_MDMA_TR_IN3 = 0x40000603u /* cpuss.dmac_tr_in[3] */
DECL|TRIG_OUT_MUX_7_DEBUG_FREEZE_TR_IN|enumerator|TRIG_OUT_MUX_7_DEBUG_FREEZE_TR_IN = 0x40000700u /* peri.tr_dbg_freeze */
DECL|TRIG_OUT_MUX_8_CSD_DSI_START|enumerator|TRIG_OUT_MUX_8_CSD_DSI_START = 0x40000800u /* csd.dsi_start */
DECL|TRIG_OUT_MUX_9_PASS_TR_SAR_IN|enumerator|TRIG_OUT_MUX_9_PASS_TR_SAR_IN = 0x40000900u /* pass.tr_sar_in */
DECL|USBFS_Type|typedef|typedef USBFS_V1_Type USBFS_Type;
DECL|USBFS_USBDEV_Type|typedef|typedef USBFS_USBDEV_V1_Type USBFS_USBDEV_Type;
DECL|USBFS_USBHOST_Type|typedef|typedef USBFS_USBHOST_V1_Type USBFS_USBHOST_Type;
DECL|USBFS_USBLPM_Type|typedef|typedef USBFS_USBLPM_V1_Type USBFS_USBLPM_Type;
DECL|USB_MONITOR_AHB|enumerator|USB_MONITOR_AHB = 9, /* usb.monitor_ahb */
DECL|_PSOC6A2M_CONFIG_H_|macro|_PSOC6A2M_CONFIG_H_
DECL|en_clk_dst_t|typedef|} en_clk_dst_t;
DECL|en_ep_mon_sel_t|typedef|} en_ep_mon_sel_t;
DECL|en_prot_master_t|typedef|} en_prot_master_t;
DECL|en_trig_input_1to1_audioss_pdma1_tr_t|typedef|} en_trig_input_1to1_audioss_pdma1_tr_t;
DECL|en_trig_input_1to1_sar_to_pdma0_t|typedef|} en_trig_input_1to1_sar_to_pdma0_t;
DECL|en_trig_input_1to1_scb_pdma0_tr_t|typedef|} en_trig_input_1to1_scb_pdma0_tr_t;
DECL|en_trig_input_1to1_scb_pdma1_tr_t|typedef|} en_trig_input_1to1_scb_pdma1_tr_t;
DECL|en_trig_input_1to1_smif_to_pdma1_t|typedef|} en_trig_input_1to1_smif_to_pdma1_t;
DECL|en_trig_input_1to1_usb_pdma0_ack_tr_t|typedef|} en_trig_input_1to1_usb_pdma0_ack_tr_t;
DECL|en_trig_input_1to1_usb_pdma0_tr_t|typedef|} en_trig_input_1to1_usb_pdma0_tr_t;
DECL|en_trig_input_cpuss_cti_t|typedef|} en_trig_input_cpuss_cti_t;
DECL|en_trig_input_csd_t|typedef|} en_trig_input_csd_t;
DECL|en_trig_input_hsiom_t|typedef|} en_trig_input_hsiom_t;
DECL|en_trig_input_mdma_t|typedef|} en_trig_input_mdma_t;
DECL|en_trig_input_pdma0_tr_t|typedef|} en_trig_input_pdma0_tr_t;
DECL|en_trig_input_pdma1_tr_t|typedef|} en_trig_input_pdma1_tr_t;
DECL|en_trig_input_peri_freeze_t|typedef|} en_trig_input_peri_freeze_t;
DECL|en_trig_input_sar_adc_start_t|typedef|} en_trig_input_sar_adc_start_t;
DECL|en_trig_input_tcpwm0_t|typedef|} en_trig_input_tcpwm0_t;
DECL|en_trig_input_tcpwm1_t|typedef|} en_trig_input_tcpwm1_t;
DECL|en_trig_output_1to1_audioss_pdma1_tr_t|typedef|} en_trig_output_1to1_audioss_pdma1_tr_t;
DECL|en_trig_output_1to1_sar_to_pdma0_t|typedef|} en_trig_output_1to1_sar_to_pdma0_t;
DECL|en_trig_output_1to1_scb_pdma0_tr_t|typedef|} en_trig_output_1to1_scb_pdma0_tr_t;
DECL|en_trig_output_1to1_scb_pdma1_tr_t|typedef|} en_trig_output_1to1_scb_pdma1_tr_t;
DECL|en_trig_output_1to1_smif_to_pdma1_t|typedef|} en_trig_output_1to1_smif_to_pdma1_t;
DECL|en_trig_output_1to1_usb_pdma0_ack_tr_t|typedef|} en_trig_output_1to1_usb_pdma0_ack_tr_t;
DECL|en_trig_output_1to1_usb_pdma0_tr_t|typedef|} en_trig_output_1to1_usb_pdma0_tr_t;
DECL|en_trig_output_cpuss_cti_t|typedef|} en_trig_output_cpuss_cti_t;
DECL|en_trig_output_csd_t|typedef|} en_trig_output_csd_t;
DECL|en_trig_output_hsiom_t|typedef|} en_trig_output_hsiom_t;
DECL|en_trig_output_mdma_t|typedef|} en_trig_output_mdma_t;
DECL|en_trig_output_pdma0_tr_t|typedef|} en_trig_output_pdma0_tr_t;
DECL|en_trig_output_pdma1_tr_t|typedef|} en_trig_output_pdma1_tr_t;
DECL|en_trig_output_peri_freeze_t|typedef|} en_trig_output_peri_freeze_t;
DECL|en_trig_output_sar_adc_start_t|typedef|} en_trig_output_sar_adc_start_t;
DECL|en_trig_output_tcpwm0_t|typedef|} en_trig_output_tcpwm0_t;
DECL|en_trig_output_tcpwm1_t|typedef|} en_trig_output_tcpwm1_t;
DECL|en_trig_type_t|typedef|} en_trig_type_t;
