5 18 1fdc1 32 22 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ovl1.vcd) 2 -o (ovl1.cdd) 2 -v (ovl1.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ovl1.v 1 30 1 
2 1 25 25 25 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 3 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 2 3 70011 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 4 7000a 1 0 3 0 4 17 0 f 0 0 0 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 1 0 0 1
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1 
2 2 8 284 284 180018 1 0 1004 0 0 32 48 0 0
2 3 8 284 284 a0014 0 1 1410 0 0 32 33 error_count
2 4 8 284 284 a0018 1 37 16 2 3
2 5 9 285 285 180018 1 0 1004 0 0 32 48 0 0
2 6 9 285 285 a0014 0 1 1410 0 0 32 33 cover_count
2 7 9 285 285 a0018 1 37 16 5 6
2 8 9 514 514 530056 1 0 21008 0 0 1 16 1 0
2 9 9 514 514 4c004f 1 0 21004 0 0 1 16 0 0
2 10 9 514 514 4a004a 1 0 1008 0 0 32 48 1 0
2 11 9 514 514 440048 1 32 1008 0 0 32 1 width
2 12 9 514 514 44004a 1 7 1208 10 11 32 18 0 ffffffff fffffffa 1 4 0
2 13 9 514 514 430051 1 25 1004 9 12 3 18 0 7 7 0 0 0
2 14 9 514 514 430056 1 31 1008 8 13 4 18 0 f e 1 0 0
2 15 9 514 514 420057 1 26 1008 14 0 4 18 0 f e 1 0 0
2 16 9 514 514 27002f 1 1 1004 0 0 4 1 test_expr
2 17 9 514 514 270057 2 7 1088 15 16 4 18 0 f e 1 0 0
2 18 9 514 514 150021 0 1 1410 0 0 4 1 dec_test_expr
2 19 9 514 514 150057 2 36 a 17 18
2 20 10 515 515 4c004f 1 0 21004 0 0 1 16 0 0
2 21 10 515 515 46004a 1 32 1008 0 0 32 1 width
2 22 10 515 515 450051 1 25 1004 20 21 4 18 0 f f 0 0 0
2 23 10 515 515 33003f 1 1 1008 0 0 4 1 dec_test_expr
2 24 10 515 515 27002f 1 1 1004 0 0 4 1 test_expr
2 25 10 515 515 260040 1 8 201084 23 24 4 18 0 f f 0 0 0
2 26 10 515 515 250052 2 11 201008 22 25 1 18 0 1 0 1 0 0
2 27 10 515 515 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 28 10 515 515 150052 2 36 a 26 27
2 29 11 516 516 4c004f 1 0 21004 0 0 1 16 0 0
2 30 11 516 516 46004a 1 32 1008 0 0 32 1 width
2 31 11 516 516 450051 1 25 1004 29 30 4 18 0 f f 0 0 0
2 32 11 516 516 37003f 1 1 1004 0 0 4 1 test_expr
2 33 11 516 516 27002f 1 1 1004 0 0 4 1 test_expr
2 34 11 516 516 260040 1 2 201044 32 33 4 18 0 f f 0 0 0
2 35 11 516 516 250052 2 11 201008 31 34 1 18 0 1 0 1 0 0
2 36 11 516 516 130021 0 1 1410 0 0 1 1 valid_test_expr
2 37 11 516 516 130052 2 36 a 35 36
2 38 78 583 583 140016 1f 1 100c 0 0 1 1 clk
2 39 78 583 583 c0016 2f 27 100a 38 0 1 18 0 1 0 0 0 0
2 40 78 583 583 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 u$21
2 41 93 598 598 140016 1f 1 100c 0 0 1 1 clk
2 42 93 598 598 c0016 2f 27 100a 41 0 1 18 0 1 0 0 0 0
2 43 93 598 598 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 u$25
2 44 110 615 615 440051 1 1 1004 0 0 4 1 prev_test_expr
2 45 110 615 615 37003f 1 1 1004 0 0 4 1 test_expr
2 46 110 615 615 360052 2 15 201004 44 45 1 18 0 1 1 0 0 0
2 47 110 615 615 300030 1 0 1004 0 0 32 48 0 0
2 48 110 615 615 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 49 110 615 615 190031 1 e 201008 47 48 1 18 0 1 0 1 0 0
2 50 110 615 615 180053 3 18 201104 46 49 1 18 0 1 0 1 0 0
2 51 110 615 615 90014 0 1 1410 0 0 1 1 fire_cover_1
2 52 110 615 615 90053 2 35 6 50 51
2 53 111 616 616 720086 1 1 1004 0 0 4 1 prev_one_hots_checked
2 54 111 616 616 5e006d 1 1 1004 0 0 4 1 one_hots_checked
2 55 111 616 616 5d0087 1 15 201004 53 54 1 18 0 1 1 0 0 0
2 56 111 616 616 520055 1 0 21008 0 0 1 16 1 0
2 57 111 616 616 4c0050 1 32 1008 0 0 32 1 width
2 58 111 616 616 4b0057 1 25 1008 56 57 4 18 0 f 0 f 0 0
2 59 111 616 616 370046 1 1 1004 0 0 4 1 one_hots_checked
2 60 111 616 616 360058 2 11 201004 58 59 1 18 0 1 1 0 0 0
2 61 111 616 616 300030 1 0 1004 0 0 32 48 0 0
2 62 111 616 616 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 63 111 616 616 190031 1 e 201008 61 62 1 18 0 1 0 1 0 0
2 64 111 616 616 190058 2 18 1104 60 63 1 18 0 1 0 1 0 0
2 65 111 616 616 180088 2 18 201184 55 64 1 18 0 1 1 1 0 0
2 66 111 616 616 90014 0 1 1410 0 0 1 1 fire_cover_2
2 67 111 616 616 90088 2 35 6 65 66
2 68 112 617 617 700073 1 0 21004 0 0 1 16 0 0
2 69 112 617 617 6a006e 1 32 1008 0 0 32 1 width
2 70 112 617 617 690075 1 25 1004 68 69 4 18 0 f f 0 0 0
2 71 112 617 617 570064 1 1 1004 0 0 4 1 prev_test_expr
2 72 112 617 617 560076 2 15 201004 70 71 1 18 0 1 1 0 0 0
2 73 112 617 617 4b004e 1 0 21004 0 0 1 16 0 0
2 74 112 617 617 450049 1 32 1008 0 0 32 1 width
2 75 112 617 617 440050 1 25 1004 73 74 4 18 0 f f 0 0 0
2 76 112 617 617 37003f 1 1 1004 0 0 4 1 test_expr
2 77 112 617 617 360051 2 11 201008 75 76 1 18 0 1 0 1 0 0
2 78 112 617 617 300030 1 0 1004 0 0 32 48 0 0
2 79 112 617 617 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 80 112 617 617 190031 1 e 201008 78 79 1 18 0 1 0 1 0 0
2 81 112 617 617 190051 2 18 120c 77 80 1 18 0 1 0 0 1 0
2 82 112 617 617 180077 3 18 201184 72 81 1 18 0 1 1 1 0 0
2 83 112 617 617 90014 0 1 1410 0 0 1 1 fire_cover_3
2 84 112 617 617 90077 2 35 6 82 83
1 clk 5 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 6 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 7 15 14 1 0 3 0 4 17 f f 0 0 0 0
1 error_count 8 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 9 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 10 9 60015 1 0 3 0 4 17 f f 0 0 0 0
1 zoh_test_expr 11 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 12 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 13 75 70017 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_one_hots_checked 14 76 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_test_expr 15 77 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 fire_cover_1 16 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 17 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 18 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 19 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 20 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 21 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 22 0 c0000 1 0 31 0 72 17 494f4c4154494f4e 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 23 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 24 0 c0000 1 0 31 0 152 17 5f4f4e455f484f54 0 0 0 0 0 4552545f5a45524f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 25 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 26 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 27 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 28 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 4 1 0 0 4
4 7 1 0 0 7
4 19 f 19 19 19
4 28 f 28 28 28
4 37 f 37 37 37
4 39 1 40 0 39
4 40 6 39 0 39
4 42 1 43 0 42
4 43 6 42 0 42
4 52 f 52 52 52
4 67 f 67 67 67
4 84 f 84 84 84
3 13 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1 ./ovl/assert_zero_one_hot.vlib
2 85 119 395 395 20006 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$17
1 cvr_msg 29 118 1000016 1 0 1023 0 1024 17 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0
4 85 11 0 0 85
3 11 assert_zero_one_hot.ovl_cover_t.u$17 "main.foo.ovl_cover_t.u$17" 0 ./ovl/std_ovl_task.h 119 134 1 ./ovl/assert_zero_one_hot.vlib
2 86 122 398 398 210021 0 0 1010 0 0 32 48 1 0
2 87 122 398 398 13001d 0 1 1010 0 0 32 33 cover_count
2 88 122 398 398 130021 0 6 1030 86 87 32 50 0 ffffffff 0 0 0 0
2 89 122 398 398 5000f 0 1 1410 0 0 32 33 cover_count
2 90 122 398 398 50021 0 37 32 88 89
2 91 126 402 402 1d001e 0 0 1010 0 0 32 48 f 0
2 92 126 402 402 c0019 0 32 1010 0 0 32 1 coverage_level
2 93 126 402 402 c001e 0 e 1030 91 92 1 18 0 1 0 0 0 0
2 94 126 402 402 8001f 0 39 22 93 0
2 95 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
2 96 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 95 0 0 0 90
4 96 0 0 0 90
4 90 11 94 94 90
4 94 0 96 95 90
3 12 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1 ./ovl/assert_zero_one_hot.vlib
2 97 160 436 436 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$18
1 ovl_fire_2state_f 30 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 31 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 97 11 0 0 97
3 11 assert_zero_one_hot.ovl_fire_2state_f.u$18 "main.foo.ovl_fire_2state_f.u$18" 0 ./ovl/std_ovl_task.h 160 169 1 ./ovl/assert_zero_one_hot.vlib
2 98 162 438 438 60006 0 0 1810 0 0 32 48 0 0
2 99 161 437 437 a0016 0 32 1812 0 0 32 1 property_type
2 100 162 438 438 0 0 2d 1822 98 99 1 18 0 1 0 0 0 0
2 101 163 439 439 60006 0 0 1810 0 0 32 48 1 0
2 102 163 439 439 0 0 2d 1822 101 99 1 18 0 1 0 0 0 0
2 103 164 440 440 60006 0 0 1810 0 0 32 48 3 0
2 104 164 440 440 0 0 2d 1822 103 99 1 18 0 1 0 0 0 0
2 105 165 441 441 60006 0 0 1810 0 0 32 48 4 0
2 106 165 441 441 0 0 2d 1822 105 99 1 18 0 1 0 0 0 0
2 107 166 442 442 60006 0 0 1810 0 0 32 48 2 0
2 108 166 442 442 0 0 2d 1822 107 99 1 18 0 1 0 0 0 0
2 109 167 443 443 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 110 167 443 443 2f0032 0 0 21810 0 0 1 16 0 0
2 111 167 443 443 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 112 167 443 443 1b0032 0 37 832 110 111
2 113 166 442 442 250028 0 0 21810 0 0 1 16 0 0
2 114 166 442 442 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 115 166 442 442 110028 0 37 832 113 114
2 116 165 441 441 1e0021 0 0 21810 0 0 1 16 1 0
2 117 165 441 441 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 118 165 441 441 a0021 0 37 832 116 117
2 119 163 439 439 250028 0 0 21810 0 0 1 16 1 0
2 120 163 439 439 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 121 163 439 439 110028 0 37 832 119 120
4 100 11 121 102 100
4 102 0 121 104 100
4 121 0 0 0 100
4 104 0 118 106 100
4 106 0 118 108 100
4 118 0 0 0 100
4 108 0 115 109 100
4 115 0 0 0 100
4 109 0 112 0 100
4 112 0 0 0 100
3 12 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1 ./ovl/assert_zero_one_hot.vlib
2 122 176 452 452 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$19
1 ovl_fire_xcheck_f 32 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 33 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 122 11 0 0 122
3 11 assert_zero_one_hot.ovl_fire_xcheck_f.u$19 "main.foo.ovl_fire_xcheck_f.u$19" 0 ./ovl/std_ovl_task.h 176 190 1 ./ovl/assert_zero_one_hot.vlib
2 123 182 458 458 60006 0 0 1810 0 0 32 48 0 0
2 124 181 457 457 a0016 0 32 1812 0 0 32 1 property_type
2 125 182 458 458 0 0 2d 1822 123 124 1 18 0 1 0 0 0 0
2 126 183 459 459 60006 0 0 1810 0 0 32 48 1 0
2 127 183 459 459 0 0 2d 1822 126 124 1 18 0 1 0 0 0 0
2 128 184 460 460 60006 0 0 1810 0 0 32 48 3 0
2 129 184 460 460 0 0 2d 1822 128 124 1 18 0 1 0 0 0 0
2 130 185 461 461 60006 0 0 1810 0 0 32 48 4 0
2 131 185 461 461 0 0 2d 1822 130 124 1 18 0 1 0 0 0 0
2 132 186 462 462 60006 0 0 1810 0 0 32 48 2 0
2 133 186 462 462 0 0 2d 1822 132 124 1 18 0 1 0 0 0 0
2 134 187 463 463 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 135 187 463 463 2f0032 0 0 21810 0 0 1 16 0 0
2 136 187 463 463 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 137 187 463 463 1b0032 0 37 832 135 136
2 138 186 462 462 250028 0 0 21810 0 0 1 16 0 0
2 139 186 462 462 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 140 186 462 462 110028 0 37 832 138 139
2 141 185 461 461 1e0021 0 0 21810 0 0 1 16 0 0
2 142 185 461 461 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 143 185 461 461 a0021 0 37 832 141 142
2 144 183 459 459 250028 0 0 21810 0 0 1 16 1 0
2 145 183 459 459 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 146 183 459 459 110028 0 37 832 144 145
4 125 11 146 127 125
4 127 0 146 129 125
4 146 0 0 0 125
4 129 0 143 131 125
4 131 0 143 133 125
4 143 0 0 0 125
4 133 0 140 134 125
4 140 0 0 0 125
4 134 0 137 0 125
4 137 0 0 0 125
3 12 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1 ./ovl/assert_zero_one_hot.vlib
2 147 196 472 472 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$20
1 ovl_fire_cover_f 34 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 35 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 147 11 0 0 147
3 11 assert_zero_one_hot.ovl_fire_cover_f.u$20 "main.foo.ovl_fire_cover_f.u$20" 0 ./ovl/std_ovl_task.h 196 207 1 ./ovl/assert_zero_one_hot.vlib
2 148 197 473 473 17001a 0 0 21810 0 0 1 16 0 0
2 149 197 473 473 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 150 197 473 473 4001a 0 37 832 148 149
2 151 199 475 475 60006 0 0 1810 0 0 32 48 1 0
2 152 198 474 474 a0017 0 32 1812 0 0 32 1 coverage_level
2 153 199 475 475 0 0 2d 1822 151 152 1 18 0 1 0 0 0 0
2 154 200 476 476 60006 0 0 1810 0 0 32 48 2 0
2 155 200 476 476 0 0 2d 1822 154 152 1 18 0 1 0 0 0 0
2 156 201 477 477 60006 0 0 1810 0 0 32 48 4 0
2 157 201 477 477 0 0 2d 1822 156 152 1 18 0 1 0 0 0 0
2 158 202 478 478 60006 0 0 1810 0 0 32 48 8 0
2 159 202 478 478 0 0 2d 1822 158 152 1 18 0 1 0 0 0 0
2 160 203 479 479 60007 0 0 1810 0 0 32 48 f 0
2 161 203 479 479 0 0 2d 1822 160 152 1 18 0 1 0 0 0 0
2 162 204 480 480 60006 0 0 1810 0 0 32 48 0 0
2 163 204 480 480 0 0 2d 1822 162 152 1 18 0 1 0 0 0 0
2 164 205 481 481 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 165 205 481 481 2e0031 0 0 21810 0 0 1 16 0 0
2 166 205 481 481 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 167 205 481 481 1b0031 0 37 832 165 166
2 168 204 480 480 200023 0 0 21810 0 0 1 16 0 0
2 169 204 480 480 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 170 204 480 480 d0023 0 37 832 168 169
2 171 203 479 479 220025 0 0 21810 0 0 1 16 1 0
2 172 203 479 479 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 173 203 479 479 f0025 0 37 832 171 172
4 150 11 153 153 150
4 153 0 173 155 150
4 155 0 173 157 150
4 157 0 173 159 150
4 159 0 173 161 150
4 161 0 173 163 150
4 173 0 0 0 150
4 163 0 170 164 150
4 170 0 0 0 150
4 164 0 167 0 150
4 167 0 0 0 150
3 11 assert_zero_one_hot.u$21 "main.foo.u$21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 78 90 1 ./ovl/assert_zero_one_hot.vlib
2 174 79 584 584 16001e 1 1 1004 0 0 4 1 test_expr
2 175 79 584 584 40011 0 1 1410 0 0 4 1 prev_test_expr
2 176 79 584 584 4001e f 38 6 174 175
2 177 80 585 585 130016 1 0 21004 0 0 1 16 0 0
2 178 80 585 585 8000e 2 1 100c 0 0 1 1 reset_n
2 179 80 585 585 80016 2 11 100c 177 178 1 18 0 1 1 1 0 0
2 180 80 585 585 40017 f 39 e 179 0
2 181 84 589 589 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$23
2 182 80 585 585 19001d 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$22
4 176 11 180 180 176
4 180 0 182 181 176
4 182 0 0 0 176
4 181 0 0 0 176
3 11 assert_zero_one_hot.u$21.u$22 "main.foo.u$21.u$22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 80 83 1 ./ovl/assert_zero_one_hot.vlib
2 183 81 586 586 260029 1 0 21004 0 0 1 16 0 0
2 184 81 586 586 200024 1 32 1008 0 0 32 1 width
2 185 81 586 586 1f002b 1 25 1004 183 184 4 18 0 f f 0 0 0
2 186 81 586 586 b001a 0 1 1410 0 0 4 1 one_hots_checked
2 187 81 586 586 b002b 5 38 6 185 186
2 188 82 587 587 260029 1 0 21004 0 0 1 16 0 0
2 189 82 587 587 200024 1 32 1008 0 0 32 1 width
2 190 82 587 587 1f002b 1 25 1004 188 189 4 18 0 f f 0 0 0
2 191 82 587 587 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 192 82 587 587 6002b 5 38 6 190 191
4 187 11 192 192 187
4 192 0 0 0 187
3 11 assert_zero_one_hot.u$21.u$23 "main.foo.u$21.u$23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 84 89 1 ./ovl/assert_zero_one_hot.vlib
2 193 85 590 590 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 194 85 590 590 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 195 85 590 590 a0029 1 18 1208 193 194 1 18 0 1 0 0 1 0
2 196 85 590 590 6002a a 39 a 195 0
2 197 88 593 593 1f002e 1 1 1004 0 0 4 1 one_hots_checked
2 198 88 593 593 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 199 88 593 593 6002e a 38 6 197 198
2 200 85 590 590 2c0030 a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$24
4 196 11 200 199 196
4 200 6 199 0 196
4 199 0 0 0 196
3 11 assert_zero_one_hot.u$21.u$23.u$24 "main.foo.u$21.u$23.u$24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 85 87 1 ./ovl/assert_zero_one_hot.vlib
2 201 86 591 591 2f0037 1 1 1004 0 0 4 1 test_expr
2 202 86 591 591 1c002b 1 1 1004 0 0 4 1 one_hots_checked
2 203 86 591 591 1c0037 1 9 1044 201 202 4 18 0 f 0 0 f 0
2 204 86 591 591 80017 0 1 1410 0 0 4 1 one_hots_checked
2 205 86 591 591 80037 a 38 6 203 204
4 205 11 0 0 205
3 11 assert_zero_one_hot.u$25 "main.foo.u$25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 93 108 1 ./ovl/assert_zero_one_hot.vlib
2 206 94 599 599 130016 1 0 21004 0 0 1 16 0 0
2 207 94 599 599 8000e 2 1 100c 0 0 1 1 reset_n
2 208 94 599 599 80016 2 11 100c 206 207 1 18 0 1 1 1 0 0
2 209 94 599 599 40017 f 39 e 208 0
2 210 97 602 602 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$27
2 211 94 599 599 19001d 5 4e 1002 0 0 1 18 0 1 0 0 0 0
4 209 11 211 210 209
4 211 0 0 0 209
4 210 0 0 0 209
3 11 assert_zero_one_hot.u$25.u$27 "main.foo.u$25.u$27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 97 107 1 ./ovl/assert_zero_one_hot.vlib
2 212 98 603 603 a0015 1 1 1004 0 0 1 1 fire_cover_1
2 213 98 603 603 60016 a 39 6 212 0
2 214 101 606 606 a0015 1 1 1004 0 0 1 1 fire_cover_2
2 215 101 606 606 60016 a 39 6 214 0
2 216 104 609 609 a0015 1 1 1004 0 0 1 1 fire_cover_3
2 217 104 609 609 60016 a 39 6 216 0
2 218 104 609 609 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$30
2 219 101 606 606 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$29
2 220 98 603 603 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$28
4 213 11 220 215 213
4 220 6 215 0 213
4 215 0 219 217 213
4 219 6 217 0 213
4 217 0 218 0 213
4 218 0 0 0 213
3 11 assert_zero_one_hot.u$25.u$27.u$28 "main.foo.u$25.u$27.u$28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 98 100 1 ./ovl/assert_zero_one_hot.vlib
2 221 99 604 604 14002d 0 0 81010 0 0 192 16 20636f7665726564 0 725f6368616e6765 0 746573745f657870 0
2 222 99 604 604 14002d 0 47 20 221 0 ovl_cover_t.cvr_msg
2 223 99 604 604 8002e 0 3b 5012 0 222 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 223 11 0 0 223
3 11 assert_zero_one_hot.u$25.u$27.u$29 "main.foo.u$25.u$27.u$29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 101 103 1 ./ovl/assert_zero_one_hot.vlib
2 224 102 607 607 140031 0 0 81010 0 0 224 16 20636f7665726564 0 5f636865636b6564 0 6f6e655f686f7473 0 616c6c5f 0
2 225 102 607 607 140031 0 47 20 224 0 ovl_cover_t.cvr_msg
2 226 102 607 607 80032 0 3b 5012 0 225 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 226 11 0 0 226
3 11 assert_zero_one_hot.u$25.u$27.u$30 "main.foo.u$25.u$27.u$30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 104 106 1 ./ovl/assert_zero_one_hot.vlib
2 227 105 610 610 140030 0 0 81010 0 0 216 16 20636f7665726564 0 6c6c5f7a65726f73 0 745f657870725f61 0 746573 0
2 228 105 610 610 140030 0 47 20 227 0 ovl_cover_t.cvr_msg
2 229 105 610 610 80031 0 3b 5012 0 228 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 229 11 0 0 229
3 1 main.u$0 "main.u$0" 0 ovl1.v 12 23 1 
3 1 main.u$1 "main.u$1" 0 ovl1.v 25 28 1 
2 230 26 26 26 9000c 1 0 21004 0 0 1 16 0 0
2 231 26 26 26 10005 0 1 1410 0 0 1 1 clock
2 232 26 26 26 1000c 1 37 16 230 231
2 233 27 27 27 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 234 27 27 27 a000a 1 0 1008 0 0 32 48 1 0
2 235 27 27 27 9000a 3f 2c 900a 234 0 32 18 0 ffffffff 0 0 0 0
2 236 27 27 27 150019 1f 1 101c 0 0 1 1 clock
2 237 27 27 27 140019 1f 1b 102c 236 0 1 18 0 1 1 1 0 0
2 238 27 27 27 c0010 0 1 1410 0 0 1 1 clock
2 239 27 27 27 c0019 1f 37 3e 237 238
4 232 11 233 233 232
4 233 0 0 235 232
4 235 0 239 0 232
4 239 6 235 235 232
