{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702229234651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702229234651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:27:14 2023 " "Processing started: Sun Dec 10 20:27:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702229234651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229234651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229234651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702229235106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702229235106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "deneme1/my_testbench.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "deneme1/full_adder.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "deneme1/full_adder_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "deneme1/and_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/and_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/and_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16bit " "Found entity 1: and_16bit" {  } { { "deneme1/and_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/and_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "deneme1/and_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/nor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/nor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_4bit " "Found entity 1: nor_4bit" {  } { { "deneme1/nor_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/nor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/nor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16bit " "Found entity 1: nor_16bit" {  } { { "deneme1/nor_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "deneme1/nor_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/or_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/or_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16bit " "Found entity 1: or_16bit" {  } { { "deneme1/or_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "deneme1/or_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/xor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/xor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "deneme1/xor_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/xor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/xor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/xor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_16bit " "Found entity 1: xor_16bit" {  } { { "deneme1/xor_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/xor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "deneme1/xor_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/two_bit_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/two_bit_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_comp " "Found entity 1: two_bit_comp" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g four_bit_comp.v(1) " "Verilog HDL Declaration information at four_bit_comp.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l four_bit_comp.v(1) " "Verilog HDL Declaration information at four_bit_comp.v(1): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e four_bit_comp.v(1) " "Verilog HDL Declaration information at four_bit_comp.v(1): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/four_bit_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/four_bit_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_comp " "Found entity 1: four_bit_comp" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g eight_bit_comp.v(1) " "Verilog HDL Declaration information at eight_bit_comp.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l eight_bit_comp.v(1) " "Verilog HDL Declaration information at eight_bit_comp.v(1): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e eight_bit_comp.v(1) " "Verilog HDL Declaration information at eight_bit_comp.v(1): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/eight_bit_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/eight_bit_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_comp " "Found entity 1: eight_bit_comp" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g sixteen_bit_comp.v(1) " "Verilog HDL Declaration information at sixteen_bit_comp.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l sixteen_bit_comp.v(1) " "Verilog HDL Declaration information at sixteen_bit_comp.v(1): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e sixteen_bit_comp.v(1) " "Verilog HDL Declaration information at sixteen_bit_comp.v(1): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/sixteen_bit_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/sixteen_bit_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_comp " "Found entity 1: sixteen_bit_comp" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g thirtytwo_bit_comp.v(1) " "Verilog HDL Declaration information at thirtytwo_bit_comp.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l thirtytwo_bit_comp.v(1) " "Verilog HDL Declaration information at thirtytwo_bit_comp.v(1): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e thirtytwo_bit_comp.v(1) " "Verilog HDL Declaration information at thirtytwo_bit_comp.v(1): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/thirtytwo_bit_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/thirtytwo_bit_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtytwo_bit_comp " "Found entity 1: thirtytwo_bit_comp" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/lessthan32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/lessthan32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lessthan32bit " "Found entity 1: lessthan32bit" {  } { { "deneme1/lessthan32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/lessthan32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/carry_look_ahead_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/carry_look_ahead_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_4bit " "Found entity 1: carry_look_ahead_4bit" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/carry_look_ahead_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/carry_look_ahead_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_32bit " "Found entity 1: carry_look_ahead_32bit" {  } { { "deneme1/carry_look_ahead_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "deneme1/subtractor_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "deneme1/not_32bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "deneme1/mod.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/mod_fsm_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/mod_fsm_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_fsm_cu " "Found entity 1: mod_fsm_cu" {  } { { "deneme1/mod_fsm_cu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod_fsm_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mod_fsm_dp.v(5) " "Verilog HDL information at mod_fsm_dp.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "deneme1/mod_fsm_dp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod_fsm_dp.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/mod_fsm_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/mod_fsm_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_fsm_dp " "Found entity 1: mod_fsm_dp" {  } { { "deneme1/mod_fsm_dp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod_fsm_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "deneme1/or_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme1/mux_and.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme1/mux_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_and " "Found entity 1: mux_and" {  } { { "deneme1/mux_and.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mux_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229243901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_0 full_adder_4bit.v(2) " "Verilog HDL Implicit Net warning at full_adder_4bit.v(2): created implicit net for \"c_out_0\"" {  } { { "deneme1/full_adder_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/full_adder_4bit.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_1 full_adder_4bit.v(3) " "Verilog HDL Implicit Net warning at full_adder_4bit.v(3): created implicit net for \"c_out_1\"" {  } { { "deneme1/full_adder_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/full_adder_4bit.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_2 full_adder_4bit.v(4) " "Verilog HDL Implicit Net warning at full_adder_4bit.v(4): created implicit net for \"c_out_2\"" {  } { { "deneme1/full_adder_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/full_adder_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0_not two_bit_comp.v(2) " "Verilog HDL Implicit Net warning at two_bit_comp.v(2): created implicit net for \"a0_not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1_not two_bit_comp.v(3) " "Verilog HDL Implicit Net warning at two_bit_comp.v(3): created implicit net for \"a1_not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0_not two_bit_comp.v(4) " "Verilog HDL Implicit Net warning at two_bit_comp.v(4): created implicit net for \"b0_not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1_not two_bit_comp.v(5) " "Verilog HDL Implicit Net warning at two_bit_comp.v(5): created implicit net for \"b1_not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1xnorB1 two_bit_comp.v(7) " "Verilog HDL Implicit Net warning at two_bit_comp.v(7): created implicit net for \"A1xnorB1\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0xnorB0 two_bit_comp.v(8) " "Verilog HDL Implicit Net warning at two_bit_comp.v(8): created implicit net for \"A0xnorB0\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1andB1not two_bit_comp.v(10) " "Verilog HDL Implicit Net warning at two_bit_comp.v(10): created implicit net for \"A1andB1not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0andB0not two_bit_comp.v(11) " "Verilog HDL Implicit Net warning at two_bit_comp.v(11): created implicit net for \"A0andB0not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1xnorB1_and_A0andB0not two_bit_comp.v(12) " "Verilog HDL Implicit Net warning at two_bit_comp.v(12): created implicit net for \"A1xnorB1_and_A0andB0not\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1notandB1 two_bit_comp.v(15) " "Verilog HDL Implicit Net warning at two_bit_comp.v(15): created implicit net for \"A1notandB1\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0notandB0 two_bit_comp.v(16) " "Verilog HDL Implicit Net warning at two_bit_comp.v(16): created implicit net for \"A0notandB0\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1xnorB1_and_A0notandB0 two_bit_comp.v(17) " "Verilog HDL Implicit Net warning at two_bit_comp.v(17): created implicit net for \"A1xnorB1_and_A0notandB0\"" {  } { { "deneme1/two_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/two_bit_comp.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andG0 four_bit_comp.v(9) " "Verilog HDL Implicit Net warning at four_bit_comp.v(9): created implicit net for \"E1andG0\"" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andL0 four_bit_comp.v(12) " "Verilog HDL Implicit Net warning at four_bit_comp.v(12): created implicit net for \"E1andL0\"" {  } { { "deneme1/four_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andG0 eight_bit_comp.v(9) " "Verilog HDL Implicit Net warning at eight_bit_comp.v(9): created implicit net for \"E1andG0\"" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andL0 eight_bit_comp.v(12) " "Verilog HDL Implicit Net warning at eight_bit_comp.v(12): created implicit net for \"E1andL0\"" {  } { { "deneme1/eight_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andG0 sixteen_bit_comp.v(9) " "Verilog HDL Implicit Net warning at sixteen_bit_comp.v(9): created implicit net for \"E1andG0\"" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andL0 sixteen_bit_comp.v(12) " "Verilog HDL Implicit Net warning at sixteen_bit_comp.v(12): created implicit net for \"E1andL0\"" {  } { { "deneme1/sixteen_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andG0 thirtytwo_bit_comp.v(9) " "Verilog HDL Implicit Net warning at thirtytwo_bit_comp.v(9): created implicit net for \"E1andG0\"" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1andL0 thirtytwo_bit_comp.v(12) " "Verilog HDL Implicit Net warning at thirtytwo_bit_comp.v(12): created implicit net for \"E1andL0\"" {  } { { "deneme1/thirtytwo_bit_comp.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin_not carry_look_ahead_4bit.v(9) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(9): created implicit net for \"cin_not\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P0andCIN carry_look_ahead_4bit.v(12) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(12): created implicit net for \"P0andCIN\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P1andP0andC0 carry_look_ahead_4bit.v(15) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(15): created implicit net for \"P1andP0andC0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P1andG0 carry_look_ahead_4bit.v(16) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(16): created implicit net for \"P1andG0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P2andP1andP0andC0 carry_look_ahead_4bit.v(19) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(19): created implicit net for \"P2andP1andP0andC0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P2andP1andG0 carry_look_ahead_4bit.v(20) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(20): created implicit net for \"P2andP1andG0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P2andG1 carry_look_ahead_4bit.v(21) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(21): created implicit net for \"P2andG1\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P3andP2andP1andP0andC0 carry_look_ahead_4bit.v(24) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(24): created implicit net for \"P3andP2andP1andP0andC0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3andP2andP1andG0 carry_look_ahead_4bit.v(25) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(25): created implicit net for \"p3andP2andP1andG0\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P3andP2andG1 carry_look_ahead_4bit.v(26) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(26): created implicit net for \"P3andP2andG1\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P3andG2 carry_look_ahead_4bit.v(27) " "Verilog HDL Implicit Net warning at carry_look_ahead_4bit.v(27): created implicit net for \"P3andG2\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lt mod.v(5) " "Verilog HDL Implicit Net warning at mod.v(5): created implicit net for \"lt\"" {  } { { "deneme1/mod.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1not alu.v(24) " "Verilog HDL Implicit Net warning at alu.v(24): created implicit net for \"s1not\"" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2not alu.v(25) " "Verilog HDL Implicit Net warning at alu.v(25): created implicit net for \"s2not\"" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3not alu.v(26) " "Verilog HDL Implicit Net warning at alu.v(26): created implicit net for \"s3not\"" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702229243947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit subtractor_32bit:subb " "Elaborating entity \"subtractor_32bit\" for hierarchy \"subtractor_32bit:subb\"" {  } { { "deneme1/alu.v" "subb" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit subtractor_32bit:subb\|not_32bit:bitartik " "Elaborating entity \"not_32bit\" for hierarchy \"subtractor_32bit:subb\|not_32bit:bitartik\"" {  } { { "deneme1/subtractor_32bit.v" "bitartik" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/subtractor_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_32bit subtractor_32bit:subb\|carry_look_ahead_32bit:first " "Elaborating entity \"carry_look_ahead_32bit\" for hierarchy \"subtractor_32bit:subb\|carry_look_ahead_32bit:first\"" {  } { { "deneme1/subtractor_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/subtractor_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_4bit subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1 " "Elaborating entity \"carry_look_ahead_4bit\" for hierarchy \"subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1\"" {  } { { "deneme1/carry_look_ahead_32bit.v" "cla1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bit subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1\|xor_4bit:xor1 " "Elaborating entity \"xor_4bit\" for hierarchy \"subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1\|xor_4bit:xor1\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "xor1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1\|and_4bit:and1 " "Elaborating entity \"and_4bit\" for hierarchy \"subtractor_32bit:subb\|carry_look_ahead_32bit:first\|carry_look_ahead_4bit:cla1\|and_4bit:and1\"" {  } { { "deneme1/carry_look_ahead_4bit.v" "and1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/carry_look_ahead_4bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229243994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:exor " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:exor\"" {  } { { "deneme1/alu.v" "exor" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16bit xor_32bit:exor\|xor_16bit:first " "Elaborating entity \"xor_16bit\" for hierarchy \"xor_32bit:exor\|xor_16bit:first\"" {  } { { "deneme1/xor_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/xor_32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[16\] xor_16bit.v(1) " "Output port \"out\[16\]\" at xor_16bit.v(1) has no driver" {  } { { "deneme1/xor_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/xor_16bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 "|alu|xor_32bit:exor|xor_16bit:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:enor " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:enor\"" {  } { { "deneme1/alu.v" "enor" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16bit nor_32bit:enor\|nor_16bit:first " "Elaborating entity \"nor_16bit\" for hierarchy \"nor_32bit:enor\|nor_16bit:first\"" {  } { { "deneme1/nor_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[16\] nor_16bit.v(1) " "Output port \"out\[16\]\" at nor_16bit.v(1) has no driver" {  } { { "deneme1/nor_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_16bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 "|alu|nor_32bit:enor|nor_16bit:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_4bit nor_32bit:enor\|nor_16bit:first\|nor_4bit:first " "Elaborating entity \"nor_4bit\" for hierarchy \"nor_32bit:enor\|nor_16bit:first\|nor_4bit:first\"" {  } { { "deneme1/nor_16bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/nor_16bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:mand " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:mand\"" {  } { { "deneme1/alu.v" "mand" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16bit and_32bit:mand\|and_16bit:first " "Elaborating entity \"and_16bit\" for hierarchy \"and_32bit:mand\|and_16bit:first\"" {  } { { "deneme1/and_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/and_32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[16\] and_16bit.v(1) " "Output port \"out\[16\]\" at and_16bit.v(1) has no driver" {  } { { "deneme1/and_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/and_16bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702229244026 "|alu|and_32bit:mand|and_16bit:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:mor " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:mor\"" {  } { { "deneme1/alu.v" "mor" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16bit or_32bit:mor\|or_16bit:first " "Elaborating entity \"or_16bit\" for hierarchy \"or_32bit:mor\|or_16bit:first\"" {  } { { "deneme1/or_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[16\] or_16bit.v(1) " "Output port \"out\[16\]\" at or_16bit.v(1) has no driver" {  } { { "deneme1/or_16bit.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_16bit.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 "|alu|or_32bit:mor|or_16bit:first"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit or_32bit:mor\|or_16bit:first\|or_4bit:first " "Elaborating entity \"or_4bit\" for hierarchy \"or_32bit:mor\|or_16bit:first\|or_4bit:first\"" {  } { { "deneme1/or_16bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_16bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mamod " "Elaborating entity \"mod\" for hierarchy \"mod:mamod\"" {  } { { "deneme1/alu.v" "mamod" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_fsm_cu mod:mamod\|mod_fsm_cu:cu " "Elaborating entity \"mod_fsm_cu\" for hierarchy \"mod:mamod\|mod_fsm_cu:cu\"" {  } { { "deneme1/mod.v" "cu" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_fsm_dp mod:mamod\|mod_fsm_dp:dp " "Elaborating entity \"mod_fsm_dp\" for hierarchy \"mod:mamod\|mod_fsm_dp:dp\"" {  } { { "deneme1/mod.v" "dp" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/mod.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_comp thirtytwo_bit_comp:comparator " "Elaborating entity \"thirtytwo_bit_comp\" for hierarchy \"thirtytwo_bit_comp:comparator\"" {  } { { "deneme1/alu.v" "comparator" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_comp thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1 " "Elaborating entity \"sixteen_bit_comp\" for hierarchy \"thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\"" {  } { { "deneme1/thirtytwo_bit_comp.v" "comp1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/thirtytwo_bit_comp.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_comp thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1 " "Elaborating entity \"eight_bit_comp\" for hierarchy \"thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1\"" {  } { { "deneme1/sixteen_bit_comp.v" "comp1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/sixteen_bit_comp.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_comp thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1\|four_bit_comp:comp1 " "Elaborating entity \"four_bit_comp\" for hierarchy \"thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1\|four_bit_comp:comp1\"" {  } { { "deneme1/eight_bit_comp.v" "comp1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/eight_bit_comp.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_comp thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1\|four_bit_comp:comp1\|two_bit_comp:comp1 " "Elaborating entity \"two_bit_comp\" for hierarchy \"thirtytwo_bit_comp:comparator\|sixteen_bit_comp:comp1\|eight_bit_comp:comp1\|four_bit_comp:comp1\|two_bit_comp:comp1\"" {  } { { "deneme1/four_bit_comp.v" "comp1" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/four_bit_comp.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_and mux_and:res_and " "Elaborating entity \"mux_and\" for hierarchy \"mux_and:res_and\"" {  } { { "deneme1/alu.v" "res_and" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229244057 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 second 16 17 " "Port \"ordered port 0\" on the entity instantiation of \"second\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "deneme1/or_32bit.v" "second" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 3 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 second 16 17 " "Port \"ordered port 1\" on the entity instantiation of \"second\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be driven by GND." {  } { { "deneme1/or_32bit.v" "second" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 3 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 second 16 17 " "Port \"ordered port 2\" on the entity instantiation of \"second\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be driven by GND." {  } { { "deneme1/or_32bit.v" "second" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 3 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 first 16 17 " "Port \"ordered port 0\" on the entity instantiation of \"first\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "deneme1/or_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 2 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:first"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 first 16 17 " "Port \"ordered port 1\" on the entity instantiation of \"first\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be driven by GND." {  } { { "deneme1/or_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 2 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:first"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 first 16 17 " "Port \"ordered port 2\" on the entity instantiation of \"first\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be driven by GND." {  } { { "deneme1/or_32bit.v" "first" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/or_32bit.v" 2 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702229244104 "|alu|or_32bit:mor|or_16bit:first"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702229244622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702229244841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702229245063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mstrk/Desktop/deneyis/output_files/project1.map.smsg " "Generated suppressed messages file C:/Users/mstrk/Desktop/deneyis/output_files/project1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229245104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702229245219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702229245219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702229245250 "|alu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "deneme1/alu.v" "" { Text "C:/Users/mstrk/Desktop/deneyis/deneme1/alu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702229245250 "|alu|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702229245250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702229245250 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702229245250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702229245250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702229245250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702229245265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:27:25 2023 " "Processing ended: Sun Dec 10 20:27:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702229245265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702229245265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702229245265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702229245265 ""}
