Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "Z:/Desktop/Proj6.5 part1/Proj6.3/datapath_datapath_sch_tb_isim_beh.exe" -prj "Z:/Desktop/Proj6.5 part1/Proj6.3/datapath_datapath_sch_tb_beh.prj" "work.datapath_datapath_sch_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/DFlip.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/SignExt.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/Shiftdat.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/shiftadd.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/regfile(1).vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/PCADD.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/PC.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/MuxReg.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/Mux2to1.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/IO.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/instmem(4).vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/datamem(3).vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/Ctrl.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/andor.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/ALUCtrl.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/alu(5).vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/addthirtytwo.vhd" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/datapath.vhf" into library work
Parsing VHDL file "Z:/Desktop/Proj6.5 part1/Proj6.3/tbn.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ALUCtrl [aluctrl_default]
Compiling architecture behavioral of entity Ctrl [ctrl_default]
Compiling architecture behavioral of entity Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity MuxReg [muxreg_default]
Compiling architecture behavioral of entity DFlip [dflip_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity PCADD [pcadd_default]
Compiling architecture behavioral of entity Shiftdat [shiftdat_default]
Compiling architecture behavioral of entity SignExt [signext_default]
Compiling architecture behavioral of entity addthirtytwo [addthirtytwo_default]
Compiling architecture behavioral of entity andor [andor_default]
Compiling architecture behavioral of entity datamem [datamem_default]
Compiling architecture behavioral of entity instmem [instmem_default]
Compiling architecture behavioral of entity regfile [regfile_default]
Compiling architecture behavioral of entity shiftadd [shiftadd_default]
Compiling architecture behavioral of entity IO [io_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavioral of entity datapath_datapath_sch_tb
Time Resolution for simulation is 1ps.
Compiled 43 VHDL Units
Built simulation executable Z:/Desktop/Proj6.5 part1/Proj6.3/datapath_datapath_sch_tb_isim_beh.exe
Fuse Memory Usage: 47940 KB
Fuse CPU Usage: 4367 ms
