////////////////////////////////////////////////////////////////////////////////
// File: vortex_tb_top.sv
// Description: Production-Ready Testbench Top for Vortex GPGPU UVM Verification
//
// FIX LOG (this revision):
//   FIX-1: Removed local Custom MEM responder logic. Delegated entirely to mem_driver.
//   FIX-2: Removed local AXI responder logic. Delegated entirely to axi_driver.
//   FIX-3: Cleaned up top module to be purely structural wrapper.
//   FIX-4: Kept testbench status tracking logic for virtual interface metrics.
////////////////////////////////////////////////////////////////////////////////

`ifndef VORTEX_TB_TOP_SV
`define VORTEX_TB_TOP_SV

`timescale 1ns/1ps

`include "uvm_macros.svh"
`include "VX_define.vh"

module vortex_tb_top;

    import uvm_pkg::*;
    import vortex_config_pkg::*;
    import vortex_test_pkg::*;
    import mem_model_pkg::*;

    //==========================================================================
    // PARAMETERS
    //==========================================================================

    parameter CLK_PERIOD     = 10;
    parameter RESET_CYCLES   = vortex_config_pkg::RTL_RESET_DELAY * 50; // 400 cycles
    parameter TIMEOUT_CYCLES = 1000000;

    parameter MEM_SIZE       = 1 << 20;
    parameter MEM_ADDR_WIDTH = vortex_config_pkg::AXI_ADDR_WIDTH;
    parameter MEM_DATA_WIDTH = vortex_config_pkg::VX_MEM_DATA_WIDTH;

    //==========================================================================
    // CLOCK GENERATION
    //==========================================================================

    logic clk;

    initial begin
        clk = 1'b0;
        forever #(CLK_PERIOD/2) clk = ~clk;
    end

    //==========================================================================
    // INTERFACE INSTANTIATION
    //==========================================================================

    logic reset_n = 1'b0;
    vortex_if vif (.clk(clk), .reset_n(reset_n));

    // INV-2 Change-2: handshake so reset release waits for the DCR bootstrap (startup_addr
    // etc.) to be written. Triggered by the DCR driver at the end of its reset_phase.
    uvm_event dcr_bootstrap_done_ev = uvm_event_pool::get_global("dcr_bootstrap_done");

    //=========================================================================
    // RESET GENERATION
    //=========================================================================

    initial begin
        // Disable strict reset assertion because we intentionally drive DCR during reset in UVM
        $assertoff(0, vif.assert_reset_clears_valids);

        // INV-2 root-cause / Change-1: the core SELF-STARTS from reset — VX_schedule.sv:230-231
        // arm warp0 (active_warps[0]<=1) and latch its PC (warp_pcs[0]<=base_dcrs.startup_addr)
        // *inside* the reset block, so status_if.busy asserts the instant reset deasserts while
        // the startup DCR config sequence is still draining (its tail lands ~6 cycles past reset
        // release). Those DCR writes are LEGITIMATE startup config, but they trip
        // assert_dcr_write_timing (dcr_if.wr_valid |-> !status_if.busy). Gate the assertion OFF
        // during the startup-config window; it is re-armed below once config has drained, so it
        // still catches a genuine DCR write during kernel execution.  (base DCRs have no reset —
        // VX_dcr_data.sv:27 `UNUSED_VAR(reset) — so startup_addr MUST be programmed before reset
        // release; the deeper fix is to hold reset until the DCR sequence signals done: INV-2 §Change-2.)
        $assertoff(0, vif.assert_dcr_write_timing);

        $display("================================================================================");
        $display("[TB_TOP @ %0t] Vortex GPGPU UVM Testbench Initialized", $time);
        $display("================================================================================");

        reset_n = 1'b0;

        // Drive DCR bus to a known idle from time-0.
        vif.dcr_if.wr_valid = 1'b0;
        vif.dcr_if.wr_addr  = 12'h0;
        vif.dcr_if.wr_data  = 32'h0;

        // Minimum reset-assertion window.
        if (RESET_CYCLES > 15)
            repeat(RESET_CYCLES - 15) @(posedge clk);

        // INV-2 Change-2: do NOT release reset until the DCR bootstrap (startup_addr etc.)
        // is confirmed written — base DCRs have no reset (VX_dcr_data.sv:27) and the core
        // latches startup_addr at reset-release (VX_schedule.sv:230), so an early release
        // would boot from an undefined PC. Normally the bootstrap (DCR driver reset_phase)
        // is long done by RESET_CYCLES; this makes the ordering explicit instead of relying
        // on the RESET_CYCLES >> bootstrap-time margin. Timeout-guarded so a config with no
        // active DCR agent cannot hang (releases with a warning after 500 cycles).
        if (!dcr_bootstrap_done_ev.is_on()) begin
            $display("[TB_TOP @ %0t] Reset held: waiting for DCR bootstrap to complete...", $time);
            fork : wait_dcr_boot
                dcr_bootstrap_done_ev.wait_ptrigger();
                begin
                    repeat(500) @(posedge clk);
                    $warning("[TB_TOP] DCR bootstrap not signalled within 500 cycles; releasing reset anyway");
                end
            join_any
            disable wait_dcr_boot;
        end

        reset_n = 1'b1;
        $display("[TB_TOP @ %0t] Releasing reset", $time);

        repeat(5) @(posedge clk);
        $display("[TB_TOP @ %0t] Hardware Reset Complete - System ready", $time);

        // Re-arm assert_dcr_write_timing once the startup DCR config has drained (empirically
        // it completes within ~10 cycles of reset release; 64 is a safe margin). From here a
        // DCR write while busy=1 is a REAL error (config mutating a running kernel), so the
        // check is active for the rest of the run.
        repeat(64) @(posedge clk);
        $asserton(0, vif.assert_dcr_write_timing);
        $display("[TB_TOP @ %0t] DCR-write-timing assertion armed (startup config window closed)", $time);
    end

    //==========================================================================
    // COMMAND-LINE ARGUMENT PROCESSING
    //==========================================================================

    string program_file   = "";
    int    timeout_cycles = TIMEOUT_CYCLES;
    bit    dump_waves     = 1'b1;
    string wave_file      = "vortex_sim.vcd";

    initial begin
        if ($value$plusargs("PROGRAM=%s", program_file))
            $display("[TB_TOP @ %0t] Program file: %s", $time, program_file);
        else if ($value$plusargs("HEX=%s", program_file))
            $display("[TB_TOP @ %0t] Program file: %s", $time, program_file);
        else
            $display("[TB_TOP @ %0t] WARNING: No program file specified", $time);

        if ($value$plusargs("TIMEOUT=%d", timeout_cycles))
            $display("[TB_TOP @ %0t] Custom timeout: %0d cycles", $time, timeout_cycles);
        else
            $display("[TB_TOP @ %0t] Default timeout: %0d cycles", $time, timeout_cycles);

        if ($test$plusargs("NO_WAVES") || $test$plusargs("NOWAVES")) begin
            dump_waves = 1'b0;
            $display("[TB_TOP @ %0t] Waveform dumping disabled", $time);
        end

        if ($value$plusargs("WAVE=%s", wave_file))
            $display("[TB_TOP @ %0t] Waveform output: %s", $time, wave_file);
    end

    //==========================================================================
    // MEMORY MODEL + PROGRAM PRE-LOAD
    //==========================================================================

    mem_model memory;

    initial begin
        string  hex_file;
        bit [63:0] sa;
        bit [63:0] tmp64;
        int bytes;

        memory = mem_model::type_id::create("memory");
        $display("[TB_TOP @ %0t] Memory model created", $time);

        uvm_config_db#(mem_model)::set(null, "*",             "mem_model", memory);
        uvm_config_db#(mem_model)::set(null, "uvm_test_top*", "mem_model", memory);
        uvm_config_db#(mem_model)::set(uvm_root::get(), "*",  "mem_model", memory);

        sa = vortex_config_pkg::STARTUP_ADDR;
        if ($value$plusargs("STARTUP_ADDR=%h", tmp64)) sa = tmp64;

        if ($value$plusargs("PROGRAM=%s", hex_file) ||
            $value$plusargs("HEX=%s",     hex_file)) begin
            bytes = memory.load_hex_file(hex_file, sa);
            if (bytes > 0)
                $display("[TB_TOP @ %0t] Pre-loaded %0d bytes from '%s' @ 0x%016h (before reset)",
                         $time, bytes, hex_file, sa);
            else
                $fatal(1, "[TB_TOP @ %0t] FATAL: load_hex_file('%s') returned 0 bytes", $time, hex_file);
        end

        begin
            mem_model test_get;
            #1;
            if (uvm_config_db#(mem_model)::get(null, "*", "mem_model", test_get))
                $display("[TB_TOP @ %0t] mem_model verified in config_db", $time);
            else
                $error("[TB_TOP @ %0t] mem_model NOT in config_db!", $time);
        end
    end

    //==========================================================================
    // WAVEFORM DUMPING
    //==========================================================================

    initial begin
        if (dump_waves) begin
            `ifdef QUESTA
                $display("[TB_TOP @ %0t] Waveforms: vsim.wlf (Questa)", $time);
            `elsif VCS
                $vcdplusfile(wave_file); $vcdpluson;
            `else
                $dumpfile(wave_file);
                $dumpvars(0, vortex_tb_top);
            `endif
        end
    end

    //==========================================================================
    // DUT INSTANTIATION
    //==========================================================================

    `ifdef USE_AXI_WRAPPER
        localparam AXI_TID_W = vortex_config_pkg::VX_MEM_TAG_WIDTH;

        wire                          axi_awvalid [1];
        wire                          axi_awready [1];
        wire [MEM_ADDR_WIDTH-1:0]     axi_awaddr  [1];
        wire [AXI_TID_W-1:0]          axi_awid    [1];
        wire [7:0]                    axi_awlen   [1];
        wire [2:0]                    axi_awsize  [1];
        wire [1:0]                    axi_awburst [1];
        wire [1:0]                    axi_awlock  [1];
        wire [3:0]                    axi_awcache [1];
        wire [2:0]                    axi_awprot  [1];
        wire [3:0]                    axi_awqos   [1];
        wire [3:0]                    axi_awregion[1];
        wire                          axi_wvalid  [1];
        wire                          axi_wready  [1];
        wire [MEM_DATA_WIDTH-1:0]     axi_wdata   [1];
        wire [MEM_DATA_WIDTH/8-1:0]   axi_wstrb   [1];
        wire                          axi_wlast   [1];
        wire                          axi_bvalid  [1];
        wire                          axi_bready  [1];
        wire [AXI_TID_W-1:0]          axi_bid     [1];
        wire [1:0]                    axi_bresp   [1];
        wire                          axi_arvalid [1];
        wire                          axi_arready [1];
        wire [MEM_ADDR_WIDTH-1:0]     axi_araddr  [1];
        wire [AXI_TID_W-1:0]          axi_arid    [1];
        wire [7:0]                    axi_arlen   [1];
        wire [2:0]                    axi_arsize  [1];
        wire [1:0]                    axi_arburst [1];
        wire [1:0]                    axi_arlock  [1];
        wire [3:0]                    axi_arcache [1];
        wire [2:0]                    axi_arprot  [1];
        wire [3:0]                    axi_arqos   [1];
        wire [3:0]                    axi_arregion[1];
        wire                          axi_rvalid  [1];
        wire                          axi_rready  [1];
        wire [MEM_DATA_WIDTH-1:0]     axi_rdata   [1];
        wire                          axi_rlast   [1];
        wire [AXI_TID_W-1:0]          axi_rid     [1];
        wire [1:0]                    axi_rresp   [1];

        assign vif.axi_if.awvalid  = axi_awvalid[0];
        assign vif.axi_if.awaddr   = axi_awaddr[0];
        assign vif.axi_if.awid     = axi_awid[0];
        assign vif.axi_if.awlen    = axi_awlen[0];
        assign vif.axi_if.awsize   = axi_awsize[0];
        assign vif.axi_if.awburst  = axi_awburst[0];
        assign vif.axi_if.awlock   = axi_awlock[0];
        assign vif.axi_if.awcache  = axi_awcache[0];
        assign vif.axi_if.awprot   = axi_awprot[0];
        assign vif.axi_if.awqos    = axi_awqos[0];
        assign vif.axi_if.awregion = axi_awregion[0];
        assign vif.axi_if.wvalid   = axi_wvalid[0];
        assign vif.axi_if.wdata    = axi_wdata[0];
        assign vif.axi_if.wstrb    = axi_wstrb[0];
        assign vif.axi_if.wlast    = axi_wlast[0];
        assign vif.axi_if.arvalid  = axi_arvalid[0];
        assign vif.axi_if.araddr   = axi_araddr[0];
        assign vif.axi_if.arid     = axi_arid[0];
        assign vif.axi_if.arlen    = axi_arlen[0];
        assign vif.axi_if.arsize   = axi_arsize[0];
        assign vif.axi_if.arburst  = axi_arburst[0];
        assign vif.axi_if.arlock   = axi_arlock[0];
        assign vif.axi_if.arcache  = axi_arcache[0];
        assign vif.axi_if.arprot   = axi_arprot[0];
        assign vif.axi_if.arqos    = axi_arqos[0];
        assign vif.axi_if.arregion = axi_arregion[0];
        assign vif.axi_if.bready   = axi_bready[0];
        assign vif.axi_if.rready   = axi_rready[0];

        assign axi_awready[0] = vif.axi_if.awready;
        assign axi_wready[0]  = vif.axi_if.wready;
        assign axi_bvalid[0]  = vif.axi_if.bvalid;
        assign axi_bid[0]     = AXI_TID_W'(vif.axi_if.bid);
        assign axi_bresp[0]   = vif.axi_if.bresp;
        assign axi_arready[0] = vif.axi_if.arready;
        assign axi_rvalid[0]  = vif.axi_if.rvalid;
        assign axi_rdata[0]   = vif.axi_if.rdata;
        assign axi_rlast[0]   = vif.axi_if.rlast;
        assign axi_rid[0]     = AXI_TID_W'(vif.axi_if.rid);
        assign axi_rresp[0]   = vif.axi_if.rresp;

        Vortex_axi #(
            .AXI_DATA_WIDTH (MEM_DATA_WIDTH),
            .AXI_ADDR_WIDTH (MEM_ADDR_WIDTH),
            .AXI_TID_WIDTH  (AXI_TID_W),
            .AXI_NUM_BANKS  (1)
        ) dut (
            .clk            (clk),
            .reset          (!reset_n),
            .m_axi_awvalid  (axi_awvalid),
            .m_axi_awready  (axi_awready),
            .m_axi_awaddr   (axi_awaddr),
            .m_axi_awid     (axi_awid),
            .m_axi_awlen    (axi_awlen),
            .m_axi_awsize   (axi_awsize),
            .m_axi_awburst  (axi_awburst),
            .m_axi_awlock   (axi_awlock),
            .m_axi_awcache  (axi_awcache),
            .m_axi_awprot   (axi_awprot),
            .m_axi_awqos    (axi_awqos),
            .m_axi_awregion (axi_awregion),
            .m_axi_wvalid   (axi_wvalid),
            .m_axi_wready   (axi_wready),
            .m_axi_wdata    (axi_wdata),
            .m_axi_wstrb    (axi_wstrb),
            .m_axi_wlast    (axi_wlast),
            .m_axi_bvalid   (axi_bvalid),
            .m_axi_bready   (axi_bready),
            .m_axi_bid      (axi_bid),
            .m_axi_bresp    (axi_bresp),
            .m_axi_arvalid  (axi_arvalid),
            .m_axi_arready  (axi_arready),
            .m_axi_araddr   (axi_araddr),
            .m_axi_arid     (axi_arid),
            .m_axi_arlen    (axi_arlen),
            .m_axi_arsize   (axi_arsize),
            .m_axi_arburst  (axi_arburst),
            .m_axi_arlock   (axi_arlock),
            .m_axi_arcache  (axi_arcache),
            .m_axi_arprot   (axi_arprot),
            .m_axi_arqos    (axi_arqos),
            .m_axi_arregion (axi_arregion),
            .m_axi_rvalid   (axi_rvalid),
            .m_axi_rready   (axi_rready),
            .m_axi_rdata    (axi_rdata),
            .m_axi_rlast    (axi_rlast),
            .m_axi_rid      (axi_rid),
            .m_axi_rresp    (axi_rresp),
            .dcr_wr_valid   (vif.dcr_if.wr_valid),
            .dcr_wr_addr    (vif.dcr_if.wr_addr),
            .dcr_wr_data    (vif.dcr_if.wr_data),
            .busy           (vif.status_if.busy)
        );

        initial $display("[TB_TOP @ %0t] DUT: Vortex_axi AXI_TID_W=%0d", $time, AXI_TID_W);

    `else
        Vortex dut (
            .clk            (clk),
            .reset          (!reset_n),
            .mem_req_valid  (vif.mem_if.req_valid),
            .mem_req_ready  (vif.mem_if.req_ready),
            .mem_req_rw     (vif.mem_if.req_rw),
            .mem_req_addr   (vif.mem_if.req_addr),
            .mem_req_data   (vif.mem_if.req_data),
            .mem_req_byteen (vif.mem_if.req_byteen),
            .mem_req_tag    (vif.mem_if.req_tag), 
            .mem_rsp_valid  (vif.mem_if.rsp_valid),
            .mem_rsp_ready  (vif.mem_if.rsp_ready),
            .mem_rsp_data   (vif.mem_if.rsp_data),
            .mem_rsp_tag    (vif.mem_if.rsp_tag), 
            .dcr_wr_valid   (vif.dcr_if.wr_valid),
            .dcr_wr_addr    (vif.dcr_if.wr_addr),
            .dcr_wr_data    (vif.dcr_if.wr_data),
            .busy           (vif.status_if.busy)
        );
        initial $display("[TB_TOP @ %0t] DUT: Vortex custom MEM IF", $time);
    `endif

    //==========================================================================
    // TESTBENCH STATUS TRACKING (Required for virtual interface metrics)
    //==========================================================================

    logic [63:0] tb_cycle_count;
    logic [63:0] tb_instr_count;
    logic [63:0] tb_mem_ops;
    logic        tb_execution_started;
    logic        tb_execution_complete;
    int          tb_idle_cycles;
    int          tb_busy_low_cycles;     // Issue 2: consecutive cycles with busy==0
    logic        tb_probe_ebreak_seen;   // C3: registered — set when ebreak first seen at fetch
    wire         tb_ebreak_fetch;        // C3: combinational — OR across all cores

    // I1: multi-core commit + ebreak observation arrays.
    // One wire per commit lane (NUM_CLUSTERS × NUM_SOCKETS × SOCKET_SIZE × ISSUE_WIDTH).
    // One wire per core for ebreak detection.
    localparam TB_NUM_CLUSTERS = `NUM_CLUSTERS;
    localparam TB_NUM_SOCKETS  = VX_gpu_pkg::NUM_SOCKETS;
    localparam TB_SOCK_SIZE    = `SOCKET_SIZE;
    localparam TB_ISSUE_W      = `ISSUE_WIDTH;
    localparam TB_NUM_CORES_T  = TB_NUM_CLUSTERS * TB_NUM_SOCKETS * TB_SOCK_SIZE;
    localparam TB_NUM_LANES    = TB_NUM_CORES_T * TB_ISSUE_W;

    wire [TB_NUM_LANES-1:0]   tb_commit_fires_all;  // per-lane commit handshake
    wire [TB_NUM_CORES_T-1:0] tb_ebreak_fetch_all;  // per-core ebreak-at-fetch
    logic [$clog2(TB_NUM_LANES+1)-1:0] tb_commit_count_cyc; // popcount this cycle

    // Popcount: how many lanes committed this clock edge
    always_comb begin : u_commit_popcount
        tb_commit_count_cyc = '0;
        for (int _i = 0; _i < TB_NUM_LANES; _i++)
            tb_commit_count_cyc += TB_NUM_LANES'(tb_commit_fires_all[_i]);
    end
    assign tb_ebreak_fetch = |tb_ebreak_fetch_all;

    int idle_threshold_val = 5000;
    // Issue 2 fix: busy=0 completion must be SUSTAINED, not a single-cycle glitch.
    // A transient busy de-assertion between kernel phases must NOT end the test.
    int busy_low_threshold_val = 100;
    initial begin
        int tmp;
        if ($value$plusargs("IDLE_THRESHOLD=%d", tmp))     idle_threshold_val     = tmp;
        if ($value$plusargs("BUSY_LOW_THRESHOLD=%d", tmp)) busy_low_threshold_val = tmp;
    end

    always_ff @(posedge clk) begin
        if (!reset_n) begin
            tb_cycle_count        <= 0;
            tb_instr_count        <= 0;
            tb_mem_ops            <= 0;
            tb_execution_started  <= 0;
            tb_execution_complete <= 0;
            tb_idle_cycles        <= 0;
            tb_busy_low_cycles    <= 0;
        end else begin
            tb_cycle_count <= tb_cycle_count + 1;

            // I1/C2: real retired count — sum all commit lanes across all cores
            tb_instr_count <= tb_instr_count + 64'(tb_commit_count_cyc);

            // Issue 2: track SUSTAINED busy de-assertion. Reset on any busy-high
            // cycle so a transient gap can never accumulate to the threshold.
            if (tb_execution_started && !tb_execution_complete && !vif.status_if.busy)
                tb_busy_low_cycles <= tb_busy_low_cycles + 1;
            else
                tb_busy_low_cycles <= 0;

            if ((vif.axi_if.rvalid && vif.axi_if.rready) ||
                (vif.axi_if.bvalid && vif.axi_if.bready) ||
                (vif.mem_if.req_valid[0] && vif.mem_if.req_ready[0])) begin
                tb_mem_ops     <= tb_mem_ops + 1;
                tb_idle_cycles <= 0;
                if (!tb_execution_started) begin
                    tb_execution_started <= 1;
                    $display("\n[TB_STATUS @ %0t] Execution STARTED", $time);
                end
            end else if (tb_execution_started && !tb_execution_complete) begin
                // PROGRESS is instruction retirement, not just memory activity. A
                // compute-bound kernel (long ALU loop, no memory ops) is busy and
                // making progress -> it must NOT count as idle, else the idle
                // safety net (below) cuts it short mid-compute (was the root cause
                // of compute-kernel thread-0-only failures: the tail stores never
                // executed). Reset the hang counter on any commit this cycle.
                if (tb_commit_count_cyc != 0)
                    tb_idle_cycles <= 0;
                else
                    tb_idle_cycles <= tb_idle_cycles + 1;
            end

            // C3 PRIMARY: ebreak (0x00100073) decoded at fetch stage
            // tb_ebreak_fetch is combinational (same-cycle); tb_probe_ebreak_seen is registered
            // (latched one cycle earlier) — either fires the primary path.
            if (tb_execution_started && !tb_execution_complete && (tb_ebreak_fetch || tb_probe_ebreak_seen)) begin
                tb_execution_complete <= 1;
                $display("\n╔═══════════════════════════════════════════════════╗");
                $display("║  EXECUTION COMPLETE (ebreak 0x00100073 decoded)  ║");
                $display("╚═══════════════════════════════════════════════════╝");
                $display("  Total Cycles: %0d  Mem Ops: %0d  Instructions: %0d",
                         tb_cycle_count, tb_mem_ops, tb_instr_count);
            // C3 FALLBACK 1: SUSTAINED busy=0 without ebreak — should not happen in a
            // correct run. Issue 2 fix: require busy low for busy_low_threshold_val
            // consecutive cycles so a transient mid-kernel gap can't end the test early.
            end else if (tb_execution_started && !tb_execution_complete &&
                         tb_busy_low_cycles >= busy_low_threshold_val) begin
                tb_execution_complete <= 1;
                $display("\n** Warning: [TB_TOP @ %0t] EXECUTION COMPLETE via sustained busy=0 fallback (%0d cyc) — ebreak not decoded",
                         $time, busy_low_threshold_val);
                $display("  Total Cycles: %0d  Mem Ops: %0d  Instructions: %0d",
                         tb_cycle_count, tb_mem_ops, tb_instr_count);
            // C3 FALLBACK 2: idle threshold — program may be hung
            end else if (tb_execution_started && !tb_execution_complete &&
                         tb_idle_cycles >= idle_threshold_val) begin
                tb_execution_complete <= 1;
                $display("\n** Warning: [TB_TOP @ %0t] EXECUTION COMPLETE via idle safety net (%0d cyc) — ebreak not decoded",
                         $time, idle_threshold_val);
                $display("  DUT busy=%b — may be stuck!", vif.status_if.busy);
            end
        end
    end

    // Safely handle idle channel detection regardless of wrapper
    `ifdef USE_AXI_WRAPPER
        wire axi_channels_idle = !vif.axi_if.rvalid  && !vif.axi_if.arvalid &&
                                  !vif.axi_if.awvalid && !vif.axi_if.wvalid &&
                                  !vif.axi_if.bvalid;
        wire mem_channels_idle = 1'b1;
    `else
        wire axi_channels_idle = 1'b1;
        wire mem_channels_idle = !vif.mem_if.req_valid[0] && !vif.mem_if.rsp_valid[0];
    `endif
    
    assign vif.status_if.ebreak_detected = tb_execution_complete && axi_channels_idle && mem_channels_idle;
    assign vif.status_if.cycle_count     = tb_cycle_count;
    assign vif.status_if.instr_count     = tb_instr_count;
    // Real fetched-instruction PC (core[0]) so cp_pc_region samples the actual
    // program text region instead of a constant 0 (was hardcoded 0 -> cp_pc_region
    // 0% ZERO). tb_status_pc is driven from fetch_pc_full inside each ifdef branch
    // of the pipeline-probe block below (declared here at module scope).
    wire [31:0] tb_status_pc;
    assign vif.status_if.pc              = tb_status_pc;
    // Pipeline stall flags for cp_fetch_stall / cp_memory_stall (driven from the
    // icache/dcache req-stall probes inside each ifdef branch below; core[0]).
    wire tb_fetch_stall, tb_memory_stall;
    assign vif.status_if.fetch_stall     = tb_fetch_stall;
    assign vif.status_if.memory_stall    = tb_memory_stall;
    // Pipeline backpressure stalls for cp_decode/issue/execute_stall (driven from
    // fetch_if/decode_if/dispatch_if valid&&!ready probes in each ifdef branch; core[0]).
    wire tb_decode_stall, tb_issue_stall, tb_execute_stall;
    assign vif.status_if.decode_stall    = tb_decode_stall;
    assign vif.status_if.issue_stall     = tb_issue_stall;
    assign vif.status_if.execute_stall   = tb_execute_stall;
    // core[0] scheduler active-warp bitmask for cp_active_warps (per-cycle sampled,
    // driven from core.schedule.active_warps in each ifdef branch; zero-extended).
    wire [31:0] tb_active_warps;
    assign vif.status_if.active_warps    = tb_active_warps;

    always @(posedge clk) begin
        if (reset_n && tb_cycle_count % 1000 == 0 && tb_cycle_count > 0 &&
            tb_execution_started && !tb_execution_complete)
            $display("[TB_STATUS @ %0t] cyc=%0d mem=%0d busy=%b idle=%0d",
                     $time, tb_cycle_count, tb_mem_ops, vif.status_if.busy, tb_idle_cycles);
    end

    //==========================================================================
    // DEBUG PROBES: Internal DUT busy and ebreak path
    //==========================================================================

    `ifdef USE_AXI_WRAPPER
        wire [`NUM_CLUSTERS-1:0] tb_probe_per_cluster_busy;
        assign tb_probe_per_cluster_busy = dut.vortex.per_cluster_busy;

        always @(posedge clk) begin
            if (reset_n && tb_cycle_count % 1000 == 0 && tb_cycle_count > 0 && tb_execution_started && !tb_execution_complete) begin
                $display("[TB_PROBE_AXI @ %0t] cyc=%0d per_cluster_busy=%b dut_busy=%b ebreak_detect=%b axi_idle=%b mem_idle=%b",
                         $time, tb_cycle_count, tb_probe_per_cluster_busy, vif.status_if.busy, vif.status_if.ebreak_detected,
                         axi_channels_idle, mem_channels_idle);
            end
        end
    `else
        wire [`NUM_CLUSTERS-1:0] tb_probe_per_cluster_busy;
        assign tb_probe_per_cluster_busy = dut.per_cluster_busy;

        always @(posedge clk) begin
            if (reset_n && tb_cycle_count % 1000 == 0 && tb_cycle_count > 0 && tb_execution_started && !tb_execution_complete) begin
                $display("[TB_PROBE_MEM @ %0t] cyc=%0d per_cluster_busy=%b dut_busy=%b ebreak_detect=%b mem_idle=%b",
                         $time, tb_cycle_count, tb_probe_per_cluster_busy, vif.status_if.busy, vif.status_if.ebreak_detected,
                         mem_channels_idle);
            end
        end
    `endif

    //==========================================================================
    // DEBUG PROBES: Deep RTL Pipeline Stage Analysis
    //==========================================================================

    `ifdef USE_AXI_WRAPPER
        // Deep pipeline probes: Measure fetch, decode, issue, LSU stages
        wire icache_req_valid, icache_rsp_valid, icache_req_ready, icache_rsp_ready;
        wire dcache_req_valid, dcache_rsp_valid, dcache_req_ready, dcache_rsp_ready;
        wire fetch_valid;
        wire [`XLEN-1:0] fetch_pc_full;
        wire [31:0] fetch_instr;

        localparam [31:0] TB_EBREAK_INSTR   = 32'h00100073;
        localparam [31:0] TB_EXIT_MMIO_ADDR = 32'h00000088;
        // tb_probe_ebreak_seen declared at module level (C3)

        // I1: generate loops — commit fires + ebreak detection across ALL cores/lanes.
        // cache/fetch wires for display keep core[0] reference (debug display only).
        genvar _cl, _sk, _co, _lw;
        generate
            for (_cl = 0; _cl < TB_NUM_CLUSTERS; _cl++) begin : g_axi_cl
                for (_sk = 0; _sk < TB_NUM_SOCKETS; _sk++) begin : g_axi_sk
                    for (_co = 0; _co < TB_SOCK_SIZE; _co++) begin : g_axi_co
                        localparam _CORE_IDX = _cl * TB_NUM_SOCKETS * TB_SOCK_SIZE
                                             + _sk * TB_SOCK_SIZE + _co;
                        localparam _LANE_BASE = _CORE_IDX * TB_ISSUE_W;
                        // ebreak: per core (fetch is before issue/lane split)
                        assign tb_ebreak_fetch_all[_CORE_IDX] =
                            dut.vortex.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.fetch_if.valid &&
                            (dut.vortex.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.fetch_if.data.instr == TB_EBREAK_INSTR);
                        for (_lw = 0; _lw < TB_ISSUE_W; _lw++) begin : g_axi_lw
                            assign tb_commit_fires_all[_LANE_BASE + _lw] =
                                dut.vortex.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.commit.commit_arb_if[_lw].valid &&
                                dut.vortex.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.commit.commit_arb_if[_lw].ready;
                        end
                    end
                end
            end
        endgenerate

        reg tb_probe_exit_addr_seen;

        // Cache/fetch display signals — core[0] only (debug telemetry, not pass/fail)
        assign icache_req_valid = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.req_valid;
        assign icache_req_ready = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.req_ready;
        assign icache_rsp_valid = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.rsp_valid;
        assign icache_rsp_ready = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.rsp_ready;

        assign fetch_valid   = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.valid;
        assign fetch_pc_full = VX_gpu_pkg::to_fullPC(dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.data.PC);
        assign tb_status_pc  = fetch_pc_full[31:0];  // drive status_if.pc for cp_pc_region
        assign fetch_instr   = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.data.instr;

        // DCACHE is an array; measure the first port (0)
        assign dcache_req_valid = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].req_valid;
        assign dcache_req_ready = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].req_ready;
        assign dcache_rsp_valid = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].rsp_valid;
        assign dcache_rsp_ready = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].rsp_ready;

        // Pipeline backpressure stalls (core[0]): valid && !ready at each stage boundary.
        //   decode_stall : decode not ready for fetch  (fetch_if.valid & !ready)
        //   issue_stall  : issue  not ready for decode (decode_if.valid & !ready)
        //   execute_stall: any EX unit not ready for dispatch (|dispatch_if[*].valid & !ready)
        localparam int TB_NDISP_A = VX_gpu_pkg::NUM_EX_UNITS * TB_ISSUE_W;
        wire [TB_NDISP_A-1:0] tb_disp_bp_a;
        for (genvar d = 0; d < TB_NDISP_A; d++) begin : g_disp_bp_a
            assign tb_disp_bp_a[d] =
                 dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dispatch_if[d].valid &&
                !dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dispatch_if[d].ready;
        end
        assign tb_decode_stall  = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.valid &&
                                 !dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.ready;
        assign tb_issue_stall   = dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.decode_if.valid &&
                                 !dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.decode_if.ready;
        assign tb_execute_stall = |tb_disp_bp_a;
        assign tb_active_warps  = 32'(dut.vortex.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.active_warps);

        // Pipeline flow signals
        reg [31:0] icache_stall_cycles, dcache_stall_cycles;
        wire icache_stalled = icache_req_valid && !icache_req_ready;
        wire dcache_stalled = dcache_req_valid && !dcache_req_ready;
        assign tb_fetch_stall  = icache_stalled;   // drive status_if.fetch_stall  (cp_fetch_stall)
        assign tb_memory_stall = dcache_stalled;   // drive status_if.memory_stall (cp_memory_stall)
        wire icache_firing = icache_req_valid && icache_req_ready;
        wire dcache_firing = dcache_req_valid && dcache_req_ready;

        always @(posedge clk) begin
            if (!reset_n) begin
                icache_stall_cycles <= 0;
                dcache_stall_cycles <= 0;
                tb_probe_ebreak_seen <= 0;
                tb_probe_exit_addr_seen <= 0;
            end else if (tb_execution_started && !tb_execution_complete) begin
                if (icache_stalled) icache_stall_cycles <= icache_stall_cycles + 1;
                if (dcache_stalled) dcache_stall_cycles <= dcache_stall_cycles + 1;

                if (!tb_probe_ebreak_seen && tb_ebreak_fetch) begin
                    tb_probe_ebreak_seen <= 1'b1;
                    $display("[TB_PROBE_EBREAK @ %0t] ebreak fetched at PC=0x%08h instr=0x%08h (core[0] PC shown; any core triggered)", $time, fetch_pc_full[31:0], fetch_instr);
                end

                if (!tb_probe_exit_addr_seen && vif.axi_if.awvalid && vif.axi_if.awready && (vif.axi_if.awaddr == TB_EXIT_MMIO_ADDR)) begin
                    tb_probe_exit_addr_seen <= 1'b1;
                    $display("[TB_PROBE_EXIT @ %0t] observed AXI write address 0x%08h (program exit MMIO)", $time, vif.axi_if.awaddr);
                end
            end
        end

        always @(posedge clk) begin
            if (reset_n && tb_cycle_count % 1000 == 0 && tb_cycle_count > 0 && tb_execution_started && !tb_execution_complete) begin
                $display("[TB_PROBE_PIPELINE @ %0t] cyc=%0d | ICACHE: req=%b ready=%b rsp=%b stall_cyc=%0d | DCACHE: req=%b ready=%b rsp=%b stall_cyc=%0d | PC=0x%08h instr=0x%08h ebreak_seen=%b exit_addr_seen=%b",
                         $time, tb_cycle_count,
                         icache_req_valid, icache_req_ready, icache_rsp_valid, icache_stall_cycles,
                         dcache_req_valid, dcache_req_ready, dcache_rsp_valid, dcache_stall_cycles,
                         fetch_pc_full[31:0], fetch_instr, tb_probe_ebreak_seen, tb_probe_exit_addr_seen);
            end
        end

    `else
        // MEM interface version (non-AXI)
        wire icache_req_valid, icache_rsp_valid, icache_req_ready, icache_rsp_ready;
        wire dcache_req_valid, dcache_rsp_valid, dcache_req_ready, dcache_rsp_ready;
        wire fetch_valid;
        wire [`XLEN-1:0] fetch_pc_full;
        wire [31:0] fetch_instr;

        localparam [31:0] TB_EBREAK_INSTR   = 32'h00100073;
        localparam [31:0] TB_EXIT_MMIO_ADDR = 32'h00000088;
        // tb_probe_ebreak_seen declared at module level (C3)

        // I1: generate loops — commit fires + ebreak detection across ALL cores/lanes.
        genvar _cl, _sk, _co, _lw;
        generate
            for (_cl = 0; _cl < TB_NUM_CLUSTERS; _cl++) begin : g_mem_cl
                for (_sk = 0; _sk < TB_NUM_SOCKETS; _sk++) begin : g_mem_sk
                    for (_co = 0; _co < TB_SOCK_SIZE; _co++) begin : g_mem_co
                        localparam _CORE_IDX = _cl * TB_NUM_SOCKETS * TB_SOCK_SIZE
                                             + _sk * TB_SOCK_SIZE + _co;
                        localparam _LANE_BASE = _CORE_IDX * TB_ISSUE_W;
                        assign tb_ebreak_fetch_all[_CORE_IDX] =
                            dut.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.fetch_if.valid &&
                            (dut.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.fetch_if.data.instr == TB_EBREAK_INSTR);
                        for (_lw = 0; _lw < TB_ISSUE_W; _lw++) begin : g_mem_lw
                            assign tb_commit_fires_all[_LANE_BASE + _lw] =
                                dut.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.commit.commit_arb_if[_lw].valid &&
                                dut.g_clusters[_cl].cluster.g_sockets[_sk].socket.g_cores[_co].core.commit.commit_arb_if[_lw].ready;
                        end
                    end
                end
            end
        endgenerate

        reg tb_probe_exit_addr_seen;

        // Cache/fetch display signals — core[0] only (debug telemetry, not pass/fail)
        assign icache_req_valid = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.req_valid;
        assign icache_req_ready = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.req_ready;
        assign icache_rsp_valid = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.rsp_valid;
        assign icache_rsp_ready = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.icache_bus_if.rsp_ready;

        assign fetch_valid   = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.valid;
        assign fetch_pc_full = VX_gpu_pkg::to_fullPC(dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.data.PC);
        assign tb_status_pc  = fetch_pc_full[31:0];  // drive status_if.pc for cp_pc_region
        assign fetch_instr   = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.data.instr;

        assign dcache_req_valid = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].req_valid;
        assign dcache_req_ready = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].req_ready;
        assign dcache_rsp_valid = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].rsp_valid;
        assign dcache_rsp_ready = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dcache_bus_if[0].rsp_ready;

        // Pipeline backpressure stalls (core[0]) — see AXI branch for semantics.
        localparam int TB_NDISP_M = VX_gpu_pkg::NUM_EX_UNITS * TB_ISSUE_W;
        wire [TB_NDISP_M-1:0] tb_disp_bp_m;
        for (genvar d = 0; d < TB_NDISP_M; d++) begin : g_disp_bp_m
            assign tb_disp_bp_m[d] =
                 dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dispatch_if[d].valid &&
                !dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.dispatch_if[d].ready;
        end
        assign tb_decode_stall  = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.valid &&
                                 !dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.fetch_if.ready;
        assign tb_issue_stall   = dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.decode_if.valid &&
                                 !dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.decode_if.ready;
        assign tb_execute_stall = |tb_disp_bp_m;
        assign tb_active_warps  = 32'(dut.g_clusters[0].cluster.g_sockets[0].socket.g_cores[0].core.schedule.active_warps);

        reg [31:0] icache_stall_cycles, dcache_stall_cycles;
        wire icache_stalled = icache_req_valid && !icache_req_ready;
        wire dcache_stalled = dcache_req_valid && !dcache_req_ready;
        assign tb_fetch_stall  = icache_stalled;   // drive status_if.fetch_stall  (cp_fetch_stall)
        assign tb_memory_stall = dcache_stalled;   // drive status_if.memory_stall (cp_memory_stall)

        always @(posedge clk) begin
            if (!reset_n) begin
                icache_stall_cycles <= 0;
                dcache_stall_cycles <= 0;
                tb_probe_ebreak_seen <= 0;
                tb_probe_exit_addr_seen <= 0;
            end else if (tb_execution_started && !tb_execution_complete) begin
                if (icache_stalled) icache_stall_cycles <= icache_stall_cycles + 1;
                if (dcache_stalled) dcache_stall_cycles <= dcache_stall_cycles + 1;

                if (!tb_probe_ebreak_seen && tb_ebreak_fetch) begin
                    tb_probe_ebreak_seen <= 1'b1;
                    $display("[TB_PROBE_EBREAK @ %0t] ebreak fetched at PC=0x%08h instr=0x%08h (core[0] PC shown; any core triggered)", $time, fetch_pc_full[31:0], fetch_instr);
                end

                if (!tb_probe_exit_addr_seen && vif.mem_if.req_valid[0] && vif.mem_if.req_ready[0] && vif.mem_if.req_rw[0] && (vif.mem_if.req_addr[0] == TB_EXIT_MMIO_ADDR[31:2])) begin
                    tb_probe_exit_addr_seen <= 1'b1;
                    $display("[TB_PROBE_EXIT @ %0t] observed MEM write address 0x%08h (program exit MMIO)", $time, TB_EXIT_MMIO_ADDR);
                end
            end
        end

        always @(posedge clk) begin
            if (reset_n && tb_cycle_count % 1000 == 0 && tb_cycle_count > 0 && tb_execution_started && !tb_execution_complete) begin
                $display("[TB_PROBE_PIPELINE @ %0t] cyc=%0d | ICACHE: req=%b ready=%b rsp=%b stall_cyc=%0d | DCACHE: req=%b ready=%b rsp=%b stall_cyc=%0d | PC=0x%08h instr=0x%08h ebreak_seen=%b exit_addr_seen=%b",
                         $time, tb_cycle_count,
                         icache_req_valid, icache_req_ready, icache_rsp_valid, icache_stall_cycles,
                         dcache_req_valid, dcache_req_ready, dcache_rsp_valid, dcache_stall_cycles,
                         fetch_pc_full[31:0], fetch_instr, tb_probe_ebreak_seen, tb_probe_exit_addr_seen);
            end
        end
    `endif

    //==========================================================================
    // UVM CONFIGURATION DATABASE SETUP
    //==========================================================================

    initial begin
        uvm_config_db#(virtual vortex_if)::set(null,       "*", "vif",        vif);
        uvm_config_db#(virtual vortex_axi_if)::set(null,   "*", "vif_axi",    vif.axi_if);
        uvm_config_db#(virtual vortex_mem_if)::set(null,   "*", "vif_mem",    vif.mem_if);
        uvm_config_db#(virtual vortex_dcr_if)::set(null,   "*", "vif_dcr",    vif.dcr_if);
        uvm_config_db#(virtual vortex_status_if)::set(null,"*", "vif_status", vif.status_if);

        $display("[TB_TOP @ %0t] Virtual interfaces registered in UVM config DB", $time);
        uvm_top.set_report_verbosity_level_hier(UVM_LOW);
        $display("[TB_TOP @ %0t] Starting UVM test phase...", $time);
        $display("================================================================================");
        run_test();
    end

    //==========================================================================
    // C1 — ELABORATION ASSERT: UVM VX_MEM_TAG_WIDTH == RTL VX_MEM_TAG_WIDTH
    // Both are derived from VX_gpu_pkg::VX_MEM_TAG_WIDTH. The first check
    // catches any future regression where someone re-hardcodes the UVM param.
    // The $bits check is the structural proof: DUT port width == UVM param.
    //==========================================================================
    initial begin : u_c1_tag_width_assert
        assert (vortex_config_pkg::VX_MEM_TAG_WIDTH == VX_gpu_pkg::VX_MEM_TAG_WIDTH)
            else $fatal(1, "[C1-ASSERT] VX_MEM_TAG_WIDTH: UVM_pkg=%0d RTL_pkg=%0d -- check vortex_config.sv",
                        vortex_config_pkg::VX_MEM_TAG_WIDTH, VX_gpu_pkg::VX_MEM_TAG_WIDTH);
`ifdef USE_AXI_WRAPPER
        assert ($bits(axi_awid[0]) == vortex_config_pkg::VX_MEM_TAG_WIDTH)
            else $fatal(1, "[C1-ASSERT] DUT AXI awid width=%0d bits but UVM VX_MEM_TAG_WIDTH=%0d",
                        $bits(axi_awid[0]), vortex_config_pkg::VX_MEM_TAG_WIDTH);
`endif
    end

    //==========================================================================
    // I2 — ELABORATION ASSERTS: UVM plusarg topology == RTL compile-time params
    // These fire at time=0 before any UVM phase runs. If +NUM_CLUSTERS=2 but
    // the RTL was compiled with `NUM_CLUSTERS=1, the bench is meaningless.
    // Pattern: read the plusarg (default = RTL value so single-config runs
    // always pass); fatal if the override disagrees with the compiled DUT.
    //==========================================================================
    initial begin : u_i2_topology_asserts
        int unsigned chk_clusters, chk_cores, chk_warps, chk_threads;

        // Default to the RTL compile-time values so the assert is a no-op
        // when the plusarg is not supplied (single-config baseline run).
        chk_clusters = TB_NUM_CLUSTERS;
        chk_cores    = `NUM_CORES;
        chk_warps    = `NUM_WARPS;
        chk_threads  = `NUM_THREADS;

        // Issue 3: accept both the NUM_* form and the short aliases the config
        // object reads (vortex_config.sv apply_plusargs). Check NUM_* first; if
        // absent, fall back to the alias so an alias-form override is also caught.
        if (!$value$plusargs("NUM_CLUSTERS=%d", chk_clusters))
            void'($value$plusargs("CLUSTERS=%d", chk_clusters));
        if (!$value$plusargs("NUM_CORES=%d", chk_cores))
            void'($value$plusargs("CORES=%d", chk_cores));
        if (!$value$plusargs("NUM_WARPS=%d", chk_warps))
            void'($value$plusargs("WARPS=%d", chk_warps));
        if (!$value$plusargs("NUM_THREADS=%d", chk_threads))
            void'($value$plusargs("THREADS=%d", chk_threads));

        assert (chk_clusters == TB_NUM_CLUSTERS)
            else $fatal(1,
                "[I2-ASSERT] NUM_CLUSTERS: plusarg=%0d but RTL compiled with %0d -- recompile with correct `NUM_CLUSTERS",
                chk_clusters, TB_NUM_CLUSTERS);

        assert (chk_cores == `NUM_CORES)
            else $fatal(1,
                "[I2-ASSERT] NUM_CORES: plusarg=%0d but RTL compiled with %0d -- recompile with correct `NUM_CORES",
                chk_cores, `NUM_CORES);

        assert (chk_warps == `NUM_WARPS)
            else $fatal(1,
                "[I2-ASSERT] NUM_WARPS: plusarg=%0d but RTL compiled with %0d -- recompile with correct `NUM_WARPS",
                chk_warps, `NUM_WARPS);

        assert (chk_threads == `NUM_THREADS)
            else $fatal(1,
                "[I2-ASSERT] NUM_THREADS: plusarg=%0d but RTL compiled with %0d -- recompile with correct `NUM_THREADS",
                chk_threads, `NUM_THREADS);

        $display("[I2-ASSERT] Topology OK: %0dCL %0dC %0dW %0dT (RTL == UVM plusargs)",
                 TB_NUM_CLUSTERS, `NUM_CORES, `NUM_WARPS, `NUM_THREADS);

        // ── I2 (extended): the REST of the STRUCTURAL config ──────────────────
        // Everything below is fixed at ELABORATION in the RTL, so a runtime plusarg
        // can only make the TB *believe* something the DUT does not implement — it
        // can never change the hardware. Historically only the topology was gated
        // here, which left silent TB/RTL drift possible on XLEN, the memory
        // interface, and the optional cache levels (see OBS-019). Fail loud instead,
        // and say exactly how to rebuild.
        begin
            // Snapshot the RTL's elaborated structural config into plain variables
            // first (no preprocessor conditionals inside expressions), then check.
            bit rtl_xlen64, rtl_icache, rtl_dcache;
            `ifdef XLEN_64
                rtl_xlen64 = 1'b1;
            `else
                rtl_xlen64 = 1'b0;
            `endif
            `ifdef ICACHE_ENABLE
                rtl_icache = 1'b1;
            `else
                rtl_icache = 1'b0;
            `endif
            `ifdef DCACHE_ENABLE
                rtl_dcache = 1'b1;
            `else
                rtl_dcache = 1'b0;
            `endif
            if (($test$plusargs("XLEN_64") || $test$plusargs("xlen=64")) && !rtl_xlen64)
                $fatal(1, "[I2-ASSERT] +XLEN_64 requested but the RTL was compiled XLEN_32 -- XLEN is compile-time: rebuild the RTL/SimX for 64-bit.");

            // Optional cache levels — PASSTHRU (no cache array) unless enabled at
            // compile time; VX_cache_wrap.sv:160 only instantiates VX_cache when
            // PASSTHRU==0. Terminal control is `make sim ... L2=1 L3=1`.
            if (($test$plusargs("L2CACHE") || $test$plusargs("l2cache")) && (`L2_ENABLED == 0))
                $fatal(1, "[I2-ASSERT] +L2CACHE requested but the RTL was elaborated WITHOUT L2 (PASSTHRU/bypass) -- rebuild with `make sim ... L2=1`.");
            if (($test$plusargs("L3CACHE") || $test$plusargs("l3cache")) && (`L3_ENABLED == 0))
                $fatal(1, "[I2-ASSERT] +L3CACHE requested but the RTL was elaborated WITHOUT L3 (PASSTHRU/bypass) -- rebuild with `make sim ... L3=1`.");

            // Memory interface — the AXI wrapper is a compile-time wrapper choice.
            `ifdef USE_AXI_WRAPPER
                if ($test$plusargs("MEM_INTERFACE"))
                    $fatal(1, "[I2-ASSERT] +MEM_INTERFACE requested but the RTL was compiled with USE_AXI_WRAPPER -- rebuild with `--interface=mem`.");
            `else
                if ($test$plusargs("USE_AXI_WRAPPER"))
                    $fatal(1, "[I2-ASSERT] +USE_AXI_WRAPPER requested but the RTL was compiled WITHOUT the AXI wrapper -- rebuild with `--interface=axi`.");
            `endif

            $display("[I2-ASSERT] Structural config OK: XLEN=%0d L2=%0d L3=%0d icache=%0d dcache=%0d (RTL == UVM)",
                     rtl_xlen64 ? 64 : 32, `L2_ENABLED, `L3_ENABLED, rtl_icache, rtl_dcache);
        end
    end

    //==========================================================================
    // TIMEOUT WATCHDOG
    //==========================================================================

    initial begin
        automatic int elapsed_cycles = 0;
        $display("[TB_TOP @ %0t] Timeout watchdog armed (%0d cycles)", $time, timeout_cycles);
        wait(reset_n === 1'b1);
        fork
            begin
                while (elapsed_cycles < timeout_cycles && !vif.status_if.ebreak_detected) begin
                    @(posedge clk); elapsed_cycles++;
                    if (elapsed_cycles % 100000 == 0)
                        $display("[TB_TOP @ %0t] Progress: %0d cycles", $time, elapsed_cycles);
                end
                if (vif.status_if.ebreak_detected) begin
                    $display("[TB_TOP @ %0t] Watchdog disarmed after %0d cycles (EBREAK detected)",
                             $time, elapsed_cycles);
                end else begin
                    $error("[TB_TOP @ %0t] TIMEOUT after %0d cycles!", $time, timeout_cycles);
                    vif.print_status();
                    memory.print_statistics();
                    $finish(2);
                end
            end
        join_none
    end


    // Bind warp/scheduler-state coverage probe into every VX_schedule instance
    bind VX_schedule vx_sched_probe #(.CORE_ID(0)) u_sched_probe (
        .clk          (clk),
        .reset        (reset),
        .warp_ctl_if  (warp_ctl_if),
        .schedule_if  (schedule_if),
        .active_warps (active_warps),
        .stalled_warps(stalled_warps),
        .barrier_ctrs (barrier_ctrs),
        .join_valid   (join_valid),
        .join_is_dvg  (join_is_dvg),
        .join_is_else (join_is_else),
        .join_tmask   (join_tmask)
    );

    // Bind white-box instruction probe into every VX_dispatch instance
    bind VX_dispatch vx_instr_probe #(.CORE_ID(0)) u_instr_probe (
        .clk        (clk),
        .reset      (reset),
        .dispatch_if(dispatch_if)
    );

    // P1-bind: passive commit/retire probe into every VX_commit instance
    // (observability only; Ahmad samples commit_arb_if for coverage).
    bind VX_commit vx_commit_probe u_commit_probe (
        .clk          (clk),
        .reset        (reset),
        .commit_arb_if(commit_arb_if)
    );

    // B1-bind: passive per-core DCR register observer. VX_core.sv:82 instantiates
    // VX_dcr_data once per core, so this creates exactly one probe per core the
    // config actually built — config-aware by construction, no path enumeration.
    // Supplies the READ side the write-only VX_dcr_bus_if cannot, turning the RAL
    // mirror into a real check. PEEK ONLY: it never drives, so the DCR waveform
    // (and therefore the SimX feed at vortex_scoreboard.sv:403) is unchanged.
    // Note the connection to `dcrs`, the module's INTERNAL storage register.
    bind VX_dcr_data vx_dcr_probe u_dcr_probe (
        .clk         (clk),
        .reset       (reset),
        .write_valid (dcr_bus_if.write_valid),
        .write_addr  (dcr_bus_if.write_addr),
        .write_data  (dcr_bus_if.write_data),
        .dcrs        (dcrs)
    );

    // A1(d)-bind: passive LOAD-writeback probe into every VX_lsu_slice. Captures
    // the final aligned per-lane load DATA (result_if) — invisible at the commit
    // tap (OBS-002) — so lockstep can DATA-compare loads. +LOCKSTEP-gated, passive.
    bind VX_lsu_slice vx_lsu_probe u_lsu_probe (
        .clk  (clk),
        .reset(reset),
        .valid(result_if.valid),
        .ready(result_if.ready),
        .data (result_if.data)
    );

    // FW-6 / gap G1: passive CACHE-EVENT coverage probe, bound into every
    // VX_cache_bank (the stage where hit/miss is actually resolved). One instance
    // per bank per cache, so L1 I$/D$, L2 and L3 land as SEPARATE covergroup
    // instances in the UCDB hierarchy.
    //
    // CONFIG-AWARE BY CONSTRUCTION: VX_cache_wrap.sv:160 instantiates VX_cache —
    // and hence VX_cache_bank — only when `PASSTHRU == 0`. With L2/L3 disabled
    // those levels are pure bypass, no bank exists, so this bind creates NO
    // instance and adds NO bins. That means the default (L2/L3-off) build keeps
    // its coverage denominator untouched and there is no unreachable 0% block to
    // waive — the failure mode that made the TCU covergroup a dead ~195-bin block
    // before it was gated. Cache geometry is passed through from the bank's own
    // parameters, never restated here (the OBS-019 single-source-of-truth rule).
    bind VX_cache_bank vx_cache_probe #(
        .INSTANCE_ID(INSTANCE_ID),
        .BANK_ID    (BANK_ID),
        .CACHE_SIZE (CACHE_SIZE),
        .NUM_WAYS   (NUM_WAYS),
        .WRITEBACK  (WRITEBACK),
        // Structural waiver key: the icache is built .WRITE_ENABLE(0)
        // (VX_socket.sv:106), which makes its write and flush bins impossible
        // rather than unstimulated. Passed through by `bind` so the waiver is
        // per-instance and config-generic -- enable L2/L3 or change the socket
        // and the correct caches keep their bins with no edit here.
        .WRITE_ENABLE (WRITE_ENABLE),
        // OBS-031 structural-reachability key for cp_mshr_stall.stall. The bin
        // needs MSHR_SIZE CONCURRENT outstanding misses in one bank; whether
        // that is possible is set by the REQUESTER side, which is narrower than
        // the MSHR at L1 in this configuration. Computed HERE because the
        // VX_config.vh macros are in scope at the bind site but not inside the
        // probe, and passed per-instance so it adapts to any config.
        //   L1 icache: at most one outstanding fetch per warp, over the cores
        //              sharing the socket.
        //   L1 dcache: LSUQ_OUT_SIZE outstanding memory requests per LSU, over
        //              the cores sharing the socket (VX_config.vh:431).
        //   anything else (L2 1 MB / L3 2 MB): the requesters are CACHES, not a
        //              core pipeline, and that bound is NOT established here —
        //              so fall back to MSHR_SIZE, which makes the waiver
        //              inapplicable. Never guess a bound for a level we have not
        //              analysed; an unproven ignore_bins is the OBS-030 failure.
        // ICACHE_SIZE == DCACHE_SIZE (both 16384), so WRITE_ENABLE is what
        // separates them (the icache is built .WRITE_ENABLE(0), VX_socket.sv:106).
        .MSHR_SIZE (MSHR_SIZE),
        .MAX_OUTSTANDING (
            (CACHE_SIZE == `ICACHE_SIZE && WRITE_ENABLE == 0)
                ? (`SOCKET_SIZE * `NUM_WARPS)
          : (CACHE_SIZE == `DCACHE_SIZE && WRITE_ENABLE == 1)
                ? (`SOCKET_SIZE * `LSUQ_OUT_SIZE)
          : MSHR_SIZE)
    ) u_cache_probe (
        .clk            (clk),
        .reset          (reset),
        .valid_st1      (valid_st1),
        .is_creq_st1    (is_creq_st1),
        .is_fill_st1    (is_fill_st1),
        .is_flush_st1   (is_flush_st1),
        .is_replay_st1  (is_replay_st1),
        .is_hit_st1     (is_hit_st1),
        .rw_st1         (rw_st1),
        .is_dirty_st1   (is_dirty_st1),
        .perf_read_miss (perf_read_miss),
        .perf_write_miss(perf_write_miss),
        .perf_mshr_stall(perf_mshr_stall)
    );


    //==========================================================================
    // SIMULATION COMPLETION
    //==========================================================================

    final begin
        uvm_report_server svr;
        int unsigned n_err, n_fatal;
        svr     = uvm_report_server::get_server();
        n_err   = svr.get_severity_count(UVM_ERROR);
        n_fatal = svr.get_severity_count(UVM_FATAL);
        $display("\n================================================================================");
        $display("[TB_TOP @ %0t] Simulation Complete", $time);
        if (n_err == 0 && n_fatal == 0)
            $display("Test Result:    PASS");
        else
            $display("Test Result:    FAILED (%0d error(s), %0d fatal)", n_err, n_fatal);
        $display("  Total Cycles: %0d  Instructions: %0d",
                vif.status_if.cycle_count, vif.status_if.instr_count);
        memory.print_statistics();
        $display("================================================================================\n");
    end

endmodule : vortex_tb_top

`endif // VORTEX_TB_TOP_SV