{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port RESET_AXI_BRIDGE -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port axi_periph_clk -pg 1 -lvl 3 -x 610 -y 20 -defaultsOSRD
preplace port delay_clk -pg 1 -lvl 3 -x 610 -y 220 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace inst clk_common -pg 1 -lvl 1 -x 130 -y 240 -defaultsOSRD
preplace inst axi_periph_rst -pg 1 -lvl 2 -x 420 -y 120 -defaultsOSRD
preplace netloc RESET_AXI_BRIDGE_1 1 0 2 NJ 100 NJ
preplace netloc clk_wiz_0_axi_periph_clk 1 1 2 240 20 NJ
preplace netloc clk_wiz_0_delay_clk 1 1 2 NJ 220 NJ
preplace netloc clk_wiz_0_locked 1 1 1 250 160n
preplace netloc divclk_rst1_peripheral_aresetn 1 2 1 NJ 160
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 240
levelinfo -pg 1 0 130 420 610
pagesize -pg 1 -db -bbox -sgen -200 0 810 320
"
}

