

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Wed Mar  6 07:47:00 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.060 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        3|  20.000 ns|  30.000 ns|    3|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_278  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 8 9 2 5 6 7 
2 --> 3 
3 --> 4 
4 --> 
5 --> 4 
6 --> 9 
7 --> 9 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [hart.cpp:7]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inst"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pc"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc" [hart.cpp:7]   --->   Operation 16 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst" [hart.cpp:7]   --->   Operation 17 'read' 'inst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%store_ln27 = store i32 0, i32 0" [hart.cpp:27]   --->   Operation 18 'store' 'store_ln27' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_read" [hart.cpp:28]   --->   Operation 19 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 7, i32 11" [hart.cpp:29]   --->   Operation 20 'partselect' 'rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 15, i32 19" [hart.cpp:30]   --->   Operation 21 'partselect' 'rs1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 20, i32 24" [hart.cpp:31]   --->   Operation 22 'partselect' 'rs2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14" [hart.cpp:32]   --->   Operation 23 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31" [hart.cpp:33]   --->   Operation 24 'partselect' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imm_11_0 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31" [hart.cpp:34]   --->   Operation 25 'partselect' 'imm_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i12 %imm_11_0" [hart.cpp:34]   --->   Operation 26 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7" [hart.cpp:35]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31" [hart.cpp:35]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11" [hart.cpp:36]   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30" [hart.cpp:35]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%offset = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_1, i1 %tmp, i6 %tmp_2, i4 %tmp_4, i1 0" [hart.cpp:35]   --->   Operation 31 'bitconcatenate' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31" [hart.cpp:38]   --->   Operation 32 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%imm_20_U = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_5, i12 0" [hart.cpp:38]   --->   Operation 33 'bitconcatenate' 'imm_20_U' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.71ns)   --->   "%icmp_ln53 = icmp_eq  i5 %rd, i5 0" [hart.cpp:53]   --->   Operation 34 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%switch_ln50 = switch i7 %opcode, void %cond.true, i7 51, void %sw.bb, i7 19, void %sw.bb74, i7 99, void %sw.bb92, i7 55, void %sw.bb103, i7 23, void %sw.bb110, i7 111, void %sw.bb118, i7 103, void %sw.bb127" [hart.cpp:50]   --->   Operation 35 'switch' 'switch_ln50' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln53, void %if.then129, void %if.end134" [hart.cpp:78]   --->   Operation 36 'br' 'br_ln78' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln53, void %if.then120, void %if.end125" [hart.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = (opcode == 111)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln53, void %if.then112, void %if.end117" [hart.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln53, void %if.then105, void %if.end109" [hart.cpp:67]   --->   Operation 39 'br' 'br_ln67' <Predicate = (opcode == 55)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%add_ln78 = add i32 %pc_read, i32 4" [hart.cpp:78]   --->   Operation 40 'add' 'add_ln78' <Predicate = (!icmp_ln53)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %rd" [hart.cpp:78]   --->   Operation 41 'zext' 'zext_ln78' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%rf_addr_10 = getelementptr i32 %rf, i64 0, i64 %zext_ln78" [hart.cpp:78]   --->   Operation 42 'getelementptr' 'rf_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.09ns)   --->   "%store_ln78 = store i32 %add_ln78, i5 %rf_addr_10" [hart.cpp:78]   --->   Operation 43 'store' 'store_ln78' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln78 = br void %if.end134" [hart.cpp:78]   --->   Operation 44 'br' 'br_ln78' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %rs1" [hart.cpp:79]   --->   Operation 45 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rf_addr_11 = getelementptr i32 %rf, i64 0, i64 %zext_ln79" [hart.cpp:79]   --->   Operation 46 'getelementptr' 'rf_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.09ns)   --->   "%rf_load_5 = load i5 %rf_addr_11" [hart.cpp:79]   --->   Operation 47 'load' 'rf_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln80 = icmp_eq  i3 %func3, i3 0" [hart.cpp:80]   --->   Operation 48 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 49 [1/2] (1.09ns)   --->   "%rf_load_5 = load i5 %rf_addr_11" [hart.cpp:79]   --->   Operation 49 'load' 'rf_load_5' <Predicate = (opcode == 103)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.95ns)   --->   "%next_pc = add i32 %rf_load_5, i32 %sext_ln34" [hart.cpp:79]   --->   Operation 50 'add' 'next_pc' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else, void %if.then140" [hart.cpp:80]   --->   Operation 51 'br' 'br_ln80' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%next_pc_4 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc, i32 0, i1 1" [hart.cpp:83]   --->   Operation 52 'bitset' 'next_pc_4' <Predicate = (opcode == 103 & !icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.71ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 53 'br' 'br_ln0' <Predicate = (opcode == 103 & !icmp_ln80)> <Delay = 0.71>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%next_pc_3 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc, i32 0, i1 0" [hart.cpp:81]   --->   Operation 54 'bitset' 'next_pc_3' <Predicate = (opcode == 103 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.71ns)   --->   "%br_ln82 = br void %cleanup" [hart.cpp:82]   --->   Operation 55 'br' 'br_ln82' <Predicate = (opcode == 103 & icmp_ln80)> <Delay = 0.71>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%next_pc_5 = phi i32 0, void %if.end125, i32 %next_pc_3, void %if.then140, i32 %next_pc_4, void %if.else, i32 %next_pc_1, void %cond.true, i32 %next_pc_2, void %cond.false, i32 %sext_ln67_5, void %sw.bb47.i, i32 %sext_ln67_4, void %sw.bb35.i, i32 %sext_ln67_3, void %sw.bb24.i, i32 %sext_ln67_2, void %sw.bb13.i, i32 %sext_ln67_1, void %sw.bb2.i, i32 %sext_ln67, void %sw.bb.i, i32 1, void %sw.bb92"   --->   Operation 56 'phi' 'next_pc_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln141 = ret i32 %next_pc_5" [hart.cpp:141]   --->   Operation 57 'ret' 'ret_ln141' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 2.05>
ST_5 : Operation 58 [1/1] (0.95ns)   --->   "%add_ln73 = add i32 %pc_read, i32 4" [hart.cpp:73]   --->   Operation 58 'add' 'add_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %rd" [hart.cpp:73]   --->   Operation 59 'zext' 'zext_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%rf_addr_9 = getelementptr i32 %rf, i64 0, i64 %zext_ln73" [hart.cpp:73]   --->   Operation 60 'getelementptr' 'rf_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.09ns)   --->   "%store_ln73 = store i32 %add_ln73, i5 %rf_addr_9" [hart.cpp:73]   --->   Operation 61 'store' 'store_ln73' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end125" [hart.cpp:73]   --->   Operation 62 'br' 'br_ln73' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.71ns)   --->   "%br_ln75 = br void %cleanup" [hart.cpp:75]   --->   Operation 63 'br' 'br_ln75' <Predicate = true> <Delay = 0.71>

State 6 <SV = 1> <Delay = 2.05>
ST_6 : Operation 64 [1/1] (0.95ns)   --->   "%add_ln70 = add i32 %imm_20_U, i32 %pc_read" [hart.cpp:70]   --->   Operation 64 'add' 'add_ln70' <Predicate = (!icmp_ln53)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %rd" [hart.cpp:70]   --->   Operation 65 'zext' 'zext_ln70' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%rf_addr_8 = getelementptr i32 %rf, i64 0, i64 %zext_ln70" [hart.cpp:70]   --->   Operation 66 'getelementptr' 'rf_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.09ns)   --->   "%store_ln70 = store i32 %add_ln70, i5 %rf_addr_8" [hart.cpp:70]   --->   Operation 67 'store' 'store_ln70' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln70 = br void %if.end117" [hart.cpp:70]   --->   Operation 68 'br' 'br_ln70' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond.true"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 1.09>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %rd" [hart.cpp:67]   --->   Operation 70 'zext' 'zext_ln67' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%rf_addr_7 = getelementptr i32 %rf, i64 0, i64 %zext_ln67" [hart.cpp:67]   --->   Operation 71 'getelementptr' 'rf_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.09ns)   --->   "%store_ln67 = store i32 %imm_20_U, i5 %rf_addr_7" [hart.cpp:67]   --->   Operation 72 'store' 'store_ln67' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln67 = br void %if.end109" [hart.cpp:67]   --->   Operation 73 'br' 'br_ln67' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond.false"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 1.09>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %rs1" [hart.cpp:62]   --->   Operation 75 'zext' 'zext_ln62' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%rf_addr_3 = getelementptr i32 %rf, i64 0, i64 %zext_ln62" [hart.cpp:62]   --->   Operation 76 'getelementptr' 'rf_addr_3' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (1.09ns)   --->   "%op1 = load i5 %rf_addr_3" [hart.cpp:62]   --->   Operation 77 'load' 'op1' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %rs2" [hart.cpp:62]   --->   Operation 78 'zext' 'zext_ln62_1' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%rf_addr_4 = getelementptr i32 %rf, i64 0, i64 %zext_ln62_1" [hart.cpp:62]   --->   Operation 79 'getelementptr' 'rf_addr_4' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.09ns)   --->   "%op2 = load i5 %rf_addr_4" [hart.cpp:62]   --->   Operation 80 'load' 'op2' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i5 %rs1" [hart.cpp:57]   --->   Operation 81 'zext' 'zext_ln57' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%rf_addr_2 = getelementptr i32 %rf, i64 0, i64 %zext_ln57" [hart.cpp:57]   --->   Operation 82 'getelementptr' 'rf_addr_2' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.09ns)   --->   "%rf_load_2 = load i5 %rf_addr_2" [hart.cpp:57]   --->   Operation 83 'load' 'rf_load_2' <Predicate = (opcode == 19)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %rs1" [hart.cpp:52]   --->   Operation 84 'zext' 'zext_ln52' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%rf_addr = getelementptr i32 %rf, i64 0, i64 %zext_ln52" [hart.cpp:52]   --->   Operation 85 'getelementptr' 'rf_addr' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.09ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:52]   --->   Operation 86 'load' 'rf_load' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i5 %rs2" [hart.cpp:52]   --->   Operation 87 'zext' 'zext_ln52_1' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%rf_addr_1 = getelementptr i32 %rf, i64 0, i64 %zext_ln52_1" [hart.cpp:52]   --->   Operation 88 'getelementptr' 'rf_addr_1' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (1.09ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:52]   --->   Operation 89 'load' 'rf_load_1' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 2> <Delay = 5.06>
ST_9 : Operation 90 [1/2] (1.09ns)   --->   "%op1 = load i5 %rf_addr_3" [hart.cpp:62]   --->   Operation 90 'load' 'op1' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 91 [1/2] (1.09ns)   --->   "%op2 = load i5 %rf_addr_4" [hart.cpp:62]   --->   Operation 91 'load' 'op2' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 92 [1/1] (0.71ns)   --->   "%switch_ln68 = switch i3 %func3, void %cleanup, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb13.i, i3 5, void %sw.bb24.i, i3 6, void %sw.bb35.i, i3 7, void %sw.bb47.i" [OP_AL_32I.cpp:68->hart.cpp:62]   --->   Operation 92 'switch' 'switch_ln68' <Predicate = (opcode == 99)> <Delay = 0.71>
ST_9 : Operation 93 [1/1] (0.95ns)   --->   "%icmp_ln74 = icmp_ult  i32 %op1, i32 %op2" [OP_AL_32I.cpp:74->hart.cpp:62]   --->   Operation 93 'icmp' 'icmp_ln74' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node returnval_6)   --->   "%xor_ln74 = xor i1 %icmp_ln74, i1 1" [OP_AL_32I.cpp:74->hart.cpp:62]   --->   Operation 94 'xor' 'xor_ln74' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_6 = select i1 %xor_ln74, i13 %offset, i13 4" [OP_AL_32I.cpp:74->hart.cpp:62]   --->   Operation 95 'select' 'returnval_6' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i13 %returnval_6" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 96 'sext' 'sext_ln67_5' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.71ns)   --->   "%br_ln74 = br void %cleanup" [OP_AL_32I.cpp:74->hart.cpp:62]   --->   Operation 97 'br' 'br_ln74' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.71>
ST_9 : Operation 98 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp_ult  i32 %op1, i32 %op2" [OP_AL_32I.cpp:73->hart.cpp:62]   --->   Operation 98 'icmp' 'icmp_ln73' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.38ns)   --->   "%returnval_5 = select i1 %icmp_ln73, i13 %offset, i13 4" [OP_AL_32I.cpp:73->hart.cpp:62]   --->   Operation 99 'select' 'returnval_5' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i13 %returnval_5" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 100 'sext' 'sext_ln67_4' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.71ns)   --->   "%br_ln73 = br void %cleanup" [OP_AL_32I.cpp:73->hart.cpp:62]   --->   Operation 101 'br' 'br_ln73' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.71>
ST_9 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp_slt  i32 %op1, i32 %op2" [OP_AL_32I.cpp:72->hart.cpp:62]   --->   Operation 102 'icmp' 'icmp_ln72' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node returnval_4)   --->   "%xor_ln72 = xor i1 %icmp_ln72, i1 1" [OP_AL_32I.cpp:72->hart.cpp:62]   --->   Operation 103 'xor' 'xor_ln72' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_4 = select i1 %xor_ln72, i13 %offset, i13 4" [OP_AL_32I.cpp:72->hart.cpp:62]   --->   Operation 104 'select' 'returnval_4' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i13 %returnval_4" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 105 'sext' 'sext_ln67_3' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.71ns)   --->   "%br_ln72 = br void %cleanup" [OP_AL_32I.cpp:72->hart.cpp:62]   --->   Operation 106 'br' 'br_ln72' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.71>
ST_9 : Operation 107 [1/1] (0.95ns)   --->   "%icmp_ln71 = icmp_slt  i32 %op1, i32 %op2" [OP_AL_32I.cpp:71->hart.cpp:62]   --->   Operation 107 'icmp' 'icmp_ln71' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.38ns)   --->   "%returnval_3 = select i1 %icmp_ln71, i13 %offset, i13 4" [OP_AL_32I.cpp:71->hart.cpp:62]   --->   Operation 108 'select' 'returnval_3' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i13 %returnval_3" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 109 'sext' 'sext_ln67_2' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.71ns)   --->   "%br_ln71 = br void %cleanup" [OP_AL_32I.cpp:71->hart.cpp:62]   --->   Operation 110 'br' 'br_ln71' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.71>
ST_9 : Operation 111 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_ne  i32 %op1, i32 %op2" [OP_AL_32I.cpp:70->hart.cpp:62]   --->   Operation 111 'icmp' 'icmp_ln70' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%returnval_2 = select i1 %icmp_ln70, i13 %offset, i13 4" [OP_AL_32I.cpp:70->hart.cpp:62]   --->   Operation 112 'select' 'returnval_2' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i13 %returnval_2" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 113 'sext' 'sext_ln67_1' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.71ns)   --->   "%br_ln70 = br void %cleanup" [OP_AL_32I.cpp:70->hart.cpp:62]   --->   Operation 114 'br' 'br_ln70' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.71>
ST_9 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln69 = icmp_eq  i32 %op1, i32 %op2" [OP_AL_32I.cpp:69->hart.cpp:62]   --->   Operation 115 'icmp' 'icmp_ln69' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.38ns)   --->   "%returnval_1 = select i1 %icmp_ln69, i13 %offset, i13 4" [OP_AL_32I.cpp:69->hart.cpp:62]   --->   Operation 116 'select' 'returnval_1' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i13 %returnval_1" [OP_AL_32I.cpp:67->hart.cpp:62]   --->   Operation 117 'sext' 'sext_ln67' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.71ns)   --->   "%br_ln69 = br void %cleanup" [OP_AL_32I.cpp:69->hart.cpp:62]   --->   Operation 118 'br' 'br_ln69' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.71>
ST_9 : Operation 119 [1/2] (1.09ns)   --->   "%rf_load_2 = load i5 %rf_addr_2" [hart.cpp:57]   --->   Operation 119 'load' 'rf_load_2' <Predicate = (opcode == 19)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 120 [1/1] (2.86ns)   --->   "%return_val_1 = call i32 @OP_AL_32I, i6 19, i7 %tmp5, i3 %func3, i32 %rf_load_2, i32 %sext_ln34" [hart.cpp:57]   --->   Operation 120 'call' 'return_val_1' <Predicate = (opcode == 19)> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %return_val_1" [hart.cpp:42]   --->   Operation 121 'trunc' 'trunc_ln42_1' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln53, void %if.then84, void %if.end89" [hart.cpp:58]   --->   Operation 122 'br' 'br_ln58' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val_1, i32 1, i32 31" [hart.cpp:58]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i31 %trunc_ln2" [hart.cpp:58]   --->   Operation 124 'sext' 'sext_ln58' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %rd" [hart.cpp:58]   --->   Operation 125 'zext' 'zext_ln58' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%rf_addr_6 = getelementptr i32 %rf, i64 0, i64 %zext_ln58" [hart.cpp:58]   --->   Operation 126 'getelementptr' 'rf_addr_6' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.09ns)   --->   "%store_ln58 = store i32 %sext_ln58, i5 %rf_addr_6" [hart.cpp:58]   --->   Operation 127 'store' 'store_ln58' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end89" [hart.cpp:58]   --->   Operation 128 'br' 'br_ln58' <Predicate = (opcode == 19 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %trunc_ln42_1, void %cond.false, void %cond.true" [hart.cpp:138]   --->   Operation 129 'br' 'br_ln138' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (1.09ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:52]   --->   Operation 130 'load' 'rf_load' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 131 [1/2] (1.09ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:52]   --->   Operation 131 'load' 'rf_load_1' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 132 [1/1] (2.86ns)   --->   "%return_val = call i32 @OP_AL_32I, i6 51, i7 %tmp5, i3 %func3, i32 %rf_load, i32 %rf_load_1" [hart.cpp:52]   --->   Operation 132 'call' 'return_val' <Predicate = (opcode == 51)> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %return_val" [hart.cpp:42]   --->   Operation 133 'trunc' 'trunc_ln42' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %if.then, void %sw.epilog" [hart.cpp:53]   --->   Operation 134 'br' 'br_ln53' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val, i32 1, i32 31" [hart.cpp:53]   --->   Operation 135 'partselect' 'trunc_ln1' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %trunc_ln1" [hart.cpp:53]   --->   Operation 136 'sext' 'sext_ln53' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %rd" [hart.cpp:53]   --->   Operation 137 'zext' 'zext_ln53' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%rf_addr_5 = getelementptr i32 %rf, i64 0, i64 %zext_ln53" [hart.cpp:53]   --->   Operation 138 'getelementptr' 'rf_addr_5' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.09ns)   --->   "%store_ln53 = store i32 %sext_ln53, i5 %rf_addr_5" [hart.cpp:53]   --->   Operation 139 'store' 'store_ln53' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln53 = br void %sw.epilog" [hart.cpp:53]   --->   Operation 140 'br' 'br_ln53' <Predicate = (opcode == 51 & !icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %trunc_ln42, void %cond.false, void %cond.true" [hart.cpp:138]   --->   Operation 141 'br' 'br_ln138' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.95ns)   --->   "%next_pc_2 = add i32 %pc_read, i32 4" [hart.cpp:138]   --->   Operation 142 'add' 'next_pc_2' <Predicate = (opcode == 55) | (opcode == 19 & !trunc_ln42_1) | (opcode == 51 & !trunc_ln42)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.71ns)   --->   "%br_ln138 = br void %cleanup" [hart.cpp:138]   --->   Operation 143 'br' 'br_ln138' <Predicate = (opcode == 55) | (opcode == 19 & !trunc_ln42_1) | (opcode == 51 & !trunc_ln42)> <Delay = 0.71>
ST_9 : Operation 144 [1/1] (0.95ns)   --->   "%next_pc_1 = add i32 %pc_read, i32 5" [hart.cpp:138]   --->   Operation 144 'add' 'next_pc_1' <Predicate = (opcode != 51 & opcode != 19 & opcode != 99 & opcode != 55 & opcode != 111 & opcode != 103) | (opcode == 23) | (opcode == 19 & trunc_ln42_1) | (opcode == 51 & trunc_ln42)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.71ns)   --->   "%br_ln138 = br void %cleanup" [hart.cpp:138]   --->   Operation 145 'br' 'br_ln138' <Predicate = (opcode != 51 & opcode != 19 & opcode != 99 & opcode != 55 & opcode != 111 & opcode != 103) | (opcode == 23) | (opcode == 19 & trunc_ln42_1) | (opcode == 51 & trunc_ln42)> <Delay = 0.71>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 0000000000]
spectopmodule_ln7 (spectopmodule ) [ 0000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000]
specinterface_ln0 (specinterface ) [ 0000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000]
specinterface_ln0 (specinterface ) [ 0000000000]
pc_read           (read          ) [ 0010011111]
inst_read         (read          ) [ 0000000000]
store_ln27        (store         ) [ 0000000000]
opcode            (trunc         ) [ 0111111111]
rd                (partselect    ) [ 0010011111]
rs1               (partselect    ) [ 0011000010]
rs2               (partselect    ) [ 0000000010]
func3             (partselect    ) [ 0011001111]
tmp5              (partselect    ) [ 0000001111]
imm_11_0          (partselect    ) [ 0000000000]
sext_ln34         (sext          ) [ 0011111111]
tmp               (bitselect     ) [ 0000000000]
tmp_1             (bitselect     ) [ 0000000000]
tmp_4             (partselect    ) [ 0000000000]
tmp_2             (partselect    ) [ 0000000000]
offset            (bitconcatenate) [ 0000001111]
tmp_5             (partselect    ) [ 0000000000]
imm_20_U          (bitconcatenate) [ 0000001100]
icmp_ln53         (icmp          ) [ 0010011111]
switch_ln50       (switch        ) [ 0000000000]
br_ln78           (br            ) [ 0000000000]
br_ln73           (br            ) [ 0000000000]
br_ln70           (br            ) [ 0000000000]
br_ln67           (br            ) [ 0000000000]
add_ln78          (add           ) [ 0000000000]
zext_ln78         (zext          ) [ 0000000000]
rf_addr_10        (getelementptr ) [ 0000000000]
store_ln78        (store         ) [ 0000000000]
br_ln78           (br            ) [ 0000000000]
zext_ln79         (zext          ) [ 0000000000]
rf_addr_11        (getelementptr ) [ 0000100000]
icmp_ln80         (icmp          ) [ 0000100000]
rf_load_5         (load          ) [ 0000000000]
next_pc           (add           ) [ 0000000000]
br_ln80           (br            ) [ 0000000000]
next_pc_4         (bitset        ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
next_pc_3         (bitset        ) [ 0000000000]
br_ln82           (br            ) [ 0000000000]
next_pc_5         (phi           ) [ 0000100000]
ret_ln141         (ret           ) [ 0000000000]
add_ln73          (add           ) [ 0000000000]
zext_ln73         (zext          ) [ 0000000000]
rf_addr_9         (getelementptr ) [ 0000000000]
store_ln73        (store         ) [ 0000000000]
br_ln73           (br            ) [ 0000000000]
br_ln75           (br            ) [ 0000110001]
add_ln70          (add           ) [ 0000000000]
zext_ln70         (zext          ) [ 0000000000]
rf_addr_8         (getelementptr ) [ 0000000000]
store_ln70        (store         ) [ 0000000000]
br_ln70           (br            ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
zext_ln67         (zext          ) [ 0000000000]
rf_addr_7         (getelementptr ) [ 0000000000]
store_ln67        (store         ) [ 0000000000]
br_ln67           (br            ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
zext_ln62         (zext          ) [ 0000000000]
rf_addr_3         (getelementptr ) [ 0000000001]
zext_ln62_1       (zext          ) [ 0000000000]
rf_addr_4         (getelementptr ) [ 0000000001]
zext_ln57         (zext          ) [ 0000000000]
rf_addr_2         (getelementptr ) [ 0000000001]
zext_ln52         (zext          ) [ 0000000000]
rf_addr           (getelementptr ) [ 0000000001]
zext_ln52_1       (zext          ) [ 0000000000]
rf_addr_1         (getelementptr ) [ 0000000001]
op1               (load          ) [ 0000000000]
op2               (load          ) [ 0000000000]
switch_ln68       (switch        ) [ 0000110001]
icmp_ln74         (icmp          ) [ 0000000000]
xor_ln74          (xor           ) [ 0000000000]
returnval_6       (select        ) [ 0000000000]
sext_ln67_5       (sext          ) [ 0000110001]
br_ln74           (br            ) [ 0000110001]
icmp_ln73         (icmp          ) [ 0000000000]
returnval_5       (select        ) [ 0000000000]
sext_ln67_4       (sext          ) [ 0000110001]
br_ln73           (br            ) [ 0000110001]
icmp_ln72         (icmp          ) [ 0000000000]
xor_ln72          (xor           ) [ 0000000000]
returnval_4       (select        ) [ 0000000000]
sext_ln67_3       (sext          ) [ 0000110001]
br_ln72           (br            ) [ 0000110001]
icmp_ln71         (icmp          ) [ 0000000000]
returnval_3       (select        ) [ 0000000000]
sext_ln67_2       (sext          ) [ 0000110001]
br_ln71           (br            ) [ 0000110001]
icmp_ln70         (icmp          ) [ 0000000000]
returnval_2       (select        ) [ 0000000000]
sext_ln67_1       (sext          ) [ 0000110001]
br_ln70           (br            ) [ 0000110001]
icmp_ln69         (icmp          ) [ 0000000000]
returnval_1       (select        ) [ 0000000000]
sext_ln67         (sext          ) [ 0000110001]
br_ln69           (br            ) [ 0000110001]
rf_load_2         (load          ) [ 0000000000]
return_val_1      (call          ) [ 0000000000]
trunc_ln42_1      (trunc         ) [ 0000000001]
br_ln58           (br            ) [ 0000000000]
trunc_ln2         (partselect    ) [ 0000000000]
sext_ln58         (sext          ) [ 0000000000]
zext_ln58         (zext          ) [ 0000000000]
rf_addr_6         (getelementptr ) [ 0000000000]
store_ln58        (store         ) [ 0000000000]
br_ln58           (br            ) [ 0000000000]
br_ln138          (br            ) [ 0000000000]
rf_load           (load          ) [ 0000000000]
rf_load_1         (load          ) [ 0000000000]
return_val        (call          ) [ 0000000000]
trunc_ln42        (trunc         ) [ 0000000001]
br_ln53           (br            ) [ 0000000000]
trunc_ln1         (partselect    ) [ 0000000000]
sext_ln53         (sext          ) [ 0000000000]
zext_ln53         (zext          ) [ 0000000000]
rf_addr_5         (getelementptr ) [ 0000000000]
store_ln53        (store         ) [ 0000000000]
br_ln53           (br            ) [ 0000000000]
br_ln138          (br            ) [ 0000000000]
next_pc_2         (add           ) [ 0000110001]
br_ln138          (br            ) [ 0000110001]
next_pc_1         (add           ) [ 0000110001]
br_ln138          (br            ) [ 0000110001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="pc_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inst_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="5" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln27/1 store_ln78/2 rf_load_5/3 store_ln73/5 store_ln70/6 store_ln67/7 op1/8 op2/8 rf_load_2/8 rf_load/8 rf_load_1/8 store_ln58/9 store_ln53/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="rf_addr_10_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_10/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="rf_addr_11_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_11/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="rf_addr_9_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_9/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="rf_addr_8_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_8/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="rf_addr_7_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_7/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="rf_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_3/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="rf_addr_4_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_4/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="rf_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_2/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="rf_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="rf_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_1/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="rf_addr_6_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_6/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="rf_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_5/9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="next_pc_5_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_5 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="next_pc_5_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="32" slack="0"/>
<pin id="256" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="32" slack="1"/>
<pin id="258" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="8" bw="32" slack="1"/>
<pin id="260" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="10" bw="13" slack="1"/>
<pin id="262" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="12" bw="13" slack="1"/>
<pin id="264" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="14" bw="13" slack="1"/>
<pin id="266" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="16" bw="13" slack="1"/>
<pin id="268" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="18" bw="13" slack="1"/>
<pin id="270" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="20" bw="13" slack="1"/>
<pin id="272" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="22" bw="1" slack="1"/>
<pin id="274" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="24" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_pc_5/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_OP_AL_32I_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="2"/>
<pin id="282" dir="0" index="3" bw="3" slack="2"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="284" dir="0" index="5" bw="32" slack="0"/>
<pin id="285" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="return_val_1/9 return_val/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 add_ln73/5 next_pc_2/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/9 icmp_ln73/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/9 icmp_ln71/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 trunc_ln1/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="opcode_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="rd_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="5" slack="0"/>
<pin id="329" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="rs1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rs2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="func3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="imm_11_0_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imm_11_0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln34_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="0" index="3" bw="5" slack="0"/>
<pin id="409" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="6" slack="0"/>
<pin id="419" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="offset_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="0" index="4" bw="4" slack="0"/>
<pin id="430" dir="0" index="5" bw="1" slack="0"/>
<pin id="431" dir="1" index="6" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="20" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="imm_20_U_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="20" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_20_U/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln53_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln78_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln79_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="2"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln80_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="2"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="next_pc_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="12" slack="3"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="next_pc_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="next_pc_4/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="next_pc_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="0" index="3" bw="1" slack="0"/>
<pin id="496" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="next_pc_3/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln73_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln70_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln70_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln67_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln62_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln62_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln57_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln52_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln52_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln74_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln74/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="returnval_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="2"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_6/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln67_5_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_5/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="returnval_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="13" slack="2"/>
<pin id="559" dir="0" index="2" bw="4" slack="0"/>
<pin id="560" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_5/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln67_4_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_4/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln72_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="returnval_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="13" slack="2"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_4/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln67_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_3/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="returnval_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="13" slack="2"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_3/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln67_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln70_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="returnval_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="13" slack="2"/>
<pin id="604" dir="0" index="2" bw="4" slack="0"/>
<pin id="605" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_2/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln67_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln69_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="returnval_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="13" slack="2"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_1/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln67_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln42_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln58_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln58_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="2"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln42_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln53_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln53_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="2"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="next_pc_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_1/9 "/>
</bind>
</comp>

<comp id="660" class="1005" name="pc_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pc_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="opcode_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="1"/>
<pin id="669" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="671" class="1005" name="rd_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="681" class="1005" name="rs1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rs1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="rs2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="1"/>
<pin id="691" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rs2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="func3_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="2"/>
<pin id="697" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp5_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="2"/>
<pin id="703" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln34_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="2"/>
<pin id="708" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="712" class="1005" name="offset_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="2"/>
<pin id="714" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="722" class="1005" name="imm_20_U_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm_20_U "/>
</bind>
</comp>

<comp id="728" class="1005" name="icmp_ln53_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="732" class="1005" name="rf_addr_11_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_11 "/>
</bind>
</comp>

<comp id="737" class="1005" name="icmp_ln80_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="741" class="1005" name="rf_addr_3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="rf_addr_4_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="1"/>
<pin id="748" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="rf_addr_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="1"/>
<pin id="753" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="rf_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="1"/>
<pin id="758" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="rf_addr_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="1"/>
<pin id="763" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="sext_ln67_5_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67_5 "/>
</bind>
</comp>

<comp id="771" class="1005" name="sext_ln67_4_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67_4 "/>
</bind>
</comp>

<comp id="776" class="1005" name="sext_ln67_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="sext_ln67_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sext_ln67_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sext_ln67_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67 "/>
</bind>
</comp>

<comp id="802" class="1005" name="next_pc_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="next_pc_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="92" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="92" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="92" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="92" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="248"><net_src comp="100" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="276"><net_src comp="245" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="277"><net_src comp="245" pin="1"/><net_sink comp="250" pin=22"/></net>

<net id="286"><net_src comp="116" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="118" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="138" pin="3"/><net_sink comp="278" pin=4"/></net>

<net id="289"><net_src comp="122" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="138" pin="7"/><net_sink comp="278" pin=4"/></net>

<net id="291"><net_src comp="138" pin="3"/><net_sink comp="278" pin=5"/></net>

<net id="296"><net_src comp="90" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="297"><net_src comp="292" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="302"><net_src comp="138" pin="7"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="138" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="138" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="138" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="120" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="278" pin="6"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="102" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="132" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="132" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="132" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="132" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="132" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="132" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="132" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="132" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="132" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="132" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="132" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="396" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="388" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="414" pin="4"/><net_sink comp="424" pin=3"/></net>

<net id="436"><net_src comp="404" pin="4"/><net_sink comp="424" pin=4"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="424" pin=5"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="132" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="42" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="70" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="438" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="324" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="474"><net_src comp="94" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="138" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="8" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="98" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="490"><net_src comp="480" pin="4"/><net_sink comp="250" pin=4"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="475" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="8" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="501"><net_src comp="491" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="510"><net_src comp="506" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="543"><net_src comp="298" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="98" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="114" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="555"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="298" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="114" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="566"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="304" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="98" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="114" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="573" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="304" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="114" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="138" pin="7"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="138" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="114" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="138" pin="7"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="138" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="278" pin="6"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="310" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="645"><net_src comp="278" pin="6"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="310" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="659"><net_src comp="124" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="126" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="670"><net_src comp="320" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="324" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="684"><net_src comp="334" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="692"><net_src comp="344" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="698"><net_src comp="354" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="704"><net_src comp="364" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="709"><net_src comp="384" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="715"><net_src comp="424" pin="6"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="725"><net_src comp="448" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="731"><net_src comp="456" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="153" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="740"><net_src comp="470" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="185" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="749"><net_src comp="197" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="754"><net_src comp="205" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="759"><net_src comp="213" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="764"><net_src comp="221" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="769"><net_src comp="552" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="250" pin=10"/></net>

<net id="774"><net_src comp="563" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="250" pin=12"/></net>

<net id="779"><net_src comp="580" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="250" pin=14"/></net>

<net id="784"><net_src comp="591" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="250" pin=16"/></net>

<net id="789"><net_src comp="608" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="250" pin=18"/></net>

<net id="794"><net_src comp="625" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="250" pin=20"/></net>

<net id="805"><net_src comp="292" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="250" pin=8"/></net>

<net id="810"><net_src comp="655" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="250" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rf | {1 2 5 6 7 9 }
 - Input state : 
	Port: hart : inst | {1 }
	Port: hart : pc | {1 }
	Port: hart : rf | {3 4 8 9 }
  - Chain level:
	State 1
		sext_ln34 : 1
		offset : 1
		imm_20_U : 1
		icmp_ln53 : 1
		switch_ln50 : 1
		br_ln78 : 2
		br_ln73 : 2
		br_ln70 : 2
		br_ln67 : 2
	State 2
		rf_addr_10 : 1
		store_ln78 : 2
	State 3
		rf_addr_11 : 1
		rf_load_5 : 2
	State 4
		next_pc : 1
		next_pc_4 : 2
		next_pc_3 : 2
		next_pc_5 : 3
		ret_ln141 : 4
	State 5
		rf_addr_9 : 1
		store_ln73 : 2
	State 6
		rf_addr_8 : 1
		store_ln70 : 2
	State 7
		rf_addr_7 : 1
		store_ln67 : 2
	State 8
		rf_addr_3 : 1
		op1 : 2
		rf_addr_4 : 1
		op2 : 2
		rf_addr_2 : 1
		rf_load_2 : 2
		rf_addr : 1
		rf_load : 2
		rf_addr_1 : 1
		rf_load_1 : 2
	State 9
		icmp_ln74 : 1
		xor_ln74 : 2
		returnval_6 : 2
		sext_ln67_5 : 3
		icmp_ln73 : 1
		returnval_5 : 2
		sext_ln67_4 : 3
		icmp_ln72 : 1
		xor_ln72 : 2
		returnval_4 : 2
		sext_ln67_3 : 3
		icmp_ln71 : 1
		returnval_3 : 2
		sext_ln67_2 : 3
		icmp_ln70 : 1
		returnval_2 : 2
		sext_ln67_1 : 3
		icmp_ln69 : 1
		returnval_1 : 2
		sext_ln67 : 3
		return_val_1 : 1
		trunc_ln42_1 : 2
		trunc_ln2 : 2
		sext_ln58 : 3
		rf_addr_6 : 1
		store_ln58 : 4
		br_ln138 : 3
		return_val : 1
		trunc_ln42 : 2
		trunc_ln1 : 2
		sext_ln53 : 3
		rf_addr_5 : 1
		store_ln53 : 4
		br_ln138 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   call   |  grp_OP_AL_32I_fu_278 |    32   |   1086  |
|----------|-----------------------|---------|---------|
|          |       grp_fu_298      |    0    |    39   |
|          |       grp_fu_304      |    0    |    39   |
|   icmp   |    icmp_ln53_fu_456   |    0    |    12   |
|          |    icmp_ln80_fu_470   |    0    |    10   |
|          |    icmp_ln70_fu_595   |    0    |    39   |
|          |    icmp_ln69_fu_612   |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_292      |    0    |    39   |
|    add   |     next_pc_fu_475    |    0    |    39   |
|          |    add_ln70_fu_506    |    0    |    39   |
|          |    next_pc_1_fu_655   |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |   returnval_6_fu_545  |    0    |    13   |
|          |   returnval_5_fu_556  |    0    |    13   |
|  select  |   returnval_4_fu_573  |    0    |    13   |
|          |   returnval_3_fu_584  |    0    |    13   |
|          |   returnval_2_fu_601  |    0    |    13   |
|          |   returnval_1_fu_618  |    0    |    13   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln74_fu_539    |    0    |    2    |
|          |    xor_ln72_fu_567    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  pc_read_read_fu_126  |    0    |    0    |
|          | inst_read_read_fu_132 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_310      |    0    |    0    |
|          |       rd_fu_324       |    0    |    0    |
|          |       rs1_fu_334      |    0    |    0    |
|          |       rs2_fu_344      |    0    |    0    |
|partselect|      func3_fu_354     |    0    |    0    |
|          |      tmp5_fu_364      |    0    |    0    |
|          |    imm_11_0_fu_374    |    0    |    0    |
|          |      tmp_4_fu_404     |    0    |    0    |
|          |      tmp_2_fu_414     |    0    |    0    |
|          |      tmp_5_fu_438     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     opcode_fu_320     |    0    |    0    |
|   trunc  |  trunc_ln42_1_fu_629  |    0    |    0    |
|          |   trunc_ln42_fu_642   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln34_fu_384   |    0    |    0    |
|          |   sext_ln67_5_fu_552  |    0    |    0    |
|          |   sext_ln67_4_fu_563  |    0    |    0    |
|          |   sext_ln67_3_fu_580  |    0    |    0    |
|   sext   |   sext_ln67_2_fu_591  |    0    |    0    |
|          |   sext_ln67_1_fu_608  |    0    |    0    |
|          |    sext_ln67_fu_625   |    0    |    0    |
|          |    sext_ln58_fu_633   |    0    |    0    |
|          |    sext_ln53_fu_646   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_388      |    0    |    0    |
|          |      tmp_1_fu_396     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     offset_fu_424     |    0    |    0    |
|          |    imm_20_U_fu_448    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln78_fu_462   |    0    |    0    |
|          |    zext_ln79_fu_466   |    0    |    0    |
|          |    zext_ln73_fu_502   |    0    |    0    |
|          |    zext_ln70_fu_511   |    0    |    0    |
|          |    zext_ln67_fu_515   |    0    |    0    |
|   zext   |    zext_ln62_fu_519   |    0    |    0    |
|          |   zext_ln62_1_fu_523  |    0    |    0    |
|          |    zext_ln57_fu_527   |    0    |    0    |
|          |    zext_ln52_fu_531   |    0    |    0    |
|          |   zext_ln52_1_fu_535  |    0    |    0    |
|          |    zext_ln58_fu_638   |    0    |    0    |
|          |    zext_ln53_fu_651   |    0    |    0    |
|----------|-----------------------|---------|---------|
|  bitset  |    next_pc_4_fu_480   |    0    |    0    |
|          |    next_pc_3_fu_491   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    32   |   1502  |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| rf |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   func3_reg_695   |    3   |
| icmp_ln53_reg_728 |    1   |
| icmp_ln80_reg_737 |    1   |
|  imm_20_U_reg_722 |   32   |
| next_pc_1_reg_807 |   32   |
| next_pc_2_reg_802 |   32   |
| next_pc_5_reg_245 |   32   |
|   offset_reg_712  |   13   |
|   opcode_reg_667  |    7   |
|  pc_read_reg_660  |   32   |
|     rd_reg_671    |    5   |
| rf_addr_11_reg_732|    5   |
| rf_addr_1_reg_761 |    5   |
| rf_addr_2_reg_751 |    5   |
| rf_addr_3_reg_741 |    5   |
| rf_addr_4_reg_746 |    5   |
|  rf_addr_reg_756  |    5   |
|    rs1_reg_681    |    5   |
|    rs2_reg_689    |    5   |
| sext_ln34_reg_706 |   32   |
|sext_ln67_1_reg_786|   32   |
|sext_ln67_2_reg_781|   32   |
|sext_ln67_3_reg_776|   32   |
|sext_ln67_4_reg_771|   32   |
|sext_ln67_5_reg_766|   32   |
| sext_ln67_reg_791 |   32   |
|    tmp5_reg_701   |    7   |
+-------------------+--------+
|       Total       |   461  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_138  |  p0  |  13  |  32  |   416  ||    65   |
|   grp_access_fu_138  |  p1  |   4  |  32  |   128  ||    20   |
|   grp_access_fu_138  |  p2  |   6  |   0  |    0   ||    31   |
|   grp_access_fu_138  |  p4  |   2  |   5  |   10   ||    9    |
|   next_pc_5_reg_245  |  p0  |   2  |  32  |   64   |
| grp_OP_AL_32I_fu_278 |  p1  |   2  |   6  |   12   |
| grp_OP_AL_32I_fu_278 |  p4  |   2  |  32  |   64   ||    9    |
| grp_OP_AL_32I_fu_278 |  p5  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   758  || 3.73546 ||   143   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   32   |  1502  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   143  |    -   |
|  Register |    -   |    -   |   461  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   493  |  1645  |    0   |
+-----------+--------+--------+--------+--------+--------+
