Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 29 21:36:55 2026
| Host         : C27-5CG31328K0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |               Enable Signal               |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                           | u_video/inst_dvid/shift_red[7]_i_1_n_0                       |                1 |              5 |         5.00 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                           | u_video/inst_dvid/shift_red[9]_i_1_n_0                       |                2 |              6 |         3.00 |
|  clk_IBUF                                           |                                           |                                                              |                5 |              6 |         1.20 |
|  clk_IBUF                                           |                                           | u_video/Inst_vga/u_vga_sig/v_counter/SR[0]                   |                2 |              6 |         3.00 |
|  clk_IBUF                                           | trig_time/process_q[9]_i_2_n_0            | u_video/Inst_vga/u_vga_sig/v_counter/SR[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF                                           | trig_volt/process_q[8]_i_1_n_0            | u_video/Inst_vga/u_vga_sig/v_counter/SR[0]                   |                4 |              8 |         2.00 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                           | u_video/Inst_vga/u_vga_sig/h_counter/roll_tide[9]_i_1__0_n_0 |                3 |             10 |         3.33 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 | u_video/Inst_vga/u_vga_sig/h_counter/E[0] | u_video/Inst_vga/u_vga_sig/v_counter/SR[0]                   |                3 |             10 |         3.33 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                           | u_video/Inst_vga/u_vga_sig/vga_reg[blank]_0                  |                5 |             16 |         3.20 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                           |                                                              |                6 |             29 |         4.83 |
|  u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                           |                                                              |               13 |             47 |         3.62 |
+-----------------------------------------------------+-------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


