

================================================================
== Vitis HLS Report for 'copy_output'
================================================================
* Date:           Thu Jan 23 13:48:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  85.000 ns|  85.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 5, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%score_int_0_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_0_read"   --->   Operation 19 'read' 'score_int_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_0_read_1, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%sub_ln21 = sub i18 0, i18 %score_int_0_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 21 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%score_int_1_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_1_read"   --->   Operation 22 'read' 'score_int_1_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln21 = icmp_eq  i18 %score_int_0_read_1, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 23 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%select_ln21 = select i1 %tmp, i18 %sub_ln21, i18 %score_int_0_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 24 'select' 'select_ln21' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i18 @llvm.part.select.i18, i18 %select_ln21, i32 17, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 25 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i19 %tmp_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 27 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.71ns)   --->   "%tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_1, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 28 'cttz' 'tmp_3' <Predicate = true> <Delay = 1.71> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %tmp_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 29 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_1_read_1, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 30 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.13ns)   --->   "%sub_ln21_3 = sub i18 0, i18 %score_int_1_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 31 'sub' 'sub_ln21_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%score_int_2_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_2_read"   --->   Operation 32 'read' 'score_int_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%sub_ln21_1 = sub i32 18, i32 %tmp_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 33 'sub' 'sub_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %sub_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 34 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln21_4 = icmp_eq  i18 %score_int_1_read_1, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 35 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.75ns)   --->   "%select_ln21_2 = select i1 %tmp_44, i18 %sub_ln21_3, i18 %score_int_1_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 36 'select' 'select_ln21_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @llvm.part.select.i18, i18 %select_ln21_2, i32 17, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_s" [firmware/conifer_jettag.cpp:21]   --->   Operation 38 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln21_2 = sext i19 %tmp_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 39 'sext' 'sext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.71ns)   --->   "%tmp_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_2, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 40 'cttz' 'tmp_4' <Predicate = true> <Delay = 1.71> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i32 %tmp_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 41 'trunc' 'trunc_ln21_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_2_read_1, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 42 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.13ns)   --->   "%sub_ln21_6 = sub i18 0, i18 %score_int_2_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 43 'sub' 'sub_ln21_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%score_int_3_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_3_read"   --->   Operation 44 'read' 'score_int_3_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%n_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %n"   --->   Operation 45 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.78ns)   --->   "%sub_ln21_20 = sub i5 11, i5 %trunc_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 46 'sub' 'sub_ln21_20' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%add_ln21_1 = add i32 %sub_ln21_1, i32 4294967271" [firmware/conifer_jettag.cpp:21]   --->   Operation 47 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.55ns)   --->   "%sub_ln21_2 = sub i32 25, i32 %sub_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 48 'sub' 'sub_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i31 %n_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 49 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln21_2, i4 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 50 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i31 %n_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 51 'trunc' 'trunc_ln21_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln21_3, i2 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 52 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln21_4 = add i32 %p_shl, i32 %p_shl1" [firmware/conifer_jettag.cpp:21]   --->   Operation 53 'add' 'add_ln21_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (2.55ns)   --->   "%sub_ln21_4 = sub i32 18, i32 %tmp_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 54 'sub' 'sub_ln21_4' <Predicate = (!icmp_ln21_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln21_6 = trunc i32 %sub_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 55 'trunc' 'trunc_ln21_6' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln21_8 = icmp_eq  i18 %score_int_2_read_1, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 56 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.75ns)   --->   "%select_ln21_4 = select i1 %tmp_49, i18 %sub_ln21_6, i18 %score_int_2_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 57 'select' 'select_ln21_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_4, i32 17, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 58 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 59 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln21_3 = sext i19 %tmp_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 60 'sext' 'sext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.71ns)   --->   "%tmp_10 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_3, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 61 'cttz' 'tmp_10' <Predicate = true> <Delay = 1.71> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln21_7 = trunc i32 %tmp_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 62 'trunc' 'trunc_ln21_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_3_read_1, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 63 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.13ns)   --->   "%sub_ln21_9 = sub i18 0, i18 %score_int_3_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 64 'sub' 'sub_ln21_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%score_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %score_out"   --->   Operation 65 'read' 'score_out_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%score_int_4_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %score_int_4_read"   --->   Operation 66 'read' 'score_int_4_read_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln21 = add i32 %sub_ln21_1, i32 4294967272" [firmware/conifer_jettag.cpp:21]   --->   Operation 67 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21, i32 1, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 68 'partselect' 'tmp_40' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i5 %sub_ln21_20" [firmware/conifer_jettag.cpp:21]   --->   Operation 69 'zext' 'zext_ln21_25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.66ns)   --->   "%lshr_ln21_10 = lshr i18 262143, i18 %zext_ln21_25" [firmware/conifer_jettag.cpp:21]   --->   Operation 70 'lshr' 'lshr_ln21_10' <Predicate = (!icmp_ln21)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i18 %select_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 71 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %add_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 72 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.60ns)   --->   "%lshr_ln21 = lshr i64 %zext_ln21, i64 %zext_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 73 'lshr' 'lshr_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i32 %sub_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 74 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.60ns)   --->   "%shl_ln21 = shl i64 %zext_ln21, i64 %zext_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 75 'shl' 'shl_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln21_5 = add i32 %add_ln21_4, i32 %score_out_read" [firmware/conifer_jettag.cpp:21]   --->   Operation 76 'add' 'add_ln21_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.78ns)   --->   "%sub_ln21_21 = sub i5 11, i5 %trunc_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 77 'sub' 'sub_ln21_21' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln21_7 = add i32 %sub_ln21_4, i32 4294967271" [firmware/conifer_jettag.cpp:21]   --->   Operation 78 'add' 'add_ln21_7' <Predicate = (!icmp_ln21_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln21_5 = sub i32 25, i32 %sub_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 79 'sub' 'sub_ln21_5' <Predicate = (!icmp_ln21_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%sub_ln21_7 = sub i32 18, i32 %tmp_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 80 'sub' 'sub_ln21_7' <Predicate = (!icmp_ln21_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln21_8 = trunc i32 %sub_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 81 'trunc' 'trunc_ln21_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.13ns)   --->   "%icmp_ln21_12 = icmp_eq  i18 %score_int_3_read_1, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.75ns)   --->   "%select_ln21_6 = select i1 %tmp_54, i18 %sub_ln21_9, i18 %score_int_3_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 83 'select' 'select_ln21_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_6, i32 17, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 84 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_12" [firmware/conifer_jettag.cpp:21]   --->   Operation 85 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln21_4 = sext i19 %tmp_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 86 'sext' 'sext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.71ns)   --->   "%tmp_14 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_4, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 87 'cttz' 'tmp_14' <Predicate = true> <Delay = 1.71> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln21_9 = trunc i32 %tmp_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 88 'trunc' 'trunc_ln21_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %score_int_4_read_1, i32 17" [firmware/conifer_jettag.cpp:21]   --->   Operation 89 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.13ns)   --->   "%sub_ln21_12 = sub i18 0, i18 %score_int_4_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 90 'sub' 'sub_ln21_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln21_5, i32 2, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 91 'partselect' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 92 [1/1] (2.52ns)   --->   "%icmp_ln21_1 = icmp_sgt  i31 %tmp_40, i31 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 92 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_2)   --->   "%and_ln21_5 = and i18 %select_ln21, i18 %lshr_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 93 'and' 'and_ln21_5' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.13ns) (out node of the LUT)   --->   "%icmp_ln21_2 = icmp_ne  i18 %and_ln21_5, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 94 'icmp' 'icmp_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%phi_ln21 = and i1 %icmp_ln21_1, i1 %icmp_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 95 'and' 'phi_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 96 'bitselect' 'tmp_41' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln21 = xor i1 %tmp_41, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 97 'xor' 'xor_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21, i32 %add_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 98 'bitselect' 'tmp_42' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln21 = and i1 %tmp_42, i1 %xor_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 99 'and' 'and_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln21_5 = or i1 %and_ln21, i1 %phi_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 100 'or' 'or_ln21_5' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 101 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln21)> <Delay = 0.97>
ST_6 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln21_3 = icmp_sgt  i32 %add_ln21, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 102 'icmp' 'icmp_ln21_3' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/2] (3.60ns)   --->   "%lshr_ln21 = lshr i64 %zext_ln21, i64 %zext_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 103 'lshr' 'lshr_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (3.60ns)   --->   "%shl_ln21 = shl i64 %zext_ln21, i64 %zext_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 104 'shl' 'shl_ln21' <Predicate = (!icmp_ln21)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln21_6 = add i32 %sub_ln21_4, i32 4294967272" [firmware/conifer_jettag.cpp:21]   --->   Operation 105 'add' 'add_ln21_6' <Predicate = (!icmp_ln21_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_6, i32 1, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 106 'partselect' 'tmp_45' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21_26 = zext i5 %sub_ln21_21" [firmware/conifer_jettag.cpp:21]   --->   Operation 107 'zext' 'zext_ln21_26' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (2.66ns)   --->   "%lshr_ln21_11 = lshr i18 262143, i18 %zext_ln21_26" [firmware/conifer_jettag.cpp:21]   --->   Operation 108 'lshr' 'lshr_ln21_11' <Predicate = (!icmp_ln21_4)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i18 %select_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 109 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i32 %add_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 110 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.60ns)   --->   "%lshr_ln21_2 = lshr i64 %zext_ln21_4, i64 %zext_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 111 'lshr' 'lshr_ln21_2' <Predicate = (!icmp_ln21_4)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i32 %sub_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 112 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_6 : Operation 113 [2/2] (3.60ns)   --->   "%shl_ln21_1 = shl i64 %zext_ln21_4, i64 %zext_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 113 'shl' 'shl_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.78ns)   --->   "%sub_ln21_22 = sub i5 11, i5 %trunc_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 114 'sub' 'sub_ln21_22' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln21_11 = add i32 %sub_ln21_7, i32 4294967271" [firmware/conifer_jettag.cpp:21]   --->   Operation 115 'add' 'add_ln21_11' <Predicate = (!icmp_ln21_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (2.55ns)   --->   "%sub_ln21_8 = sub i32 25, i32 %sub_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 116 'sub' 'sub_ln21_8' <Predicate = (!icmp_ln21_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (2.55ns)   --->   "%sub_ln21_10 = sub i32 18, i32 %tmp_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 117 'sub' 'sub_ln21_10' <Predicate = (!icmp_ln21_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln21_10 = trunc i32 %sub_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 118 'trunc' 'trunc_ln21_10' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.13ns)   --->   "%icmp_ln21_16 = icmp_eq  i18 %score_int_4_read_1, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 119 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.75ns)   --->   "%select_ln21_8 = select i1 %tmp_59, i18 %sub_ln21_12, i18 %score_int_4_read_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 120 'select' 'select_ln21_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i18 @llvm.part.select.i18, i18 %select_ln21_8, i32 17, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 121 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 1, i18 %tmp_16" [firmware/conifer_jettag.cpp:21]   --->   Operation 122 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln21_5 = sext i19 %tmp_17" [firmware/conifer_jettag.cpp:21]   --->   Operation 123 'sext' 'sext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.71ns)   --->   "%tmp_18 = cttz i32 @llvm.cttz.i32, i32 %sext_ln21_5, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 124 'cttz' 'tmp_18' <Predicate = true> <Delay = 1.71> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln21_11 = trunc i32 %tmp_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 125 'trunc' 'trunc_ln21_11' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_2)   --->   "%cond50_i_i = select i1 %icmp_ln21_3, i64 %lshr_ln21, i64 %shl_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 126 'select' 'cond50_i_i' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_2)   --->   "%zext_ln21_3 = zext i2 %or_ln" [firmware/conifer_jettag.cpp:21]   --->   Operation 127 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_2 = add i64 %cond50_i_i, i64 %zext_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 128 'add' 'add_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%lshr_ln21_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_2, i32 1, i32 63" [firmware/conifer_jettag.cpp:21]   --->   Operation 129 'partselect' 'lshr_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.91ns)   --->   "%sub_ln21_15 = sub i8 8, i8 %trunc_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 130 'sub' 'sub_ln21_15' <Predicate = (!icmp_ln21)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (2.52ns)   --->   "%icmp_ln21_5 = icmp_sgt  i31 %tmp_45, i31 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 131 'icmp' 'icmp_ln21_5' <Predicate = (!icmp_ln21_4)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_6)   --->   "%and_ln21_6 = and i18 %select_ln21_2, i18 %lshr_ln21_11" [firmware/conifer_jettag.cpp:21]   --->   Operation 132 'and' 'and_ln21_6' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (2.13ns) (out node of the LUT)   --->   "%icmp_ln21_6 = icmp_ne  i18 %and_ln21_6, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 133 'icmp' 'icmp_ln21_6' <Predicate = (!icmp_ln21_4)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_1)   --->   "%phi_ln21_1 = and i1 %icmp_ln21_5, i1 %icmp_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 134 'and' 'phi_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_1)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_6, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 135 'bitselect' 'tmp_46' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_1)   --->   "%xor_ln21_1 = xor i1 %tmp_46, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 136 'xor' 'xor_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_2, i32 %add_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 137 'bitselect' 'tmp_47' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_1)   --->   "%and_ln21_1 = and i1 %tmp_47, i1 %xor_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 138 'and' 'and_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_1)   --->   "%or_ln21 = or i1 %and_ln21_1, i1 %phi_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 139 'or' 'or_ln21' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 140 'bitconcatenate' 'or_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.97>
ST_7 : Operation 141 [1/1] (2.55ns)   --->   "%icmp_ln21_7 = icmp_sgt  i32 %add_ln21_6, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 141 'icmp' 'icmp_ln21_7' <Predicate = (!icmp_ln21_4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (3.60ns)   --->   "%lshr_ln21_2 = lshr i64 %zext_ln21_4, i64 %zext_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 142 'lshr' 'lshr_ln21_2' <Predicate = (!icmp_ln21_4)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (3.60ns)   --->   "%shl_ln21_1 = shl i64 %zext_ln21_4, i64 %zext_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 143 'shl' 'shl_ln21_1' <Predicate = (!icmp_ln21_4)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln21_10 = add i32 %sub_ln21_7, i32 4294967272" [firmware/conifer_jettag.cpp:21]   --->   Operation 144 'add' 'add_ln21_10' <Predicate = (!icmp_ln21_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_10, i32 1, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 145 'partselect' 'tmp_50' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln21_27 = zext i5 %sub_ln21_22" [firmware/conifer_jettag.cpp:21]   --->   Operation 146 'zext' 'zext_ln21_27' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (2.66ns)   --->   "%lshr_ln21_12 = lshr i18 262143, i18 %zext_ln21_27" [firmware/conifer_jettag.cpp:21]   --->   Operation 147 'lshr' 'lshr_ln21_12' <Predicate = (!icmp_ln21_8)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i18 %select_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 148 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i32 %add_ln21_11" [firmware/conifer_jettag.cpp:21]   --->   Operation 149 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (3.60ns)   --->   "%lshr_ln21_4 = lshr i64 %zext_ln21_8, i64 %zext_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 150 'lshr' 'lshr_ln21_4' <Predicate = (!icmp_ln21_8)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i32 %sub_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 151 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (3.60ns)   --->   "%shl_ln21_2 = shl i64 %zext_ln21_8, i64 %zext_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 152 'shl' 'shl_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.78ns)   --->   "%sub_ln21_23 = sub i5 11, i5 %trunc_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 153 'sub' 'sub_ln21_23' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln21_15 = add i32 %sub_ln21_10, i32 4294967271" [firmware/conifer_jettag.cpp:21]   --->   Operation 154 'add' 'add_ln21_15' <Predicate = (!icmp_ln21_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (2.55ns)   --->   "%sub_ln21_11 = sub i32 25, i32 %sub_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 155 'sub' 'sub_ln21_11' <Predicate = (!icmp_ln21_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (2.55ns)   --->   "%sub_ln21_13 = sub i32 18, i32 %tmp_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 156 'sub' 'sub_ln21_13' <Predicate = (!icmp_ln21_16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln21_12 = trunc i32 %sub_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 157 'trunc' 'trunc_ln21_12' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i63 %lshr_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 158 'zext' 'zext_ln21_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_3)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_2, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 159 'bitselect' 'tmp_43' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_3)   --->   "%select_ln21_1 = select i1 %tmp_43, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 160 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_3 = add i8 %sub_ln21_15, i8 %select_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 161 'add' 'add_ln21_3' <Predicate = (!icmp_ln21)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 162 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_20, i9 %tmp_7, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 163 'partset' 'pi_assign' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [firmware/conifer_jettag.cpp:21]   --->   Operation 164 'trunc' 'LD' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.69ns)   --->   "%empty = select i1 %icmp_ln21, i32 0, i32 %LD" [firmware/conifer_jettag.cpp:21]   --->   Operation 165 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_8)   --->   "%cond50_i_i_1 = select i1 %icmp_ln21_7, i64 %lshr_ln21_2, i64 %shl_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 166 'select' 'cond50_i_i_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_8)   --->   "%zext_ln21_7 = zext i2 %or_ln21_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 167 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_8 = add i64 %cond50_i_i_1, i64 %zext_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 168 'add' 'add_ln21_8' <Predicate = (!icmp_ln21_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln21_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_8, i32 1, i32 63" [firmware/conifer_jettag.cpp:21]   --->   Operation 169 'partselect' 'lshr_ln21_3' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.91ns)   --->   "%sub_ln21_16 = sub i8 8, i8 %trunc_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 170 'sub' 'sub_ln21_16' <Predicate = (!icmp_ln21_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (2.52ns)   --->   "%icmp_ln21_9 = icmp_sgt  i31 %tmp_50, i31 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 171 'icmp' 'icmp_ln21_9' <Predicate = (!icmp_ln21_8)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_10)   --->   "%and_ln21_7 = and i18 %select_ln21_4, i18 %lshr_ln21_12" [firmware/conifer_jettag.cpp:21]   --->   Operation 172 'and' 'and_ln21_7' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (2.13ns) (out node of the LUT)   --->   "%icmp_ln21_10 = icmp_ne  i18 %and_ln21_7, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 173 'icmp' 'icmp_ln21_10' <Predicate = (!icmp_ln21_8)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_2)   --->   "%phi_ln21_2 = and i1 %icmp_ln21_9, i1 %icmp_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 174 'and' 'phi_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_2)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_10, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 175 'bitselect' 'tmp_51' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_2)   --->   "%xor_ln21_2 = xor i1 %tmp_51, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 176 'xor' 'xor_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_4, i32 %add_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 177 'bitselect' 'tmp_52' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_2)   --->   "%and_ln21_2 = and i1 %tmp_52, i1 %xor_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 178 'and' 'and_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_2)   --->   "%or_ln21_6 = or i1 %and_ln21_2, i1 %phi_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 179 'or' 'or_ln21_6' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 180 'bitconcatenate' 'or_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.97>
ST_8 : Operation 181 [1/1] (2.55ns)   --->   "%icmp_ln21_11 = icmp_sgt  i32 %add_ln21_10, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 181 'icmp' 'icmp_ln21_11' <Predicate = (!icmp_ln21_8)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/2] (3.60ns)   --->   "%lshr_ln21_4 = lshr i64 %zext_ln21_8, i64 %zext_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 182 'lshr' 'lshr_ln21_4' <Predicate = (!icmp_ln21_8)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/2] (3.60ns)   --->   "%shl_ln21_2 = shl i64 %zext_ln21_8, i64 %zext_ln21_10" [firmware/conifer_jettag.cpp:21]   --->   Operation 183 'shl' 'shl_ln21_2' <Predicate = (!icmp_ln21_8)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln21_14 = add i32 %sub_ln21_10, i32 4294967272" [firmware/conifer_jettag.cpp:21]   --->   Operation 184 'add' 'add_ln21_14' <Predicate = (!icmp_ln21_12)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_14, i32 1, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 185 'partselect' 'tmp_55' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln21_28 = zext i5 %sub_ln21_23" [firmware/conifer_jettag.cpp:21]   --->   Operation 186 'zext' 'zext_ln21_28' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (2.66ns)   --->   "%lshr_ln21_13 = lshr i18 262143, i18 %zext_ln21_28" [firmware/conifer_jettag.cpp:21]   --->   Operation 187 'lshr' 'lshr_ln21_13' <Predicate = (!icmp_ln21_12)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i18 %select_ln21_6" [firmware/conifer_jettag.cpp:21]   --->   Operation 188 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i32 %add_ln21_15" [firmware/conifer_jettag.cpp:21]   --->   Operation 189 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_8 : Operation 190 [2/2] (3.60ns)   --->   "%lshr_ln21_6 = lshr i64 %zext_ln21_12, i64 %zext_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 190 'lshr' 'lshr_ln21_6' <Predicate = (!icmp_ln21_12)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i32 %sub_ln21_11" [firmware/conifer_jettag.cpp:21]   --->   Operation 191 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_8 : Operation 192 [2/2] (3.60ns)   --->   "%shl_ln21_3 = shl i64 %zext_ln21_12, i64 %zext_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 192 'shl' 'shl_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (1.78ns)   --->   "%sub_ln21_24 = sub i5 11, i5 %trunc_ln21_12" [firmware/conifer_jettag.cpp:21]   --->   Operation 193 'sub' 'sub_ln21_24' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (2.55ns)   --->   "%add_ln21_19 = add i32 %sub_ln21_13, i32 4294967271" [firmware/conifer_jettag.cpp:21]   --->   Operation 194 'add' 'add_ln21_19' <Predicate = (!icmp_ln21_16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (2.55ns)   --->   "%sub_ln21_14 = sub i32 25, i32 %sub_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 195 'sub' 'sub_ln21_14' <Predicate = (!icmp_ln21_16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i30 %trunc_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 196 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln21" [firmware/conifer_jettag.cpp:21]   --->   Operation 197 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (3.65ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 5" [firmware/conifer_jettag.cpp:21]   --->   Operation 198 'writereq' 'empty_32' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i63 %lshr_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 199 'zext' 'zext_ln21_21' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_9)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_8, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 200 'bitselect' 'tmp_48' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_9)   --->   "%select_ln21_3 = select i1 %tmp_48, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 201 'select' 'select_ln21_3' <Predicate = (!icmp_ln21_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_9 = add i8 %sub_ln21_16, i8 %select_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 202 'add' 'add_ln21_9' <Predicate = (!icmp_ln21_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_44, i8 %add_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 203 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_21, i9 %tmp_5, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 204 'partset' 'pi_assign_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %pi_assign_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 205 'trunc' 'LD_1' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.69ns)   --->   "%empty_28 = select i1 %icmp_ln21_4, i32 0, i32 %LD_1" [firmware/conifer_jettag.cpp:21]   --->   Operation 206 'select' 'empty_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_12)   --->   "%cond50_i_i_2 = select i1 %icmp_ln21_11, i64 %lshr_ln21_4, i64 %shl_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 207 'select' 'cond50_i_i_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_12)   --->   "%zext_ln21_11 = zext i2 %or_ln21_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 208 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_12 = add i64 %cond50_i_i_2, i64 %zext_ln21_11" [firmware/conifer_jettag.cpp:21]   --->   Operation 209 'add' 'add_ln21_12' <Predicate = (!icmp_ln21_8)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln21_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_12, i32 1, i32 63" [firmware/conifer_jettag.cpp:21]   --->   Operation 210 'partselect' 'lshr_ln21_5' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (1.91ns)   --->   "%sub_ln21_17 = sub i8 8, i8 %trunc_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 211 'sub' 'sub_ln21_17' <Predicate = (!icmp_ln21_8)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (2.52ns)   --->   "%icmp_ln21_13 = icmp_sgt  i31 %tmp_55, i31 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 212 'icmp' 'icmp_ln21_13' <Predicate = (!icmp_ln21_12)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_14)   --->   "%and_ln21_8 = and i18 %select_ln21_6, i18 %lshr_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 213 'and' 'and_ln21_8' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (2.13ns) (out node of the LUT)   --->   "%icmp_ln21_14 = icmp_ne  i18 %and_ln21_8, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 214 'icmp' 'icmp_ln21_14' <Predicate = (!icmp_ln21_12)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%phi_ln21_3 = and i1 %icmp_ln21_13, i1 %icmp_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 215 'and' 'phi_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_14, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 216 'bitselect' 'tmp_56' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%xor_ln21_3 = xor i1 %tmp_56, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 217 'xor' 'xor_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_6, i32 %add_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 218 'bitselect' 'tmp_57' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%and_ln21_3 = and i1 %tmp_57, i1 %xor_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 219 'and' 'and_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_3)   --->   "%or_ln21_7 = or i1 %and_ln21_3, i1 %phi_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 220 'or' 'or_ln21_7' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 221 'bitconcatenate' 'or_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.97>
ST_9 : Operation 222 [1/1] (2.55ns)   --->   "%icmp_ln21_15 = icmp_sgt  i32 %add_ln21_14, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 222 'icmp' 'icmp_ln21_15' <Predicate = (!icmp_ln21_12)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/2] (3.60ns)   --->   "%lshr_ln21_6 = lshr i64 %zext_ln21_12, i64 %zext_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 223 'lshr' 'lshr_ln21_6' <Predicate = (!icmp_ln21_12)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/2] (3.60ns)   --->   "%shl_ln21_3 = shl i64 %zext_ln21_12, i64 %zext_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 224 'shl' 'shl_ln21_3' <Predicate = (!icmp_ln21_12)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (2.55ns)   --->   "%add_ln21_18 = add i32 %sub_ln21_13, i32 4294967272" [firmware/conifer_jettag.cpp:21]   --->   Operation 225 'add' 'add_ln21_18' <Predicate = (!icmp_ln21_16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln21_18, i32 1, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 226 'partselect' 'tmp_60' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln21_29 = zext i5 %sub_ln21_24" [firmware/conifer_jettag.cpp:21]   --->   Operation 227 'zext' 'zext_ln21_29' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (2.66ns)   --->   "%lshr_ln21_14 = lshr i18 262143, i18 %zext_ln21_29" [firmware/conifer_jettag.cpp:21]   --->   Operation 228 'lshr' 'lshr_ln21_14' <Predicate = (!icmp_ln21_16)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i18 %select_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 229 'zext' 'zext_ln21_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i32 %add_ln21_19" [firmware/conifer_jettag.cpp:21]   --->   Operation 230 'zext' 'zext_ln21_17' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_9 : Operation 231 [2/2] (3.60ns)   --->   "%lshr_ln21_8 = lshr i64 %zext_ln21_16, i64 %zext_ln21_17" [firmware/conifer_jettag.cpp:21]   --->   Operation 231 'lshr' 'lshr_ln21_8' <Predicate = (!icmp_ln21_16)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i32 %sub_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 232 'zext' 'zext_ln21_18' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_9 : Operation 233 [2/2] (3.60ns)   --->   "%shl_ln21_4 = shl i64 %zext_ln21_16, i64 %zext_ln21_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 233 'shl' 'shl_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 234 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i63 %lshr_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 235 'zext' 'zext_ln21_22' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_13)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_12, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 236 'bitselect' 'tmp_53' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_13)   --->   "%select_ln21_5 = select i1 %tmp_53, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 237 'select' 'select_ln21_5' <Predicate = (!icmp_ln21_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_13 = add i8 %sub_ln21_17, i8 %select_ln21_5" [firmware/conifer_jettag.cpp:21]   --->   Operation 238 'add' 'add_ln21_13' <Predicate = (!icmp_ln21_8)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_49, i8 %add_ln21_13" [firmware/conifer_jettag.cpp:21]   --->   Operation 239 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%pi_assign_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_22, i9 %tmp_11, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 240 'partset' 'pi_assign_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %pi_assign_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 241 'trunc' 'LD_2' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.69ns)   --->   "%empty_29 = select i1 %icmp_ln21_8, i32 0, i32 %LD_2" [firmware/conifer_jettag.cpp:21]   --->   Operation 242 'select' 'empty_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_16)   --->   "%cond50_i_i_3 = select i1 %icmp_ln21_15, i64 %lshr_ln21_6, i64 %shl_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 243 'select' 'cond50_i_i_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_16)   --->   "%zext_ln21_15 = zext i2 %or_ln21_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 244 'zext' 'zext_ln21_15' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_16 = add i64 %cond50_i_i_3, i64 %zext_ln21_15" [firmware/conifer_jettag.cpp:21]   --->   Operation 245 'add' 'add_ln21_16' <Predicate = (!icmp_ln21_12)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%lshr_ln21_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_16, i32 1, i32 63" [firmware/conifer_jettag.cpp:21]   --->   Operation 246 'partselect' 'lshr_ln21_7' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (1.91ns)   --->   "%sub_ln21_18 = sub i8 8, i8 %trunc_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 247 'sub' 'sub_ln21_18' <Predicate = (!icmp_ln21_12)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (2.52ns)   --->   "%icmp_ln21_17 = icmp_sgt  i31 %tmp_60, i31 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 248 'icmp' 'icmp_ln21_17' <Predicate = (!icmp_ln21_16)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_18)   --->   "%and_ln21_9 = and i18 %select_ln21_8, i18 %lshr_ln21_14" [firmware/conifer_jettag.cpp:21]   --->   Operation 249 'and' 'and_ln21_9' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (2.13ns) (out node of the LUT)   --->   "%icmp_ln21_18 = icmp_ne  i18 %and_ln21_9, i18 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 250 'icmp' 'icmp_ln21_18' <Predicate = (!icmp_ln21_16)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_4)   --->   "%phi_ln21_4 = and i1 %icmp_ln21_17, i1 %icmp_ln21_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 251 'and' 'phi_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_4)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln21_18, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 252 'bitselect' 'tmp_61' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_4)   --->   "%xor_ln21_4 = xor i1 %tmp_61, i1 1" [firmware/conifer_jettag.cpp:21]   --->   Operation 253 'xor' 'xor_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln21_8, i32 %add_ln21_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 254 'bitselect' 'tmp_62' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_4)   --->   "%and_ln21_4 = and i1 %tmp_62, i1 %xor_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 255 'and' 'and_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln21_4)   --->   "%or_ln21_8 = or i1 %and_ln21_4, i1 %phi_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 256 'or' 'or_ln21_8' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln21_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln21_8" [firmware/conifer_jettag.cpp:21]   --->   Operation 257 'bitconcatenate' 'or_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.97>
ST_10 : Operation 258 [1/1] (2.55ns)   --->   "%icmp_ln21_19 = icmp_sgt  i32 %add_ln21_18, i32 0" [firmware/conifer_jettag.cpp:21]   --->   Operation 258 'icmp' 'icmp_ln21_19' <Predicate = (!icmp_ln21_16)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/2] (3.60ns)   --->   "%lshr_ln21_8 = lshr i64 %zext_ln21_16, i64 %zext_ln21_17" [firmware/conifer_jettag.cpp:21]   --->   Operation 259 'lshr' 'lshr_ln21_8' <Predicate = (!icmp_ln21_16)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/2] (3.60ns)   --->   "%shl_ln21_4 = shl i64 %zext_ln21_16, i64 %zext_ln21_18" [firmware/conifer_jettag.cpp:21]   --->   Operation 260 'shl' 'shl_ln21_4' <Predicate = (!icmp_ln21_16)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_28, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 261 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i63 %lshr_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 262 'zext' 'zext_ln21_23' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_17)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_16, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 263 'bitselect' 'tmp_58' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_17)   --->   "%select_ln21_7 = select i1 %tmp_58, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 264 'select' 'select_ln21_7' <Predicate = (!icmp_ln21_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_17 = add i8 %sub_ln21_18, i8 %select_ln21_7" [firmware/conifer_jettag.cpp:21]   --->   Operation 265 'add' 'add_ln21_17' <Predicate = (!icmp_ln21_12)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_54, i8 %add_ln21_17" [firmware/conifer_jettag.cpp:21]   --->   Operation 266 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%pi_assign_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_23, i9 %tmp_15, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 267 'partset' 'pi_assign_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %pi_assign_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 268 'trunc' 'LD_3' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.69ns)   --->   "%empty_30 = select i1 %icmp_ln21_12, i32 0, i32 %LD_3" [firmware/conifer_jettag.cpp:21]   --->   Operation 269 'select' 'empty_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_20)   --->   "%cond50_i_i_4 = select i1 %icmp_ln21_19, i64 %lshr_ln21_8, i64 %shl_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 270 'select' 'cond50_i_i_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_20)   --->   "%zext_ln21_19 = zext i2 %or_ln21_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 271 'zext' 'zext_ln21_19' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_20 = add i64 %cond50_i_i_4, i64 %zext_ln21_19" [firmware/conifer_jettag.cpp:21]   --->   Operation 272 'add' 'add_ln21_20' <Predicate = (!icmp_ln21_16)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln21_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln21_20, i32 1, i32 63" [firmware/conifer_jettag.cpp:21]   --->   Operation 273 'partselect' 'lshr_ln21_9' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (1.91ns)   --->   "%sub_ln21_19 = sub i8 8, i8 %trunc_ln21_11" [firmware/conifer_jettag.cpp:21]   --->   Operation 274 'sub' 'sub_ln21_19' <Predicate = (!icmp_ln21_16)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_29, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 275 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i63 %lshr_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 276 'zext' 'zext_ln21_24' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_21)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_20, i32 25" [firmware/conifer_jettag.cpp:21]   --->   Operation 277 'bitselect' 'tmp_63' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_21)   --->   "%select_ln21_9 = select i1 %tmp_63, i8 127, i8 126" [firmware/conifer_jettag.cpp:21]   --->   Operation 278 'select' 'select_ln21_9' <Predicate = (!icmp_ln21_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln21_21 = add i8 %sub_ln21_19, i8 %select_ln21_9" [firmware/conifer_jettag.cpp:21]   --->   Operation 279 'add' 'add_ln21_21' <Predicate = (!icmp_ln21_16)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_59, i8 %add_ln21_21" [firmware/conifer_jettag.cpp:21]   --->   Operation 280 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%pi_assign_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_24, i9 %tmp_19, i32 23, i32 31" [firmware/conifer_jettag.cpp:21]   --->   Operation 281 'partset' 'pi_assign_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %pi_assign_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 282 'trunc' 'LD_4' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.69ns)   --->   "%empty_31 = select i1 %icmp_ln21_16, i32 0, i32 %LD_4" [firmware/conifer_jettag.cpp:21]   --->   Operation 283 'select' 'empty_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_30, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 284 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 285 [1/1] (3.65ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_31, i4 15" [firmware/conifer_jettag.cpp:21]   --->   Operation 285 'write' 'write_ln21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 286 [5/5] (3.65ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 286 'writeresp' 'empty_33' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 287 [4/5] (3.65ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 287 'writeresp' 'empty_33' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 288 [3/5] (3.65ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 288 'writeresp' 'empty_33' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 289 [2/5] (3.65ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 289 'writeresp' 'empty_33' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/5] (3.65ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [firmware/conifer_jettag.cpp:21]   --->   Operation 291 'writeresp' 'empty_33' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [firmware/conifer_jettag.cpp:23]   --->   Operation 292 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.136ns
The critical path consists of the following:
	wire read operation ('score_int[0]') on port 'score_int_0_read' [14]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln21', firmware/conifer_jettag.cpp:21) [19]  (2.136 ns)

 <State 2>: 2.471ns
The critical path consists of the following:
	'select' operation 18 bit ('select_ln21', firmware/conifer_jettag.cpp:21) [20]  (0.756 ns)
	'cttz' operation 32 bit ('tmp_3', firmware/conifer_jettag.cpp:21) [24]  (1.715 ns)

 <State 3>: 2.552ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln21_1', firmware/conifer_jettag.cpp:21) [26]  (2.552 ns)

 <State 4>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln21_1', firmware/conifer_jettag.cpp:21) [45]  (2.552 ns)

 <State 5>: 3.607ns
The critical path consists of the following:
	'lshr' operation 64 bit ('lshr_ln21', firmware/conifer_jettag.cpp:21) [47]  (3.607 ns)

 <State 6>: 3.607ns
The critical path consists of the following:
	'lshr' operation 64 bit ('lshr_ln21', firmware/conifer_jettag.cpp:21) [47]  (3.607 ns)

 <State 7>: 3.607ns
The critical path consists of the following:
	'lshr' operation 64 bit ('lshr_ln21_2', firmware/conifer_jettag.cpp:21) [100]  (3.607 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', firmware/conifer_jettag.cpp:21) [260]  (0.000 ns)
	bus request operation ('empty_32', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [261]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [262]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [263]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [264]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [265]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln21', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [266]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_33', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [267]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_33', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [267]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_33', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [267]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_33', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [267]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_33', firmware/conifer_jettag.cpp:21) on port 'gmem0' (firmware/conifer_jettag.cpp:21) [267]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
