<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="coder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="coder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="coder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="coder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="coder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="coder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="coder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="coder.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="coder2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="coder2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="coder2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="coder2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="coder2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="coder2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="coder2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="coder2.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="coder2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="coder_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="coder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="coder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="coder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dff.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dff.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dff.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sr.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_coder2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_coder2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_coder2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_coder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1538689803" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1538689803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746873" xil_pn:in_ck="-1159639238276709920" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1538746873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="csection.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main2.vhd"/>
      <outfile xil_pn:name="sr.vhd"/>
      <outfile xil_pn:name="tb_coder.vhd"/>
      <outfile xil_pn:name="tb_coder2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1538746873" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2570451616065203436" xil_pn:start_ts="1538746873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746873" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2597849949121057490" xil_pn:start_ts="1538746873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746775" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4509387667839225767" xil_pn:start_ts="1538746775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746873" xil_pn:in_ck="-1159639238276709920" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1538746873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="csection.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main2.vhd"/>
      <outfile xil_pn:name="sr.vhd"/>
      <outfile xil_pn:name="tb_coder.vhd"/>
      <outfile xil_pn:name="tb_coder2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1538746876" xil_pn:in_ck="-1159639238276709920" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6021720596902088322" xil_pn:start_ts="1538746873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_coder2_beh.prj"/>
      <outfile xil_pn:name="tb_coder2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1538746877" xil_pn:in_ck="8610891094909467504" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="517229761758320097" xil_pn:start_ts="1538746876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_coder2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1538406299" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1538406299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7954123488096068394" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4509387667839225767" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6239551237250772756" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746579" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-821650351432505309" xil_pn:start_ts="1538746579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538746757" xil_pn:in_ck="3769576728238644828" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8467768804365978632" xil_pn:start_ts="1538746751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="coder2.lso"/>
      <outfile xil_pn:name="coder2.ngc"/>
      <outfile xil_pn:name="coder2.ngr"/>
      <outfile xil_pn:name="coder2.prj"/>
      <outfile xil_pn:name="coder2.stx"/>
      <outfile xil_pn:name="coder2.syr"/>
      <outfile xil_pn:name="coder2.xst"/>
      <outfile xil_pn:name="coder2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
