// Seed: 4244363457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_13;
  always @(posedge $realtime or -1'b0) begin : LABEL_0
    id_19 <= $realtime;
  end
  id_20(
      .id_0(id_11[-1]),
      .id_1(),
      .id_2(id_9),
      .id_3(id_16),
      .id_4($realtime),
      .id_5(id_17),
      .id_6(id_5),
      .id_7(id_1),
      .id_8($realtime),
      .id_9((-1)),
      .id_10(),
      .id_11($realtime),
      .id_12($realtime | id_2),
      .id_13($realtime),
      .id_14(1),
      .id_15(),
      .id_16(),
      .id_17(id_17),
      .id_18(1),
      .id_19($realtime),
      .id_20()
  );
  module_0 modCall_1 (
      id_16,
      id_10,
      id_16,
      id_4,
      id_10,
      id_16,
      id_6,
      id_13,
      id_16,
      id_16,
      id_15,
      id_5,
      id_3,
      id_13,
      id_6,
      id_1,
      id_9,
      id_13,
      id_7
  );
  wire id_21;
  wire id_22 = id_10;
  assign id_13 = -1 & id_9;
  wire id_23;
endmodule
