
*** Running vivado
    with args -log ultra_ultra_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra_ultra_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ultra_ultra_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 302.730 ; gain = 71.652
Command: synth_design -top ultra_ultra_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 500.266 ; gain = 116.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra_ultra_0_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ultra' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_SLAVE.v:85]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' (1#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb' (2#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud_DSP48_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud_DSP48_0' (3#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud' (4#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_S' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:1855]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_bias_V_6_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6_ram' (6#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6' (7#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_bias_V_6.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_S_B_V_4_0_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0_ram' (8#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0' (9#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_B_V_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_4_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4_ram' (10#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4' (11#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_4.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:5621]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:45]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:65]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:21]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_253_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253_ram' (12#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253' (13#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S_A_V_4_253.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:5634]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_8s_26s_dEe' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:43]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_8s_26s_dEe_MulnS_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_8s_26s_dEe_MulnS_1' (14#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_8s_26s_dEe' (15#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_35ns_33eOg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_35ns_33eOg.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 35 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_35ns_33eOg_MulnS_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_35ns_33eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_35ns_33eOg_MulnS_2' (16#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_35ns_33eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_35ns_33eOg' (17#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_35ns_33eOg.v:41]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_fYi' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_fYi_DSP48_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_fYi_DSP48_1' (18#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_fYi' (19#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:15960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16514]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S' (20#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:86]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_g8j' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3969 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_g8j_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3969 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_16_63_3_0_s_g8j_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_g8j_ram' (21#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_g8j' (22#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s_g8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_164_8_1_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_164_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_164_8_1_1' (23#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_164_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nwdI' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nwdI_div' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:70]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nwdI_div_u' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:10]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nwdI_div_u' (24#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nwdI_div' (25#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nwdI' (26#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2658]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s' (27#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_3' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_3_bias_V_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V_ram' (28#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V' (29#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_bias_V.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_B_V_0_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0_ram' (30#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0' (31#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_B_V_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 336 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_A_V_4167_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167_ram' (32#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167' (33#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3_A_V_4167.v:61]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_xdS' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_xdS_DSP48_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_xdS_DSP48_2' (34#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_xdS' (35#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:6994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:7000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:7002]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3' (36#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:740]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_1_bias_V_8_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8_ram' (37#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8' (38#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_bias_V_8.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 6144 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_B_V_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0_ram' (39#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0' (40#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_B_V_2_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_A_V_2_2_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2_ram' (41#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2' (42#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1_A_V_2_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:3998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:4266]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1' (43#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:716]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_A_V_3_2_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2_ram' (44#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2' (45#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_A_V_3_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:3379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:3729]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Conv' (46#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:695]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_B_V_1_0_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0_ram' (47#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0' (48#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_B_V_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_A_V_1_2_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2_ram' (49#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2' (50#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2_A_V_1_2.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2' (51#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:381]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biasyd2' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biasyd2_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_biasyd2_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biasyd2_ram' (52#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biasyd2' (53#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_biasyd2.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_zec' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_zec_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_A_V_zec_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_zec_ram' (54#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_zec' (55#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_A_V_zec.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_IfE' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_IfE_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_B_V_IfE_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_IfE_ram' (56#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_IfE' (57#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s_B_V_IfE.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_932_8_1_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_932_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_932_8_1_1' (58#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_932_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_25ns_23Rg6' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_25ns_23Rg6.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_25ns_23Rg6_MulnS_3' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_25ns_23Rg6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_25ns_23Rg6_MulnS_3' (59#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_25ns_23Rg6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_25ns_23Rg6' (60#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_25ns_23Rg6.v:37]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_Shg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_Shg.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_Shg_DSP48_3' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_Shg.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_Shg_DSP48_3' (61#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_Shg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_Shg' (62#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_Shg.v:48]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_8s_Thq' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_Thq.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_8s_Thq_DSP48_4' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_8s_Thq_DSP48_4' (63#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_8s_Thq' (64#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_Thq.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s' (65#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:367]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VUhA' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VUhA_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_bias_VUhA_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VUhA_ram' (66#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VUhA' (67#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_bias_VUhA.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0_ram' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_B_V_5_0_ram.dat' is read successfully [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0_ram' (68#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0' (69#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_832_8_1_1' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_832_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_832_8_1_1' (70#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mux_832_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_24ns_22VhK' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_24ns_22VhK.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_24ns_22VhK_MulnS_4' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_24ns_22VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_24ns_22VhK_MulnS_4' (71#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_24ns_22VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_24ns_22VhK' (72#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_24ns_22VhK.v:37]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_8s_WhU' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_WhU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_8s_WhU_DSP48_5' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_8s_WhU_DSP48_5' (73#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_8s_WhU' (74#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_8s_WhU.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s' (75#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_MASTER.v:79]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (76#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2048_A' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/fifo_w16_d2048_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2048_A' (77#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/fifo_w16_d2048_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_S_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_S_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0_shiftReg' (78#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_S_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0' (79#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_S_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_16Xh4' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Pool_16Xh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_16Xh4_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Pool_16Xh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_16Xh4_shiftReg' (80#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Pool_16Xh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_16Xh4' (81#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Pool_16Xh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_3_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_3_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0_shiftReg' (82#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_3_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0' (83#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_3_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_1_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_1_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0_shiftReg' (84#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_1_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0' (85#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_1_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0_shiftReg' (86#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0' (87#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_2_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_2_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0_shiftReg' (88#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0' (89#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_Conv_2_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_Yie' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_144_Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_Yie_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_144_Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_Yie_shiftReg' (90#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_144_Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_Yie' (91#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_144_Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Zio' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_128_Zio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Zio_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_128_Zio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Zio_shiftReg' (92#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_128_Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Zio' (93#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_FC_128_Zio.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA0iy' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_AXI_DMA0iy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA0iy_shiftReg' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_AXI_DMA0iy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA0iy_shiftReg' (94#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_AXI_DMA0iy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA0iy' (95#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/start_for_AXI_DMA0iy.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ultra' (96#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ultra_ultra_0_0' (97#1) [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
WARNING: [Synth 8-3331] design ultra_mul_mul_16scud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_32s_32sbkb has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_8s_WhU_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mac_muladd_Shg_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_24ns_22VhK has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[31]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[30]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[29]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[28]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[27]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[26]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[25]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[24]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[23]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[22]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[21]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[20]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[19]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[18]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[17]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[16]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[15]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[14]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[13]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[12]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[11]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[10]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[9]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[8]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[7]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[6]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[5]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[4]
WARNING: [Synth 8-3331] design ultra_mux_832_8_1_1 has unconnected port din8[3]
WARNING: [Synth 8-3331] design FC_128_8_s_B_V_5_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_A_V_zec has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_8_s_bias_VUhA has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_8s_Thq_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_25ns_23Rg6 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[31]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[30]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[29]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[28]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[27]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[26]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[25]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[24]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[23]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[22]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[21]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[20]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[19]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[18]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[17]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[16]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[15]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[14]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[13]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[12]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[11]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[10]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[9]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[8]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[7]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[6]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[5]
WARNING: [Synth 8-3331] design ultra_mux_932_8_1_1 has unconnected port din9[4]
WARNING: [Synth 8-3331] design FC_144_128_s_B_V_IfE has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_biasyd2 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mac_muladd_fYi_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_35ns_33eOg has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_8s_26s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design Conv_2_A_V_1_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_2_B_V_1_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_bias_V_6 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_A_V_3_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_B_V_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_bias_V has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_A_V_2_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_bias_V_8 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mac_muladd_xdS_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_3_A_V_4167 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_B_V_0 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_urem_4ns_3nwdI_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Pool_16_63_3_0_s_g8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port ce0
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 740.313 ; gain = 356.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 740.313 ; gain = 356.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 740.313 ; gain = 356.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1231.688 ; gain = 11.801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:02:20 . Memory (MB): peak = 1232.703 ; gain = 848.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:02:20 . Memory (MB): peak = 1232.703 ; gain = 848.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:20 . Memory (MB): peak = 1232.703 ; gain = 848.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_mul_16scud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:33]
WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:34]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_8s_26s_dEe.v:28]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_fYi.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7783]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7784]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7785]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7792]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7793]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7794]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7801]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7802]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7803]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7810]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7811]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7812]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7819]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7820]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7821]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7152_reg[7:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7828]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7283_reg[7:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7829]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7415_reg[7:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_7021_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7830]
INFO: [Synth 8-4471] merging register 'tmp_100_35_t_mid2_reg_9817_pp2_iter5_reg_reg[0:0]' into 'tmp_100_35_t_mid2_reg_9817_pp2_iter4_reg_reg[0:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:16528]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7783]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7784]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7785]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7792]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7793]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7794]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7801]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7802]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7803]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7810]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7811]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7812]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7819]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7820]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7821]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7828]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7829]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7830]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_65_mid2_v_reg_9473_pp1_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7889]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_12321_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:8492]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_7606_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7850]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_9860_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:8517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_mid2_reg_9837_pp2_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7950]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_mid2_reg_9837_pp2_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7949]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_mid2_reg_9837_pp2_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7948]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_mid2_reg_9837_pp2_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7947]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_mid2_reg_9837_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7946]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_7990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_7995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9334_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8382_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8470_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r_V_9_1_reg_12150_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:8072]
WARNING: [Synth 8-6014] Unused sequential element r_V_9_1_reg_12150_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:8072]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_A_V_4_load_0_phi_reg_7021_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:6228]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_A_V_4_load_1_phi_reg_7152_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:6362]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:6496]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_A_V_4_load_3_phi_reg_7415_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:6630]
WARNING: [Synth 8-6014] Unused sequential element A_V_4_load_2_phi_reg_7283_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7744]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_0_load_reg_12120_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7750]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_1_load_reg_12125_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7751]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_3_load_reg_12130_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7752]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_2_load_reg_12155_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:7764]
INFO: [Synth 8-5546] ROM "tmp_s_fu_7990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_7995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9334_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8382_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8075_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8470_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_100_35_t_mid_fu_8463_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_76_fu_9056_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_urem_4ns_3nwdI.v:53]
INFO: [Synth 8-4471] merging register 'ib_cast_mid2_cast_reg_1787_reg[6:6]' into 'ia_cast_mid2_reg_1782_reg[6:6]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:2608]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_1822_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:1391]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_1625_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_1687_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:1385]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1361_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1076_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1121_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1010_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_1801_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Pool_16_63_3_0_s.v:1373]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_load_4_1_phi_reg_2585_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_load_3_1_phi_reg_2537_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3343]
INFO: [Synth 8-4471] merging register 'tmp_246_0_35_t_mid2_reg_5161_pp2_iter1_reg_reg[0:0]' into 'tmp_246_0_35_t_mid2_reg_5161_reg[0:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:7074]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_4_1_phi_reg_2585_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_5070_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3976]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_6779_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3969]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_2715_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3445]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_reg_5459_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4009]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_126_reg_5464_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4010]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_124_reg_5247_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4000]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_reg_5725_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_123_reg_5239_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3999]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_146_reg_5212_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3984]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_reg_5224_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3996]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_175_mid2_reg_5192_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4055]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_175_mid2_reg_5192_pp2_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4054]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_3179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_3184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4644_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4749_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3859_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_21_4_2_reg_6544_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3585]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element tmp_114_reg_5198_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_4_2_reg_6544_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3585]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_0_2_reg_6185_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3603]
WARNING: [Synth 8-6014] Unused sequential element r_V_4_reg_6175_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3605]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_0_1_reg_6180_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3602]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_1_reg_6329_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3615]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_0_3_reg_6190_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3604]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_0_4_reg_6324_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3611]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_1_3_reg_6344_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3614]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_1_1_reg_6334_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3612]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_1_2_reg_6339_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3613]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_2_1_reg_6409_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3623]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_1_4_reg_6399_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3622]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_2_reg_6404_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3626]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_2_4_reg_6479_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3634]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_2_2_reg_6414_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3624]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_2_3_reg_6419_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3625]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_3_2_reg_6494_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3636]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_3_reg_6484_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3638]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_3_1_reg_6489_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3635]
WARNING: [Synth 8-6014] Unused sequential element tmp22_reg_6579_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3944]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_4_2_reg_6544_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3585]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_4_reg_6534_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3587]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_3_3_reg_6499_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3637]
WARNING: [Synth 8-6014] Unused sequential element r_V_21_3_4_reg_6529_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3583]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_0_0_phi_reg_2035_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2100]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_0_1_phi_reg_2058_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2124]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_0_2_phi_reg_2081_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2148]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_0_3_phi_reg_2104_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2172]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_0_4_phi_reg_2129_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2198]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_1_0_phi_reg_2153_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2222]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_1_1_phi_reg_2225_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2246]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_1_2_phi_reg_2177_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2270]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_1_3_phi_reg_2248_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2294]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_1_4_phi_reg_2201_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2320]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_2_0_phi_reg_2273_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2344]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_2_1_phi_reg_2417_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2368]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_2_2_phi_reg_2297_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2392]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_2_3_phi_reg_2440_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2416]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_2_4_phi_reg_2321_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2442]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_3_0_phi_reg_2345_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2466]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_3_2_phi_reg_2369_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2490]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_3_4_phi_reg_2393_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2522]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_4_0_phi_reg_2465_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2546]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_4_2_phi_reg_2489_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2570]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_load_3_1_phi_reg_2537_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2627]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_load_3_3_phi_reg_2560_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2653]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_load_4_1_phi_reg_2585_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2678]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_load_4_3_phi_reg_2608_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:2702]
WARNING: [Synth 8-6014] Unused sequential element A_V_load_0_4_phi_reg_2129_reg was removed.  [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3262]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_s_fu_3179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_3184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4884_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4644_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4749_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3859_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_243_1_mid2_v_v_c_fu_3621_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_246_0_35_t_mid_fu_3493_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_145_reg_5207" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_135_fu_4520_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_2_1_addr_3_reg_2916_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1887]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_2_reg_2927_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1888]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_3_reg_2933_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1889]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_2_reg_2944_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1890]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_3_reg_2950_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1891]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_2_reg_2961_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1892]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_3_reg_2967_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1893]
INFO: [Synth 8-4471] merging register 'A_V_2_5_addr_2_reg_2978_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1894]
INFO: [Synth 8-4471] merging register 'A_V_2_5_addr_3_reg_2984_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1895]
INFO: [Synth 8-4471] merging register 'A_V_2_6_addr_2_reg_2995_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1896]
INFO: [Synth 8-4471] merging register 'A_V_2_6_addr_3_reg_3001_reg[8:0]' into 'A_V_2_0_addr_3_reg_2900_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1897]
INFO: [Synth 8-4471] merging register 'A_V_2_7_addr_2_reg_3012_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1898]
INFO: [Synth 8-4471] merging register 'A_V_2_8_addr_2_reg_3027_reg[8:0]' into 'A_V_2_1_addr_2_reg_2910_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1899]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_0_1_phi_reg_980_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1971]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_0_2_phi_reg_999_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1972]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_0_phi_reg_1018_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1973]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_1_phi_reg_1057_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1974]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_1_2_phi_reg_1076_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1975]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_2_0_phi_reg_1095_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1976]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_2_load_2_1_phi_reg_1038_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1977]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_0_1_phi_reg_980_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1984]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_0_2_phi_reg_999_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1985]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_0_phi_reg_1018_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1986]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_1_phi_reg_1057_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1987]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_1_2_phi_reg_1076_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1988]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_2_0_phi_reg_1095_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1989]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_2_load_2_1_phi_reg_1038_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_0_0_phi_reg_961_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1990]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_194_reg_2736_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2420]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_190_reg_3424_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2413]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_219_reg_3419_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2407]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1196_pp4_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2088]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_207_reg_3047_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1902]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_206_reg_3042_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1901]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_205_reg_2883_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2430]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_mid2_reg_2862_pp2_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2066]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_mid2_reg_2862_pp2_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2065]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_mid2_reg_2862_pp2_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2064]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_203_reg_2878_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2429]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_2873_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2428]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_200_reg_2868_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:2427]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1349_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_107_fu_1354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1428_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1619_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1349_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_107_fu_1354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1428_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1619_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_127_fu_2194_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_3_1_addr_3_reg_2738_reg[8:0]' into 'A_V_3_0_addr_3_reg_2722_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1797]
INFO: [Synth 8-4471] merging register 'A_V_3_2_addr_2_reg_2749_reg[8:0]' into 'A_V_3_1_addr_2_reg_2732_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1798]
INFO: [Synth 8-4471] merging register 'A_V_3_2_addr_3_reg_2755_reg[8:0]' into 'A_V_3_0_addr_3_reg_2722_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1799]
INFO: [Synth 8-4471] merging register 'A_V_3_3_addr_2_reg_2766_reg[8:0]' into 'A_V_3_1_addr_2_reg_2732_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1800]
INFO: [Synth 8-4471] merging register 'A_V_3_3_addr_3_reg_2772_reg[8:0]' into 'A_V_3_0_addr_3_reg_2722_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1801]
INFO: [Synth 8-4471] merging register 'A_V_3_4_addr_2_reg_2783_reg[8:0]' into 'A_V_3_1_addr_2_reg_2732_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1802]
INFO: [Synth 8-4471] merging register 'A_V_3_4_addr_3_reg_2789_reg[8:0]' into 'A_V_3_0_addr_3_reg_2722_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1803]
INFO: [Synth 8-4471] merging register 'A_V_3_5_addr_2_reg_2800_reg[8:0]' into 'A_V_3_1_addr_2_reg_2732_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1804]
INFO: [Synth 8-4471] merging register 'A_V_3_6_addr_2_reg_2815_reg[8:0]' into 'A_V_3_1_addr_2_reg_2732_reg[8:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1805]
INFO: [Synth 8-4471] merging register 'B_V_3_2_addr_2_reg_2879_reg[12:0]' into 'B_V_3_1_addr_2_reg_2864_reg[12:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1849]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_869_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1875]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_884_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1876]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_899_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1877]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_930_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1878]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_945_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1879]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_960_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1880]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_915_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1881]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_869_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1888]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_884_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1889]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_899_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1890]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_930_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1891]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_945_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1892]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_960_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1893]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_915_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_854_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1894]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_223_reg_2557_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2300]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_219_reg_3187_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2293]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_260_reg_3182_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2287]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1057_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1992]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_233_reg_2825_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1807]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_234_reg_2830_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1808]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_235_reg_2835_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1809]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_267_reg_2707_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2311]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_mid2_reg_2681_pp2_iter4_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_mid2_reg_2681_pp2_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1968]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_mid2_reg_2681_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1967]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_229_reg_2687_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2307]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_230_reg_2692_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_231_reg_2697_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:2309]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_1185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten30_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten32_fu_1400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten28_fu_2139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten31_fu_1259_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten34_fu_1444_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_103_fu_2015_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_266_reg_2702" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_1_1_addr_3_reg_2564_reg[7:0]' into 'A_V_1_0_addr_3_reg_2548_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1708]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_2_reg_2575_reg[7:0]' into 'A_V_1_1_addr_2_reg_2558_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1709]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_3_reg_2581_reg[7:0]' into 'A_V_1_0_addr_3_reg_2548_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1710]
INFO: [Synth 8-4471] merging register 'A_V_1_3_addr_2_reg_2592_reg[7:0]' into 'A_V_1_1_addr_2_reg_2558_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1711]
INFO: [Synth 8-4471] merging register 'A_V_1_4_addr_2_reg_2607_reg[7:0]' into 'A_V_1_1_addr_2_reg_2558_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1712]
INFO: [Synth 8-4471] merging register 'B_V_1_2_addr_2_reg_2671_reg[10:0]' into 'B_V_1_1_addr_2_reg_2656_reg[10:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1756]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_769_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1782]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_780_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1783]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_791_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1784]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_814_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1785]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_825_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1786]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_836_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1787]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_803_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1788]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_769_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1795]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_780_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1796]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_791_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1797]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_814_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1798]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_825_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1799]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_836_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1800]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_803_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_758_reg[7:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1801]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_164_reg_2385_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2187]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_149_reg_2985_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2168]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_reg_2980_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2156]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_929_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1900]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_179_reg_2617_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1714]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_180_reg_2622_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1715]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_181_reg_2627_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1716]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_195_reg_2533_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2198]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_149_mid2_reg_2507_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1878]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_149_mid2_reg_2507_pp2_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1877]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_149_mid2_reg_2507_pp2_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:1876]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_175_reg_2523_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_173_reg_2518_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_172_reg_2513_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:2194]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_1802_pp2_iter16_reg_reg' and it is trimmed from '20' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1596]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_1802_reg' and it is trimmed from '20' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1748]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_1807_reg' and it is trimmed from '19' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1742]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1826_pp3_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1532]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1826_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1523]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_802_pp4_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1635]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1506_pp2_iter3_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1588]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1506_pp2_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1587]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1506_pp2_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1557]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_1727_pp2_iter16_reg_reg' and it is trimmed from '19' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1544]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_1727_reg' and it is trimmed from '19' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1696]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_1732_reg' and it is trimmed from '18' to '16' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1690]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1751_pp3_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1480]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1751_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1471]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_754_pp4_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1583]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_mid2_v_reg_1451_pp2_iter3_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1536]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_mid2_v_reg_1451_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1535]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_mid2_v_reg_1451_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1505]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_1270_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1206_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/fifo_w16_d2048_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:03:00 . Memory (MB): peak = 1232.703 ; gain = 848.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB0    |           1|     28726|
|2     |ultra__GB1    |           1|     20729|
|3     |ultra__GB2    |           1|     16550|
|4     |ultra__GB3    |           1|     17267|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     29 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 6     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 4     
	   4 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 38    
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               67 Bit    Registers := 30    
	               48 Bit    Registers := 3     
	               47 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               35 Bit    Registers := 5     
	               33 Bit    Registers := 30    
	               32 Bit    Registers := 108   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 7     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 10    
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 12    
	               23 Bit    Registers := 8     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 19    
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 135   
	               15 Bit    Registers := 28    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 42    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 1063  
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 48    
	                5 Bit    Registers := 52    
	                4 Bit    Registers := 85    
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 718   
+---Multipliers : 
	                33x36  Multipliers := 5     
	                32x32  Multipliers := 12    
+---RAMs : 
	              48K Bit         RAMs := 6     
	              32K Bit         RAMs := 9     
	              31K Bit         RAMs := 16    
	              20K Bit         RAMs := 5     
	              16K Bit         RAMs := 9     
	              12K Bit         RAMs := 3     
	               3K Bit         RAMs := 7     
	               2K Bit         RAMs := 30    
	             1024 Bit         RAMs := 8     
	               1K Bit         RAMs := 5     
	              640 Bit         RAMs := 5     
	              128 Bit         RAMs := 17    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 11    
	   3 Input     29 Bit        Muxes := 2     
	  30 Input     29 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 4     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 5     
	   3 Input     26 Bit        Muxes := 8     
	   2 Input     26 Bit        Muxes := 5     
	   3 Input     25 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 7     
	   3 Input     24 Bit        Muxes := 6     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 8     
	   3 Input     18 Bit        Muxes := 8     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 27    
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 53    
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 104   
	   2 Input      8 Bit        Muxes := 456   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 42    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 39    
	   2 Input      3 Bit        Muxes := 52    
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 360   
	   9 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultra_mul_32s_32sbkb_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_S_bias_V_6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_B_V_4_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module Conv_S_A_V_4_4_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_8s_26s_dEe_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ultra_mul_35ns_33eOg_MulnS_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 284   
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 79    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module fifo_w16_d2048_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_S_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_S_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_3_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_3_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_16Xh4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_16Xh4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_3_bias_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_3_B_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_8s_26s_dEe_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ultra_mul_35ns_33eOg_MulnS_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_xdS_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 147   
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 62    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 41    
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 22    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   9 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 5     
Module fifo_w16_d2048_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2048_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Pool_16_63_3_0_s_g8j_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module ultra_mux_164_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module ultra_mul_32s_32sbkb_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_urem_4ns_3nwdI_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module ultra_urem_4ns_3nwdI_div 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Pool_16_63_3_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 41    
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module ultra_mul_32s_32sbkb_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FC_128_8_s_bias_VUhA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_144_128_s_A_V_zec_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_832_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module ultra_mux_832_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module ultra_mul_24ns_22VhK_MulnS_4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_Shg_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_8s_WhU_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 77    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module FC_144_128_s_biasyd2_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_144_128_s_A_V_zec_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_A_V_zec_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FC_144_128_s_B_V_IfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_932_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module ultra_mux_932_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module ultra_mul_25ns_23Rg6_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_Shg_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_8s_Thq_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_144_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 5     
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module start_for_AXI_DMA0iy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMA0iy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_Zio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_Zio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2048_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2048_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2048_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2048_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Conv_S_bias_V_6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_2_B_V_1_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_8s_26s_dEe_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ultra_mul_35ns_33eOg_MulnS_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 36    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 41    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module start_for_FC_144_Yie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_144_Yie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_2_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_2_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_1_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_1_bias_V_8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_8s_26s_dEe_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ultra_mul_35ns_33eOg_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 5     
	               13 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 42    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 1     
Module Conv_3_bias_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_8s_26s_dEe_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ultra_mul_35ns_33eOg_MulnS_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
+---Multipliers : 
	                33x36  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_fYi_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               67 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
Module fifo_w16_d2048_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2048_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_8470_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8580_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'j5_mid2_reg_5180_reg[4:0]' into 'j5_mid2_reg_5180_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3464]
INFO: [Synth 8-4471] merging register 'j5_mid2_reg_5180_reg[4:0]' into 'j5_mid2_reg_5180_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3464]
INFO: [Synth 8-4471] merging register 'tmp_243_2_mid2_reg_5217_reg[4:0]' into 'tmp_243_2_mid2_reg_5217_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4061]
INFO: [Synth 8-4471] merging register 'j5_mid2_reg_5180_reg[4:0]' into 'j5_mid2_reg_5180_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3464]
INFO: [Synth 8-4471] merging register 'j5_mid2_reg_5180_reg[4:0]' into 'j5_mid2_reg_5180_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3464]
INFO: [Synth 8-4471] merging register 'j5_mid2_reg_5180_reg[4:0]' into 'j5_mid2_reg_5180_reg[4:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3464]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_5198_reg[9:0]' into 'tmp_114_reg_5198_reg[9:0]' [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_123_cast_reg_5515_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4016]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_5275_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4006]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_124_cast_reg_5533_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4017]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_120_reg_5280_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4007]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_122_cast_reg_5257_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:4008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_5229_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3997]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_cast_reg_5840_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3521]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_121_reg_5234_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3998]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_5198_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:3982]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_1722_reg' and it is trimmed from '45' to '43' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1684]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1270_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1206_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_1797_reg' and it is trimmed from '47' to '44' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_144_128_s.v:1736]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/b_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: operator ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m is absorbed into DSP ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP tmp4_reg_12175_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B_V_4_3_load_reg_12130_reg is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_3_phi_reg_7415_reg is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: register tmp4_reg_12175_reg is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: register r_V_9_3_reg_12160_reg is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: operator ultra_mac_muladd_fYi_U17/ultra_mac_muladd_fYi_DSP48_1_U/p is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: operator r_V_9_3_fu_8920_p2 is absorbed into DSP tmp4_reg_12175_reg.
DSP Report: Generating DSP tmp6_reg_9431_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_75_reg_9396_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: register tmp_V_71_reg_9391_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: register tmp6_reg_9431_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: operator ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_9431_reg.
DSP Report: Generating DSP tmp5_reg_9426_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_69_reg_9386_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: register tmp_V_69_reg_9386_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: register tmp5_reg_9426_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: operator ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_9426_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register multiple_V_6_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register C is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_222_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_222_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_299_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_299_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_206_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_216_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp1_reg_294_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp1_reg_294_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_227_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_216_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp4_reg_270_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp4_reg_270_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_211_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_211_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_265_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_265_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP AXI_DMA_SLAVE_U0/ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_mac_muladd_xdS_U42/ultra_mac_muladd_xdS_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mac_muladd_xdS.v:32]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register B is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: operator ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m is absorbed into DSP ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP C, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B_V_3173_load_4_reg_6260_reg is absorbed into DSP C.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_4_3_phi_reg_2608_reg is absorbed into DSP C.
DSP Report: register C is absorbed into DSP C.
DSP Report: register r_V_21_4_3_reg_6549_reg is absorbed into DSP C.
DSP Report: operator ultra_mac_muladd_fYi_U43/ultra_mac_muladd_fYi_DSP48_1_U/p is absorbed into DSP C.
DSP Report: operator r_V_21_4_3_fu_4298_p2 is absorbed into DSP C.
DSP Report: Generating DSP tmp25_reg_4989_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_98_reg_4954_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: register ultra_mul_mul_16scud_U41/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: register tmp_V_94_reg_4949_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: register ultra_mul_mul_16scud_U41/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: register tmp25_reg_4989_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: register ultra_mul_mul_16scud_U41/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: operator ultra_mul_mul_16scud_U41/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp25_reg_4989_reg.
DSP Report: Generating DSP tmp24_reg_4984_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_92_reg_4944_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: register ultra_mul_mul_16scud_U40/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: register tmp_V_92_reg_4944_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: register ultra_mul_mul_16scud_U40/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: register tmp24_reg_4984_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: register ultra_mul_mul_16scud_U40/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: operator ultra_mul_mul_16scud_U40/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp24_reg_4984_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U37/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register multiple_V_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register C is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP tmp_104_reg_5070_reg, operation Mode is: (C'+((A:0x15)'*B'')')'.
DSP Report: register B is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: register B is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: register ultra_mac_muladd_xdS_U42/ultra_mac_muladd_xdS_DSP48_2_U/a_reg_reg is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: register C is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: register tmp_104_reg_5070_reg is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: register ultra_mac_muladd_xdS_U42/ultra_mac_muladd_xdS_DSP48_2_U/m_reg_reg is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: operator ultra_mac_muladd_xdS_U42/ultra_mac_muladd_xdS_DSP48_2_U/p is absorbed into DSP tmp_104_reg_5070_reg.
DSP Report: operator ultra_mac_muladd_xdS_U42/ultra_mac_muladd_xdS_DSP48_2_U/m is absorbed into DSP tmp_104_reg_5070_reg.
INFO: [Synth 8-5544] ROM "Pool_16_63_3_0_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_10_reg_1521_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U31/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_6_reg_1516_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U31/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp2_reg_1548_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U31/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U31/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_16_63_3_0_U0/tmp2_reg_1548_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_4_reg_1511_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U30/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp_V_4_reg_1511_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U30/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/tmp1_reg_1543_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U30/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_mul_16scud_U30/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP Pool_16_63_3_0_U0/tmp1_reg_1543_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP Pool_16_63_3_0_U0/ultra_mul_32s_32sbkb_U28/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp3_reg_334_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register reg_119_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register tmp3_reg_334_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: operator ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_334_reg.
DSP Report: Generating DSP tmp2_reg_329_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register reg_114_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register tmp2_reg_329_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: operator ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_329_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U113/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp5_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_119_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U115/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp_V_192_reg_243_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U115/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp5_reg_294_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U115/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: operator ultra_mul_mul_16scud_U115/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_294_reg.
DSP Report: Generating DSP tmp4_reg_289_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U114/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U114/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp4_reg_289_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U114/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: operator ultra_mul_mul_16scud_U114/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_289_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U112/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff1_reg' and it is trimmed from '48' to '17' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_24ns_22VhK.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1458_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/FC_128_8_s.v:1511]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp2_reg_1374_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_52_reg_1339_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: register tmp_V_48_reg_1334_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: register tmp2_reg_1374_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: operator ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1374_reg.
DSP Report: Generating DSP tmp1_reg_1369_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_46_reg_1329_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: register tmp_V_46_reg_1329_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: register tmp1_reg_1369_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: operator ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1369_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1654_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: register buf_V_reg_1654_reg is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: register ultra_mac_muladd_Shg_U103/ultra_mac_muladd_Shg_DSP48_3_U/m_reg_reg is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: operator ultra_mac_muladd_Shg_U103/ultra_mac_muladd_Shg_DSP48_3_U/p is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: operator ultra_mac_muladd_Shg_U103/ultra_mac_muladd_Shg_DSP48_3_U/m is absorbed into DSP buf_V_reg_1654_reg.
DSP Report: Generating DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_11_reg is absorbed into DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/a_reg_reg is absorbed into DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/b_reg_reg is absorbed into DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg is absorbed into DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg0 is absorbed into DSP ultra_mul_mul_8s_WhU_U104/ultra_mul_mul_8s_WhU_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg, operation Mode is: ((A:0x666667)'*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
DSP Report: register ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
DSP Report: operator ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/tmp_product is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
DSP Report: operator ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/tmp_product is absorbed into DSP ultra_mul_24ns_22VhK_U100/ultra_mul_24ns_22VhK_MulnS_4_U/buff0_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp2_reg_1428_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_29_reg_1393_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: register tmp_V_25_reg_1388_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: register tmp2_reg_1428_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: operator ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1428_reg.
DSP Report: Generating DSP tmp1_reg_1423_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_23_reg_1383_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: register tmp_V_23_reg_1383_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: register tmp1_reg_1423_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: operator ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1423_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U80/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1729_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: register buf_V_reg_1729_reg is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: register ultra_mac_muladd_Shg_U86/ultra_mac_muladd_Shg_DSP48_3_U/m_reg_reg is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: operator ultra_mac_muladd_Shg_U86/ultra_mac_muladd_Shg_DSP48_3_U/p is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: operator ultra_mac_muladd_Shg_U86/ultra_mac_muladd_Shg_DSP48_3_U/m is absorbed into DSP buf_V_reg_1729_reg.
DSP Report: Generating DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_10_reg is absorbed into DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/a_reg_reg is absorbed into DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/b_reg_reg is absorbed into DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg.
DSP Report: register ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg is absorbed into DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg0 is absorbed into DSP ultra_mul_mul_8s_Thq_U87/ultra_mul_mul_8s_Thq_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg, operation Mode is: (A''*(B:0xcccd)')'.
DSP Report: register B is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: register r_V_2_reg_1775_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: register ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/b_reg0_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: register ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: operator ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: operator ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register r_V_2_reg_1775_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
DSP Report: register ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/b_reg0_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
DSP Report: register ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
DSP Report: register ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff0_reg is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
DSP Report: operator ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
DSP Report: operator ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/tmp_product is absorbed into DSP ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/buff1_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/b_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: operator ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m is absorbed into DSP ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP tmp7_reg_2776_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B_V_1_1_load_2_reg_2716_reg is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_803_reg is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: register tmp7_reg_2776_reg is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: register r_V_18_2_1_reg_2746_reg is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: operator ultra_mac_muladd_fYi_U75/ultra_mac_muladd_fYi_DSP48_1_U/p is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: operator r_V_18_2_1_fu_1618_p2 is absorbed into DSP tmp7_reg_2776_reg.
DSP Report: Generating DSP tmp9_reg_2308_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_121_reg_2273_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: register ultra_mul_mul_16scud_U74/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: register tmp_V_117_reg_2268_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: register ultra_mul_mul_16scud_U74/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: register tmp9_reg_2308_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: register ultra_mul_mul_16scud_U74/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: operator ultra_mul_mul_16scud_U74/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2308_reg.
DSP Report: Generating DSP tmp8_reg_2303_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_115_reg_2263_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U73/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: register tmp_V_115_reg_2263_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U73/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: register tmp8_reg_2303_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: register ultra_mul_mul_16scud_U73/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: operator ultra_mul_mul_16scud_U73/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2303_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U70/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register multiple_V_9_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register C is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/b_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: operator ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m is absorbed into DSP ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP tmp7_reg_3221_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B_V_2_1_load_2_reg_3161_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_2_1_phi_reg_1038_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register tmp7_reg_3221_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register r_V_15_2_1_reg_3191_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: operator ultra_mac_muladd_fYi_U55/ultra_mac_muladd_fYi_DSP48_1_U/p is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: operator r_V_15_2_1_fu_1970_p2 is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: Generating DSP tmp9_reg_2659_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_144_reg_2624_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: register tmp_V_140_reg_2619_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: register tmp9_reg_2659_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: operator ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2659_reg.
DSP Report: Generating DSP tmp8_reg_2654_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_138_reg_2614_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: register tmp_V_138_reg_2614_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: register tmp8_reg_2654_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: operator ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2654_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U50/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register multiple_V_8_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register C is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/b_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register A is absorbed into DSP ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: register ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: operator ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m is absorbed into DSP ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP tmp7_reg_2984_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B_V_3_1_load_2_reg_2924_reg is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_915_reg is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: register tmp7_reg_2984_reg is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: register r_V_12_2_1_reg_2954_reg is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: operator ultra_mac_muladd_fYi_U66/ultra_mac_muladd_fYi_DSP48_1_U/p is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: operator r_V_12_2_1_fu_1788_p2 is absorbed into DSP tmp7_reg_2984_reg.
DSP Report: Generating DSP tmp9_reg_2480_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_167_reg_2445_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: register tmp_V_163_reg_2440_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: register tmp9_reg_2480_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: operator ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2480_reg.
DSP Report: Generating DSP tmp8_reg_2475_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_161_reg_2435_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: register tmp_V_161_reg_2435_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: register tmp8_reg_2475_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: operator ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2475_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U61/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register multiple_V_7_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register C is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff0_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: register ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff2_reg is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
DSP Report: operator ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/tmp_product is absorbed into DSP ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg.
INFO: [Synth 8-5583] The signal A_V_5_0_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_1_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_2_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_3_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_4_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_5_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_6_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_7_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_0_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_1_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_2_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_3_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_4_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_5_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_6_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_7_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_8_U/FC_144_128_s_A_V_zec_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ib_2_reg_9795_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/ib_mid_reg_9773_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ib_mid_reg_9773_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/ib_2_reg_9795_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_0/Conv_S_U0/\tmp_100_35_t_mid2_reg_9817_pp2_iter4_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/r_V_reg_12201_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_99_reg_12206_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_82_reg_12211_pp2_iter12_reg_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_99_reg_12206_pp2_iter12_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[20]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[21]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[22]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[23]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_76_reg_12221_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_100_reg_12241_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/r_V_8_reg_12236_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[20]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[21]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[22]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[23]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[24]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[25]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[26]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[27]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[28]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[29]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[30]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[31]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[32]' (FDE) to 'inst/i_31_0/Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_0/Conv_S_U0/\ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/Conv_S_U0/\ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34] )
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[0]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[1]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[2]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[3]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[4]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[5]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[6]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[7]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[8]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[9]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[10]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[11]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[12]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[13]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[14]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[15]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[16]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[17]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[18]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[19]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[20]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[21]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[22]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[23]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[24]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[25]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[26]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[27]' (FDE) to 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_0/Conv_S_U0/mul_reg_12252_reg[66]' (FDE) to 'inst/i_31_0/Conv_S_U0/tmp_102_reg_12257_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_0/Conv_S_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[7]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[6]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[5]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[4]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[3]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[2]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/a_reg0_reg[1]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (j_reg_6774_reg[8]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[16]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[15]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[14]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[13]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[12]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[11]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[10]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[9]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[8]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[7]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[6]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[5]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[4]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[3]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[2]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/b_reg0_reg[1]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg[47]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg[46]) is unused and will be removed from module Conv_S.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff1_reg[45]) is unused and will be removed from module Conv_S.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/ia_1_reg_5105_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_96_reg_5100_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/ia_1_reg_5105_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_96_reg_5100_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_114_reg_5198_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_114_reg_5198_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_145_reg_5207_reg[1]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_145_reg_5207_reg[0]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_145_reg_5207_reg[2]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_145_reg_5207_reg[3]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_31_1/Conv_3_U0/tmp_145_reg_5207_reg[4]' (FDE) to 'inst/i_31_1/Conv_3_U0/tmp_146_reg_5212_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/\tmp_145_reg_5207_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/Conv_3_U0/\tmp_246_0_35_t_mid2_reg_5161_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ia_cast_mid2_reg_1782_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/Conv_3_U0/\ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/\ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/Conv_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_1/\Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_2/Conv_2_U0/\ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_2_U0/\ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_2/FC_144_128_U0/\ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/a_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/FC_144_128_U0/\ultra_mul_25ns_23Rg6_U83/ultra_mul_25ns_23Rg6_MulnS_3_U/a_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_2/FC_128_8_U0/\A[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/FC_128_8_U0/\A[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/FC_128_8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/FC_144_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/Conv_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_2/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_3/Conv_1_U0/\ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_1_U0/\ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_31_3/Conv_U0/\ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_U0/\ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_31_3/Conv_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:09 ; elapsed = 00:07:27 . Memory (MB): peak = 1257.457 ; gain = 873.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|Module Name               | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|inst/i_31_0/Conv_S_U0     | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst/i_31_1/Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 8               | RAM32X1S x 8    | 
|inst/i_31_2/FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VUhA_ram_U/ram_reg | User Attribute | 8 x 8                | RAM16X1S x 8    | 
|inst/i_31_2/FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biasyd2_ram_U/ram_reg | User Attribute | 128 x 8              | RAM128X1S x 8   | 
|inst/i_31_2/Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst/i_31_3/Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 8               | RAM64X1S x 8    | 
|inst/i_31_3/Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 8               | RAM32X1S x 8    | 
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultra_mac_muladd_fYi_DSP48_1 | (A2*B2)'               | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (PCIN+(A2*B2)')'       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (C' or 0)+A2*B''       | 25     | 8      | 7      | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|Conv_S                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_S                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN+(A2*B2)')'       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (C' or 0)+A2*B''       | 25     | 8      | 7      | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|Conv_3                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (C'+((A:0x15)'*B'')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra                        | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ultra                        | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ultra                        | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (C+(A2*B2)')'          | 23     | 18     | 23     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B'')'              | 17     | 8      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | ((A:0x666667)'*B'')'   | 25     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (C+(A2*B2)')'          | 23     | 18     | 23     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B'')'              | 17     | 8      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_mul_25ns_23Rg6_MulnS_3 | (A''*(B:0xcccd)')'     | 23     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A''*B)'    | 23     | 9      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_fYi_DSP48_1 | (A2*B2)'               | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN+(A2*B2)')'       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (C' or 0)+A2*B''       | 25     | 8      | 7      | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|Conv_2                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_fYi_DSP48_1 | (A2*B2)'               | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN+(A2*B2)')'       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (C' or 0)+A2*B''       | 25     | 8      | 7      | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|Conv_1                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_fYi_DSP48_1 | (A2*B2)'               | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN+(A2*B2)')'       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (C' or 0)+A2*B''       | 25     | 8      | 7      | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 1    | 
|Conv                         | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B'')'   | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A2*B'')')'      | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN>>17)+(A''*B'')'  | 19     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_3/B_V_4_3_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_S_U0/i_31_4/B_V_4_4_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:5667]
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/i_31_0/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_0_U/Conv_3_B_V_0_ram_U/i_/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_0_U/Conv_3_B_V_0_ram_U/i_/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_1171_U/Conv_3_B_V_0_ram_U/i_/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_1171_U/Conv_3_B_V_0_ram_U/i_/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_2172_U/Conv_3_B_V_0_ram_U/i_/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_2172_U/Conv_3_B_V_0_ram_U/i_/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_3173_U/Conv_3_B_V_0_ram_U/i_/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_3173_U/Conv_3_B_V_0_ram_U/i_/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_4174_U/Conv_3_B_V_0_ram_U/i_/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/B_V_4174_U/Conv_3_B_V_0_ram_U/i_/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_0/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_1/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_2/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_3/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_4/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_5/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_5/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_6/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_6/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_7/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_7/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_8/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_8/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_9/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_9/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_10/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_10/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_11/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_11/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_12/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_12/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_13/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_13/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_14/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_14/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_15/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_15/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_16/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_16/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_17/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_17/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_18/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_18/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_19/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_19/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_20/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_3_U0/i_31_20/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:1703]
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/i_31_0/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/i_31_1/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/connect_5_V_V_U/i_31_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/connect_6_V_V_U/i_31_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/connect_7_V_V_U/i_31_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/connect_8_V_V_U/i_31_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_1/B_V_1_1_U/Conv_2_B_V_1_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_2/B_V_1_2_U/Conv_2_B_V_1_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_3/A_V_1_2_U/Conv_2_A_V_1_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_4/A_V_1_3_U/Conv_2_A_V_1_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_5/A_V_1_4_U/Conv_2_A_V_1_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_6/A_V_1_1_U/Conv_2_A_V_1_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_2/Conv_2_U0/i_31_7/A_V_1_0_U/Conv_2_A_V_1_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:976]
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/i_/B_V_2_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_0/A_V_2_2_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_1/A_V_2_3_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_2/A_V_2_4_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_3/A_V_2_5_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_4/A_V_2_6_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_5/A_V_2_7_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_6/A_V_2_8_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_7/A_V_2_1_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_1_U0/i_31_8/A_V_2_0_U/Conv_1_A_V_2_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1091]
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_3/A_V_3_2_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_4/A_V_3_3_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_5/A_V_3_4_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_6/A_V_3_5_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_7/A_V_3_6_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_8/A_V_3_1_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/Conv_U0/i_31_9/A_V_3_0_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1033]
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/i_31_0/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_3/i_31_1/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB0    |           1|     20686|
|2     |ultra__GB1    |           1|     20323|
|3     |ultra__GB2    |           1|     14236|
|4     |ultra__GB3    |           1|     15970|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:54 ; elapsed = 00:08:23 . Memory (MB): peak = 1257.457 ; gain = 873.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:28 ; elapsed = 00:08:59 . Memory (MB): peak = 1258.121 ; gain = 874.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_zec_ram: | ram_reg    | 16 x 8(READ_FIRST)     | W |   | 16 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_IfE_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d2048_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|Module Name               | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|inst/i_31_0/Conv_S_U0     | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 8              | RAM256X1S x 8   | 
|inst/i_31_0/Conv_S_U0     | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst/i_31_1/Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 8               | RAM32X1S x 8    | 
|inst/i_31_2/FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VUhA_ram_U/ram_reg | User Attribute | 8 x 8                | RAM16X1S x 8    | 
|inst/i_31_2/FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biasyd2_ram_U/ram_reg | User Attribute | 128 x 8              | RAM128X1S x 8   | 
|inst/i_31_2/Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 8               | RAM16X1S x 8    | 
|inst/i_31_3/Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 8               | RAM64X1S x 8    | 
|inst/i_31_3/Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 8               | RAM32X1S x 8    | 
+--------------------------+------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GB0    |           1|     20686|
|2     |ultra__GB1    |           1|     20323|
|3     |ultra__GB2    |           1|     14236|
|4     |ultra__GB3    |           1|     15970|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_S.v:5667]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_3.v:1703]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_2.v:976]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv_1.v:1091]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/4be3/hdl/verilog/Conv.v:1033]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:29 ; elapsed = 00:10:03 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net connect_8_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \Pool_16_63_3_0_U0/A_V_7_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:39 ; elapsed = 00:10:14 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:40 ; elapsed = 00:10:15 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:55 ; elapsed = 00:10:32 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:56 ; elapsed = 00:10:32 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:58 ; elapsed = 00:10:35 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:59 ; elapsed = 00:10:36 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ultra       | Conv_S_U0/tmp_97_reg_9826_pp2_iter9_reg_reg[0]                                                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9856_pp2_iter9_reg_reg[0]                                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9856_pp2_iter19_reg_reg[0]                                                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9856_pp2_iter25_reg_reg[0]                                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[32]                                                   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ultra       | Conv_S_U0/ultra_mul_8s_26s_dEe_U13/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[0]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_100_reg_12241_pp2_iter26_reg_reg[0]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ultra_mul_35ns_33eOg_U14/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_S_U0/tmp_71_mid2_reg_9837_pp2_iter8_reg_reg[3]                                                                               | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_3_U0/ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[32]                                                   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ultra       | Conv_3_U0/ultra_mul_8s_26s_dEe_U38/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[0]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_3_U0/ultra_mul_35ns_33eOg_U39/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_3_U0/k_mid2_reg_5055_pp1_iter4_reg_reg[4]                                                                                    | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_3_U0/kb_t_mid2_reg_6732_pp3_iter4_reg_reg[2]                                                                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nwdI_U29/ultra_urem_4ns_3nwdI_div_U/ultra_urem_4ns_3nwdI_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/exitcond_reg_1797_pp2_iter6_reg_reg[0]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/tmp_16_reg_1801_pp2_iter6_reg_reg[2]                                                                            | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1555_pp2_iter4_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1555_pp2_iter10_reg_reg[0]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1555_pp2_iter14_reg_reg[0]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/exitcond5_reg_1446_pp2_iter4_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/tmp_72_reg_1706_pp2_iter14_reg_reg[0]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/exitcond_flatten8_reg_1437_pp2_iter4_reg_reg[0]                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1620_pp2_iter4_reg_reg[0]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1620_pp2_iter10_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1620_pp2_iter14_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/exitcond3_reg_1501_pp2_iter4_reg_reg[0]                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/tmp_53_reg_1781_pp2_iter14_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/exitcond_flatten8_reg_1492_pp2_iter4_reg_reg[0]                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2632_pp2_iter4_reg_reg[0]                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2632_pp2_iter9_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2632_pp2_iter12_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[32]                                                   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ultra       | Conv_2_U0/ultra_mul_8s_26s_dEe_U71/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[0]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/tmp_197_reg_2857_pp2_iter13_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ultra_mul_35ns_33eOg_U72/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_2_U0/tmp_192_reg_2479_pp2_iter3_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/kb_t_mid2_reg_2934_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_2_U0/tmp_149_mid2_reg_2507_pp2_iter4_reg_reg[3]                                                                              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_3062_pp2_iter4_reg_reg[0]                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_3062_pp2_iter9_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_3062_pp2_iter12_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[32]                                                   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ultra       | Conv_1_U0/ultra_mul_8s_26s_dEe_U51/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[0]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/tmp_234_reg_3302_pp2_iter13_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ultra_mul_35ns_33eOg_U52/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_1_U0/tmp_229_reg_2834_pp2_iter3_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/kb_t_mid2_reg_3378_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_1_U0/tmp_125_mid2_reg_2862_pp2_iter4_reg_reg[5]                                                                              | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2840_pp2_iter4_reg_reg[0]                                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2840_pp2_iter9_reg_reg[0]                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2840_pp2_iter12_reg_reg[0]                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[32]                                                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ultra       | Conv_U0/ultra_mul_8s_26s_dEe_U62/ultra_mul_8s_26s_dEe_MulnS_1_U/buff4_reg[0]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/tmp_269_reg_3065_pp2_iter13_reg_reg[0]                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ultra_mul_35ns_33eOg_U63/ultra_mul_35ns_33eOg_MulnS_2_U/buff3_reg[16]                                                     | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_U0/tmp_264_reg_2653_pp2_iter3_reg_reg[0]                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/kb_t_mid2_reg_3141_pp3_iter4_reg_reg[1]                                                                                   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_U0/tmp_100_mid2_reg_2681_pp2_iter4_reg_reg[4]                                                                                | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_S_U0/ap_enable_reg_pp2_iter28_reg                                                                                            | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ap_enable_reg_pp2_iter9_reg                                                                                     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_CS_fsm_reg[14]                                                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_CS_fsm_reg[14]                                                                                                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_CS_fsm_reg[14]                                                                                                         | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_enable_reg_pp2_iter17_reg                                                                                          | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_enable_reg_pp2_iter17_reg                                                                                        | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_enable_reg_pp2_iter13_reg                                                                                              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1746|
|2     |DSP48E1_1  |     5|
|3     |DSP48E1_11 |    16|
|4     |DSP48E1_12 |    12|
|5     |DSP48E1_13 |     1|
|6     |DSP48E1_14 |     2|
|7     |DSP48E1_15 |    10|
|8     |DSP48E1_16 |     6|
|9     |DSP48E1_17 |     1|
|10    |DSP48E1_2  |    36|
|11    |DSP48E1_3  |     5|
|12    |DSP48E1_5  |     5|
|13    |DSP48E1_7  |     2|
|14    |DSP48E1_8  |     2|
|15    |LUT1       |   951|
|16    |LUT2       |  3245|
|17    |LUT3       |  2281|
|18    |LUT4       |  3175|
|19    |LUT5       |  2322|
|20    |LUT6       |  7788|
|21    |MUXF7      |   109|
|22    |MUXF8      |    28|
|23    |RAM128X1S  |     8|
|24    |RAM16X1S   |    24|
|25    |RAM256X1S  |  2032|
|26    |RAM32X1S   |    16|
|27    |RAM64X1S   |     8|
|28    |RAMB18E1   |     2|
|29    |RAMB18E1_1 |    21|
|30    |RAMB18E1_4 |    28|
|31    |RAMB18E1_5 |     9|
|32    |RAMB18E1_6 |     1|
|33    |RAMB18E1_7 |     2|
|34    |RAMB18E1_8 |    21|
|35    |RAMB36E1   |     9|
|36    |RAMB36E1_1 |     5|
|37    |RAMB36E1_3 |     4|
|38    |RAMB36E1_4 |    16|
|39    |RAMB36E1_5 |     2|
|40    |RAMB36E1_6 |     2|
|41    |RAMB36E1_7 |     4|
|42    |SRL16E     |   336|
|43    |FDRE       | 16842|
|44    |FDSE       |    60|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 41200|
|2     |  inst                                 |ultra                            | 41200|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                   |   766|
|4     |      ultra_mul_32s_32sbkb_U112        |ultra_mul_32s_32sbkb_698         |    37|
|5     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_701 |    37|
|6     |      ultra_mul_32s_32sbkb_U113        |ultra_mul_32s_32sbkb_699         |    37|
|7     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_700 |    37|
|8     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                    |   566|
|9     |      ultra_mul_32s_32sbkb_U1          |ultra_mul_32s_32sbkb_694         |    37|
|10    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_697 |    37|
|11    |      ultra_mul_32s_32sbkb_U2          |ultra_mul_32s_32sbkb_695         |    37|
|12    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_696 |    37|
|13    |    Conv_1_U0                          |Conv_1                           |  4168|
|14    |      A_V_2_0_U                        |Conv_1_A_V_2_2                   |    39|
|15    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_693           |    39|
|16    |      A_V_2_1_U                        |Conv_1_A_V_2_2_670               |    42|
|17    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_692           |    42|
|18    |      A_V_2_2_U                        |Conv_1_A_V_2_2_671               |    27|
|19    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_691           |    27|
|20    |      A_V_2_3_U                        |Conv_1_A_V_2_2_672               |    53|
|21    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_690           |    53|
|22    |      A_V_2_4_U                        |Conv_1_A_V_2_2_673               |    40|
|23    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_689           |    40|
|24    |      A_V_2_5_U                        |Conv_1_A_V_2_2_674               |    34|
|25    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_688           |    34|
|26    |      A_V_2_6_U                        |Conv_1_A_V_2_2_675               |    32|
|27    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_687           |    32|
|28    |      A_V_2_7_U                        |Conv_1_A_V_2_2_676               |    26|
|29    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_686           |    26|
|30    |      A_V_2_8_U                        |Conv_1_A_V_2_2_677               |    20|
|31    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram               |    20|
|32    |      bias_V_8_U                       |Conv_1_bias_V_8                  |    34|
|33    |        Conv_1_bias_V_8_ram_U          |Conv_1_bias_V_8_ram              |    34|
|34    |      ultra_mac_muladd_fYi_U55         |ultra_mac_muladd_fYi_678         |     4|
|35    |        ultra_mac_muladd_fYi_DSP48_1_U |ultra_mac_muladd_fYi_DSP48_1_685 |     4|
|36    |      ultra_mul_32s_32sbkb_U50         |ultra_mul_32s_32sbkb_679         |    37|
|37    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_684 |    37|
|38    |      ultra_mul_35ns_33eOg_U52         |ultra_mul_35ns_33eOg_680         |    55|
|39    |        ultra_mul_35ns_33eOg_MulnS_2_U |ultra_mul_35ns_33eOg_MulnS_2_683 |    55|
|40    |      ultra_mul_8s_26s_dEe_U51         |ultra_mul_8s_26s_dEe_681         |    75|
|41    |        ultra_mul_8s_26s_dEe_MulnS_1_U |ultra_mul_8s_26s_dEe_MulnS_1_682 |    75|
|42    |    Conv_2_U0                          |Conv_2                           |  3757|
|43    |      A_V_1_0_U                        |Conv_2_A_V_1_2                   |    30|
|44    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_669           |    30|
|45    |      A_V_1_1_U                        |Conv_2_A_V_1_2_648               |    26|
|46    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_668           |    26|
|47    |      A_V_1_2_U                        |Conv_2_A_V_1_2_649               |    44|
|48    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_667           |    44|
|49    |      A_V_1_3_U                        |Conv_2_A_V_1_2_650               |    31|
|50    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_666           |    31|
|51    |      A_V_1_4_U                        |Conv_2_A_V_1_2_651               |    18|
|52    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram               |    18|
|53    |      B_V_1_0_U                        |Conv_2_B_V_1_0                   |   203|
|54    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_665           |   203|
|55    |      B_V_1_1_U                        |Conv_2_B_V_1_0_652               |   150|
|56    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_664           |   150|
|57    |      B_V_1_2_U                        |Conv_2_B_V_1_0_653               |   177|
|58    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram               |   177|
|59    |      bias_V_9_U                       |Conv_S_bias_V_6_654              |    32|
|60    |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram_663          |    32|
|61    |      ultra_mac_muladd_fYi_U75         |ultra_mac_muladd_fYi_655         |     1|
|62    |        ultra_mac_muladd_fYi_DSP48_1_U |ultra_mac_muladd_fYi_DSP48_1_662 |     1|
|63    |      ultra_mul_32s_32sbkb_U70         |ultra_mul_32s_32sbkb_656         |    37|
|64    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_661 |    37|
|65    |      ultra_mul_35ns_33eOg_U72         |ultra_mul_35ns_33eOg_657         |    55|
|66    |        ultra_mul_35ns_33eOg_MulnS_2_U |ultra_mul_35ns_33eOg_MulnS_2_660 |    55|
|67    |      ultra_mul_8s_26s_dEe_U71         |ultra_mul_8s_26s_dEe_658         |    75|
|68    |        ultra_mul_8s_26s_dEe_MulnS_1_U |ultra_mul_8s_26s_dEe_MulnS_1_659 |    75|
|69    |    Conv_3_U0                          |Conv_3                           |  8727|
|70    |      A_V_0_U                          |Conv_3_A_V_4167                  |    21|
|71    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_647          |    21|
|72    |      A_V_10_U                         |Conv_3_A_V_4167_598              |    27|
|73    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_646          |    27|
|74    |      A_V_1164_U                       |Conv_3_A_V_4167_599              |    10|
|75    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_645          |    10|
|76    |      A_V_11_U                         |Conv_3_A_V_4167_600              |    10|
|77    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_644          |    10|
|78    |      A_V_12_U                         |Conv_3_A_V_4167_601              |    27|
|79    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_643          |    27|
|80    |      A_V_13_U                         |Conv_3_A_V_4167_602              |    10|
|81    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_642          |    10|
|82    |      A_V_14_U                         |Conv_3_A_V_4167_603              |    31|
|83    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_641          |    31|
|84    |      A_V_15_U                         |Conv_3_A_V_4167_604              |    10|
|85    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_640          |    10|
|86    |      A_V_16_U                         |Conv_3_A_V_4167_605              |    31|
|87    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_639          |    31|
|88    |      A_V_17_U                         |Conv_3_A_V_4167_606              |    54|
|89    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_638          |    54|
|90    |      A_V_18_U                         |Conv_3_A_V_4167_607              |    26|
|91    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_637          |    26|
|92    |      A_V_19_U                         |Conv_3_A_V_4167_608              |     2|
|93    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_636          |     2|
|94    |      A_V_20_U                         |Conv_3_A_V_4167_609              |     2|
|95    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_635          |     2|
|96    |      A_V_2165_U                       |Conv_3_A_V_4167_610              |    26|
|97    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_634          |    26|
|98    |      A_V_3166_U                       |Conv_3_A_V_4167_611              |    10|
|99    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_633          |    10|
|100   |      A_V_4167_U                       |Conv_3_A_V_4167_612              |    29|
|101   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_632          |    29|
|102   |      A_V_5168_U                       |Conv_3_A_V_4167_613              |    10|
|103   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_631          |    10|
|104   |      A_V_6169_U                       |Conv_3_A_V_4167_614              |    30|
|105   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_630          |    30|
|106   |      A_V_7170_U                       |Conv_3_A_V_4167_615              |    10|
|107   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_629          |    10|
|108   |      A_V_8_U                          |Conv_3_A_V_4167_616              |    32|
|109   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_628          |    32|
|110   |      A_V_9_U                          |Conv_3_A_V_4167_617              |    10|
|111   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram              |    10|
|112   |      bias_V_U                         |Conv_3_bias_V_618                |    31|
|113   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram_627            |    31|
|114   |      ultra_mac_muladd_fYi_U43         |ultra_mac_muladd_fYi_619         |     3|
|115   |        ultra_mac_muladd_fYi_DSP48_1_U |ultra_mac_muladd_fYi_DSP48_1_626 |     3|
|116   |      ultra_mul_32s_32sbkb_U37         |ultra_mul_32s_32sbkb_620         |    37|
|117   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_625 |    37|
|118   |      ultra_mul_35ns_33eOg_U39         |ultra_mul_35ns_33eOg_621         |    55|
|119   |        ultra_mul_35ns_33eOg_MulnS_2_U |ultra_mul_35ns_33eOg_MulnS_2_624 |    55|
|120   |      ultra_mul_8s_26s_dEe_U38         |ultra_mul_8s_26s_dEe_622         |    77|
|121   |        ultra_mul_8s_26s_dEe_MulnS_1_U |ultra_mul_8s_26s_dEe_MulnS_1_623 |    77|
|122   |    Conv_S_U0                          |Conv_S                           | 13551|
|123   |      A_V_4_0_U                        |Conv_S_A_V_4_4                   |    25|
|124   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_597           |    25|
|125   |      A_V_4_100_U                      |Conv_S_A_V_4_4_76                |    35|
|126   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_596           |    35|
|127   |      A_V_4_101_U                      |Conv_S_A_V_4_4_77                |    25|
|128   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_595           |    25|
|129   |      A_V_4_102_U                      |Conv_S_A_V_4_4_78                |    25|
|130   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_594           |    25|
|131   |      A_V_4_103_U                      |Conv_S_A_V_4_4_79                |    26|
|132   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_593           |    26|
|133   |      A_V_4_104_U                      |Conv_S_A_V_4_4_80                |    35|
|134   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_592           |    35|
|135   |      A_V_4_105_U                      |Conv_S_A_V_4_4_81                |    26|
|136   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_591           |    26|
|137   |      A_V_4_106_U                      |Conv_S_A_V_4_4_82                |    25|
|138   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_590           |    25|
|139   |      A_V_4_107_U                      |Conv_S_A_V_4_4_83                |    25|
|140   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_589           |    25|
|141   |      A_V_4_108_U                      |Conv_S_A_V_4_4_84                |    37|
|142   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_588           |    37|
|143   |      A_V_4_109_U                      |Conv_S_A_V_4_4_85                |    25|
|144   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_587           |    25|
|145   |      A_V_4_10_U                       |Conv_S_A_V_4_4_86                |    25|
|146   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_586           |    25|
|147   |      A_V_4_110_U                      |Conv_S_A_V_4_4_87                |    25|
|148   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_585           |    25|
|149   |      A_V_4_111_U                      |Conv_S_A_V_4_4_88                |    26|
|150   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_584           |    26|
|151   |      A_V_4_112_U                      |Conv_S_A_V_4_4_89                |    35|
|152   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_583           |    35|
|153   |      A_V_4_113_U                      |Conv_S_A_V_4_4_90                |    26|
|154   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_582           |    26|
|155   |      A_V_4_114_U                      |Conv_S_A_V_4_4_91                |    25|
|156   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_581           |    25|
|157   |      A_V_4_115_U                      |Conv_S_A_V_4_4_92                |    25|
|158   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_580           |    25|
|159   |      A_V_4_116_U                      |Conv_S_A_V_4_4_93                |    35|
|160   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_579           |    35|
|161   |      A_V_4_117_U                      |Conv_S_A_V_4_4_94                |    25|
|162   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_578           |    25|
|163   |      A_V_4_118_U                      |Conv_S_A_V_4_4_95                |    25|
|164   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_577           |    25|
|165   |      A_V_4_119_U                      |Conv_S_A_V_4_4_96                |    26|
|166   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_576           |    26|
|167   |      A_V_4_11_U                       |Conv_S_A_V_4_4_97                |    25|
|168   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_575           |    25|
|169   |      A_V_4_120_U                      |Conv_S_A_V_4_4_98                |    38|
|170   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_574           |    38|
|171   |      A_V_4_121_U                      |Conv_S_A_V_4_4_99                |    26|
|172   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_573           |    26|
|173   |      A_V_4_122_U                      |Conv_S_A_V_4_4_100               |    25|
|174   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_572           |    25|
|175   |      A_V_4_123_U                      |Conv_S_A_V_4_4_101               |    25|
|176   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_571           |    25|
|177   |      A_V_4_124_U                      |Conv_S_A_V_4_4_102               |    35|
|178   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_570           |    35|
|179   |      A_V_4_125_U                      |Conv_S_A_V_4_4_103               |    25|
|180   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_569           |    25|
|181   |      A_V_4_126_U                      |Conv_S_A_V_4_4_104               |    25|
|182   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_568           |    25|
|183   |      A_V_4_127_U                      |Conv_S_A_V_4_4_105               |    27|
|184   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_567           |    27|
|185   |      A_V_4_128_U                      |Conv_S_A_V_4_4_106               |    35|
|186   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_566           |    35|
|187   |      A_V_4_129_U                      |Conv_S_A_V_4_4_107               |    26|
|188   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_565           |    26|
|189   |      A_V_4_12_U                       |Conv_S_A_V_4_4_108               |    35|
|190   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_564           |    35|
|191   |      A_V_4_130_U                      |Conv_S_A_V_4_4_109               |    25|
|192   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_563           |    25|
|193   |      A_V_4_131_U                      |Conv_S_A_V_4_4_110               |    25|
|194   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_562           |    25|
|195   |      A_V_4_132_U                      |Conv_S_A_V_4_4_111               |    35|
|196   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_561           |    35|
|197   |      A_V_4_133_U                      |Conv_S_A_V_4_4_112               |    25|
|198   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_560           |    25|
|199   |      A_V_4_134_U                      |Conv_S_A_V_4_4_113               |    25|
|200   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_559           |    25|
|201   |      A_V_4_135_U                      |Conv_S_A_V_4_4_114               |    27|
|202   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_558           |    27|
|203   |      A_V_4_136_U                      |Conv_S_A_V_4_4_115               |    35|
|204   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_557           |    35|
|205   |      A_V_4_137_U                      |Conv_S_A_V_4_4_116               |    26|
|206   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_556           |    26|
|207   |      A_V_4_138_U                      |Conv_S_A_V_4_4_117               |    25|
|208   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_555           |    25|
|209   |      A_V_4_139_U                      |Conv_S_A_V_4_4_118               |    25|
|210   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_554           |    25|
|211   |      A_V_4_13_U                       |Conv_S_A_V_4_4_119               |    25|
|212   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_553           |    25|
|213   |      A_V_4_140_U                      |Conv_S_A_V_4_4_120               |    35|
|214   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_552           |    35|
|215   |      A_V_4_141_U                      |Conv_S_A_V_4_4_121               |    25|
|216   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_551           |    25|
|217   |      A_V_4_142_U                      |Conv_S_A_V_4_4_122               |    25|
|218   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_550           |    25|
|219   |      A_V_4_143_U                      |Conv_S_A_V_4_4_123               |    26|
|220   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_549           |    26|
|221   |      A_V_4_144_U                      |Conv_S_A_V_4_4_124               |    37|
|222   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_548           |    37|
|223   |      A_V_4_145_U                      |Conv_S_A_V_4_4_125               |    26|
|224   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_547           |    26|
|225   |      A_V_4_146_U                      |Conv_S_A_V_4_4_126               |    25|
|226   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_546           |    25|
|227   |      A_V_4_147_U                      |Conv_S_A_V_4_4_127               |    25|
|228   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_545           |    25|
|229   |      A_V_4_148_U                      |Conv_S_A_V_4_4_128               |    35|
|230   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_544           |    35|
|231   |      A_V_4_149_U                      |Conv_S_A_V_4_4_129               |    25|
|232   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_543           |    25|
|233   |      A_V_4_14_U                       |Conv_S_A_V_4_4_130               |    25|
|234   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_542           |    25|
|235   |      A_V_4_150_U                      |Conv_S_A_V_4_4_131               |    25|
|236   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_541           |    25|
|237   |      A_V_4_151_U                      |Conv_S_A_V_4_4_132               |    26|
|238   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_540           |    26|
|239   |      A_V_4_152_U                      |Conv_S_A_V_4_4_133               |    35|
|240   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_539           |    35|
|241   |      A_V_4_153_U                      |Conv_S_A_V_4_4_134               |    26|
|242   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_538           |    26|
|243   |      A_V_4_154_U                      |Conv_S_A_V_4_4_135               |    25|
|244   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_537           |    25|
|245   |      A_V_4_155_U                      |Conv_S_A_V_4_4_136               |    25|
|246   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_536           |    25|
|247   |      A_V_4_156_U                      |Conv_S_A_V_4_4_137               |    35|
|248   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_535           |    35|
|249   |      A_V_4_157_U                      |Conv_S_A_V_4_4_138               |    25|
|250   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_534           |    25|
|251   |      A_V_4_158_U                      |Conv_S_A_V_4_4_139               |    25|
|252   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_533           |    25|
|253   |      A_V_4_159_U                      |Conv_S_A_V_4_4_140               |    26|
|254   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_532           |    26|
|255   |      A_V_4_15_U                       |Conv_S_A_V_4_4_141               |    26|
|256   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_531           |    26|
|257   |      A_V_4_160_U                      |Conv_S_A_V_4_4_142               |    36|
|258   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_530           |    36|
|259   |      A_V_4_161_U                      |Conv_S_A_V_4_4_143               |    26|
|260   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_529           |    26|
|261   |      A_V_4_162_U                      |Conv_S_A_V_4_4_144               |    25|
|262   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_528           |    25|
|263   |      A_V_4_163_U                      |Conv_S_A_V_4_4_145               |    25|
|264   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_527           |    25|
|265   |      A_V_4_164_U                      |Conv_S_A_V_4_4_146               |    36|
|266   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_526           |    36|
|267   |      A_V_4_165_U                      |Conv_S_A_V_4_4_147               |    25|
|268   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_525           |    25|
|269   |      A_V_4_166_U                      |Conv_S_A_V_4_4_148               |    25|
|270   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_524           |    25|
|271   |      A_V_4_167_U                      |Conv_S_A_V_4_4_149               |    26|
|272   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_523           |    26|
|273   |      A_V_4_168_U                      |Conv_S_A_V_4_4_150               |    36|
|274   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_522           |    36|
|275   |      A_V_4_169_U                      |Conv_S_A_V_4_4_151               |    26|
|276   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_521           |    26|
|277   |      A_V_4_16_U                       |Conv_S_A_V_4_4_152               |    38|
|278   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_520           |    38|
|279   |      A_V_4_170_U                      |Conv_S_A_V_4_4_153               |    25|
|280   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_519           |    25|
|281   |      A_V_4_171_U                      |Conv_S_A_V_4_4_154               |    25|
|282   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_518           |    25|
|283   |      A_V_4_172_U                      |Conv_S_A_V_4_4_155               |    37|
|284   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_517           |    37|
|285   |      A_V_4_173_U                      |Conv_S_A_V_4_4_156               |    25|
|286   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_516           |    25|
|287   |      A_V_4_174_U                      |Conv_S_A_V_4_4_157               |    25|
|288   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_515           |    25|
|289   |      A_V_4_175_U                      |Conv_S_A_V_4_4_158               |    26|
|290   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_514           |    26|
|291   |      A_V_4_176_U                      |Conv_S_A_V_4_4_159               |    36|
|292   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_513           |    36|
|293   |      A_V_4_177_U                      |Conv_S_A_V_4_4_160               |    26|
|294   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_512           |    26|
|295   |      A_V_4_178_U                      |Conv_S_A_V_4_4_161               |    25|
|296   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_511           |    25|
|297   |      A_V_4_179_U                      |Conv_S_A_V_4_4_162               |    25|
|298   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_510           |    25|
|299   |      A_V_4_17_U                       |Conv_S_A_V_4_4_163               |    26|
|300   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_509           |    26|
|301   |      A_V_4_180_U                      |Conv_S_A_V_4_4_164               |    36|
|302   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_508           |    36|
|303   |      A_V_4_181_U                      |Conv_S_A_V_4_4_165               |    25|
|304   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_507           |    25|
|305   |      A_V_4_182_U                      |Conv_S_A_V_4_4_166               |    25|
|306   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_506           |    25|
|307   |      A_V_4_183_U                      |Conv_S_A_V_4_4_167               |    26|
|308   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_505           |    26|
|309   |      A_V_4_184_U                      |Conv_S_A_V_4_4_168               |    37|
|310   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_504           |    37|
|311   |      A_V_4_185_U                      |Conv_S_A_V_4_4_169               |    26|
|312   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_503           |    26|
|313   |      A_V_4_186_U                      |Conv_S_A_V_4_4_170               |    25|
|314   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_502           |    25|
|315   |      A_V_4_187_U                      |Conv_S_A_V_4_4_171               |    25|
|316   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_501           |    25|
|317   |      A_V_4_188_U                      |Conv_S_A_V_4_4_172               |    35|
|318   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_500           |    35|
|319   |      A_V_4_189_U                      |Conv_S_A_V_4_4_173               |    25|
|320   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_499           |    25|
|321   |      A_V_4_18_U                       |Conv_S_A_V_4_4_174               |    25|
|322   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_498           |    25|
|323   |      A_V_4_190_U                      |Conv_S_A_V_4_4_175               |    25|
|324   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_497           |    25|
|325   |      A_V_4_191_U                      |Conv_S_A_V_4_4_176               |    27|
|326   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_496           |    27|
|327   |      A_V_4_192_U                      |Conv_S_A_V_4_4_177               |    35|
|328   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_495           |    35|
|329   |      A_V_4_193_U                      |Conv_S_A_V_4_4_178               |    26|
|330   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_494           |    26|
|331   |      A_V_4_194_U                      |Conv_S_A_V_4_4_179               |    25|
|332   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_493           |    25|
|333   |      A_V_4_195_U                      |Conv_S_A_V_4_4_180               |    25|
|334   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_492           |    25|
|335   |      A_V_4_196_U                      |Conv_S_A_V_4_4_181               |    35|
|336   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_491           |    35|
|337   |      A_V_4_197_U                      |Conv_S_A_V_4_4_182               |    25|
|338   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_490           |    25|
|339   |      A_V_4_198_U                      |Conv_S_A_V_4_4_183               |    25|
|340   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_489           |    25|
|341   |      A_V_4_199_U                      |Conv_S_A_V_4_4_184               |    27|
|342   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_488           |    27|
|343   |      A_V_4_19_U                       |Conv_S_A_V_4_4_185               |    25|
|344   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_487           |    25|
|345   |      A_V_4_1_U                        |Conv_S_A_V_4_4_186               |    26|
|346   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_486           |    26|
|347   |      A_V_4_200_U                      |Conv_S_A_V_4_4_187               |    35|
|348   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_485           |    35|
|349   |      A_V_4_201_U                      |Conv_S_A_V_4_4_188               |    26|
|350   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_484           |    26|
|351   |      A_V_4_202_U                      |Conv_S_A_V_4_4_189               |    25|
|352   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_483           |    25|
|353   |      A_V_4_203_U                      |Conv_S_A_V_4_4_190               |    25|
|354   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_482           |    25|
|355   |      A_V_4_204_U                      |Conv_S_A_V_4_4_191               |    35|
|356   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_481           |    35|
|357   |      A_V_4_205_U                      |Conv_S_A_V_4_4_192               |    25|
|358   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_480           |    25|
|359   |      A_V_4_206_U                      |Conv_S_A_V_4_4_193               |    25|
|360   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_479           |    25|
|361   |      A_V_4_207_U                      |Conv_S_A_V_4_4_194               |    26|
|362   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_478           |    26|
|363   |      A_V_4_208_U                      |Conv_S_A_V_4_4_195               |    35|
|364   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_477           |    35|
|365   |      A_V_4_209_U                      |Conv_S_A_V_4_4_196               |    26|
|366   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_476           |    26|
|367   |      A_V_4_20_U                       |Conv_S_A_V_4_4_197               |    35|
|368   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_475           |    35|
|369   |      A_V_4_210_U                      |Conv_S_A_V_4_4_198               |    25|
|370   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_474           |    25|
|371   |      A_V_4_211_U                      |Conv_S_A_V_4_4_199               |    25|
|372   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_473           |    25|
|373   |      A_V_4_212_U                      |Conv_S_A_V_4_4_200               |    35|
|374   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_472           |    35|
|375   |      A_V_4_213_U                      |Conv_S_A_V_4_4_201               |    25|
|376   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_471           |    25|
|377   |      A_V_4_214_U                      |Conv_S_A_V_4_4_202               |    25|
|378   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_470           |    25|
|379   |      A_V_4_215_U                      |Conv_S_A_V_4_4_203               |    26|
|380   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_469           |    26|
|381   |      A_V_4_216_U                      |Conv_S_A_V_4_4_204               |    36|
|382   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_468           |    36|
|383   |      A_V_4_217_U                      |Conv_S_A_V_4_4_205               |    26|
|384   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_467           |    26|
|385   |      A_V_4_218_U                      |Conv_S_A_V_4_4_206               |    25|
|386   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_466           |    25|
|387   |      A_V_4_219_U                      |Conv_S_A_V_4_4_207               |    25|
|388   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_465           |    25|
|389   |      A_V_4_21_U                       |Conv_S_A_V_4_4_208               |    25|
|390   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_464           |    25|
|391   |      A_V_4_220_U                      |Conv_S_A_V_4_4_209               |    36|
|392   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_463           |    36|
|393   |      A_V_4_221_U                      |Conv_S_A_V_4_4_210               |    25|
|394   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_462           |    25|
|395   |      A_V_4_222_U                      |Conv_S_A_V_4_4_211               |    25|
|396   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_461           |    25|
|397   |      A_V_4_223_U                      |Conv_S_A_V_4_4_212               |    26|
|398   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_460           |    26|
|399   |      A_V_4_224_U                      |Conv_S_A_V_4_4_213               |    36|
|400   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_459           |    36|
|401   |      A_V_4_225_U                      |Conv_S_A_V_4_4_214               |    26|
|402   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_458           |    26|
|403   |      A_V_4_226_U                      |Conv_S_A_V_4_4_215               |    25|
|404   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_457           |    25|
|405   |      A_V_4_227_U                      |Conv_S_A_V_4_4_216               |    25|
|406   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_456           |    25|
|407   |      A_V_4_228_U                      |Conv_S_A_V_4_4_217               |    36|
|408   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_455           |    36|
|409   |      A_V_4_229_U                      |Conv_S_A_V_4_4_218               |    25|
|410   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_454           |    25|
|411   |      A_V_4_22_U                       |Conv_S_A_V_4_4_219               |    25|
|412   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_453           |    25|
|413   |      A_V_4_230_U                      |Conv_S_A_V_4_4_220               |    25|
|414   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_452           |    25|
|415   |      A_V_4_231_U                      |Conv_S_A_V_4_4_221               |    26|
|416   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_451           |    26|
|417   |      A_V_4_232_U                      |Conv_S_A_V_4_4_222               |    35|
|418   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_450           |    35|
|419   |      A_V_4_233_U                      |Conv_S_A_V_4_4_223               |    26|
|420   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_449           |    26|
|421   |      A_V_4_234_U                      |Conv_S_A_V_4_4_224               |    25|
|422   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_448           |    25|
|423   |      A_V_4_235_U                      |Conv_S_A_V_4_4_225               |    25|
|424   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_447           |    25|
|425   |      A_V_4_236_U                      |Conv_S_A_V_4_4_226               |    37|
|426   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_446           |    37|
|427   |      A_V_4_237_U                      |Conv_S_A_V_4_4_227               |    25|
|428   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_445           |    25|
|429   |      A_V_4_238_U                      |Conv_S_A_V_4_4_228               |    25|
|430   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_444           |    25|
|431   |      A_V_4_239_U                      |Conv_S_A_V_4_4_229               |    26|
|432   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_443           |    26|
|433   |      A_V_4_23_U                       |Conv_S_A_V_4_4_230               |    26|
|434   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_442           |    26|
|435   |      A_V_4_240_U                      |Conv_S_A_V_4_4_231               |    36|
|436   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_441           |    36|
|437   |      A_V_4_241_U                      |Conv_S_A_V_4_4_232               |    26|
|438   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_440           |    26|
|439   |      A_V_4_242_U                      |Conv_S_A_V_4_4_233               |    25|
|440   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_439           |    25|
|441   |      A_V_4_243_U                      |Conv_S_A_V_4_4_234               |    25|
|442   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_438           |    25|
|443   |      A_V_4_244_U                      |Conv_S_A_V_4_4_235               |    35|
|444   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_437           |    35|
|445   |      A_V_4_245_U                      |Conv_S_A_V_4_4_236               |    25|
|446   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_436           |    25|
|447   |      A_V_4_246_U                      |Conv_S_A_V_4_4_237               |    25|
|448   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_435           |    25|
|449   |      A_V_4_247_U                      |Conv_S_A_V_4_4_238               |    26|
|450   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_434           |    26|
|451   |      A_V_4_248_U                      |Conv_S_A_V_4_4_239               |    48|
|452   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_433           |    48|
|453   |      A_V_4_249_U                      |Conv_S_A_V_4_4_240               |    26|
|454   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_432           |    26|
|455   |      A_V_4_24_U                       |Conv_S_A_V_4_4_241               |    35|
|456   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_431           |    35|
|457   |      A_V_4_250_U                      |Conv_S_A_V_4_4_242               |    25|
|458   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_430           |    25|
|459   |      A_V_4_251_U                      |Conv_S_A_V_4_4_243               |    25|
|460   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_429           |    25|
|461   |      A_V_4_252_U                      |Conv_S_A_V_4_4_244               |    26|
|462   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_428           |    26|
|463   |      A_V_4_255_U                      |Conv_S_A_V_4_4_245               |    27|
|464   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_427           |    27|
|465   |      A_V_4_25_U                       |Conv_S_A_V_4_4_246               |    26|
|466   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_426           |    26|
|467   |      A_V_4_26_U                       |Conv_S_A_V_4_4_247               |    25|
|468   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_425           |    25|
|469   |      A_V_4_27_U                       |Conv_S_A_V_4_4_248               |    25|
|470   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_424           |    25|
|471   |      A_V_4_28_U                       |Conv_S_A_V_4_4_249               |    35|
|472   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_423           |    35|
|473   |      A_V_4_29_U                       |Conv_S_A_V_4_4_250               |    25|
|474   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_422           |    25|
|475   |      A_V_4_2_U                        |Conv_S_A_V_4_4_251               |    25|
|476   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_421           |    25|
|477   |      A_V_4_30_U                       |Conv_S_A_V_4_4_252               |    25|
|478   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_420           |    25|
|479   |      A_V_4_31_U                       |Conv_S_A_V_4_4_253               |    26|
|480   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_419           |    26|
|481   |      A_V_4_32_U                       |Conv_S_A_V_4_4_254               |    35|
|482   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_418           |    35|
|483   |      A_V_4_33_U                       |Conv_S_A_V_4_4_255               |    26|
|484   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_417           |    26|
|485   |      A_V_4_34_U                       |Conv_S_A_V_4_4_256               |    25|
|486   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_416           |    25|
|487   |      A_V_4_35_U                       |Conv_S_A_V_4_4_257               |    25|
|488   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_415           |    25|
|489   |      A_V_4_36_U                       |Conv_S_A_V_4_4_258               |    35|
|490   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_414           |    35|
|491   |      A_V_4_37_U                       |Conv_S_A_V_4_4_259               |    25|
|492   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_413           |    25|
|493   |      A_V_4_38_U                       |Conv_S_A_V_4_4_260               |    25|
|494   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_412           |    25|
|495   |      A_V_4_39_U                       |Conv_S_A_V_4_4_261               |    26|
|496   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_411           |    26|
|497   |      A_V_4_3_U                        |Conv_S_A_V_4_4_262               |    34|
|498   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_410           |    34|
|499   |      A_V_4_40_U                       |Conv_S_A_V_4_4_263               |    36|
|500   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_409           |    36|
|501   |      A_V_4_41_U                       |Conv_S_A_V_4_4_264               |    26|
|502   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_408           |    26|
|503   |      A_V_4_42_U                       |Conv_S_A_V_4_4_265               |    25|
|504   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_407           |    25|
|505   |      A_V_4_43_U                       |Conv_S_A_V_4_4_266               |    25|
|506   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_406           |    25|
|507   |      A_V_4_44_U                       |Conv_S_A_V_4_4_267               |    39|
|508   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_405           |    39|
|509   |      A_V_4_45_U                       |Conv_S_A_V_4_4_268               |    25|
|510   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_404           |    25|
|511   |      A_V_4_46_U                       |Conv_S_A_V_4_4_269               |    25|
|512   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_403           |    25|
|513   |      A_V_4_47_U                       |Conv_S_A_V_4_4_270               |    26|
|514   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_402           |    26|
|515   |      A_V_4_48_U                       |Conv_S_A_V_4_4_271               |    35|
|516   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_401           |    35|
|517   |      A_V_4_49_U                       |Conv_S_A_V_4_4_272               |    26|
|518   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_400           |    26|
|519   |      A_V_4_4_U                        |Conv_S_A_V_4_4_273               |    35|
|520   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_399           |    35|
|521   |      A_V_4_50_U                       |Conv_S_A_V_4_4_274               |    25|
|522   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_398           |    25|
|523   |      A_V_4_51_U                       |Conv_S_A_V_4_4_275               |    25|
|524   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_397           |    25|
|525   |      A_V_4_52_U                       |Conv_S_A_V_4_4_276               |    37|
|526   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_396           |    37|
|527   |      A_V_4_53_U                       |Conv_S_A_V_4_4_277               |    25|
|528   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_395           |    25|
|529   |      A_V_4_54_U                       |Conv_S_A_V_4_4_278               |    25|
|530   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_394           |    25|
|531   |      A_V_4_55_U                       |Conv_S_A_V_4_4_279               |    26|
|532   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_393           |    26|
|533   |      A_V_4_56_U                       |Conv_S_A_V_4_4_280               |    37|
|534   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_392           |    37|
|535   |      A_V_4_57_U                       |Conv_S_A_V_4_4_281               |    26|
|536   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_391           |    26|
|537   |      A_V_4_58_U                       |Conv_S_A_V_4_4_282               |    25|
|538   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_390           |    25|
|539   |      A_V_4_59_U                       |Conv_S_A_V_4_4_283               |    25|
|540   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_389           |    25|
|541   |      A_V_4_5_U                        |Conv_S_A_V_4_4_284               |    25|
|542   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_388           |    25|
|543   |      A_V_4_60_U                       |Conv_S_A_V_4_4_285               |    35|
|544   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_387           |    35|
|545   |      A_V_4_61_U                       |Conv_S_A_V_4_4_286               |    25|
|546   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_386           |    25|
|547   |      A_V_4_62_U                       |Conv_S_A_V_4_4_287               |    25|
|548   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_385           |    25|
|549   |      A_V_4_63_U                       |Conv_S_A_V_4_4_288               |    27|
|550   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_384           |    27|
|551   |      A_V_4_64_U                       |Conv_S_A_V_4_4_289               |    35|
|552   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_383           |    35|
|553   |      A_V_4_65_U                       |Conv_S_A_V_4_4_290               |    26|
|554   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_382           |    26|
|555   |      A_V_4_66_U                       |Conv_S_A_V_4_4_291               |    25|
|556   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_381           |    25|
|557   |      A_V_4_67_U                       |Conv_S_A_V_4_4_292               |    25|
|558   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_380           |    25|
|559   |      A_V_4_68_U                       |Conv_S_A_V_4_4_293               |    35|
|560   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_379           |    35|
|561   |      A_V_4_69_U                       |Conv_S_A_V_4_4_294               |    25|
|562   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_378           |    25|
|563   |      A_V_4_6_U                        |Conv_S_A_V_4_4_295               |    25|
|564   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_377           |    25|
|565   |      A_V_4_70_U                       |Conv_S_A_V_4_4_296               |    25|
|566   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_376           |    25|
|567   |      A_V_4_71_U                       |Conv_S_A_V_4_4_297               |    27|
|568   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_375           |    27|
|569   |      A_V_4_72_U                       |Conv_S_A_V_4_4_298               |    35|
|570   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_374           |    35|
|571   |      A_V_4_73_U                       |Conv_S_A_V_4_4_299               |    26|
|572   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_373           |    26|
|573   |      A_V_4_74_U                       |Conv_S_A_V_4_4_300               |    25|
|574   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_372           |    25|
|575   |      A_V_4_75_U                       |Conv_S_A_V_4_4_301               |    25|
|576   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_371           |    25|
|577   |      A_V_4_76_U                       |Conv_S_A_V_4_4_302               |    35|
|578   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_370           |    35|
|579   |      A_V_4_77_U                       |Conv_S_A_V_4_4_303               |    25|
|580   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_369           |    25|
|581   |      A_V_4_78_U                       |Conv_S_A_V_4_4_304               |    25|
|582   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_368           |    25|
|583   |      A_V_4_79_U                       |Conv_S_A_V_4_4_305               |    26|
|584   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_367           |    26|
|585   |      A_V_4_7_U                        |Conv_S_A_V_4_4_306               |    27|
|586   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_366           |    27|
|587   |      A_V_4_80_U                       |Conv_S_A_V_4_4_307               |    35|
|588   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_365           |    35|
|589   |      A_V_4_81_U                       |Conv_S_A_V_4_4_308               |    26|
|590   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_364           |    26|
|591   |      A_V_4_82_U                       |Conv_S_A_V_4_4_309               |    25|
|592   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_363           |    25|
|593   |      A_V_4_83_U                       |Conv_S_A_V_4_4_310               |    25|
|594   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_362           |    25|
|595   |      A_V_4_84_U                       |Conv_S_A_V_4_4_311               |    36|
|596   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_361           |    36|
|597   |      A_V_4_85_U                       |Conv_S_A_V_4_4_312               |    25|
|598   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_360           |    25|
|599   |      A_V_4_86_U                       |Conv_S_A_V_4_4_313               |    25|
|600   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_359           |    25|
|601   |      A_V_4_87_U                       |Conv_S_A_V_4_4_314               |    26|
|602   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_358           |    26|
|603   |      A_V_4_88_U                       |Conv_S_A_V_4_4_315               |    35|
|604   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_357           |    35|
|605   |      A_V_4_89_U                       |Conv_S_A_V_4_4_316               |    26|
|606   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_356           |    26|
|607   |      A_V_4_8_U                        |Conv_S_A_V_4_4_317               |    36|
|608   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_355           |    36|
|609   |      A_V_4_90_U                       |Conv_S_A_V_4_4_318               |    25|
|610   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_354           |    25|
|611   |      A_V_4_91_U                       |Conv_S_A_V_4_4_319               |    25|
|612   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_353           |    25|
|613   |      A_V_4_92_U                       |Conv_S_A_V_4_4_320               |    36|
|614   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_352           |    36|
|615   |      A_V_4_93_U                       |Conv_S_A_V_4_4_321               |    25|
|616   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_351           |    25|
|617   |      A_V_4_94_U                       |Conv_S_A_V_4_4_322               |    25|
|618   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_350           |    25|
|619   |      A_V_4_95_U                       |Conv_S_A_V_4_4_323               |    26|
|620   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_349           |    26|
|621   |      A_V_4_96_U                       |Conv_S_A_V_4_4_324               |    35|
|622   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_348           |    35|
|623   |      A_V_4_97_U                       |Conv_S_A_V_4_4_325               |    26|
|624   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_347           |    26|
|625   |      A_V_4_98_U                       |Conv_S_A_V_4_4_326               |    25|
|626   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_346           |    25|
|627   |      A_V_4_99_U                       |Conv_S_A_V_4_4_327               |    25|
|628   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_345           |    25|
|629   |      A_V_4_9_U                        |Conv_S_A_V_4_4_328               |    26|
|630   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram               |    26|
|631   |      B_V_4_0_U                        |Conv_S_B_V_4_0                   |    32|
|632   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_344           |    32|
|633   |      B_V_4_1_U                        |Conv_S_B_V_4_0_329               |    33|
|634   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_343           |    33|
|635   |      B_V_4_2_U                        |Conv_S_B_V_4_0_330               |    34|
|636   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_342           |    34|
|637   |      B_V_4_3_U                        |Conv_S_B_V_4_0_331               |     3|
|638   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_341           |     3|
|639   |      B_V_4_4_U                        |Conv_S_B_V_4_0_332               |     3|
|640   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram               |     3|
|641   |      bias_V_6_U                       |Conv_S_bias_V_6                  |    30|
|642   |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram              |    30|
|643   |      ultra_mac_muladd_fYi_U17         |ultra_mac_muladd_fYi_333         |   240|
|644   |        ultra_mac_muladd_fYi_DSP48_1_U |ultra_mac_muladd_fYi_DSP48_1_340 |   240|
|645   |      ultra_mul_32s_32sbkb_U12         |ultra_mul_32s_32sbkb_334         |    37|
|646   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_339 |    37|
|647   |      ultra_mul_35ns_33eOg_U14         |ultra_mul_35ns_33eOg_335         |    55|
|648   |        ultra_mul_35ns_33eOg_MulnS_2_U |ultra_mul_35ns_33eOg_MulnS_2_338 |    55|
|649   |      ultra_mul_8s_26s_dEe_U13         |ultra_mul_8s_26s_dEe_336         |    75|
|650   |        ultra_mul_8s_26s_dEe_MulnS_1_U |ultra_mul_8s_26s_dEe_MulnS_1_337 |    75|
|651   |    Conv_U0                            |Conv                             |  4070|
|652   |      A_V_3_0_U                        |Conv_A_V_3_2                     |    24|
|653   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_75              |    24|
|654   |      A_V_3_1_U                        |Conv_A_V_3_2_58                  |    51|
|655   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_74              |    51|
|656   |      A_V_3_2_U                        |Conv_A_V_3_2_59                  |    34|
|657   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_73              |    34|
|658   |      A_V_3_3_U                        |Conv_A_V_3_2_60                  |    35|
|659   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_72              |    35|
|660   |      A_V_3_4_U                        |Conv_A_V_3_2_61                  |    43|
|661   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_71              |    43|
|662   |      A_V_3_5_U                        |Conv_A_V_3_2_62                  |    26|
|663   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_70              |    26|
|664   |      A_V_3_6_U                        |Conv_A_V_3_2_63                  |    28|
|665   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram                 |    28|
|666   |      B_V_3_0_U                        |Conv_1_B_V_2_0                   |   208|
|667   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_69            |   208|
|668   |      B_V_3_1_U                        |Conv_1_B_V_2_0_64                |   151|
|669   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_68            |   151|
|670   |      B_V_3_2_U                        |Conv_1_B_V_2_0_65                |   181|
|671   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram               |   181|
|672   |      bias_V_7_U                       |Conv_3_bias_V                    |    31|
|673   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram                |    31|
|674   |      ultra_mac_muladd_fYi_U66         |ultra_mac_muladd_fYi             |     1|
|675   |        ultra_mac_muladd_fYi_DSP48_1_U |ultra_mac_muladd_fYi_DSP48_1     |     1|
|676   |      ultra_mul_32s_32sbkb_U61         |ultra_mul_32s_32sbkb_66          |    37|
|677   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_67  |    37|
|678   |      ultra_mul_35ns_33eOg_U63         |ultra_mul_35ns_33eOg             |    55|
|679   |        ultra_mul_35ns_33eOg_MulnS_2_U |ultra_mul_35ns_33eOg_MulnS_2     |    55|
|680   |      ultra_mul_8s_26s_dEe_U62         |ultra_mul_8s_26s_dEe             |    75|
|681   |        ultra_mul_8s_26s_dEe_MulnS_1_U |ultra_mul_8s_26s_dEe_MulnS_1     |    75|
|682   |    FC_128_8_U0                        |FC_128_8_s                       |  1563|
|683   |      bias_V_11_U                      |FC_128_8_s_bias_VUhA             |    30|
|684   |        FC_128_8_s_bias_VUhA_ram_U     |FC_128_8_s_bias_VUhA_ram         |    30|
|685   |      ultra_mul_24ns_22VhK_U100        |ultra_mul_24ns_22VhK             |   188|
|686   |        ultra_mul_24ns_22VhK_MulnS_4_U |ultra_mul_24ns_22VhK_MulnS_4     |   188|
|687   |      ultra_mul_32s_32sbkb_U97         |ultra_mul_32s_32sbkb_56          |    37|
|688   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_57  |    37|
|689   |      ultra_mul_mul_8s_WhU_U104        |ultra_mul_mul_8s_WhU             |     6|
|690   |        ultra_mul_mul_8s_WhU_DSP48_5_U |ultra_mul_mul_8s_WhU_DSP48_5     |     6|
|691   |    FC_144_128_U0                      |FC_144_128_s                     |  1490|
|692   |      A_V_6_0_U                        |FC_144_128_s_A_V_zec             |     2|
|693   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_55      |     2|
|694   |      A_V_6_1_U                        |FC_144_128_s_A_V_zec_38          |     2|
|695   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_54      |     2|
|696   |      A_V_6_2_U                        |FC_144_128_s_A_V_zec_39          |     2|
|697   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_53      |     2|
|698   |      A_V_6_3_U                        |FC_144_128_s_A_V_zec_40          |    10|
|699   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_52      |    10|
|700   |      A_V_6_4_U                        |FC_144_128_s_A_V_zec_41          |     3|
|701   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_51      |     3|
|702   |      A_V_6_5_U                        |FC_144_128_s_A_V_zec_42          |     2|
|703   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_50      |     2|
|704   |      A_V_6_6_U                        |FC_144_128_s_A_V_zec_43          |     2|
|705   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_49      |     2|
|706   |      A_V_6_7_U                        |FC_144_128_s_A_V_zec_44          |    10|
|707   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram_48      |    10|
|708   |      A_V_6_8_U                        |FC_144_128_s_A_V_zec_45          |    12|
|709   |        FC_144_128_s_A_V_zec_ram_U     |FC_144_128_s_A_V_zec_ram         |    12|
|710   |      bias_V_10_U                      |FC_144_128_s_biasyd2             |    34|
|711   |        FC_144_128_s_biasyd2_ram_U     |FC_144_128_s_biasyd2_ram         |    34|
|712   |      ultra_mul_25ns_23Rg6_U83         |ultra_mul_25ns_23Rg6             |    21|
|713   |        ultra_mul_25ns_23Rg6_MulnS_3_U |ultra_mul_25ns_23Rg6_MulnS_3     |    21|
|714   |      ultra_mul_32s_32sbkb_U80         |ultra_mul_32s_32sbkb_46          |    37|
|715   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_47  |    37|
|716   |      ultra_mul_mul_8s_Thq_U87         |ultra_mul_mul_8s_Thq             |     6|
|717   |        ultra_mul_mul_8s_Thq_DSP48_4_U |ultra_mul_mul_8s_Thq_DSP48_4     |     6|
|718   |    Pool_16_63_3_0_U0                  |Pool_16_63_3_0_s                 |  1085|
|719   |      A_V_7_0_U                        |Pool_16_63_3_0_s_g8j             |     3|
|720   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_37      |     3|
|721   |      A_V_7_10_U                       |Pool_16_63_3_0_s_g8j_8           |     2|
|722   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_36      |     2|
|723   |      A_V_7_11_U                       |Pool_16_63_3_0_s_g8j_9           |    19|
|724   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_35      |    19|
|725   |      A_V_7_12_U                       |Pool_16_63_3_0_s_g8j_10          |     2|
|726   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_34      |     2|
|727   |      A_V_7_13_U                       |Pool_16_63_3_0_s_g8j_11          |     2|
|728   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_33      |     2|
|729   |      A_V_7_14_U                       |Pool_16_63_3_0_s_g8j_12          |     3|
|730   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_32      |     3|
|731   |      A_V_7_15_U                       |Pool_16_63_3_0_s_g8j_13          |    24|
|732   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_31      |    24|
|733   |      A_V_7_1_U                        |Pool_16_63_3_0_s_g8j_14          |     3|
|734   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_30      |     3|
|735   |      A_V_7_2_U                        |Pool_16_63_3_0_s_g8j_15          |     2|
|736   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_29      |     2|
|737   |      A_V_7_3_U                        |Pool_16_63_3_0_s_g8j_16          |    34|
|738   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_28      |    34|
|739   |      A_V_7_4_U                        |Pool_16_63_3_0_s_g8j_17          |     3|
|740   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_27      |     3|
|741   |      A_V_7_5_U                        |Pool_16_63_3_0_s_g8j_18          |     2|
|742   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_26      |     2|
|743   |      A_V_7_6_U                        |Pool_16_63_3_0_s_g8j_19          |     3|
|744   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_25      |     3|
|745   |      A_V_7_7_U                        |Pool_16_63_3_0_s_g8j_20          |    10|
|746   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_24      |    10|
|747   |      A_V_7_8_U                        |Pool_16_63_3_0_s_g8j_21          |     3|
|748   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram_23      |     3|
|749   |      A_V_7_9_U                        |Pool_16_63_3_0_s_g8j_22          |     3|
|750   |        Pool_16_63_3_0_s_g8j_ram_U     |Pool_16_63_3_0_s_g8j_ram         |     3|
|751   |      ultra_mul_32s_32sbkb_U28         |ultra_mul_32s_32sbkb             |    37|
|752   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0     |    37|
|753   |      ultra_urem_4ns_3nwdI_U29         |ultra_urem_4ns_3nwdI             |    34|
|754   |        ultra_urem_4ns_3nwdI_div_U     |ultra_urem_4ns_3nwdI_div         |    34|
|755   |          ultra_urem_4ns_3nwdI_div_u_0 |ultra_urem_4ns_3nwdI_div_u       |    30|
|756   |    connect_0_V_V_U                    |fifo_w16_d2048_A                 |   144|
|757   |    connect_1_V_V_U                    |fifo_w16_d2048_A_0               |   143|
|758   |    connect_2_V_V_U                    |fifo_w16_d2048_A_1               |   142|
|759   |    connect_3_V_V_U                    |fifo_w16_d2048_A_2               |   144|
|760   |    connect_4_V_V_U                    |fifo_w16_d2048_A_3               |   144|
|761   |    connect_5_V_V_U                    |fifo_w16_d2048_A_4               |   149|
|762   |    connect_6_V_V_U                    |fifo_w16_d2048_A_5               |   145|
|763   |    connect_7_V_V_U                    |fifo_w16_d2048_A_6               |   145|
|764   |    connect_8_V_V_U                    |fifo_w16_d2048_A_7               |   161|
|765   |    start_for_AXI_DMA0iy_U             |start_for_AXI_DMA0iy             |    10|
|766   |    start_for_Conv_1_U0_U              |start_for_Conv_1_U0              |    12|
|767   |    start_for_Conv_2_U0_U              |start_for_Conv_2_U0              |    12|
|768   |    start_for_Conv_3_U0_U              |start_for_Conv_3_U0              |    10|
|769   |    start_for_Conv_S_U0_U              |start_for_Conv_S_U0              |     8|
|770   |    start_for_Conv_U0_U                |start_for_Conv_U0                |    10|
|771   |    start_for_FC_128_Zio_U             |start_for_FC_128_Zio             |    10|
|772   |    start_for_FC_144_Yie_U             |start_for_FC_144_Yie             |    10|
|773   |    start_for_Pool_16Xh4_U             |start_for_Pool_16Xh4             |    11|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:59 ; elapsed = 00:10:36 . Memory (MB): peak = 1380.691 ; gain = 996.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2797 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:28 ; elapsed = 00:09:27 . Memory (MB): peak = 1380.691 ; gain = 504.320
Synthesis Optimization Complete : Time (s): cpu = 00:08:59 ; elapsed = 00:10:36 . Memory (MB): peak = 1380.691 ; gain = 996.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2088 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 24 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2032 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
866 Infos, 512 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:34 ; elapsed = 00:11:16 . Memory (MB): peak = 1380.691 ; gain = 1008.180
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1380.691 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.691 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1380.691 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/MyPYNQ/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/ultra_ultra_0_0.xci
INFO: [Coretcl 2-1174] Renamed 772 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1380.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ultra_ultra_0_0_utilization_synth.rpt -pb ultra_ultra_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1380.691 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1380.691 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 21 22:56:30 2019...
