Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 14 15:03:16 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mod_cpu_ps_wrapper_control_sets_placed.rpt
| Design       : mod_cpu_ps_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   362 |
| Unused register locations in slices containing registers |   578 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           27 |
|      4 |           12 |
|      6 |            9 |
|      8 |           63 |
|     10 |            4 |
|     12 |           12 |
|     14 |           13 |
|    16+ |          222 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6750 |          758 |
| No           | No                    | Yes                    |             284 |           44 |
| No           | Yes                   | No                     |            2376 |          357 |
| Yes          | No                    | No                     |            9554 |         1085 |
| Yes          | No                    | Yes                    |             420 |           42 |
| Yes          | Yes                   | No                     |            8686 |         1194 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                                                                     |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                        |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                     |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                        |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                        |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                        |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                              | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                        |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                              | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                            | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2          |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                            | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                            | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                            | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              2 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                   |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                1 |              4 |
|  NCSSK_top_inst/get_phase_inst/din_valid                          |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                2 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                       |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                       |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                     |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                       | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                         |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                        |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                             | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                    |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                   | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                       |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                            |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                      | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                         |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                   | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                3 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                   |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                        |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                     |                4 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                     |                4 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                        | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                           |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                        | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                              |                2 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                            |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                          | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[9]_i_1_n_0                                                                                                                              |                2 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                        |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                              | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              8 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                       |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                       |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                       |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             10 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |             10 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/cnt[4]_i_1__1_n_0                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             10 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                         |                1 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                     |                1 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                2 |             12 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | mod_cpu_ps_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                     |                1 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                     |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                3 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                             |                2 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                 |                3 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                3 |             12 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/phase_all_count                                                                                                                                                                                | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                          | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                            |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                              |                3 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                             | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                            |                2 |             14 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                 |                4 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                1 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                1 |             16 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                  | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                  |                2 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                             |                5 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                             |                5 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                      |                3 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                  | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                  |                3 |             18 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                                                                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/read_signal_inst/cnt_addr[9]_i_1_n_0                                                                                                                                                                                     | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                                                                     |                3 |             20 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/cnt                                                                                                                                                                                                       | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                          | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/CE                                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                        |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                2 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/read_signal_inst/cnt_0                                                                                                                                                                                                   | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                        | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                             |                6 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                 |                2 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                  | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                        |                5 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                     |                4 |             22 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                     | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                               | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                              |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                             |                                                                                                                                                                                                                                         |                4 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                         |                2 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                2 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                     |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                   | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                  |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                               | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                              |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                         |                2 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                     | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                3 |             24 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |                3 |             24 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             26 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                5 |             26 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/smaller_phase[13]_i_1_n_0                                                                                                                                                                      | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                2 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/bigger_phase[13]_i_1_n_0                                                                                                                                                                       | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                2 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/add[12]_i_1_n_0                                                                                                                                                                                           | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |                4 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/arctan_result[13]_i_1_n_0                                                                                                                                                                                 | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |                5 |             28 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |             28 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2          | NCSSK_top_inst/get_phase_difference_inst/phase_all_ready                                                                                                                                                                                | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                2 |             28 |
|  NCSSK_top_inst/get_phase_difference_inst/din_valid_reg2          | NCSSK_top_inst/get_phase_difference_inst/phase_in_count[1]_i_1_n_0                                                                                                                                                                      | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                2 |             28 |
|  NCSSK_top_inst/get_phase_difference_inst/phase_difference_a_b_00 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             28 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             30 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |                7 |             30 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                6 |             30 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             30 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                              |                8 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                  |                8 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                    |                7 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                             |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                   |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                                                                   | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                               |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             32 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                          |                8 |             34 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_rom_fft_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                         |                5 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                           |                6 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_sys_rst_n/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                5 |             36 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                7 |             38 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                6 |             40 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        |                                                                                                                                                                                                                                         |                7 |             40 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                                                                             | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                         |                6 |             42 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                                                                           | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                       |                7 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                     |                9 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             50 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                             |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/add_module_enable                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             56 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/get_phase_difference_inst/pulse_i_2_n_0                                                                                                                                                                                  |                7 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             62 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                        |                6 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                  | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                6 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                   | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                5 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                        | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                6 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             64 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                              |               10 |             64 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                             |               11 |             64 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             66 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             68 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                         |                9 |             68 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             70 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             70 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             72 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             72 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             72 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               13 |             76 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/s_axis_cartesian_tdata[47]_i_1__0_n_0                                                                                                                                                                     | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |                8 |             80 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_max_img                                                                                                                                                                                              | NCSSK_top_inst/fft_signal_inst/fft_max_img_reg[0]_0                                                                                                                                                                                     |                7 |             80 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             82 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             82 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             82 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             82 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |               11 |             84 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               14 |             88 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |               14 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               14 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                         |                7 |             94 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                       |                                                                                                                                                                                                                                         |               10 |             96 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/s_axis_cartesian_tdata[47]_i_1_n_0                                                                                                                                                                        | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |               15 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                         |               10 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                         |               11 |             96 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                         |               13 |             96 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             98 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               11 |            114 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               10 |            114 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         | mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               14 |            120 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               12 |            130 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |            134 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                 |               13 |            138 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                         |               21 |            162 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            206 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_inst/ila_get_phase_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            206 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/get_phase_difference_inst/ila_phase_diff_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            206 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/get_phase_inst/SR[0]                                                                                                                                                                                                     |               43 |            362 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         | NCSSK_top_inst/get_angle_inst/ila_get_angle_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                             |               40 |            362 |
|  mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              102 |            706 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              |                                                                                                                                                                                                                                         |              160 |           1168 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                               |              240 |           1900 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/clock_dist_inst/inst/locked                                                                                                                                                                                              | NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                       |              567 |           4094 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      | NCSSK_top_inst/fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                            |                                                                                                                                                                                                                                         |              614 |           6048 |
|  NCSSK_top_inst/clock_dist_inst/inst/sys_clk                      |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              683 |           6588 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


