Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 17 09:14:57 2024
| Host         : LAPTOP-ESNLEJG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                 7969        0.057        0.000                      0                 7969        4.020        0.000                       0                  3319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.031        0.000                      0                 7969        0.057        0.000                      0                 7969        4.020        0.000                       0                  3319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.419ns (4.613%)  route 8.664ns (95.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  screen/sDesigner/vAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.419     5.934 r  screen/sDesigner/vAddr_reg[3]/Q
                         net (fo=80, routed)          8.664    14.598    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y13         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.640    15.123    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.403    
                         clock uncertainty           -0.035    15.367    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.738    14.629    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 0.419ns (4.674%)  route 8.546ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  screen/sDesigner/vAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.419     5.934 r  screen/sDesigner/vAddr_reg[3]/Q
                         net (fo=80, routed)          8.546    14.480    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.574    15.057    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.337    
                         clock uncertainty           -0.035    15.301    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.738    14.563    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 screen/sDesigner/vAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 0.419ns (4.648%)  route 8.595ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  screen/sDesigner/vAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.419     5.934 r  screen/sDesigner/vAddr_reg[3]/Q
                         net (fo=80, routed)          8.595    14.529    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[3]
    RAMB36_X5Y11         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.653    15.136    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.416    
                         clock uncertainty           -0.035    15.380    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.738    14.642    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 screen/outMaster/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 0.456ns (4.948%)  route 8.761ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 15.063 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.648     5.410    screen/outMaster/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  screen/outMaster/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  screen/outMaster/address_reg[4]/Q
                         net (fo=80, routed)          8.761    14.627    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y18         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.580    15.063    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    15.343    
                         clock uncertainty           -0.035    15.307    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.741    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 screen/collision/currRow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 5.220ns (53.333%)  route 4.567ns (46.666%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.735     5.497    screen/collision/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  screen/collision/currRow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.419     5.916 f  screen/collision/currRow_reg[1]/Q
                         net (fo=6, routed)           0.641     6.557    screen/collision/currRow_reg_n_0_[1]
    SLICE_X25Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.856 r  screen/collision/death_i_563/O
                         net (fo=1, routed)           0.000     6.856    screen/collision/death_i_563_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.388 r  screen/collision/death_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000     7.388    screen/collision/death_reg_i_527_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.722 r  screen/collision/death_reg_i_484/O[1]
                         net (fo=3, routed)           0.591     8.313    collision/collisionY4[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.616 r  death_i_488/O
                         net (fo=1, routed)           0.000     8.616    screen/collision/death_reg_i_359[0]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.148 r  screen/collision/death_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000     9.148    screen/collision/death_reg_i_368_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.482 f  screen/collision/death_reg_i_363/O[1]
                         net (fo=2, routed)           0.621    10.103    collision/collisionY3[17]
    SLICE_X26Y21         LUT1 (Prop_lut1_I0_O)        0.303    10.406 r  death_i_367/O
                         net (fo=1, routed)           0.000    10.406    death_i_367_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.919 r  death_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    10.919    death_reg_i_238_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.036 r  death_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    11.036    death_reg_i_143_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 f  death_reg_i_142/O[1]
                         net (fo=4, routed)           0.889    12.248    screen/collision/collisionY2[16]
    SLICE_X20Y22         LUT2 (Prop_lut2_I0_O)        0.306    12.554 r  screen/collision/death_i_53/O
                         net (fo=1, routed)           0.000    12.554    screen/outMaster/death_i_3_5[1]
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.087 f  screen/outMaster/death_reg_i_10/CO[3]
                         net (fo=1, routed)           1.109    14.196    screen/outMaster/collision/collisionY12_in
    SLICE_X20Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.320 f  screen/outMaster/death_i_3/O
                         net (fo=2, routed)           0.305    14.625    screen/collision/death_reg_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.749 r  screen/collision/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.412    15.161    screen/collision/FSM_sequential_state[0]_i_2_n_0
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.285 r  screen/collision/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.285    screen/collision/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X21Y16         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.569    15.052    screen/collision/clk_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X21Y16         FDRE (Setup_fdre_C_D)        0.032    15.443    screen/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 0.518ns (5.826%)  route 8.374ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X14Y7          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDSE (Prop_fdse_C_Q)         0.518     6.033 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.374    14.407    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y10         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.581    15.064    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.571    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.456ns (5.100%)  route 8.485ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X19Y6          FDSE                                         r  screen/sDesigner/vData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDSE (Prop_fdse_C_Q)         0.456     5.971 r  screen/sDesigner/vData_reg[9]/Q
                         net (fo=57, routed)          8.485    14.456    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.659    15.142    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.435    
                         clock uncertainty           -0.035    15.400    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.663    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.456ns (5.105%)  route 8.477ns (94.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X19Y6          FDSE                                         r  screen/sDesigner/vData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDSE (Prop_fdse_C_Q)         0.456     5.971 r  screen/sDesigner/vData_reg[9]/Q
                         net (fo=57, routed)          8.477    14.448    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/dina[6]
    RAMB36_X5Y8          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.666    15.149    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X5Y8          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.442    
                         clock uncertainty           -0.035    15.407    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.670    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 0.456ns (5.106%)  route 8.474ns (94.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X19Y6          FDSE                                         r  screen/sDesigner/vData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDSE (Prop_fdse_C_Q)         0.456     5.971 r  screen/sDesigner/vData_reg[9]/Q
                         net (fo=57, routed)          8.474    14.446    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/dina[6]
    RAMB36_X5Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.667    15.150    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.443    
                         clock uncertainty           -0.035    15.408    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.671    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -14.446    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.456ns (5.130%)  route 8.432ns (94.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 15.146 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.753     5.515    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X19Y6          FDSE                                         r  screen/sDesigner/vData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDSE (Prop_fdse_C_Q)         0.456     5.971 r  screen/sDesigner/vData_reg[9]/Q
                         net (fo=57, routed)          8.432    14.404    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/dina[6]
    RAMB36_X5Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.663    15.146    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.439    
                         clock uncertainty           -0.035    15.404    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.667    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.693%)  route 0.203ns (49.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.552     1.499    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=4, routed)           0.203     1.866    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_9
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[43]_i_1/O
                         net (fo=1, routed)           0.000     1.911    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[43]
    SLICE_X49Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.820     2.014    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X49Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism             -0.252     1.762    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     1.854    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.554     1.501    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=4, routed)           0.208     1.872    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_38
    SLICE_X45Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.917 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.917    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[14]
    SLICE_X45Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.825     2.019    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X45Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.252     1.767    
    SLICE_X45Y11         FDRE (Hold_fdre_C_D)         0.092     1.859    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.121%)  route 0.236ns (55.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.554     1.501    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y10         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=4, routed)           0.236     1.877    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT_n_16
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[16]
    SLICE_X49Y12         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.823     2.017    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X49Y12         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.092     1.857    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.554     1.501    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X33Y19         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.698    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X32Y19         SRL16E                                       r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.818     2.012    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X32Y19         SRL16E                                       r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism             -0.498     1.514    
    SLICE_X32Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.631    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.853%)  route 0.247ns (54.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.558     1.505    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X46Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=4, routed)           0.247     1.916    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT_n_2
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[17]
    SLICE_X50Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.821     2.015    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.121     1.884    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.535%)  route 0.260ns (55.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.554     1.501    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=4, routed)           0.260     1.925    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_46
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.970    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[9]
    SLICE_X42Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.825     2.019    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X42Y11         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.252     1.767    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.121     1.888    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.275ns (59.998%)  route 0.183ns (40.002%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.548     1.495    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y19         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.183     1.842    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT_n_11
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/CHAIN_GEN[54].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.887    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/neg_mant_pza[53]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.953 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.953    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/D[53]
    SLICE_X43Y20         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.816     2.010    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X43Y20         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[54]/C
                         clock pessimism             -0.252     1.758    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.105     1.863    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.274ns (59.520%)  route 0.186ns (40.480%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.549     1.496    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y18         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]/Q
                         net (fo=1, routed)           0.186     1.846    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT_n_16
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.891 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/CHAIN_GEN[49].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.891    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/neg_mant_pza[48]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.956 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.956    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/D[48]
    SLICE_X43Y19         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.817     2.011    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X43Y19         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism             -0.252     1.759    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.105     1.864    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.532%)  route 0.262ns (58.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.552     1.499    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X52Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=4, routed)           0.262     1.902    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_14
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.947 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[40]_i_1/O
                         net (fo=1, routed)           0.000     1.947    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[40]
    SLICE_X48Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.820     2.014    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X48Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism             -0.252     1.762    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     1.854    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.425%)  route 0.263ns (58.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.552     1.499    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X52Y15         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=4, routed)           0.263     1.903    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_14
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[41]_i_1/O
                         net (fo=1, routed)           0.000     1.948    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[41]
    SLICE_X48Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.820     2.014    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X48Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism             -0.252     1.762    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     1.854    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y25  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 4.929ns (38.372%)  route 7.917ns (61.628%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[23]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[23]/Q
                         net (fo=2, routed)           1.123     1.579    screen/vga/v_rn_reg_n_0_[23]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.703 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.663     2.367    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.491 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.153     3.643    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.148     3.791 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.866     4.657    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X39Y31         LUT3 (Prop_lut3_I0_O)        0.322     4.979 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.112     9.091    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    12.846 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.846    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.006ns  (logic 4.679ns (38.974%)  route 7.327ns (61.026%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           0.811     1.329    screen/vga/h_rn[28]
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.453 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.792     2.245    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.369 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.656     3.025    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.788     3.937    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.061 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.161     4.222    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.118     8.465    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    12.006 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.006    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 4.379ns (45.718%)  route 5.199ns (54.282%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[3]/G
    SLICE_X22Y26         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  movement/atan/thresholds_reg[3]/Q
                         net (fo=1, routed)           5.199     6.048    thresholds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     9.578 r  thresholds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.578    thresholds[3]
    U21                                                               r  thresholds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.305ns (46.631%)  route 4.927ns (53.369%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           4.927     5.710    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.233 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.233    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.297ns (47.215%)  route 4.804ns (52.785%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           4.804     5.587    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.100 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.100    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.089ns  (logic 4.314ns (47.466%)  route 4.775ns (52.534%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           4.775     5.558    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.089 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.089    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 4.003ns (50.769%)  route 3.882ns (49.231%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE                         0.000     0.000 r  screen/vga/blue_reg[2]/C
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[2]/Q
                         net (fo=1, routed)           3.882     4.338    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     7.885 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.885    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/red_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 1.304ns (16.619%)  route 6.542ns (83.381%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[23]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[23]/Q
                         net (fo=2, routed)           1.123     1.579    screen/vga/v_rn_reg_n_0_[23]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.703 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.663     2.367    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.491 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.153     3.643    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.148     3.791 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.995     4.786    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.328     5.114 r  screen/vga/red[3]_i_4/O
                         net (fo=2, routed)           0.819     5.933    screen/vga/red[3]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.057 r  screen/vga/red[3]_i_1/O
                         net (fo=12, routed)          1.790     7.846    screen/vga/red[3]_i_1_n_0
    SLICE_X51Y39         FDRE                                         r  screen/vga/red_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/red_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 1.304ns (16.619%)  route 6.542ns (83.381%))
  Logic Levels:           6  (FDRE=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[23]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[23]/Q
                         net (fo=2, routed)           1.123     1.579    screen/vga/v_rn_reg_n_0_[23]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.124     1.703 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.663     2.367    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.491 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.153     3.643    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.148     3.791 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.995     4.786    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.328     5.114 r  screen/vga/red[3]_i_4/O
                         net (fo=2, routed)           0.819     5.933    screen/vga/red[3]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.057 r  screen/vga/red[3]_i_1/O
                         net (fo=12, routed)          1.790     7.846    screen/vga/red[3]_i_1_n_0
    SLICE_X51Y39         FDRE                                         r  screen/vga/red_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 3.988ns (50.934%)  route 3.842ns (49.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  screen/vga/blue_reg[0]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.842     4.298    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.830 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.830    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[0]/C
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  screen/vga/v_rn_reg[0]/Q
                         net (fo=5, routed)           0.130     0.294    screen/vga/v_rn_reg_n_0_[0]
    SLICE_X37Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.339 r  screen/vga/active_i_1/O
                         net (fo=1, routed)           0.000     0.339    screen/vga/active0
    SLICE_X37Y32         FDRE                                         r  screen/vga/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/endFrame_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[5]/C
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/v_rn_reg[5]/Q
                         net (fo=7, routed)           0.177     0.318    screen/vga/v_rn_reg_n_0_[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  screen/vga/endFrame_i_1/O
                         net (fo=1, routed)           0.000     0.363    screen/vga/endFrame_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  screen/vga/endFrame_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[28]/C
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    screen/vga/v_rn_reg_n_0_[28]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  screen/vga/v_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    screen/vga/data0[28]
    SLICE_X35Y36         FDRE                                         r  screen/vga/v_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[12]/C
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[12]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[12]
    SLICE_X35Y32         FDRE                                         r  screen/vga/v_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[20]/C
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[20]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[20]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[20]
    SLICE_X35Y34         FDRE                                         r  screen/vga/v_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[24]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[24]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[24]
    SLICE_X35Y35         FDRE                                         r  screen/vga/v_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[13]/C
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[13]/Q
                         net (fo=3, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[13]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[13]
    SLICE_X35Y33         FDRE                                         r  screen/vga/v_rn_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[21]
    SLICE_X35Y35         FDRE                                         r  screen/vga/v_rn_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[25]/C
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[25]/Q
                         net (fo=2, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[25]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[25]
    SLICE_X35Y36         FDRE                                         r  screen/vga/v_rn_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[17]/C
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[17]/Q
                         net (fo=3, routed)           0.117     0.258    screen/vga/v_rn_reg_n_0_[17]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  screen/vga/v_rn_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    screen/vga/data0[17]
    SLICE_X35Y34         FDRE                                         r  screen/vga/v_rn_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.381ns (65.955%)  route 2.262ns (34.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y39         FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.478     5.992 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.262     8.254    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.903    12.157 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.157    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 4.087ns (62.729%)  route 2.428ns (37.271%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.752     5.514    movement/clk_IBUF_BUFG
    SLICE_X12Y39         FDPE                                         r  movement/mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDPE (Prop_fdpe_C_Q)         0.518     6.032 f  movement/mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.428     8.461    mosi_TRI
    V10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    12.030 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.030    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 4.156ns (64.091%)  route 2.328ns (35.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     6.032 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           2.328     8.361    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    11.998 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.998    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.739ns (28.473%)  route 4.368ns (71.527%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.730     5.492    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.336     7.285    movement/atan/buffer_angle[4]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.409 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           1.040     8.449    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.573 r  movement/atan/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.573    movement/atan/minusOp_carry_i_3_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.971 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    movement/atan/minusOp_carry_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.305 r  movement/atan/minusOp_carry__0/O[1]
                         net (fo=1, routed)           1.040    10.345    movement/atan/minusOp_carry__0_n_6
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.303    10.648 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           0.952    11.600    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X28Y25         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 1.623ns (28.712%)  route 4.030ns (71.288%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.730     5.492    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.336     7.285    movement/atan/buffer_angle[4]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.409 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           1.040     8.449    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.573 r  movement/atan/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.573    movement/atan/minusOp_carry_i_3_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.971 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    movement/atan/minusOp_carry_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.193 r  movement/atan/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.530     9.723    movement/atan/minusOp_carry__0_n_7
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.299    10.022 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           1.123    11.145    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X29Y24         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 1.643ns (29.141%)  route 3.995ns (70.859%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.730     5.492    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.336     7.285    movement/atan/buffer_angle[4]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.409 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           1.040     8.449    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.573 r  movement/atan/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.573    movement/atan/minusOp_carry_i_3_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.971 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.971    movement/atan/minusOp_carry_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  movement/atan/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.783     9.993    movement/atan/minusOp_carry__0_n_5
    SLICE_X26Y27         LUT5 (Prop_lut5_I4_O)        0.302    10.295 r  movement/atan/angle_reg[7]_i_1/O
                         net (fo=1, routed)           0.836    11.130    movement/atan/angle_reg[7]_i_1_n_0
    SLICE_X26Y24         LDCE                                         r  movement/atan/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.593ns  (logic 1.710ns (30.572%)  route 3.883ns (69.428%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.732     5.494    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X24Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.682     6.633    movement/atan/buffer_angle[1]
    SLICE_X24Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.757 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.681     7.437    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.561 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.728     8.290    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.414 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.994 r  movement/atan/minusOp_carry/O[2]
                         net (fo=1, routed)           0.800     9.793    movement/atan/minusOp_carry_n_5
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.302    10.095 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.993    11.088    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X26Y24         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 1.272ns (22.936%)  route 4.274ns (77.064%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.730     5.492    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.336     7.285    movement/atan/buffer_angle[4]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.409 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           0.888     8.296    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.420 r  movement/atan/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     8.420    movement/atan/minusOp_carry_i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.667 r  movement/atan/minusOp_carry/O[0]
                         net (fo=1, routed)           1.031     9.698    movement/atan/minusOp_carry_n_7
    SLICE_X26Y26         LUT5 (Prop_lut5_I2_O)        0.321    10.019 r  movement/atan/angle_reg[1]_i_1/O
                         net (fo=1, routed)           1.019    11.038    movement/atan/angle_reg[1]_i_1_n_0
    SLICE_X26Y24         LDCE                                         r  movement/atan/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 1.431ns (26.473%)  route 3.975ns (73.527%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.730     5.492    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X29Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.336     7.285    movement/atan/buffer_angle[4]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.409 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           0.888     8.296    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.420 r  movement/atan/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     8.420    movement/atan/minusOp_carry_i_5_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.844 r  movement/atan/minusOp_carry/O[1]
                         net (fo=1, routed)           0.665     9.509    movement/atan/minusOp_carry_n_6
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.303     9.812 r  movement/atan/angle_reg[2]_i_1/O
                         net (fo=1, routed)           1.086    10.898    movement/atan/angle_reg[2]_i_1_n_0
    SLICE_X29Y24         LDCE                                         r  movement/atan/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.359ns  (logic 1.774ns (33.101%)  route 3.585ns (66.899%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.732     5.494    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X24Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.682     6.633    movement/atan/buffer_angle[1]
    SLICE_X24Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.757 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.681     7.437    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.561 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.728     8.290    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.414 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.054 r  movement/atan/minusOp_carry/O[3]
                         net (fo=1, routed)           0.669     9.722    movement/atan/minusOp_carry_n_4
    SLICE_X25Y26         LUT5 (Prop_lut5_I2_O)        0.306    10.028 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.825    10.854    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X29Y24         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  screen/outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.202     1.845    screen/vga/green_reg[3]_0[0]
    SLICE_X52Y36         FDRE                                         r  screen/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  screen/outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.202     1.846    screen/vga/blue_reg[3]_0[2]
    SLICE_X51Y36         FDRE                                         r  screen/vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.449%)  route 0.246ns (63.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  screen/outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.246     1.890    screen/vga/Q[3]
    SLICE_X51Y38         FDRE                                         r  screen/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.128ns (32.689%)  route 0.264ns (67.311%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.555     1.502    screen/outMaster/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  screen/outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  screen/outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.264     1.893    screen/vga/green_reg[3]_0[1]
    SLICE_X53Y38         FDRE                                         r  screen/vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.165%)  route 0.260ns (64.835%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  screen/outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.260     1.904    screen/vga/Q[0]
    SLICE_X51Y39         FDRE                                         r  screen/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.141ns (34.378%)  route 0.269ns (65.622%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  screen/outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.269     1.913    screen/vga/Q[1]
    SLICE_X51Y39         FDRE                                         r  screen/vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.164ns (38.877%)  route 0.258ns (61.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  screen/outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  screen/outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.258     1.925    screen/vga/green_reg[3]_0[3]
    SLICE_X51Y36         FDRE                                         r  screen/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.141ns (30.876%)  route 0.316ns (69.124%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.316     1.960    screen/vga/Q[2]
    SLICE_X51Y38         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.141ns (30.252%)  route 0.325ns (69.748%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  screen/outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.325     1.969    screen/vga/green_reg[3]_0[2]
    SLICE_X51Y36         FDRE                                         r  screen/vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.164ns (35.142%)  route 0.303ns (64.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  screen/outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  screen/outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.303     1.970    screen/vga/blue_reg[3]_0[0]
    SLICE_X53Y36         FDRE                                         r  screen/vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           582 Endpoints
Min Delay           582 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.597ns  (logic 1.107ns (11.539%)  route 8.490ns (88.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.029     9.597    movement/accelerometer/spi_master/reset
    SLICE_X17Y31         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.567     5.050    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X17Y31         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_x_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_x_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_x_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_x_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_x_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_y_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_y_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_y_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.107ns (11.849%)  route 8.238ns (88.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.777     9.346    movement/accelerometer/AR[0]
    SLICE_X16Y30         FDCE                                         f  movement/accelerometer/acceleration_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.566     5.049    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X16Y30         FDCE                                         r  movement/accelerometer/acceleration_y_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/cordic_ena_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.287ns  (logic 1.107ns (11.924%)  route 8.180ns (88.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.568 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          1.719     9.287    movement/accelerometer/AR[0]
    SLICE_X17Y27         FDCE                                         f  movement/accelerometer/cordic_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.563     5.046    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X17Y27         FDCE                                         r  movement/accelerometer/cordic_ena_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.202ns (13.059%)  route 8.005ns (86.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.539 r  movement/accelerometer/spi_master/toggles[4]_i_1/O
                         net (fo=6, routed)           1.057     8.596    movement/accelerometer/spi_master/toggles[4]_i_1_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.487     9.207    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.202ns (13.059%)  route 8.005ns (86.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.461     7.415    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.539 r  movement/accelerometer/spi_master/toggles[4]_i_1/O
                         net (fo=6, routed)           1.057     8.596    movement/accelerometer/spi_master/toggles[4]_i_1_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.487     9.207    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3318, routed)        1.842     5.604    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





