<table class="sphinxhide">
 <tr>
   <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Versal™ ACAP AI Engine Tutorial</h1>
   </td>
 </tr>
 <tr>
 <td align="center"><h1>A to Z Bare-metal Flow</h1>
  </td>
 </tr>
</table>

This tutorial introduces a complete end to end flow for a bare-metal host application using AI Engines and PL kernels.
The tutorial is based on the 2020.2 Vitis™ unified software platform.

The flow is broken into four different steps shown in the following diagram.

![](images/diagram.png)


<p align="center"><a href="./01-custom_base_platform_creation.html">Start from step 1</a></b></p>


© Copyright 2020 Xilinx, Inc.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

<p align="center"><sup>XD018</sup></p>
