<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/grid_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/iic_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7200_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7210_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/pattern_vg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/sync_vg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/square.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/edge_spy.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/data_process.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/LTC2208.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/THD.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fsm.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/serial_port_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/interface.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/div64.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/SpectrumAnalyzer/source/fft_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/fft_fifo.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/thd_ram.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/wnr_fifo.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:6s</data>
            <data>0h:0m:6s</data>
            <data>0h:0m:30s</data>
            <data>272</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i7-13700H</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 1)] Analyzing module ad_da_hdmi_top (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 226)] Compiler directive timescale is not allowed here</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/grid_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/grid_display.v(line number: 1)] Analyzing module grid_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 5)] Analyzing module hdmi_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/iic_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7200_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7210_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/pattern_vg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/pattern_vg.v(line number: 6)] Analyzing module pattern_vg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/sync_vg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Analyzing module timing_gen_xy (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 1)] Analyzing module wav_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v(line number: 1)] Analyzing module fft_process (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v(line number: 1)] Analyzing module fft_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/square.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/square.v(line number: 1)] Analyzing module square (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/edge_spy.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/edge_spy.v(line number: 1)] Analyzing module edge_spy (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Analyzing module char_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/data_process.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/data_process.v(line number: 1)] Analyzing module data_process (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v(line number: 1)] Analyzing module yibiao_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Analyzing module num2str (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/LTC2208.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/LTC2208.v(line number: 1)] Analyzing module LTC_2208 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v(line number: 1)] Analyzing module threshold (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v(line number: 1)] Analyzing module key_filter (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/THD.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/THD.v(line number: 1)] Analyzing module thd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 1)] Analyzing module uart_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_tx.v(line number: 1)] Analyzing module uart_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v(line number: 4)] Analyzing module uart_drive (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fsm.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fsm.v(line number: 3)] Analyzing module fsm (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 3)] Analyzing module meter (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/serial_port_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/serial_port_rx.v(line number: 1)] Analyzing module serial_port_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 1)] Analyzing module sqrt (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/interface.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/interface.v(line number: 1)] Analyzing module receive (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/div64.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/div64.v(line number: 1)] Analyzing module div64 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 18)] Analyzing module pll_adda (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 18)] Analyzing module ipml_sdpram_v1_8_fft_ram (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 311)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 370)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 371)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 379)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 380)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 400)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 401)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 410)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 411)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 416)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 417)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.v(line number: 16)] Analyzing module fft_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 13)] Analyzing module fft (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Analyzing module ipsxb_fft_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Analyzing module ipsxb_fft_apm_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Analyzing module ipsxb_fft_apm_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Analyzing module ipsxb_fft_comp_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1586)] Analyzing module ipsxb_fft_comp_mult_t10_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 2622)] Analyzing module ipsxb_fft_comp_mult_t13_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 3905)] Analyzing module ipsxb_fft_comp_mult_t14_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 5324)] Analyzing module ipsxb_fft_comp_mult_t15_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6401)] Analyzing module ipsxb_fft_comp_mult_t16_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6913)] Analyzing module ipsxb_fft_comp_mult_t17_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 7703)] Analyzing module ipsxb_fft_comp_mult_t19_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 8489)] Analyzing module ipsxb_fft_comp_mult_t1_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Analyzing module ipsxb_fft_comp_mult_t3_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9917)] Analyzing module ipsxb_fft_comp_mult_t7_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Analyzing module ipsxb_fft_comp_mult_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Analyzing module ipsxb_fft_comp_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11185)] Analyzing module ipsxb_fft_drm_sdpram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11200)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11348)] Analyzing module ipsxb_fft_drm_sreg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11539)] Analyzing module ipsxb_fft_dynamic_comp_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11781)] Analyzing module ipsxb_fft_dynamic_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12349)] Analyzing module ipsxb_fft_output_process_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13158)] Analyzing module ipsxb_fft_pipeline_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Analyzing module ipsxb_fft_r22bf_as_multi_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Analyzing module ipsxb_fft_r22bf_as_paral_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Analyzing module ipsxb_fft_r22bf_as_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Analyzing module ipsxb_fft_r22_dif_group_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Analyzing module ipsxb_fft_r22_mult_by_twiddle_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Analyzing module ipsxb_fft_r2bf_as_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15704)] Analyzing module ipsxb_fft_r2_dit_bf_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16367)] Analyzing module ipsxb_fft_r2_dit_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17185)] Analyzing module ipsxb_fft_r2_dit_mult_by_twiddle_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17762)] Analyzing module ipsxb_fft_radix2_burst_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Analyzing module ipsxb_fft_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Analyzing module ipsxb_fft_sdpram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Analyzing module ipsxb_fft_shift_ram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19009)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19303)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19723)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19951)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20232)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Analyzing module ipsxe_fft_distram_sreg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Analyzing module ipsxe_fft_distributed_shiftregister_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Analyzing module ipsxe_fft_distributed_sdpram_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Analyzing module ipsxe_fft_distram_sdpram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_fft_fifo (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_9_fft_fifo (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 306)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 307)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 327)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 371)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 372)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 380)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 381)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 402)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 403)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 412)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 413)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_v1_9_fft_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_v1_9_fft_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_9_fft_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/fft_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/fft_fifo.v(line number: 16)] Analyzing module fft_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v(line number: 18)] Analyzing module ipml_rom_v1_7_rom_char (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 17)] Analyzing module ipml_spram_v1_7_rom_char (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/rom_char_init_param.v</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 140)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 144)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 148)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 149)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 152)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 153)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 156)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 157)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 160)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 161)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 164)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 165)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 168)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 169)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 172)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 173)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 176)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 177)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 180)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 181)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 184)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 185)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 188)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 189)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 192)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 193)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 197)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 198)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 201)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 202)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 206)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 207)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 214)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 215)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Analyzing module rom_char (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 18)] Analyzing module meter_pll (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 18)] Analyzing module ipml_sdpram_v1_8_thd_ram (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 311)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 370)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 371)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 379)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 380)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 400)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 401)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 410)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 411)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 416)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 417)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/thd_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/thd_ram.v(line number: 16)] Analyzing module thd_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_wnr_fifo (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_9_wnr_fifo (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 306)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 307)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 327)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 371)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 372)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 380)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 381)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 402)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 403)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 412)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 413)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_v1_9_wnr_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_v1_9_wnr_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_9_wnr_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/wnr_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/wnr_fifo.v(line number: 16)] Analyzing module wnr_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;ad_da_hdmi_top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 1)] Elaborating module ad_da_hdmi_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 51)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 18)] Elaborating module pll_adda</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 117)] Net clkfb in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 120)] Net pfden in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 121)] Net clkout0_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 122)] Net clkout0_2pad_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 123)] Net clkout1_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 124)] Net clkout2_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 125)] Net clkout3_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 126)] Net clkout4_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 127)] Net clkout5_gate in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 128)] Net dyn_idiv in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 129)] Net dyn_odiv0 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 130)] Net dyn_odiv1 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 131)] Net dyn_odiv2 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 132)] Net dyn_odiv3 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 133)] Net dyn_odiv4 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 134)] Net dyn_fdiv in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 135)] Net dyn_duty0 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 136)] Net dyn_duty1 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 137)] Net dyn_duty2 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 138)] Net dyn_duty3 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll_adda/pll_adda.v(line number: 139)] Net dyn_duty4 in pll_adda(original module pll_adda) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 62)] Elaborating instance hdmi_color</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 5)] Elaborating module hdmi_test</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 52)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 20)] Elaborating module pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 59)] Elaborating instance ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/ms72xx_ctl/ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/ms72xx_ctl/ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/ms72xx_ctl/iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/ms72xx_ctl/iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 100)] Elaborating instance sync_vg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/sync_vg.v(line number: 34)] Elaborating module sync_vg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/hdmi_test.v(line number: 118)] Elaborating instance pattern_vg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/pattern_vg.v(line number: 6)] Elaborating module pattern_vg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/hdmi_color/pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 80)] Elaborating instance LTC2208</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/LTC2208.v(line number: 1)] Elaborating module LTC_2208</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 91)] Elaborating instance grid_display_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/grid_display.v(line number: 1)] Elaborating module grid_display</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/grid_display.v(line number: 69)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 111)] Elaborating instance wav_display_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 1)] Elaborating module wav_display</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 87)] Elaborating instance chnl1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/data_process.v(line number: 1)] Elaborating module data_process</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 92)] Elaborating instance chnl2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/data_process.v(line number: 1)] Elaborating module data_process</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 138)] Elaborating instance u_fft_process</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v(line number: 1)] Elaborating module fft_process</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v(line number: 33)] Elaborating instance u_fft_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v(line number: 1)] Elaborating module fft_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v(line number: 38)] Elaborating instance u_fft</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 13)] Elaborating module fft</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 125)] Elaborating instance u_cfg_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19303)] Elaborating module ipsxe_fft_cfg_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 186)] Elaborating instance u_burst_input_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19009)] Elaborating module ipsxe_fft_burst_input_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_burst_input_ctrl} parameter value:
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    INPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 215)] Elaborating instance u_radix2_burst_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17762)] Elaborating module ipsxb_fft_radix2_burst_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    SCALE_MODE = 32'b00000000000000000000000000000000
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    BURST_DATA_RAM_TYPE = 32'b00000000000000000000000000000001
    BURST_TWIDDLE_RAM_TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17915)] Elaborating instance r2_dit_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16367)] Elaborating module ipsxb_fft_r2_dit_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    SCALE_MODE = 32'b00000000000000000000000000000000
    ROUND_MODE = 32'b00000000000000000000000000000001
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16559)] Elaborating instance bfcnt_last_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000010000
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    DATA_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000001
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16752)] Elaborating instance u_raddr_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001111
    WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000001111
    DATA_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000001111
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16763)] Elaborating instance u_bfcnt_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000010010
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000010010
    DATA_WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000010010
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001011
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16810)] Elaborating instance u_stage_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16874)] Elaborating instance u_sof_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_sof_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_sof_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_sof_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000001
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_sof_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16899)] Elaborating instance u_output_p4_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000001110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001110
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001110
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16961)] Elaborating instance u_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17952)] Elaborating instance r2_dit_bf</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15704)] Elaborating module ipsxb_fft_r2_dit_bf_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    SCALE_MODE = 32'b00000000000000000000000000000000
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    INPUT_WIDTH = 32'b00000000000000000000000000011100
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15791)] Elaborating instance u_r2_dit_mult_by_twiddle</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17185)] Elaborating module ipsxb_fft_r2_dit_mult_by_twiddle_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    SCALE_MODE = 32'b00000000000000000000000000000000
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    INPUT_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17284)] Elaborating instance u_twiddle_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Elaborating module ipsxe_fft_twiddle_gen_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    GROUP_ID = 32'b00000000000000000000000000000000
    RAM_TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222394)] Elaborating instance u_sin_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Elaborating module ipsxe_fft_sin_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    GROUP_ID = 32'b00000000000000000000000000000000
    RAM_TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221908)] Elaborating instance u_sin_drm_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Elaborating module ipsxe_fft_sin_drm_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000010000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    GROUP_ID = 32'b00000000000000000000000000000000
    SIN_ROM_0 = 33'b000000000000000000000000000000000
    SIN_ROM_1 = 33'b000000000000011001001000011111110
    SIN_ROM_2 = 33'b000000000000110010010000111111011
    SIN_ROM_3 = 33'b000000000001001011011001011111001
    SIN_ROM_4 = 33'b000000000001100100100001111110111
    SIN_ROM_5 = 33'b000000000001111101101010011110100
    SIN_ROM_6 = 33'b000000000010010110110010111110010
    SIN_ROM_7 = 33'b000000000010101111111011011101111
    SIN_ROM_8 = 33'b000000000011001001000011111101101
    SIN_ROM_9 = 33'b000000000011100010001100011101010
    SIN_ROM_10 = 33'b000000000011111011010100111100111
    SIN_ROM_11 = 33'b000000000100010100011101011100101
    SIN_ROM_12 = 33'b000000000100101101100101111100010
    SIN_ROM_13 = 33'b000000000101000110101110011011111
    SIN_ROM_14 = 33'b000000000101011111110110111011100
    SIN_ROM_15 = 33'b000000000101111000111111011011001
    SIN_ROM_16 = 33'b000000000110010010000111111010101
    SIN_ROM_17 = 33'b000000000110101011010000011010010
    SIN_ROM_18 = 33'b000000000111000100011000111001111
    SIN_ROM_19 = 33'b000000000111011101100001011001011
    SIN_ROM_20 = 33'b000000000111110110101001111000111
    SIN_ROM_21 = 33'b000000001000001111110010011000011
    SIN_ROM_22 = 33'b000000001000101000111010110111111
    SIN_ROM_23 = 33'b000000001001000010000011010111011
    SIN_ROM_24 = 33'b000000001001011011001011110110111
    SIN_ROM_25 = 33'b000000001001110100010100010110010
    SIN_ROM_26 = 33'b000000001010001101011100110101101
    SIN_ROM_27 = 33'b000000001010100110100101010101000
    SIN_ROM_28 = 33'b000000001010111111101101110100011
    SIN_ROM_29 = 33'b000000001011011000110110010011110
    SIN_ROM_30 = 33'b000000001011110001111110110011000
    SIN_ROM_31 = 33'b000000001100001011000111010010010
    SIN_ROM_32 = 33'b000000001100100100001111110001100
    SIN_ROM_33 = 33'b000000001100111101011000010000110
    SIN_ROM_34 = 33'b000000001101010110100000101111111
    SIN_ROM_35 = 33'b000000001101101111101001001111000
    SIN_ROM_36 = 33'b000000001110001000110001101110001
    SIN_ROM_37 = 33'b000000001110100001111010001101010
    SIN_ROM_38 = 33'b000000001110111011000010101100010
    SIN_ROM_39 = 33'b000000001111010100001011001011010
    SIN_ROM_40 = 33'b000000001111101101010011101010010
    SIN_ROM_41 = 33'b000000010000000110011100001001001
    SIN_ROM_42 = 33'b000000010000011111100100101000000
    SIN_ROM_43 = 33'b000000010000111000101101000110111
    SIN_ROM_44 = 33'b000000010001010001110101100101110
    SIN_ROM_45 = 33'b000000010001101010111110000100100
    SIN_ROM_46 = 33'b000000010010000100000110100011010
    SIN_ROM_47 = 33'b000000010010011101001111000001111
    SIN_ROM_48 = 33'b000000010010110110010111100000100
    SIN_ROM_49 = 33'b000000010011001111011111111111001
    SIN_ROM_50 = 33'b000000010011101000101000011101110
    SIN_ROM_51 = 33'b000000010100000001110000111100010
    SIN_ROM_52 = 33'b000000010100011010111001011010101
    SIN_ROM_53 = 33'b000000010100110100000001111001000
    SIN_ROM_54 = 33'b000000010101001101001010010111011
    SIN_ROM_55 = 33'b000000010101100110010010110101110
    SIN_ROM_56 = 33'b000000010101111111011011010100000
    SIN_ROM_57 = 33'b000000010110011000100011110010001
    SIN_ROM_58 = 33'b000000010110110001101100010000010
    SIN_ROM_59 = 33'b000000010111001010110100101110011
    SIN_ROM_60 = 33'b000000010111100011111101001100011
    SIN_ROM_61 = 33'b000000010111111101000101101010011
    SIN_ROM_62 = 33'b000000011000010110001110001000011
    SIN_ROM_63 = 33'b000000011000101111010110100110001
    SIN_ROM_64 = 33'b000000011001001000011111000100000
    SIN_ROM_65 = 33'b000000011001100001100111100001110
    SIN_ROM_66 = 33'b000000011001111010101111111111011
    SIN_ROM_67 = 33'b000000011010010011111000011101000
    SIN_ROM_68 = 33'b000000011010101101000000111010100
    SIN_ROM_69 = 33'b000000011011000110001001011000000
    SIN_ROM_70 = 33'b000000011011011111010001110101100
    SIN_ROM_71 = 33'b000000011011111000011010010010111
    SIN_ROM_72 = 33'b000000011100010001100010110000001
    SIN_ROM_73 = 33'b000000011100101010101011001101011
    SIN_ROM_74 = 33'b000000011101000011110011101010100
    SIN_ROM_75 = 33'b000000011101011100111100000111101
    SIN_ROM_76 = 33'b000000011101110110000100100100101
    SIN_ROM_77 = 33'b000000011110001111001101000001100
    SIN_ROM_78 = 33'b000000011110101000010101011110011
    SIN_ROM_79 = 33'b000000011111000001011101111011001
    SIN_ROM_80 = 33'b000000011111011010100110010111111
    SIN_ROM_81 = 33'b000000011111110011101110110100100
    SIN_ROM_82 = 33'b000000100000001100110111010001001
    SIN_ROM_83 = 33'b000000100000100101111111101101101
    SIN_ROM_84 = 33'b000000100000111111001000001010000
    SIN_ROM_85 = 33'b000000100001011000010000100110011
    SIN_ROM_86 = 33'b000000100001110001011001000010101
    SIN_ROM_87 = 33'b000000100010001010100001011110110
    SIN_ROM_88 = 33'b000000100010100011101001111010111
    SIN_ROM_89 = 33'b000000100010111100110010010110111
    SIN_ROM_90 = 33'b000000100011010101111010110010110
    SIN_ROM_91 = 33'b000000100011101111000011001110101
    SIN_ROM_92 = 33'b000000100100001000001011101010011
    SIN_ROM_93 = 33'b000000100100100001010100000110000
    SIN_ROM_94 = 33'b000000100100111010011100100001101
    SIN_ROM_95 = 33'b000000100101010011100100111101000
    SIN_ROM_96 = 33'b000000100101101100101101011000100
    SIN_ROM_97 = 33'b000000100110000101110101110011110
    SIN_ROM_98 = 33'b000000100110011110111110001111000
    SIN_ROM_99 = 33'b000000100110111000000110101010001
    SIN_ROM_100 = 33'b000000100111010001001111000101001
    SIN_ROM_101 = 33'b000000100111101010010111100000000
    SIN_ROM_102 = 33'b000000101000000011011111111010111
    SIN_ROM_103 = 33'b000000101000011100101000010101101
    SIN_ROM_104 = 33'b000000101000110101110000110000010
    SIN_ROM_105 = 33'b000000101001001110111001001010110
    SIN_ROM_106 = 33'b000000101001101000000001100101010
    SIN_ROM_107 = 33'b000000101010000001001001111111101
    SIN_ROM_108 = 33'b000000101010011010010010011001110
    SIN_ROM_109 = 33'b000000101010110011011010110100000
    SIN_ROM_110 = 33'b000000101011001100100011001110000
    SIN_ROM_111 = 33'b000000101011100101101011100111111
    SIN_ROM_112 = 33'b000000101011111110110100000001110
    SIN_ROM_113 = 33'b000000101100010111111100011011100
    SIN_ROM_114 = 33'b000000101100110001000100110101001
    SIN_ROM_115 = 33'b000000101101001010001101001110101
    SIN_ROM_116 = 33'b000000101101100011010101101000000
    SIN_ROM_117 = 33'b000000101101111100011110000001010
    SIN_ROM_118 = 33'b000000101110010101100110011010100
    SIN_ROM_119 = 33'b000000101110101110101110110011100
    SIN_ROM_120 = 33'b000000101111000111110111001100100
    SIN_ROM_121 = 33'b000000101111100000111111100101010
    SIN_ROM_122 = 33'b000000101111111010000111111110000
    SIN_ROM_123 = 33'b000000110000010011010000010110101
    SIN_ROM_124 = 33'b000000110000101100011000101111001
    SIN_ROM_125 = 33'b000000110001000101100001000111100
    SIN_ROM_126 = 33'b000000110001011110101001011111110
    SIN_ROM_127 = 33'b000000110001110111110001110111111
    SIN_ROM_128 = 33'b000000110010010000111010001111111
    SIN_ROM_129 = 33'b000000110010101010000010100111110
    SIN_ROM_130 = 33'b000000110011000011001010111111101
    SIN_ROM_131 = 33'b000000110011011100010011010111010
    SIN_ROM_132 = 33'b000000110011110101011011101110110
    SIN_ROM_133 = 33'b000000110100001110100100000110001
    SIN_ROM_134 = 33'b000000110100100111101100011101011
    SIN_ROM_135 = 33'b000000110101000000110100110100101
    SIN_ROM_136 = 33'b000000110101011001111101001011101
    SIN_ROM_137 = 33'b000000110101110011000101100010100
    SIN_ROM_138 = 33'b000000110110001100001101111001010
    SIN_ROM_139 = 33'b000000110110100101010110001111111
    SIN_ROM_140 = 33'b000000110110111110011110100110011
    SIN_ROM_141 = 33'b000000110111010111100110111100110
    SIN_ROM_142 = 33'b000000110111110000101111010011000
    SIN_ROM_143 = 33'b000000111000001001110111101001001
    SIN_ROM_144 = 33'b000000111000100010111111111111000
    SIN_ROM_145 = 33'b000000111000111100001000010100111
    SIN_ROM_146 = 33'b000000111001010101010000101010101
    SIN_ROM_147 = 33'b000000111001101110011001000000001
    SIN_ROM_148 = 33'b000000111010000111100001010101100
    SIN_ROM_149 = 33'b000000111010100000101001101010111
    SIN_ROM_150 = 33'b000000111010111001110010000000000
    SIN_ROM_151 = 33'b000000111011010010111010010101000
    SIN_ROM_152 = 33'b000000111011101100000010101001110
    SIN_ROM_153 = 33'b000000111100000101001010111110100
    SIN_ROM_154 = 33'b000000111100011110010011010011001
    SIN_ROM_155 = 33'b000000111100110111011011100111100
    SIN_ROM_156 = 33'b000000111101010000100011111011110
    SIN_ROM_157 = 33'b000000111101101001101100001111111
    SIN_ROM_158 = 33'b000000111110000010110100100011111
    SIN_ROM_159 = 33'b000000111110011011111100110111101
    SIN_ROM_160 = 33'b000000111110110101000101001011011
    SIN_ROM_161 = 33'b000000111111001110001101011110111
    SIN_ROM_162 = 33'b000000111111100111010101110010010
    SIN_ROM_163 = 33'b000001000000000000011110000101100
    SIN_ROM_164 = 33'b000001000000011001100110011000100
    SIN_ROM_165 = 33'b000001000000110010101110101011011
    SIN_ROM_166 = 33'b000001000001001011110110111110001
    SIN_ROM_167 = 33'b000001000001100100111111010000110
    SIN_ROM_168 = 33'b000001000001111110000111100011001
    SIN_ROM_169 = 33'b000001000010010111001111110101100
    SIN_ROM_170 = 33'b000001000010110000011000000111101
    SIN_ROM_171 = 33'b000001000011001001100000011001100
    SIN_ROM_172 = 33'b000001000011100010101000101011011
    SIN_ROM_173 = 33'b000001000011111011110000111101000
    SIN_ROM_174 = 33'b000001000100010100111001001110011
    SIN_ROM_175 = 33'b000001000100101110000001011111110
    SIN_ROM_176 = 33'b000001000101000111001001110000111
    SIN_ROM_177 = 33'b000001000101100000010010000001111
    SIN_ROM_178 = 33'b000001000101111001011010010010101
    SIN_ROM_179 = 33'b000001000110010010100010100011010
    SIN_ROM_180 = 33'b000001000110101011101010110011110
    SIN_ROM_181 = 33'b000001000111000100110011000100000
    SIN_ROM_182 = 33'b000001000111011101111011010100001
    SIN_ROM_183 = 33'b000001000111110111000011100100001
    SIN_ROM_184 = 33'b000001001000010000001011110011111
    SIN_ROM_185 = 33'b000001001000101001010100000011100
    SIN_ROM_186 = 33'b000001001001000010011100010010111
    SIN_ROM_187 = 33'b000001001001011011100100100010001
    SIN_ROM_188 = 33'b000001001001110100101100110001010
    SIN_ROM_189 = 33'b000001001010001101110101000000001
    SIN_ROM_190 = 33'b000001001010100110111101001110111
    SIN_ROM_191 = 33'b000001001011000000000101011101011
    SIN_ROM_192 = 33'b000001001011011001001101101011110
    SIN_ROM_193 = 33'b000001001011110010010101111001111
    SIN_ROM_194 = 33'b000001001100001011011110000111111
    SIN_ROM_195 = 33'b000001001100100100100110010101110
    SIN_ROM_196 = 33'b000001001100111101101110100011011
    SIN_ROM_197 = 33'b000001001101010110110110110000110
    SIN_ROM_198 = 33'b000001001101101111111110111110000
    SIN_ROM_199 = 33'b000001001110001001000111001011001
    SIN_ROM_200 = 33'b000001001110100010001111011000000
    SIN_ROM_201 = 33'b000001001110111011010111100100101
    SIN_ROM_202 = 33'b000001001111010100011111110001001
    SIN_ROM_203 = 33'b000001001111101101100111111101100
    SIN_ROM_204 = 33'b000001010000000110110000001001101
    SIN_ROM_205 = 33'b000001010000011111111000010101100
    SIN_ROM_206 = 33'b000001010000111001000000100001010
    SIN_ROM_207 = 33'b000001010001010010001000101100110
    SIN_ROM_208 = 33'b000001010001101011010000111000001
    SIN_ROM_209 = 33'b000001010010000100011001000011010
    SIN_ROM_210 = 33'b000001010010011101100001001110010
    SIN_ROM_211 = 33'b000001010010110110101001011001000
    SIN_ROM_212 = 33'b000001010011001111110001100011100
    SIN_ROM_213 = 33'b000001010011101000111001101101111
    SIN_ROM_214 = 33'b000001010100000010000001111000000
    SIN_ROM_215 = 33'b000001010100011011001010000001111
    SIN_ROM_216 = 33'b000001010100110100010010001011101
    SIN_ROM_217 = 33'b000001010101001101011010010101010
    SIN_ROM_218 = 33'b000001010101100110100010011110100
    SIN_ROM_219 = 33'b000001010101111111101010100111101
    SIN_ROM_220 = 33'b000001010110011000110010110000100
    SIN_ROM_221 = 33'b000001010110110001111010111001010
    SIN_ROM_222 = 33'b000001010111001011000011000001110
    SIN_ROM_223 = 33'b000001010111100100001011001010000
    SIN_ROM_224 = 33'b000001010111111101010011010010001
    SIN_ROM_225 = 33'b000001011000010110011011011010000
    SIN_ROM_226 = 33'b000001011000101111100011100001101
    SIN_ROM_227 = 33'b000001011001001000101011101001001
    SIN_ROM_228 = 33'b000001011001100001110011110000010
    SIN_ROM_229 = 33'b000001011001111010111011110111010
    SIN_ROM_230 = 33'b000001011010010100000011111110001
    SIN_ROM_231 = 33'b000001011010101101001100000100101
    SIN_ROM_232 = 33'b000001011011000110010100001011000
    SIN_ROM_233 = 33'b000001011011011111011100010001001
    SIN_ROM_234 = 33'b000001011011111000100100010111001
    SIN_ROM_235 = 33'b000001011100010001101100011100110
    SIN_ROM_236 = 33'b000001011100101010110100100010010
    SIN_ROM_237 = 33'b000001011101000011111100100111100
    SIN_ROM_238 = 33'b000001011101011101000100101100100
    SIN_ROM_239 = 33'b000001011101110110001100110001010
    SIN_ROM_240 = 33'b000001011110001111010100110101111
    SIN_ROM_241 = 33'b000001011110101000011100111010010
    SIN_ROM_242 = 33'b000001011111000001100100111110011
    SIN_ROM_243 = 33'b000001011111011010101101000010010
    SIN_ROM_244 = 33'b000001011111110011110101000101111
    SIN_ROM_245 = 33'b000001100000001100111101001001010
    SIN_ROM_246 = 33'b000001100000100110000101001100100
    SIN_ROM_247 = 33'b000001100000111111001101001111100
    SIN_ROM_248 = 33'b000001100001011000010101010010001
    SIN_ROM_249 = 33'b000001100001110001011101010100101
    SIN_ROM_250 = 33'b000001100010001010100101010110111
    SIN_ROM_251 = 33'b000001100010100011101101011001000
    SIN_ROM_252 = 33'b000001100010111100110101011010110
    SIN_ROM_253 = 33'b000001100011010101111101011100010
    SIN_ROM_254 = 33'b000001100011101111000101011101101
    SIN_ROM_255 = 33'b000001100100001000001101011110101
    SIN_ROM_256 = 33'b000001100100100001010101011111100
    SIN_ROM_257 = 33'b000001100100111010011101100000000
    SIN_ROM_258 = 33'b000001100101010011100101100000011
    SIN_ROM_259 = 33'b000001100101101100101101100000100
    SIN_ROM_260 = 33'b000001100110000101110101100000011
    SIN_ROM_261 = 33'b000001100110011110111101100000000
    SIN_ROM_262 = 33'b000001100110111000000101011111010
    SIN_ROM_263 = 33'b000001100111010001001101011110011
    SIN_ROM_264 = 33'b000001100111101010010101011101010
    SIN_ROM_265 = 33'b000001101000000011011101011011111
    SIN_ROM_266 = 33'b000001101000011100100101011010010
    SIN_ROM_267 = 33'b000001101000110101101101011000011
    SIN_ROM_268 = 33'b000001101001001110110101010110010
    SIN_ROM_269 = 33'b000001101001100111111101010011110
    SIN_ROM_270 = 33'b000001101010000001000101010001001
    SIN_ROM_271 = 33'b000001101010011010001101001110010
    SIN_ROM_272 = 33'b000001101010110011010101001011001
    SIN_ROM_273 = 33'b000001101011001100011101000111101
    SIN_ROM_274 = 33'b000001101011100101100101000100000
    SIN_ROM_275 = 33'b000001101011111110101101000000000
    SIN_ROM_276 = 33'b000001101100010111110100111011111
    SIN_ROM_277 = 33'b000001101100110000111100110111011
    SIN_ROM_278 = 33'b000001101101001010000100110010101
    SIN_ROM_279 = 33'b000001101101100011001100101101101
    SIN_ROM_280 = 33'b000001101101111100010100101000011
    SIN_ROM_281 = 33'b000001101110010101011100100010111
    SIN_ROM_282 = 33'b000001101110101110100100011101001
    SIN_ROM_283 = 33'b000001101111000111101100010111001
    SIN_ROM_284 = 33'b000001101111100000110100010000110
    SIN_ROM_285 = 33'b000001101111111001111100001010001
    SIN_ROM_286 = 33'b000001110000010011000100000011011
    SIN_ROM_287 = 33'b000001110000101100001011111100010
    SIN_ROM_288 = 33'b000001110001000101010011110100110
    SIN_ROM_289 = 33'b000001110001011110011011101101001
    SIN_ROM_290 = 33'b000001110001110111100011100101010
    SIN_ROM_291 = 33'b000001110010010000101011011101000
    SIN_ROM_292 = 33'b000001110010101001110011010100100
    SIN_ROM_293 = 33'b000001110011000010111011001011110
    SIN_ROM_294 = 33'b000001110011011100000011000010101
    SIN_ROM_295 = 33'b000001110011110101001010111001011
    SIN_ROM_296 = 33'b000001110100001110010010101111110
    SIN_ROM_297 = 33'b000001110100100111011010100101111
    SIN_ROM_298 = 33'b000001110101000000100010011011110
    SIN_ROM_299 = 33'b000001110101011001101010010001010
    SIN_ROM_300 = 33'b000001110101110010110010000110100
    SIN_ROM_301 = 33'b000001110110001011111001111011100
    SIN_ROM_302 = 33'b000001110110100101000001110000010
    SIN_ROM_303 = 33'b000001110110111110001001100100101
    SIN_ROM_304 = 33'b000001110111010111010001011000110
    SIN_ROM_305 = 33'b000001110111110000011001001100101
    SIN_ROM_306 = 33'b000001111000001001100001000000001
    SIN_ROM_307 = 33'b000001111000100010101000110011100
    SIN_ROM_308 = 33'b000001111000111011110000100110011
    SIN_ROM_309 = 33'b000001111001010100111000011001001
    SIN_ROM_310 = 33'b000001111001101110000000001011100
    SIN_ROM_311 = 33'b000001111010000111000111111101101
    SIN_ROM_312 = 33'b000001111010100000001111101111011
    SIN_ROM_313 = 33'b000001111010111001010111100000111
    SIN_ROM_314 = 33'b000001111011010010011111010010001
    SIN_ROM_315 = 33'b000001111011101011100111000011000
    SIN_ROM_316 = 33'b000001111100000100101110110011101
    SIN_ROM_317 = 33'b000001111100011101110110100100000
    SIN_ROM_318 = 33'b000001111100110110111110010100000
    SIN_ROM_319 = 33'b000001111101010000000110000011110
    SIN_ROM_320 = 33'b000001111101101001001101110011001
    SIN_ROM_321 = 33'b000001111110000010010101100010010
    SIN_ROM_322 = 33'b000001111110011011011101010001000
    SIN_ROM_323 = 33'b000001111110110100100100111111100
    SIN_ROM_324 = 33'b000001111111001101101100101101110
    SIN_ROM_325 = 33'b000001111111100110110100011011101
    SIN_ROM_326 = 33'b000001111111111111111100001001010
    SIN_ROM_327 = 33'b000010000000011001000011110110100
    SIN_ROM_328 = 33'b000010000000110010001011100011100
    SIN_ROM_329 = 33'b000010000001001011010011010000001
    SIN_ROM_330 = 33'b000010000001100100011010111100100
    SIN_ROM_331 = 33'b000010000001111101100010101000100
    SIN_ROM_332 = 33'b000010000010010110101010010100010
    SIN_ROM_333 = 33'b000010000010101111110001111111101
    SIN_ROM_334 = 33'b000010000011001000111001101010110
    SIN_ROM_335 = 33'b000010000011100010000001010101100
    SIN_ROM_336 = 33'b000010000011111011001001000000000
    SIN_ROM_337 = 33'b000010000100010100010000101010001
    SIN_ROM_338 = 33'b000010000100101101011000010011111
    SIN_ROM_339 = 33'b000010000101000110011111111101011
    SIN_ROM_340 = 33'b000010000101011111100111100110101
    SIN_ROM_341 = 33'b000010000101111000101111001111100
    SIN_ROM_342 = 33'b000010000110010001110110111000000
    SIN_ROM_343 = 33'b000010000110101010111110100000010
    SIN_ROM_344 = 33'b000010000111000100000110001000001
    SIN_ROM_345 = 33'b000010000111011101001101101111101
    SIN_ROM_346 = 33'b000010000111110110010101010110111
    SIN_ROM_347 = 33'b000010001000001111011100111101110
    SIN_ROM_348 = 33'b000010001000101000100100100100011
    SIN_ROM_349 = 33'b000010001001000001101100001010101
    SIN_ROM_350 = 33'b000010001001011010110011110000100
    SIN_ROM_351 = 33'b000010001001110011111011010110001
    SIN_ROM_352 =...</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220672)] Set initial value to sin_rom_used[0] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220673)] Set initial value to sin_rom_used[1] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220674)] Set initial value to sin_rom_used[2] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220675)] Set initial value to sin_rom_used[3] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220676)] Set initial value to sin_rom_used[4] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220677)] Set initial value to sin_rom_used[5] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220678)] Set initial value to sin_rom_used[6] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220679)] Set initial value to sin_rom_used[7] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220680)] Set initial value to sin_rom_used[8] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220681)] Set initial value to sin_rom_used[9] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220682)] Set initial value to sin_rom_used[10] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220683)] Set initial value to sin_rom_used[11] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220684)] Set initial value to sin_rom_used[12] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220685)] Set initial value to sin_rom_used[13] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220686)] Set initial value to sin_rom_used[14] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220687)] Set initial value to sin_rom_used[15] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220688)] Set initial value to sin_rom_used[16] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220689)] Set initial value to sin_rom_used[17] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220690)] Set initial value to sin_rom_used[18] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220691)] Set initial value to sin_rom_used[19] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220692)] Set initial value to sin_rom_used[20] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220693)] Set initial value to sin_rom_used[21] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220694)] Set initial value to sin_rom_used[22] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220695)] Set initial value to sin_rom_used[23] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220696)] Set initial value to sin_rom_used[24] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220697)] Set initial value to sin_rom_used[25] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220698)] Set initial value to sin_rom_used[26] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220699)] Set initial value to sin_rom_used[27] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220700)] Set initial value to sin_rom_used[28] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220701)] Set initial value to sin_rom_used[29] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220702)] Set initial value to sin_rom_used[30] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220703)] Set initial value to sin_rom_used[31] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220704)] Set initial value to sin_rom_used[32] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220705)] Set initial value to sin_rom_used[33] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220706)] Set initial value to sin_rom_used[34] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220707)] Set initial value to sin_rom_used[35] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220708)] Set initial value to sin_rom_used[36] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220709)] Set initial value to sin_rom_used[37] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220710)] Set initial value to sin_rom_used[38] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220711)] Set initial value to sin_rom_used[39] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220712)] Set initial value to sin_rom_used[40] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220713)] Set initial value to sin_rom_used[41] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220714)] Set initial value to sin_rom_used[42] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220715)] Set initial value to sin_rom_used[43] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220716)] Set initial value to sin_rom_used[44] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220717)] Set initial value to sin_rom_used[45] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220718)] Set initial value to sin_rom_used[46] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220719)] Set initial value to sin_rom_used[47] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220720)] Set initial value to sin_rom_used[48] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220721)] Set initial value to sin_rom_used[49] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220722)] Set initial value to sin_rom_used[50] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220723)] Set initial value to sin_rom_used[51] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220724)] Set initial value to sin_rom_used[52] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220725)] Set initial value to sin_rom_used[53] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220726)] Set initial value to sin_rom_used[54] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220727)] Set initial value to sin_rom_used[55] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220728)] Set initial value to sin_rom_used[56] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220729)] Set initial value to sin_rom_used[57] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220730)] Set initial value to sin_rom_used[58] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220731)] Set initial value to sin_rom_used[59] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220732)] Set initial value to sin_rom_used[60] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220733)] Set initial value to sin_rom_used[61] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220734)] Set initial value to sin_rom_used[62] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220735)] Set initial value to sin_rom_used[63] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220736)] Set initial value to sin_rom_used[64] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220737)] Set initial value to sin_rom_used[65] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220738)] Set initial value to sin_rom_used[66] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220739)] Set initial value to sin_rom_used[67] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220740)] Set initial value to sin_rom_used[68] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220741)] Set initial value to sin_rom_used[69] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220742)] Set initial value to sin_rom_used[70] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220743)] Set initial value to sin_rom_used[71] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220744)] Set initial value to sin_rom_used[72] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220745)] Set initial value to sin_rom_used[73] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220746)] Set initial value to sin_rom_used[74] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220747)] Set initial value to sin_rom_used[75] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220748)] Set initial value to sin_rom_used[76] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220749)] Set initial value to sin_rom_used[77] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220750)] Set initial value to sin_rom_used[78] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220751)] Set initial value to sin_rom_used[79] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220752)] Set initial value to sin_rom_used[80] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220753)] Set initial value to sin_rom_used[81] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220754)] Set initial value to sin_rom_used[82] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220755)] Set initial value to sin_rom_used[83] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220756)] Set initial value to sin_rom_used[84] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220757)] Set initial value to sin_rom_used[85] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220758)] Set initial value to sin_rom_used[86] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220759)] Set initial value to sin_rom_used[87] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220760)] Set initial value to sin_rom_used[88] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220761)] Set initial value to sin_rom_used[89] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220762)] Set initial value to sin_rom_used[90] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220763)] Set initial value to sin_rom_used[91] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220764)] Set initial value to sin_rom_used[92] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220765)] Set initial value to sin_rom_used[93] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220766)] Set initial value to sin_rom_used[94] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220767)] Set initial value to sin_rom_used[95] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220768)] Set initial value to sin_rom_used[96] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220769)] Set initial value to sin_rom_used[97] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220770)] Set initial value to sin_rom_used[98] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220771)] Set initial value to sin_rom_used[99] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220772)] Set initial value to sin_rom_used[100] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220773)] Set initial value to sin_rom_used[101] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220774)] Set initial value to sin_rom_used[102] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220775)] Set initial value to sin_rom_used[103] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220776)] Set initial value to sin_rom_used[104] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220777)] Set initial value to sin_rom_used[105] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220778)] Set initial value to sin_rom_used[106] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220779)] Set initial value to sin_rom_used[107] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220780)] Set initial value to sin_rom_used[108] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220781)] Set initial value to sin_rom_used[109] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220782)] Set initial value to sin_rom_used[110] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220783)] Set initial value to sin_rom_used[111] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220784)] Set initial value to sin_rom_used[112] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220785)] Set initial value to sin_rom_used[113] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220786)] Set initial value to sin_rom_used[114] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220787)] Set initial value to sin_rom_used[115] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220788)] Set initial value to sin_rom_used[116] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220789)] Set initial value to sin_rom_used[117] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220790)] Set initial value to sin_rom_used[118] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220791)] Set initial value to sin_rom_used[119] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220792)] Set initial value to sin_rom_used[120] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220793)] Set initial value to sin_rom_used[121] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220794)] Set initial value to sin_rom_used[122] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220795)] Set initial value to sin_rom_used[123] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220796)] Set initial value to sin_rom_used[124] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220797)] Set initial value to sin_rom_used[125] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220798)] Set initial value to sin_rom_used[126] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220799)] Set initial value to sin_rom_used[127] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220800)] Set initial value to sin_rom_used[128] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220801)] Set initial value to sin_rom_used[129] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220802)] Set initial value to sin_rom_used[130] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220803)] Set initial value to sin_rom_used[131] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220804)] Set initial value to sin_rom_used[132] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220805)] Set initial value to sin_rom_used[133] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220806)] Set initial value to sin_rom_used[134] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220807)] Set initial value to sin_rom_used[135] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220808)] Set initial value to sin_rom_used[136] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220809)] Set initial value to sin_rom_used[137] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220810)] Set initial value to sin_rom_used[138] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220811)] Set initial value to sin_rom_used[139] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220812)] Set initial value to sin_rom_used[140] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220813)] Set initial value to sin_rom_used[141] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220814)] Set initial value to sin_rom_used[142] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220815)] Set initial value to sin_rom_used[143] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220816)] Set initial value to sin_rom_used[144] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220817)] Set initial value to sin_rom_used[145] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220818)] Set initial value to sin_rom_used[146] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220819)] Set initial value to sin_rom_used[147] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220820)] Set initial value to sin_rom_used[148] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220821)] Set initial value to sin_rom_used[149] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220822)] Set initial value to sin_rom_used[150] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220823)] Set initial value to sin_rom_used[151] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220824)] Set initial value to sin_rom_used[152] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220825)] Set initial value to sin_rom_used[153] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220826)] Set initial value to sin_rom_used[154] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220827)] Set initial value to sin_rom_used[155] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220828)] Set initial value to sin_rom_used[156] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220829)] Set initial value to sin_rom_used[157] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220830)] Set initial value to sin_rom_used[158] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220831)] Set initial value to sin_rom_used[159] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220832)] Set initial value to sin_rom_used[160] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220833)] Set initial value to sin_rom_used[161] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220834)] Set initial value to sin_rom_used[162] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220835)] Set initial value to sin_rom_used[163] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220836)] Set initial value to sin_rom_used[164] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220837)] Set initial value to sin_rom_used[165] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220838)] Set initial value to sin_rom_used[166] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220839)] Set initial value to sin_rom_used[167] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220840)] Set initial value to sin_rom_used[168] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220841)] Set initial value to sin_rom_used[169] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220842)] Set initial value to sin_rom_used[170] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220843)] Set initial value to sin_rom_used[171] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220844)] Set initial value to sin_rom_used[172] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220845)] Set initial value to sin_rom_used[173] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220846)] Set initial value to sin_rom_used[174] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220847)] Set initial value to sin_rom_used[175] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220848)] Set initial value to sin_rom_used[176] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220849)] Set initial value to sin_rom_used[177] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220850)] Set initial value to sin_rom_used[178] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220851)] Set initial value to sin_rom_used[179] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220852)] Set initial value to sin_rom_used[180] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220853)] Set initial value to sin_rom_used[181] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220854)] Set initial value to sin_rom_used[182] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220855)] Set initial value to sin_rom_used[183] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220856)] Set initial value to sin_rom_used[184] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220857)] Set initial value to sin_rom_used[185] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220858)] Set initial value to sin_rom_used[186] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220859)] Set initial value to sin_rom_used[187] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220860)] Set initial value to sin_rom_used[188] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220861)] Set initial value to sin_rom_used[189] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220862)] Set initial value to sin_rom_used[190] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220863)] Set initial value to sin_rom_used[191] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220864)] Set initial value to sin_rom_used[192] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220865)] Set initial value to sin_rom_used[193] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220866)] Set initial value to sin_rom_used[194] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220867)] Set initial value to sin_rom_used[195] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220868)] Set initial value to sin_rom_used[196] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220869)] Set initial value to sin_rom_used[197] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220870)] Set initial value to sin_rom_used[198] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220871)] Set initial value to sin_rom_used[199] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220872)] Set initial value to sin_rom_used[200] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220873)] Set initial value to sin_rom_used[201] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220874)] Set initial value to sin_rom_used[202] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220875)] Set initial value to sin_rom_used[203] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220876)] Set initial value to sin_rom_used[204] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220877)] Set initial value to sin_rom_used[205] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220878)] Set initial value to sin_rom_used[206] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220879)] Set initial value to sin_rom_used[207] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220880)] Set initial value to sin_rom_used[208] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220881)] Set initial value to sin_rom_used[209] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220882)] Set initial value to sin_rom_used[210] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220883)] Set initial value to sin_rom_used[211] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220884)] Set initial value to sin_rom_used[212] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220885)] Set initial value to sin_rom_used[213] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220886)] Set initial value to sin_rom_used[214] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220887)] Set initial value to sin_rom_used[215] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220888)] Set initial value to sin_rom_used[216] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220889)] Set initial value to sin_rom_used[217] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220890)] Set initial value to sin_rom_used[218] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220891)] Set initial value to sin_rom_used[219] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220892)] Set initial value to sin_rom_used[220] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220893)] Set initial value to sin_rom_used[221] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220894)] Set initial value to sin_rom_used[222] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220895)] Set initial value to sin_rom_used[223] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220896)] Set initial value to sin_rom_used[224] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220897)] Set initial value to sin_rom_used[225] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220898)] Set initial value to sin_rom_used[226] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220899)] Set initial value to sin_rom_used[227] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220900)] Set initial value to sin_rom_used[228] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220901)] Set initial value to sin_rom_used[229] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220902)] Set initial value to sin_rom_used[230] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220903)] Set initial value to sin_rom_used[231] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220904)] Set initial value to sin_rom_used[232] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220905)] Set initial value to sin_rom_used[233] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220906)] Set initial value to sin_rom_used[234] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220907)] Set initial value to sin_rom_used[235] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220908)] Set initial value to sin_rom_used[236] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220909)] Set initial value to sin_rom_used[237] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220910)] Set initial value to sin_rom_used[238] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220911)] Set initial value to sin_rom_used[239] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220912)] Set initial value to sin_rom_used[240] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220913)] Set initial value to sin_rom_used[241] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220914)] Set initial value to sin_rom_used[242] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220915)] Set initial value to sin_rom_used[243] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220916)] Set initial value to sin_rom_used[244] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220917)] Set initial value to sin_rom_used[245] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220918)] Set initial value to sin_rom_used[246] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220919)] Set initial value to sin_rom_used[247] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220920)] Set initial value to sin_rom_used[248] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220921)] Set initial value to sin_rom_used[249] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220922)] Set initial value to sin_rom_used[250] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220923)] Set initial value to sin_rom_used[251] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220924)] Set initial value to sin_rom_used[252] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220925)] Set initial value to sin_rom_used[253] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220926)] Set initial value to sin_rom_used[254] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220927)] Set initial value to sin_rom_used[255] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220928)] Set initial value to sin_rom_used[256] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220929)] Set initial value to sin_rom_used[257] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220930)] Set initial value to sin_rom_used[258] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220931)] Set initial value to sin_rom_used[259] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220932)] Set initial value to sin_rom_used[260] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220933)] Set initial value to sin_rom_used[261] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220934)] Set initial value to sin_rom_used[262] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220935)] Set initial value to sin_rom_used[263] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220936)] Set initial value to sin_rom_used[264] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220937)] Set initial value to sin_rom_used[265] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220938)] Set initial value to sin_rom_used[266] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220939)] Set initial value to sin_rom_used[267] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220940)] Set initial value to sin_rom_used[268] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220941)] Set initial value to sin_rom_used[269] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220942)] Set initial value to sin_rom_used[270] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220943)] Set initial value to sin_rom_used[271] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220944)] Set initial value to sin_rom_used[272] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220945)] Set initial value to sin_rom_used[273] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220946)] Set initial value to sin_rom_used[274] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220947)] Set initial value to sin_rom_used[275] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220948)] Set initial value to sin_rom_used[276] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220949)] Set initial value to sin_rom_used[277] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220950)] Set initial value to sin_rom_used[278] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220951)] Set initial value to sin_rom_used[279] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220952)] Set initial value to sin_rom_used[280] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220953)] Set initial value to sin_rom_used[281] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220954)] Set initial value to sin_rom_used[282] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220955)] Set initial value to sin_rom_used[283] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220956)] Set initial value to sin_rom_used[284] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220957)] Set initial value to sin_rom_used[285] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220958)] Set initial value to sin_rom_used[286] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220959)] Set initial value to sin_rom_used[287] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220960)] Set initial value to sin_rom_used[288] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220961)] Set initial value to sin_rom_used[289] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220962)] Set initial value to sin_rom_used[290] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220963)] Set initial value to sin_rom_used[291] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220964)] Set initial value to sin_rom_used[292] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220965)] Set initial value to sin_rom_used[293] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220966)] Set initial value to sin_rom_used[294] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220967)] Set initial value to sin_rom_used[295] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220968)] Set initial value to sin_rom_used[296] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220969)] Set initial value to sin_rom_used[297] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220970)] Set initial value to sin_rom_used[298] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220971)] Set initial value to sin_rom_used[299] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220972)] Set initial value to sin_rom_used[300] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220973)] Set initial value to sin_rom_used[301] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220974)] Set initial value to sin_rom_used[302] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220975)] Set initial value to sin_rom_used[303] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220976)] Set initial value to sin_rom_used[304] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220977)] Set initial value to sin_rom_used[305] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220978)] Set initial value to sin_rom_used[306] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220979)] Set initial value to sin_rom_used[307] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220980)] Set initial value to sin_rom_used[308] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220981)] Set initial value to sin_rom_used[309] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220982)] Set initial value to sin_rom_used[310] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220983)] Set initial value to sin_rom_used[311] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220984)] Set initial value to sin_rom_used[312] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220985)] Set initial value to sin_rom_used[313] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220986)] Set initial value to sin_rom_used[314] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220987)] Set initial value to sin_rom_used[315] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220988)] Set initial value to sin_rom_used[316] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220989)] Set initial value to sin_rom_used[317] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220990)] Set initial value to sin_rom_used[318] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220991)] Set initial value to sin_rom_used[319] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220992)] Set initial value to sin_rom_used[320] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220993)] Set initial value to sin_rom_used[321] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220994)] Set initial value to sin_rom_used[322] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220995)] Set initial value to sin_rom_used[323] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220996)] Set initial value to sin_rom_used[324] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220997)] Set initial value to sin_rom_used[325] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220998)] Set initial value to sin_rom_used[326] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 220999)] Set initial value to sin_rom_used[327] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221000)] Set initial value to sin_rom_used[328] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221001)] Set initial value to sin_rom_used[329] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221002)] Set initial value to sin_rom_used[330] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221003)] Set initial value to sin_rom_used[331] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221004)] Set initial value to sin_rom_used[332] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221005)] Set initial value to sin_rom_used[333] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221006)] Set initial value to sin_rom_used[334] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221007)] Set initial value to sin_rom_used[335] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221008)] Set initial value to sin_rom_used[336] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221009)] Set initial value to sin_rom_used[337] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221010)] Set initial value to sin_rom_used[338] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221011)] Set initial value to sin_rom_used[339] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221012)] Set initial value to sin_rom_used[340] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221013)] Set initial value to sin_rom_used[341] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221014)] Set initial value to sin_rom_used[342] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221015)] Set initial value to sin_rom_used[343] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221016)] Set initial value to sin_rom_used[344] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221017)] Set initial value to sin_rom_used[345] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221018)] Set initial value to sin_rom_used[346] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221019)] Set initial value to sin_rom_used[347] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221020)] Set initial value to sin_rom_used[348] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221021)] Set initial value to sin_rom_used[349] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221022)] Set initial value to sin_rom_used[350] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221023)] Set initial value to sin_rom_used[351] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221024)] Set initial value to sin_rom_used[352] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221025)] Set initial value to sin_rom_used[353] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221026)] Set initial value to sin_rom_used[354] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221027)] Set initial value to sin_rom_used[355] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221028)] Set initial value to sin_rom_used[356] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221029)] Set initial value to sin_rom_used[357] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221030)] Set initial value to sin_rom_used[358] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221031)] Set initial value to sin_rom_used[359] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221032)] Set initial value to sin_rom_used[360] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221033)] Set initial value to sin_rom_used[361] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221034)] Set initial value to sin_rom_used[362] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221035)] Set initial value to sin_rom_used[363] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221036)] Set initial value to sin_rom_used[364] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221037)] Set initial value to sin_rom_used[365] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221038)] Set initial value to sin_rom_used[366] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221039)] Set initial value to sin_rom_used[367] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221040)] Set initial value to sin_rom_used[368] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221041)] Set initial value to sin_rom_used[369] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221042)] Set initial value to sin_rom_used[370] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221043)] Set initial value to sin_rom_used[371] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221044)] Set initial value to sin_rom_used[372] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221045)] Set initial value to sin_rom_used[373] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221046)] Set initial value to sin_rom_used[374] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221047)] Set initial value to sin_rom_used[375] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221048)] Set initial value to sin_rom_used[376] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221049)] Set initial value to sin_rom_used[377] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221050)] Set initial value to sin_rom_used[378] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221051)] Set initial value to sin_rom_used[379] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221052)] Set initial value to sin_rom_used[380] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221053)] Set initial value to sin_rom_used[381] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221054)] Set initial value to sin_rom_used[382] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221055)] Set initial value to sin_rom_used[383] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221056)] Set initial value to sin_rom_used[384] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221057)] Set initial value to sin_rom_used[385] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221058)] Set initial value to sin_rom_used[386] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221059)] Set initial value to sin_rom_used[387] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221060)] Set initial value to sin_rom_used[388] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221061)] Set initial value to sin_rom_used[389] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221062)] Set initial value to sin_rom_used[390] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221063)] Set initial value to sin_rom_used[391] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221064)] Set initial value to sin_rom_used[392] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221065)] Set initial value to sin_rom_used[393] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221066)] Set initial value to sin_rom_used[394] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221067)] Set initial value to sin_rom_used[395] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221068)] Set initial value to sin_rom_used[396] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221069)] Set initial value to sin_rom_used[397] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221070)] Set initial value to sin_rom_used[398] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221071)] Set initial value to sin_rom_used[399] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221072)] Set initial value to sin_rom_used[400] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221073)] Set initial value to sin_rom_used[401] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221074)] Set initial value to sin_rom_used[402] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221075)] Set initial value to sin_rom_used[403] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221076)] Set initial value to sin_rom_used[404] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221077)] Set initial value to sin_rom_used[405] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221078)] Set initial value to sin_rom_used[406] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221079)] Set initial value to sin_rom_used[407] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221080)] Set initial value to sin_rom_used[408] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221081)] Set initial value to sin_rom_used[409] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221082)] Set initial value to sin_rom_used[410] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221083)] Set initial value to sin_rom_used[411] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221084)] Set initial value to sin_rom_used[412] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221085)] Set initial value to sin_rom_used[413] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221086)] Set initial value to sin_rom_used[414] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221087)] Set initial value to sin_rom_used[415] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221088)] Set initial value to sin_rom_used[416] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221089)] Set initial value to sin_rom_used[417] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221090)] Set initial value to sin_rom_used[418] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221091)] Set initial value to sin_rom_used[419] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221092)] Set initial value to sin_rom_used[420] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221093)] Set initial value to sin_rom_used[421] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221094)] Set initial value to sin_rom_used[422] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221095)] Set initial value to sin_rom_used[423] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221096)] Set initial value to sin_rom_used[424] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221097)] Set initial value to sin_rom_used[425] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221098)] Set initial value to sin_rom_used[426] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221099)] Set initial value to sin_rom_used[427] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221100)] Set initial value to sin_rom_used[428] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221101)] Set initial value to sin_rom_used[429] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221102)] Set initial value to sin_rom_used[430] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221103)] Set initial value to sin_rom_used[431] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221104)] Set initial value to sin_rom_used[432] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221105)] Set initial value to sin_rom_used[433] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221106)] Set initial value to sin_rom_used[434] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221107)] Set initial value to sin_rom_used[435] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221108)] Set initial value to sin_rom_used[436] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221109)] Set initial value to sin_rom_used[437] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221110)] Set initial value to sin_rom_used[438] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221111)] Set initial value to sin_rom_used[439] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221112)] Set initial value to sin_rom_used[440] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221113)] Set initial value to sin_rom_used[441] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221114)] Set initial value to sin_rom_used[442] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221115)] Set initial value to sin_rom_used[443] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221116)] Set initial value to sin_rom_used[444] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221117)] Set initial value to sin_rom_used[445] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221118)] Set initial value to sin_rom_used[446] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221119)] Set initial value to sin_rom_used[447] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221120)] Set initial value to sin_rom_used[448] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221121)] Set initial value to sin_rom_used[449] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221122)] Set initial value to sin_rom_used[450] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221123)] Set initial value to sin_rom_used[451] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221124)] Set initial value to sin_rom_used[452] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221125)] Set initial value to sin_rom_used[453] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221126)] Set initial value to sin_rom_used[454] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221127)] Set initial value to sin_rom_used[455] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221128)] Set initial value to sin_rom_used[456] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221129)] Set initial value to sin_rom_used[457] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221130)] Set initial value to sin_rom_used[458] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221131)] Set initial value to sin_rom_used[459] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221132)] Set initial value to sin_rom_used[460] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221133)] Set initial value to sin_rom_used[461] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221134)] Set initial value to sin_rom_used[462] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221135)] Set initial value to sin_rom_used[463] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221136)] Set initial value to sin_rom_used[464] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221137)] Set initial value to sin_rom_used[465] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221138)] Set initial value to sin_rom_used[466] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221139)] Set initial value to sin_rom_used[467] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221140)] Set initial value to sin_rom_used[468] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221141)] Set initial value to sin_rom_used[469] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221142)] Set initial value to sin_rom_used[470] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221143)] Set initial value to sin_rom_used[471] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221144)] Set initial value to sin_rom_used[472] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221145)] Set initial value to sin_rom_used[473] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221146)] Set initial value to sin_rom_used[474] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221147)] Set initial value to sin_rom_used[475] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221148)] Set initial value to sin_rom_used[476] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221149)] Set initial value to sin_rom_used[477] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221150)] Set initial value to sin_rom_used[478] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221151)] Set initial value to sin_rom_used[479] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221152)] Set initial value to sin_rom_used[480] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221153)] Set initial value to sin_rom_used[481] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221154)] Set initial value to sin_rom_used[482] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221155)] Set initial value to sin_rom_used[483] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221156)] Set initial value to sin_rom_used[484] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221157)] Set initial value to sin_rom_used[485] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221158)] Set initial value to sin_rom_used[486] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221159)] Set initial value to sin_rom_used[487] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221160)] Set initial value to sin_rom_used[488] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221161)] Set initial value to sin_rom_used[489] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221162)] Set initial value to sin_rom_used[490] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221163)] Set initial value to sin_rom_used[491] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221164)] Set initial value to sin_rom_used[492] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221165)] Set initial value to sin_rom_used[493] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221166)] Set initial value to sin_rom_used[494] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221167)] Set initial value to sin_rom_used[495] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221168)] Set initial value to sin_rom_used[496] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221169)] Set initial value to sin_rom_used[497] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221170)] Set initial value to sin_rom_used[498] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221171)] Set initial value to sin_rom_used[499] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221172)] Set initial value to sin_rom_used[500] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221173)] Set initial value to sin_rom_used[501] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221174)] Set initial value to sin_rom_used[502] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221175)] Set initial value to sin_rom_used[503] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221176)] Set initial value to sin_rom_used[504] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221177)] Set initial value to sin_rom_used[505] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221178)] Set initial value to sin_rom_used[506] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221179)] Set initial value to sin_rom_used[507] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221180)] Set initial value to sin_rom_used[508] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221181)] Set initial value to sin_rom_used[509] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221182)] Set initial value to sin_rom_used[510] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221183)] Set initial value to sin_rom_used[511] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222407)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17298)] Elaborating instance u_comp_mult</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Elaborating module ipsxb_fft_comp_mult_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult} parameter value:
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10771)] Elaborating instance u_comp_mult_t3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Elaborating module ipsxb_fft_comp_mult_t3_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3} parameter value:
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9240)] Elaborating instance u_sreg_dly1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly1} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9290)] Elaborating instance u_sreg_dly2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000100010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9320)] Elaborating instance u_3mult_1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000001
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9349)] Elaborating instance u_3mult_1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9383)] Elaborating instance u_3mult_3_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9412)] Elaborating instance u_3mult_3_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9460)] Elaborating instance u_3mult_2_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9489)] Elaborating instance u_3mult_2_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17320)] Elaborating instance u_fft_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Elaborating module ipsxb_fft_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000101011
    OUTPUT_WIDTH = 32'b00000000000000000000000000011100
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11059)] Elaborating instance u_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000101011
    OUTPUT_WIDTH = 32'b00000000000000000000000000011100
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18413)] Elaborating instance u_rouning_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000101011
    B_WIDTH = 32'b00000000000000000000000000010000
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000101011
    B_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18426)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11071)] Elaborating instance u_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000101011
    OUTPUT_WIDTH = 32'b00000000000000000000000000011100
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15807)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001001
    WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000001001
    DATA_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000001001
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000011100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15818)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001001
    WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15832)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000011100
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000011100
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000011100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18176)] Elaborating instance u_sdpram0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Elaborating module ipsxb_fft_sdpram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/u_sdpram0} parameter value:
    TYPE = 32'b00000000000000000000000000000001
    LATENCY = 32'b00000000000000000000000000000010
    ADDR_W = 32'b00000000000000000000000000001010
    DATA_W = 32'b00000000000000000000000000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18605)] Elaborating instance u_drm_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11185)] Elaborating module ipsxb_fft_drm_sdpram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram} parameter value:
    ADDR_W = 32'b00000000000000000000000000001010
    DATA_W = 32'b00000000000000000000000000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11208)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18192)] Elaborating instance u_sdpram1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Elaborating module ipsxb_fft_sdpram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/u_sdpram1} parameter value:
    TYPE = 32'b00000000000000000000000000000001
    LATENCY = 32'b00000000000000000000000000000010
    ADDR_W = 32'b00000000000000000000000000001010
    DATA_W = 32'b00000000000000000000000000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/fft.v(line number: 240)] Elaborating instance u_output_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19723)] Elaborating module ipsxe_fft_output_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_process/u_fft_top/u_fft/u_output_ctrl} parameter value:
    LOGS_FFT_LEN = 32'b00000000000000000000000000001011
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    SCALE_MODE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/fft_top.v(line number: 38)] Width mismatch between port i_axi4s_cfg_tdata and signal bound to it for instantiated module fft</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fft_process.v(line number: 47)] Elaborating instance u_square</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/square.v(line number: 1)] Elaborating module square</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 165)] Elaborating instance u_fft_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/fft_fifo.v(line number: 16)] Elaborating module fft_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/fft_fifo.v(line number: 148)] Elaborating instance U_ipml_fifo_fft_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_v1_9_fft_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_9_fft_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_v1_9_fft_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_9_fft_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 675)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 676)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 677)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[8] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[9] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[10] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[11] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[12] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[13] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[14] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[15] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[16] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[17] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[26] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[27] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[28] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[29] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[30] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[31] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[32] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[33] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[34] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[35] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[44] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[45] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[46] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[47] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[48] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[49] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[50] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[51] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[52] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[53] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[62] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[63] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[64] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[65] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[66] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[67] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[68] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[69] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[70] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[71] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[80] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[81] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[82] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[83] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[84] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[85] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[86] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[87] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[88] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[89] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[98] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[99] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[100] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[101] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[102] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[103] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[104] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[105] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[106] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[107] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[116] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[117] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[118] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[119] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[120] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[121] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[122] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[123] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[124] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[125] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[134] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[135] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[136] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[137] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[138] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[139] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[140] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[141] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[142] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 766)] Net DA_bus[143] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[8] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[9] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[10] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[11] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[12] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[13] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[14] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[15] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[16] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[17] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[26] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[27] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[28] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[29] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[30] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[31] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[32] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[33] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[34] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[35] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[44] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[45] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[46] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[47] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[48] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[49] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[50] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[51] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[52] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[53] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[62] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[63] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[64] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[65] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[66] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[67] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[68] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[69] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[70] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[71] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[80] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[81] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[82] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[83] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[84] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[85] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[86] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[87] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[88] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[89] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[98] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[99] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[100] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[101] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[102] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[103] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[104] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[105] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[106] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[107] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[116] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[117] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[118] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[119] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[120] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[121] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[122] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[123] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[124] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[125] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[134] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[135] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[136] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[137] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[138] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[139] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[140] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[141] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[142] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_sdpram_v1_9_fft_fifo.v(line number: 767)] Net DB_bus[143] in ipml_sdpram_v1_9_fft_fifo(original module ipml_sdpram_v1_9_fft_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_v1_9_fft_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_fft_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_fifo/rtl/ipml_fifo_ctrl_v1_4_fft_fifo.v(line number: 322)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 185)] Elaborating instance u_sqrt</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 1)] Elaborating module sqrt</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_sqrt} parameter value:
    DW = 32'b00000000000000000000000001000000</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 59)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 182)] Width mismatch between port sqrt_o and signal bound to it for instantiated module sqrt</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 198)] Elaborating instance u_edge_spy</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/edge_spy.v(line number: 1)] Elaborating module edge_spy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 257)] Elaborating instance ram_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/thd_ram.v(line number: 16)] Elaborating module thd_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/thd_ram.v(line number: 157)] Elaborating instance U_ipml_sdpram_thd_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 18)] Elaborating module ipml_sdpram_v1_8_thd_ram</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/ram_0/U_ipml_sdpram_thd_ram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 679)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 680)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 681)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[9] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[10] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[11] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[12] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[13] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[14] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[15] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[16] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[27] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[28] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[29] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[30] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[31] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[32] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[33] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[34] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[45] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[46] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[47] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[48] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[49] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[50] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[51] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[52] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[63] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[64] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[65] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[66] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[67] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[68] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[69] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[70] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[9] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[10] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[11] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[12] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[13] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[14] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[15] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[16] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[27] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[28] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[29] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[30] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[31] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[32] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[33] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[34] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[45] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[46] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[47] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[48] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[49] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[50] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[51] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[52] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[63] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[64] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[65] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[66] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[67] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[68] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[69] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[70] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/thd_ram/rtl/ipml_sdpram_v1_8_thd_ram.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_8_thd_ram(original module ipml_sdpram_v1_8_thd_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 269)] Elaborating instance ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.v(line number: 16)] Elaborating module fft_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.v(line number: 157)] Elaborating instance U_ipml_sdpram_fft_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 18)] Elaborating module ipml_sdpram_v1_8_fft_ram</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/ram_1/U_ipml_sdpram_fft_ram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 483)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 484)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 485)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 679)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 680)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 681)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[9] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[10] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[11] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[12] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[13] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[14] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[15] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[16] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[27] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[28] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[29] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[30] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[31] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[32] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[33] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[34] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[45] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[46] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[47] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[48] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[49] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[50] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[51] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[52] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[63] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[64] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[65] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[66] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[67] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[68] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[69] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[70] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[9] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[10] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[11] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[12] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[13] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[14] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[15] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[16] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[27] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[28] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[29] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[30] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[31] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[32] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[33] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[34] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[45] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[46] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[47] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[48] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[49] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[50] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[51] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[52] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[63] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[64] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[65] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[66] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[67] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[68] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[69] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[70] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/rtl/ipml_sdpram_v1_8_fft_ram.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_8_fft_ram(original module ipml_sdpram_v1_8_fft_ram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 269)] Width mismatch between port rd_addr and signal bound to it for instantiated module fft_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 281)] Elaborating instance ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft_ram/fft_ram.v(line number: 16)] Elaborating module fft_ram</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 281)] Width mismatch between port rd_addr and signal bound to it for instantiated module fft_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 293)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/wav_display.v(line number: 308)] Elaborating instance u_thd</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/THD.v(line number: 1)] Elaborating module thd</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_thd} parameter value:
    DIFF = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/THD.v(line number: 145)] Elaborating instance u_sqrt</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 1)] Elaborating module sqrt</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/wav_display_1/u_thd/u_sqrt} parameter value:
    DW = 32'b00000000000000000000000000100000</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 59)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 139)] Elaborating instance char_display_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_0} parameter value:
    X_START = 32'b00000000000000000000000011110000
    Y_START = 32'b00000000000000000000000111100000
    X_NUM = 32'b00000000000000000000000000001010
    Y_NUM = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 102)] Elaborating instance U_ipml_rom_rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v(line number: 18)] Elaborating module ipml_rom_v1_7_rom_char</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_0/u_1/U_ipml_rom_rom_char} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v(line number: 69)] Elaborating instance U_ipml_spram_rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 17)] Elaborating module ipml_spram_v1_7_rom_char</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_0/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 266)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 568)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[2] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[3] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[4] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[5] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[6] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[7] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[9] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[10] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[11] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[12] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[13] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[14] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[15] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[16] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[20] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[21] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[22] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[23] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[24] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[25] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[27] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[28] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[29] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[30] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[31] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[32] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[33] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[34] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[38] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[39] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[40] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[41] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[42] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[43] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[44] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[45] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[46] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[47] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[48] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[49] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[50] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[51] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[52] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[53] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[56] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[57] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[58] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[59] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[60] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[61] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[62] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[63] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[64] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[65] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[66] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[67] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[68] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[69] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[70] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[71] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[74] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[75] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[76] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[77] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[78] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[79] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[80] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[81] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[82] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[83] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[84] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[85] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[86] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[87] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[88] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[89] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[92] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[93] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[94] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[95] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[96] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[97] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[98] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[99] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[100] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[101] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[102] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[103] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[104] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[105] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[106] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[107] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[110] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[111] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[112] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[113] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[114] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[115] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[116] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[117] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[118] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[119] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[120] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[121] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[122] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[123] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[124] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[125] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[128] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[129] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[130] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[131] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[132] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[133] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[134] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[135] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[136] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[137] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[138] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[139] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[140] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[141] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[142] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 427)] Net DA_bus[143] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[2] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[3] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[4] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[5] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[6] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[7] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[9] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[10] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[11] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[12] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[13] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[14] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[15] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[16] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[20] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[21] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[22] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[23] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[24] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[25] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[27] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[28] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[29] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[30] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[31] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[32] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[33] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[34] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[38] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[39] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[40] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[41] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[42] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[43] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[44] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[45] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[46] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[47] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[48] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[49] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[50] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[51] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[52] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[53] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[56] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[57] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[58] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[59] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[60] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[61] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[62] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[63] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[64] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[65] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[66] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[67] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[68] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[69] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[70] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[71] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[74] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[75] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[76] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[77] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[78] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[79] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[80] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[81] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[82] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[83] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[84] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[85] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[86] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[87] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[88] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[89] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[92] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[93] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[94] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[95] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[96] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[97] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[98] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[99] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[100] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[101] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[102] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[103] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[104] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[105] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[106] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[107] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[110] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[111] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[112] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[113] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[114] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[115] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[116] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[117] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[118] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[119] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[120] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[121] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[122] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[123] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[124] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[125] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[128] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[129] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[130] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[131] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[132] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[133] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[134] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[135] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[136] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[137] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[138] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[139] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[140] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[141] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[142] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_spram_v1_7_rom_char.v(line number: 428)] Net DB_bus[143] in ipml_spram_v1_7_rom_char(original module ipml_spram_v1_7_rom_char) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v(line number: 69)] Give initial value 0 for the no drive pin wr_data in module instance ad_da_hdmi_top/char_display_0/u_1/U_ipml_rom_rom_char.U_ipml_spram_rom_char</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rtl/ipml_rom_v1_7_rom_char.v(line number: 69)] Give initial value 0 for the no drive pin wr_byte_en in module instance ad_da_hdmi_top/char_display_0/u_1/U_ipml_rom_rom_char.U_ipml_spram_rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 169)] Elaborating instance meter_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 3)] Elaborating module meter</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/meter_0} parameter value:
    CNT_MAX = 32'b00000010111110101111000010000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 15)] Elaborating instance pll_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 18)] Elaborating module meter_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 228)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 115)] Net clkfb in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 118)] Net pfden in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 119)] Net clkout0_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 120)] Net clkout0_2pad_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 121)] Net clkout1_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 122)] Net clkout2_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 123)] Net clkout3_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 124)] Net clkout4_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 125)] Net clkout5_gate in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 126)] Net dyn_idiv in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 127)] Net dyn_odiv0 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 128)] Net dyn_odiv1 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 129)] Net dyn_odiv2 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 130)] Net dyn_odiv3 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 131)] Net dyn_odiv4 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 132)] Net dyn_fdiv in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 133)] Net dyn_duty0 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 134)] Net dyn_duty1 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 135)] Net dyn_duty2 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 136)] Net dyn_duty3 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/meter_pll/meter_pll.v(line number: 137)] Net dyn_duty4 in meter_pll(original module meter_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 116)] Elaborating instance u_div64</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/div64.v(line number: 1)] Elaborating module div64</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 116)] Width mismatch between port iDivisor and signal bound to it for instantiated module div64</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 133)] Elaborating instance u_sqrt</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 1)] Elaborating module sqrt</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/meter_0/u_sqrt} parameter value:
    DW = 32'b00000000000000000000000001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/meter.v(line number: 146)] Elaborating instance u_edge_spy</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/edge_spy.v(line number: 1)] Elaborating module edge_spy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 188)] Elaborating instance char_display_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_1} parameter value:
    X_START = 32'b00000000000000000000000000000101
    Y_START = 32'b00000000000000000000001000110000
    X_NUM = 32'b00000000000000000000000000010100
    Y_NUM = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 212)] Elaborating instance char_display_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_2} parameter value:
    X_START = 32'b00000000000000000000000111010000
    Y_START = 32'b00000000000000000000001000001000
    X_NUM = 32'b00000000000000000000000001000110
    Y_NUM = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 228)] Elaborating instance uart_drive_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v(line number: 4)] Elaborating module uart_drive</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v(line number: 24)] Elaborating instance uart_test</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 1)] Elaborating module uart_test</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/uart_drive_1/uart_test} parameter value:
    CLK_FRE = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 82)] Elaborating instance uart_tx_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_tx.v(line number: 1)] Elaborating module uart_tx</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/uart_drive_1/uart_test/uart_tx_inst} parameter value:
    CLK_FRE = 32'b00000000000000000000000000110010
    BAUD_RATE = 32'b00000000000000011100001000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v(line number: 32)] Elaborating instance fsm</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/fsm.v(line number: 3)] Elaborating module fsm</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_drive.v(line number: 57)] Elaborating instance wnr_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/wnr_fifo.v(line number: 16)] Elaborating module wnr_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/wnr_fifo.v(line number: 154)] Elaborating instance U_ipml_fifo_wnr_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_v1_9_wnr_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_9_wnr_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_v1_9_wnr_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_9_wnr_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 482)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 482)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 675)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 676)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 677)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 678)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 678)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 766)] Net DA_bus[8] in ipml_sdpram_v1_9_wnr_fifo(original module ipml_sdpram_v1_9_wnr_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 766)] Net DA_bus[17] in ipml_sdpram_v1_9_wnr_fifo(original module ipml_sdpram_v1_9_wnr_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 767)] Net DB_bus[8] in ipml_sdpram_v1_9_wnr_fifo(original module ipml_sdpram_v1_9_wnr_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_sdpram_v1_9_wnr_fifo.v(line number: 767)] Net DB_bus[17] in ipml_sdpram_v1_9_wnr_fifo(original module ipml_sdpram_v1_9_wnr_fifo) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_v1_9_wnr_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_wnr_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/wnr_fifo/rtl/ipml_fifo_ctrl_v1_4_wnr_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 245)] Elaborating instance char_display_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_3} parameter value:
    X_START = 32'b00000000000000000000000110100100
    Y_START = 32'b00000000000000000000000000000000
    X_NUM = 32'b00000000000000000000000000000011
    Y_NUM = 32'b00000000000000000000000000001101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 269)] Elaborating instance char_display_4</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_4} parameter value:
    X_START = 32'b00000000000000000000000110100100
    Y_START = 32'b00000000000000000000001000110101
    X_NUM = 32'b00000000000000000000000000000011
    Y_NUM = 32'b00000000000000000000000000001101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 288)] Elaborating instance char_display_5</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 1)] Elaborating module char_display</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/char_display_5} parameter value:
    X_START = 32'b00000000000000000000000000000101
    Y_START = 32'b00000000000000000000000000000101
    X_NUM = 32'b00000000000000000000000000010100
    Y_NUM = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 139)] Elaborating instance timing_gen_xy_m0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/timing_gen_xy.v(line number: 1)] Elaborating module timing_gen_xy</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/char_display.v(line number: 154)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/rom_char/rom_char.v(line number: 16)] Elaborating module rom_char</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 344)] Elaborating instance voltage_threshold</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v(line number: 1)] Elaborating module threshold</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/voltage_threshold} parameter value:
    max_base = 32'b00000000000000000111111111111111
    min_base = 32'b00000000000000000000000000000000
    step = 32'b00000000000000000000101101010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v(line number: 23)] Elaborating instance u_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v(line number: 1)] Elaborating module key_filter</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/voltage_threshold/u_1} parameter value:
    CNT_MAX = 32'b00000000000011110100001000111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/threshold.v(line number: 35)] Elaborating instance u_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v(line number: 1)] Elaborating module key_filter</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/voltage_threshold/u_2} parameter value:
    CNT_MAX = 32'b00000000000011110100001000111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 354)] Elaborating instance receive</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/interface.v(line number: 1)] Elaborating module receive</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/interface.v(line number: 14)] Elaborating instance u_serial_port_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/serial_port_rx.v(line number: 1)] Elaborating module serial_port_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 369)] Elaborating instance u_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/key_filter.v(line number: 1)] Elaborating module key_filter</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u_0} parameter value:
    CNT_MAX = 32'b00000000000011110100001000111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 388)] Elaborating instance yibiao_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v(line number: 1)] Elaborating module yibiao_1</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/yibiao_1} parameter value:
    DATA_MEDIAN = 32'b00000000000000000111111111111111
    HYSTERESIS = 32'b00000000000000000000000000001111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 413)] Elaborating instance u1_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u1_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000011
    MAX_NUM = 32'b00000000000000000000000000000001
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 423)] Elaborating instance u2_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u2_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000111
    MAX_NUM = 32'b00000000000000000000000000000010
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 433)] Elaborating instance u3_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u3_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    MAX_NUM = 32'b00000000000000000000000000001000
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 443)] Elaborating instance u4_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u4_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000111
    MAX_NUM = 32'b00000000000000000000000000000010
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 453)] Elaborating instance u5_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u5_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000100
    MAX_NUM = 32'b00000000000000000000000000000001
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 463)] Elaborating instance u6_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u6_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000001000
    MAX_NUM = 32'b00000000000000000000000000000011
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 473)] Elaborating instance u7_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u7_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000011
    MAX_NUM = 32'b00000000000000000000000000000001
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 483)] Elaborating instance u8_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u8_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000111
    MAX_NUM = 32'b00000000000000000000000000000010
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 493)] Elaborating instance u9_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u9_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    MAX_NUM = 32'b00000000000000000000000000001000
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 503)] Elaborating instance u10_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u10_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000011
    MAX_NUM = 32'b00000000000000000000000000000001
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 513)] Elaborating instance u11_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u11_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000111
    MAX_NUM = 32'b00000000000000000000000000000010
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 523)] Elaborating instance u12_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u12_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    MAX_NUM = 32'b00000000000000000000000000001000
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 533)] Elaborating instance u13_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u13_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000111
    MAX_NUM = 32'b00000000000000000000000000000010
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 543)] Elaborating instance u14_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u14_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000100
    MAX_NUM = 32'b00000000000000000000000000000001
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/ad_da_hdmi_top.v(line number: 553)] Elaborating instance u15_num2str</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/num2str.v(line number: 1)] Elaborating module num2str</data>
        </row>
        <row>
            <data message="4">Module instance {ad_da_hdmi_top/u15_num2str} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
    MAX_NUM = 32'b00000000000000000000000000000011
    LEADING_ZEROS = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v(line number: 11)] Feedback mux created for signal 'peak'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/yibiao_1.v(line number: 18)] Feedback mux created for signal 'peak2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[7] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[6] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[5] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[4] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[3] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[2] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/uart_test.v(line number: 23)] Removed register node uart_drive_1/uart_test/tx_cnt[1] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed inst g_out that is redundant to b_out[7:0].</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 25)] Feedback mux created for signal 'din_reg'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 31)] Feedback mux created for signal 'sqrt_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 33)] Feedback mux created for signal 'rem_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 25)] Feedback mux created for signal 'din_reg'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 31)] Feedback mux created for signal 'sqrt_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/source/source/sqrt.v(line number: 33)] Feedback mux created for signal 'rem_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11212)] Found Ram mem, depth=1024, width=56.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=14.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=1.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=12.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=10.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=32, width=11.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=4.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=28.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM c_state_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[6:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N668 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N631 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N610 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N15 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N21 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N27 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N33 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N84_10 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N74 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N29 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-5FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ad_da_hdmi_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/lilpheonix/Downloads/SpectrumAnalyzer	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>