// Seed: 1311489207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout supply1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'b0;
  logic id_11 = id_3, id_12;
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd4,
    parameter id_4  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire _id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 : 1 'b0 %  -1] id_22 = !id_12;
  wire id_23 = -1;
  assign id_19 = id_15;
  logic [{ "" }  ==  id_4 : id_17] id_24;
  ;
  module_0 modCall_1 (
      id_24,
      id_3,
      id_8,
      id_20,
      id_15,
      id_20,
      id_3,
      id_12,
      id_19,
      id_14
  );
endmodule
