#Build: Synplify Premier F-2012.03, Build 120R, Feb 24 2012
#install: C:\Synopsys\fpga_F201203
#OS: Windows XP 5.1
#Hostname: PCBE13136

#Implementation: syn

$ Start of Compile
#Tue Jun 12 18:55:13 2012

Synopsys HDL Compiler, version comp600rc, Build 017R, built Feb 24 2012
@N|Running in 32-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_32x512.ngc
C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_64x512.ngc
C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\mem_core\blk_mem_circ_buff_v6_4.ngc
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
@W: Z287 |edf2srs -- unable to locate ngc2edif 
@W: Z288 |edf2srs -- NGC/NGO files in project excluded from timing estimation. 
EDIF to SRS Translation Completed
###########################################################]
Synopsys VHDL Compiler, version comp600rc, Build 017R, built Feb 24 2012
@N|Running in 32-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Synopsys\fpga_F201203\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_32x512.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_64x512.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\genram_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gencores_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd"
@W: CD645 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":30:8:30:20|Ignoring undefined library xilinxcorelib
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_ser.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_des.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_arbiter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\mem_core\blk_mem_circ_buff_v6_4.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\tdc_core_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\free_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\incr_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\decr_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\xwb_onewire_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\one_hz_gen.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\wb_addr_decoder.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd"
VHDL syntax check successful!
File C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd changed - recompiling
File C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd changed - recompiling
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
# Tue Jun 12 18:55:15 2012

###########################################################]
Synopsys Verilog Compiler, version comp600rc, Build 017R, built Feb 24 2012
@N|Running in 32-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Synopsys\fpga_F201203\lib\xilinx\unisim_m10i.v"
@I::"C:\Synopsys\fpga_F201203\lib\xilinx\unisim.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\umr_capim.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\scemi_objects.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\scemi_pipes.svh"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\hypermods.v"
@I::"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v"
Verilog syntax check successful!
# Tue Jun 12 18:55:16 2012

###########################################################]
@N: CD720 :"C:\Synopsys\fpga_F201203\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_32x512.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_64x512.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\genram_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gencores_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd"
@W: CD645 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":30:8:30:20|Ignoring undefined library xilinxcorelib
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_ser.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_des.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_arbiter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\mem_core\blk_mem_circ_buff_v6_4.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\tdc_core_pkg.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\free_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\incr_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\decr_counter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\xwb_onewire_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\one_hz_gen.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\wb_addr_decoder.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd"
@I:: "C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd"
VHDL syntax check successful!
File C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd changed - recompiling
File C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd changed - recompiling
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":92:7:92:13|Synthesizing work.top_tdc.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":395:2:395:16|Port wb_stall_o of entity work.wb_onewire_master is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":429:2:429:28|Port wb_stall_o of entity work.wb_i2c_master is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":465:2:465:16|Port wb_stall_o of entity work.wb_onewire_master is unconnected
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":223:9:223:16|Signal irq_code is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":223:19:223:29|Signal core_status is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd":88:7:88:18|Synthesizing work.leds_manager.rtl 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\decr_counter.vhd":63:7:63:18|Synthesizing work.decr_counter.rtl 
Post processing for work.decr_counter.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\free_counter.vhd":62:7:62:18|Synthesizing work.free_counter.rtl 
Post processing for work.free_counter.rtl
Post processing for work.leds_manager.rtl
@N: CL177 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd":250:4:250:5|Sharing sequential element spec_aux_led_2_o.
@N: CL177 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd":259:4:259:5|Sharing sequential element spec_aux_led_4_o.
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":69:7:69:23|Synthesizing work.clks_rsts_manager.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":126:22:126:23|Using onehot encoding for type t_pll_init_st (config_start="100000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":515:6:515:19|OTHERS clause is not synthesized 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":230:36:230:50|Signal acam_refclk_buf is undriven 
Post processing for work.clks_rsts_manager.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd":104:7:104:21|Synthesizing work.circular_buffer.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd":144:15:144:16|Using onehot encoding for type t_wb_wr (idle="1000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd":261:6:261:19|OTHERS clause is not synthesized 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\mem_core\blk_mem_circ_buff_v6_4.vhd":43:7:43:28|Synthesizing work.blk_mem_circ_buff_v6_4.blk_mem_circ_buff_v6_4_a 
@W: CD286 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\mem_core\blk_mem_circ_buff_v6_4.vhd":43:7:43:28|Creating black box for empty architecture blk_mem_circ_buff_v6_4 
Post processing for work.blk_mem_circ_buff_v6_4.blk_mem_circ_buff_v6_4_a
Post processing for work.circular_buffer.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd":66:7:66:19|Synthesizing work.irq_generator.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd":102:16:102:17|Using onehot encoding for type t_irq_st (idle="1000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd":208:6:208:19|OTHERS clause is not synthesized 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\incr_counter.vhd":63:7:63:18|Synthesizing work.incr_counter.rtl 
Post processing for work.incr_counter.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\incr_counter.vhd":63:7:63:18|Synthesizing work.incr_counter.rtl 
Post processing for work.incr_counter.rtl
Post processing for work.irq_generator.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":63:7:63:21|Synthesizing work.data_formatting.rtl 
Post processing for work.data_formatting.rtl
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":272:4:272:5|Pruning register acam_fifo_ef  
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd":81:7:81:17|Synthesizing work.data_engine.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd":144:21:144:22|Using onehot encoding for type engine_state_ty (active="10000000000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd":453:6:453:19|OTHERS clause is not synthesized 
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd":512:6:512:23|OTHERS clause is not synthesized 
Post processing for work.data_engine.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":136:7:136:23|Synthesizing work.start_retrig_ctrl.rtl 
Post processing for work.start_retrig_ctrl.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":77:7:77:28|Synthesizing work.acam_databus_interface.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":126:24:126:25|Using onehot encoding for type t_acam_interface (idle="1000000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":279:6:279:19|OTHERS clause is not synthesized 
Post processing for work.acam_databus_interface.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd":62:7:62:32|Synthesizing work.acam_timecontrol_interface.rtl 
Post processing for work.acam_timecontrol_interface.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\one_hz_gen.vhd":64:7:64:16|Synthesizing work.one_hz_gen.rtl 
Post processing for work.one_hz_gen.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd":82:7:82:14|Synthesizing work.reg_ctrl.rtl 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\incr_counter.vhd":63:7:63:18|Synthesizing work.incr_counter.rtl 
Post processing for work.incr_counter.rtl
Post processing for work.reg_ctrl.rtl
@W: CL271 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd":358:4:358:5|Pruning bits 31 to 12 of ctrl_reg(31 downto 0) -- not in use ... 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":53:7:53:17|Synthesizing work.gn4124_core.rtl 
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":353:2:353:11|Port rx_pllout_xs of entity work.serdes_1_to_n_clk_pll_s2_diff is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":353:2:353:11|Port rx_pll_lckd of entity work.serdes_1_to_n_clk_pll_s2_diff is unconnected
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":207:9:207:16|Signal p_wr_rdy is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_ser.vhd":47:7:47:13|Synthesizing work.l2p_ser.rtl 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":72:7:72:25|Synthesizing work.serdes_n_to_1_s2_se.arch_serdes_n_to_1_s2_se 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":87:9:87:18|Signal cascade_di is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":88:9:88:18|Signal cascade_do is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":89:9:89:18|Signal cascade_ti is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":90:9:90:18|Signal cascade_to is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":91:9:91:16|Signal mdataina is undriven 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 2 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 3 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 4 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for work.serdes_n_to_1_s2_se.arch_serdes_n_to_1_s2_se
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":72:7:72:25|Synthesizing work.serdes_n_to_1_s2_se.arch_serdes_n_to_1_s2_se 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":87:9:87:18|Signal cascade_di is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":88:9:88:18|Signal cascade_do is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":89:9:89:18|Signal cascade_ti is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":90:9:90:18|Signal cascade_to is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":91:9:91:16|Signal mdataina is undriven 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 2 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 3 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 6 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 7 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 10 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 11 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 14 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 15 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 18 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 19 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 22 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 23 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 26 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 27 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 30 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 31 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 34 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 35 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 38 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 39 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 42 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 43 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 46 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 47 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 50 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 51 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 54 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 55 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 58 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 59 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 62 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 63 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_se.vhd":92:9:92:16|Bit 64 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for work.serdes_n_to_1_s2_se.arch_serdes_n_to_1_s2_se
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":72:7:72:27|Synthesizing work.serdes_n_to_1_s2_diff.arch_serdes_n_to_1_s2_diff 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":88:9:88:18|Signal cascade_di is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":89:9:89:18|Signal cascade_do is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":90:9:90:18|Signal cascade_ti is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":91:9:91:18|Signal cascade_to is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":92:9:92:16|Signal mdataina is undriven 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":93:9:93:16|Bit 2 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":93:9:93:16|Bit 3 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_n_to_1_s2_diff.vhd":93:9:93:16|Bit 4 of signal mdatainb is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for work.serdes_n_to_1_s2_diff.arch_serdes_n_to_1_s2_diff
Post processing for work.l2p_ser.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_arbiter.vhd":44:7:44:17|Synthesizing work.l2p_arbiter.rtl 
Post processing for work.l2p_arbiter.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":48:7:48:20|Synthesizing work.p2l_dma_master.behaviour 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":187:28:187:29|Using onehot encoding for type p2l_dma_state_type (p2l_idle="10000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":380:8:380:21|OTHERS clause is not synthesized 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":151:9:151:24|Signal dma_length_error is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":35:7:35:24|Synthesizing work.generic_async_fifo.syn 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_64x512.vhd":43:7:43:17|Synthesizing work.fifo_64x512.fifo_64x512_a 
@W: CD286 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_64x512.vhd":43:7:43:17|Creating black box for empty architecture fifo_64x512 
Post processing for work.fifo_64x512.fifo_64x512_a
Post processing for work.generic_async_fifo.syn
Post processing for work.p2l_dma_master.behaviour
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":477:4:477:5|Pruning register to_wb_fifo_byte_swap(1 downto 0)  
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":477:4:477:5|All reachable assignments to to_wb_fifo_din(62) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":477:4:477:5|All reachable assignments to to_wb_fifo_din(63) assign '0'; register removed by optimization
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Optimizing register bit p2l_dma_adr_o(30) to a constant 0
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Optimizing register bit p2l_dma_adr_o(31) to a constant 0
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Pruning register bits 31 to 30 of p2l_dma_adr_o(31 downto 0)  
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":47:7:47:20|Synthesizing work.l2p_dma_master.behaviour 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":149:26:149:27|Using onehot encoding for type l2p_dma_state_type (l2p_idle="10000000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":486:8:486:21|OTHERS clause is not synthesized 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":35:7:35:24|Synthesizing work.generic_async_fifo.syn 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_32x512.vhd":43:7:43:17|Synthesizing work.fifo_32x512.fifo_32x512_a 
@W: CD286 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\fifo_32x512.vhd":43:7:43:17|Creating black box for empty architecture fifo_32x512 
Post processing for work.fifo_32x512.fifo_32x512_a
Post processing for work.generic_async_fifo.syn
Post processing for work.l2p_dma_master.behaviour
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Pruning register l2p_byte_swap(1 downto 0)  
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":187:4:187:5|All reachable assignments to addr_fifo_din(30) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":187:4:187:5|All reachable assignments to addr_fifo_din(31) assign '0'; register removed by optimization
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":187:4:187:5|Feedback mux created for signal addr_fifo_din[29:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Optimizing register bit l2p_len_header(6) to a constant 0
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Optimizing register bit l2p_len_header(7) to a constant 0
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Optimizing register bit l2p_len_header(8) to a constant 0
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Optimizing register bit l2p_len_header(9) to a constant 0
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Pruning register bits 9 to 6 of l2p_len_header(9 downto 0)  
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":64:7:64:24|Synthesizing work.pulse_synchronizer.rtl 
Post processing for work.pulse_synchronizer.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":43:7:43:20|Synthesizing work.dma_controller.behaviour 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":199:27:199:28|Using onehot encoding for type dma_ctrl_state_type (dma_idle="1000000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":457:8:457:21|OTHERS clause is not synthesized 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":169:9:169:16|Signal dma_stat is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":179:9:179:21|Signal dma_stat_load is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":17:7:17:29|Synthesizing work.dma_controller_wb_slave.syn 
Post processing for work.dma_controller_wb_slave.syn
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|All reachable assignments to ack_sreg(9) assign '0'; register removed by optimization
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|Optimizing register bit ack_sreg(8) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|Pruning register bit 8 of ack_sreg(8 downto 0)  
Post processing for work.dma_controller.behaviour
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(3) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(4) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(5) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(6) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(7) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(8) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(9) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(10) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(11) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(12) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(13) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(14) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(15) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(16) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(17) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(18) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(19) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(20) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(21) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(22) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(23) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(24) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(25) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(26) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(27) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(28) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(29) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(30) assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":263:4:263:5|All reachable assignments to dma_stat_reg(31) assign '0'; register removed by optimization
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":51:7:51:16|Synthesizing work.wbmaster32.behaviour 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":144:29:144:30|Using onehot encoding for type wishbone_state_type (wb_idle="1000")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":158:33:158:34|Using onehot encoding for type l2p_read_cpl_state_type (l2p_idle="100")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":289:8:289:21|OTHERS clause is not synthesized 
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":449:8:449:21|OTHERS clause is not synthesized 
Post processing for work.wbmaster32.behaviour
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":43:7:43:18|Synthesizing work.p2l_decode32.rtl 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":110:9:110:26|Signal p2l_packet_start_d is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":126:9:126:19|Signal p2l_d_first is undriven 
Post processing for work.p2l_decode32.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_des.vhd":46:7:46:13|Synthesizing work.p2l_des.rtl 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":74:7:74:30|Synthesizing work.serdes_1_to_n_data_s2_se.arch_serdes_1_to_n_data_s2_se 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":95:9:95:14|Signal ddly_s is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":96:9:96:15|Signal cascade is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":97:9:97:13|Signal busys is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":101:9:101:13|Signal busyd is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":108:9:108:15|Signal pd_edge is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":111:9:111:18|Signal valid_data is undriven 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 0 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 1 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 2 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 3 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":119:9:119:19|Signal incdec_data is undriven 
Post processing for work.serdes_1_to_n_data_s2_se.arch_serdes_1_to_n_data_s2_se
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":119:9:119:19|incdec_data is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":111:9:111:18|valid_data is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":97:9:97:13|busys is not assigned a value (floating) -- simulation mismatch possible. 
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Feedback mux created for signal inc_data_int -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Feedback mux created for signal rst_data -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Feedback mux created for signal ce_data[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to valid_data_d assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to incdec_data_d assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to busy_data_d assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|All reachable assignments to mux(0) assign '1'; register removed by optimization
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Optimizing register bit flag to a constant 0
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register flag  
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":74:7:74:30|Synthesizing work.serdes_1_to_n_data_s2_se.arch_serdes_1_to_n_data_s2_se 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":95:9:95:14|Signal ddly_s is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":96:9:96:15|Signal cascade is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":97:9:97:13|Signal busys is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":101:9:101:13|Signal busyd is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":108:9:108:15|Signal pd_edge is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":111:9:111:18|Signal valid_data is undriven 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 0 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 1 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 2 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 3 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 8 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 9 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 10 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 11 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 16 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 17 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 18 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 19 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 24 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 25 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 26 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 27 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 32 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 33 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 34 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 35 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 40 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 41 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 42 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 43 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 48 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 49 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 50 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 51 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 56 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 57 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 58 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 59 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 64 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 65 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 66 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 67 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 72 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 73 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 74 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 75 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 80 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 81 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 82 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 83 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 88 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 89 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 90 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 91 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 96 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 97 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 98 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 99 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 104 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 105 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 106 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 107 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 112 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 113 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 114 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 115 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 120 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 121 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 122 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":114:9:114:16|Bit 123 of signal mdataout is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":119:9:119:19|Signal incdec_data is undriven 
Post processing for work.serdes_1_to_n_data_s2_se.arch_serdes_1_to_n_data_s2_se
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to busy_data_d assign '0'; register removed by optimization
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Feedback mux created for signal inc_data_int -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Feedback mux created for signal rst_data -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Feedback mux created for signal ce_data[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to valid_data_d assign '0'; register removed by optimization
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|All reachable assignments to incdec_data_d assign '0'; register removed by optimization
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Optimizing register bit flag to a constant 0
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register flag  
Post processing for work.p2l_des.rtl
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_des.vhd":148:4:148:5|Pruning register p2l_data_bitslip(1 downto 0)  
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":69:7:69:35|Synthesizing work.serdes_1_to_n_clk_pll_s2_diff.arch_serdes_1_to_n_clk_pll_s2_diff 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":102:9:102:13|Signal busys is undriven 
Post processing for work.serdes_1_to_n_clk_pll_s2_diff.arch_serdes_1_to_n_clk_pll_s2_diff
@A: CL282 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":155:4:155:5|Feedback mux created for signal count[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":155:4:155:5|Optimizing register bit bslip to a constant 0
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":155:4:155:5|Pruning register bslip  
Post processing for work.gn4124_core.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":33:7:33:23|Synthesizing work.wb_onewire_master.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_we_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_stb_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_cyc_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_sel_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_dat_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port ma_adr_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_int_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_stall_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_ack_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_rty_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_err_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Port sl_dat_o of entity work.wb_slave_adapter is unconnected
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|Signal adp_in.stall is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|Signal adp_in.rty is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|Signal adp_in.err is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":11:7:11:22|Synthesizing work.wb_slave_adapter.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":87:19:87:20|Using onehot encoding for type t_fsm_state (idle="10")
Post processing for work.wb_slave_adapter.rtl
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":51:4:51:10|ma_we_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":50:4:50:11|ma_stb_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":49:4:49:11|ma_cyc_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":48:4:48:11|ma_sel_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":47:4:47:11|ma_dat_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":46:4:46:11|ma_adr_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":152:4:152:5|Pruning register stored_we  
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":152:4:152:5|Pruning register fsm_state(0 to 1)  
Post processing for work.wb_onewire_master.rtl
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|adp_in.stall is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|adp_in.rty is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":97:9:97:14|adp_in.err is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 0 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 1 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 2 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 3 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 4 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 5 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 6 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 7 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 8 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 9 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 10 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 11 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 12 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 13 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 14 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 15 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 16 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 17 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 18 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 19 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 20 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 21 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 22 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 23 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 24 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 25 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 26 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 27 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 28 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 29 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 30 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 31 of input sl_adr_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 0 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 1 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 2 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 3 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 4 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 5 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 6 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 7 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 8 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 9 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 10 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 11 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 12 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 13 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 14 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 15 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 16 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 17 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 18 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 19 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 20 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 21 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 22 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 23 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 24 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 25 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 26 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 27 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 28 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 29 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 30 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 31 of input sl_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 0 of input sl_sel_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 1 of input sl_sel_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 2 of input sl_sel_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 3 of input sl_sel_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 0 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 1 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 2 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 3 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 4 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 5 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 6 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 7 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 8 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 9 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 10 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 11 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 12 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 13 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 14 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 15 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 16 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 17 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 18 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 19 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 20 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 21 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 22 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 23 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 24 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 25 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 26 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 27 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 28 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 29 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 30 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 31 of input ma_dat_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 1 of input master_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 2 of input master_i of instance U_Slave_adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Bit 3 of input master_i of instance U_Slave_adapter is floating
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":33:7:33:19|Synthesizing work.wb_i2c_master.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_we_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_stb_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_cyc_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_sel_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_dat_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port ma_adr_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port slave_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port sl_rty_o of entity work.wb_slave_adapter is unconnected
@W: CD326 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Port sl_err_o of entity work.wb_slave_adapter is unconnected
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|Signal wb_out.stall is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|Signal wb_out.rty is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|Signal wb_out.err is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd":75:7:75:20|Synthesizing work.i2c_master_top.structural 
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd":204:16:204:29|OTHERS clause is not synthesized 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd":79:7:79:26|Synthesizing work.i2c_master_byte_ctrl.structural 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd":161:17:161:18|Using onehot encoding for type states (st_idle="100000")
@W: CD604 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd":354:15:354:28|OTHERS clause is not synthesized 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":147:7:147:25|Synthesizing work.i2c_master_bit_ctrl.structural 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":181:16:181:17|Using onehot encoding for type states (idle="100000000000000000")
@N: CD364 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":233:19:233:21|Removed redundant assignment
@N: CD364 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":446:33:446:40|Removed redundant assignment
@N: CD364 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":447:33:447:40|Removed redundant assignment
@N: CD364 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":453:33:453:40|Removed redundant assignment
Post processing for work.i2c_master_bit_ctrl.structural
Post processing for work.i2c_master_byte_ctrl.structural
Post processing for work.i2c_master_top.structural
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":11:7:11:22|Synthesizing work.wb_slave_adapter.rtl 
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":25:33:25:34|Using onehot encoding for type t_wishbone_interface_mode (classic="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wishbone_pkg.vhd":26:38:26:39|Using onehot encoding for type t_wishbone_address_granularity (byte="10")
@N: CD231 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":87:19:87:20|Using onehot encoding for type t_fsm_state (idle="10")
Post processing for work.wb_slave_adapter.rtl
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":51:4:51:10|ma_we_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":50:4:50:11|ma_stb_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":49:4:49:11|ma_cyc_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":48:4:48:11|ma_sel_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":47:4:47:11|ma_dat_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":46:4:46:11|ma_adr_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":152:4:152:5|Pruning register stored_we  
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":152:4:152:5|Pruning register fsm_state(0 to 1)  
Post processing for work.wb_i2c_master.rtl
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|wb_out.stall is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|wb_out.rty is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":90:9:90:14|wb_out.err is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 1 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 2 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 3 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 4 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 5 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 6 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 7 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 8 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 9 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 10 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 11 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 12 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 13 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 14 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 15 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 16 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 17 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 18 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 19 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 20 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 21 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 22 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 23 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 24 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 25 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 26 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 27 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 28 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 29 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 30 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 31 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 32 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 33 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 34 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 35 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 36 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 37 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 38 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 39 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 40 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 41 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 42 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 43 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 44 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 45 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 46 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 47 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 48 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 49 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 50 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 51 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 52 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 53 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 54 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 55 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 56 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 57 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 58 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 59 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 60 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 61 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 62 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 63 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 64 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 65 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 66 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 67 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 68 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 69 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 70 of input slave_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 0 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 1 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 2 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 3 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 4 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 5 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 6 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 7 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 8 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 9 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 10 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 11 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 12 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 13 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 14 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 15 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 16 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 17 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 18 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 19 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 20 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 21 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 22 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 23 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 24 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 25 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 26 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 27 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 28 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 29 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 30 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 31 of input ma_dat_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 1 of input master_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 2 of input master_i of instance U_Adapter is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Bit 3 of input master_i of instance U_Adapter is floating
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":46:7:46:20|Synthesizing work.irq_controller.rtl 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":104:9:104:21|Signal irq_pending_d is undriven 
@W: CD638 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":105:9:105:22|Signal irq_pending_re is undriven 
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":17:7:17:25|Synthesizing work.irq_controller_regs.syn 
Post processing for work.irq_controller_regs.syn
@W: CL111 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|All reachable assignments to ack_sreg(9) assign '0'; register removed by optimization
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Optimizing register bit ack_sreg(8) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 8 of ack_sreg(8 downto 0)  
Post processing for work.irq_controller.rtl
@N: CD630 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\wb_addr_decoder.vhd":44:7:44:21|Synthesizing work.wb_addr_decoder.behaviour 
Post processing for work.wb_addr_decoder.behaviour
Post processing for work.top_tdc.rtl
@W: CL240 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":124:5:124:11|spare_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 0 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 1 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 2 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 3 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 4 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 5 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 6 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 7 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 8 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 9 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 10 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 11 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 12 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 13 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 14 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 15 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 16 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 17 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 18 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 19 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 20 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 21 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 22 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 23 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 24 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 25 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 26 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 27 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 28 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 29 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 30 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 31 of input core_status_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 0 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 1 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 2 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 3 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 4 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 5 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 6 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 7 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 8 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 9 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 10 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 11 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 12 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 13 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 14 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 15 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 16 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 17 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 18 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 19 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 20 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 21 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 22 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 23 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 24 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 25 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 26 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 27 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 28 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 29 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 30 of input irq_code_i of instance reg_control_block is floating
@W: CL245 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\top_tdc.vhd":565:2:565:18|Bit 31 of input irq_code_i of instance reg_control_block is floating
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\wb_addr_decoder.vhd":59:6:59:14|Input port bits 31 to 18 of wbm_adr_i(31 downto 0) are unused 
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Optimizing register bit ack_sreg(7) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 7 of ack_sreg(7 downto 0)  
@W: CL189 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Register bit ack_sreg(6) is always 0, optimizing ...
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bits 6 to 5 of ack_sreg(6 downto 0)  
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Optimizing register bit ack_sreg(4) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 4 of ack_sreg(4 downto 0)  
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Optimizing register bit ack_sreg(3) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 3 of ack_sreg(3 downto 0)  
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Optimizing register bit ack_sreg(2) to a constant 0
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 2 of ack_sreg(2 downto 0)  
@W: CL189 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Register bit ack_sreg(1) is always 0, optimizing ...
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":70:4:70:5|Pruning register bit 1 of ack_sreg(1 downto 0)  
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller_regs.vhd":25:4:25:11|Input wb_sel_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":23:4:23:12|Input clk_sys_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":24:4:24:10|Input rst_n_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":42:4:42:10|Input slave_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":53:4:53:11|Input ma_dat_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":54:4:54:11|Input ma_err_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":55:4:55:11|Input ma_rty_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":56:4:56:11|Input ma_ack_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":57:4:57:13|Input ma_stall_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":58:4:58:11|Input ma_int_i is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":418:8:418:9|Trying to extract state machine for register c_state
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_byte_ctrl.vhd":240:9:240:10|Trying to extract state machine for register c_state
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd":83:12:83:17|Input arst_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":23:4:23:12|Input clk_sys_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":24:4:24:10|Input rst_n_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":27:4:27:11|Input sl_adr_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":28:4:28:11|Input sl_dat_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":29:4:29:11|Input sl_sel_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":30:4:30:11|Input sl_cyc_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":31:4:31:11|Input sl_stb_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":32:4:32:10|Input sl_we_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":53:4:53:11|Input ma_dat_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":54:4:54:11|Input ma_err_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":55:4:55:11|Input ma_rty_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":56:4:56:11|Input ma_ack_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":57:4:57:13|Input ma_stall_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_slave_adapter\wb_slave_adapter.vhd":58:4:58:11|Input ma_int_i is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":155:4:155:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":81:4:81:11|Input pattern1 is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":82:4:82:11|Input pattern2 is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   0000
   0001
@W: CL189 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Register bit rst_data is always 0, optimizing ...
@W: CL190 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Optimizing register bit ce_data_inta to a constant 0
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register pdcounter(4 downto 0)  
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register ce_data_inta  
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register bits 15 to 1 of ce_data(15 downto 0)  
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   0000
   0001
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register pdcounter(4 downto 0)  
@W: CL169 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":210:4:210:5|Pruning register ce_data_inta  
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Trying to extract state machine for register wishbone_current_state
Extracted state machine for register wishbone_current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":252:4:252:5|Trying to extract state machine for register l2p_read_cpl_current_state
Extracted state machine for register l2p_read_cpl_current_state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Pruning register bits 3 to 1 of wb_sel_t(3 downto 0)  
@W: CL247 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":71:6:71:18|Input port bit 1 of pd_wbm_addr_i(31 downto 0) is unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":64:6:64:24|Input pd_wbm_hdr_length_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":76:6:76:23|Input pd_wbm_data_last_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":78:6:78:16|Input pd_wbm_be_i is unused
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|Pruning register bit 7 of ack_sreg(7 downto 0)  
@W: CL260 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|Pruning register bit 6 of ack_sreg(6 downto 0)  
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":25:4:25:11|Input wb_sel_i is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":339:4:339:5|Trying to extract state machine for register dma_ctrl_current_state
Extracted state machine for register dma_ctrl_current_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Pruning register bits 3 to 1 of l2p_dma_sel_o(3 downto 0)  
@N: CL177 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Sharing sequential element l2p_dma_stb_t.
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":326:4:326:5|Trying to extract state machine for register l2p_dma_current_state
Extracted state machine for register l2p_dma_current_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":61:6:61:27|Input port bits 1 to 0 of dma_ctrl_target_addr_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":64:6:64:19|Input port bits 1 to 0 of dma_ctrl_len_i(31 downto 0) are unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":68:6:68:25|Input dma_ctrl_byte_swap_i is unused
@W: CL279 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Pruning register bits 3 to 1 of p2l_dma_sel_o(3 downto 0)  
@N: CL177 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Sharing sequential element p2l_dma_stb_t.
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":290:4:290:5|Trying to extract state machine for register p2l_dma_current_state
Extracted state machine for register p2l_dma_current_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":62:6:62:28|Input port bits 1 to 0 of dma_ctrl_carrier_addr_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":65:6:65:19|Input port bits 1 to 0 of dma_ctrl_len_i(31 downto 0) are unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":70:6:70:25|Input dma_ctrl_byte_swap_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":77:6:77:23|Input pd_pdm_hdr_start_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":78:6:78:24|Input pd_pdm_hdr_length_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":79:6:79:21|Input pd_pdm_hdr_cid_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":87:6:87:16|Input pd_pdm_be_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":106:6:106:18|Input p2l_dma_dat_i is unused
@N: CL135 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":754:4:754:5|Found seqShift p_rd_d_rdy, depth=3, width=2
@N: CL135 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":754:4:754:5|Found seqShift l_wr_rdy, depth=3, width=2
@N: CL135 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":754:4:754:5|Found seqShift l2p_rdy, depth=3, width=1
@N: CL135 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":754:4:754:5|Found seqShift l2p_edb_o, depth=3, width=1
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":102:6:102:18|Input port bits 31 to 4 of dma_reg_adr_i(31 downto 0) are unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":72:6:72:15|Input p_wr_req_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":75:6:75:13|Input vc_rdy_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\gnum_core\gn4124_core.vhd":91:6:91:15|Input tx_error_i is unused
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd":93:5:93:18|Input port bits 31 to 8 of gnum_csr_adr_i(31 downto 0) are unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\reg_ctrl.vhd":101:5:101:17|Input acam_status_i is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":167:4:167:5|Trying to extract state machine for register acam_data_st
Extracted state machine for register acam_data_st
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":95:5:95:9|Input port bits 7 to 4 of adr_i(7 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\acam_databus_interface.vhd":96:5:96:9|Input port bits 31 to 28 of dat_i(31 downto 0) are unused 
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_engine.vhd":176:4:176:5|Trying to extract state machine for register engine_st
Extracted state machine for register engine_st
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":75:5:75:18|Input port bits 31 to 28 of acam_tstamp1_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":78:5:78:18|Input port bits 31 to 28 of acam_tstamp2_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":91:5:91:18|Input port bits 31 to 18 of roll_over_nb_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":92:5:92:22|Input port bits 31 to 26 of retrig_nb_offset_i(31 downto 0) are unused 
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":72:5:72:19|Input tstamp_wr_dat_i is unused
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\data_formatting.vhd":95:5:95:14|Input one_hz_p_i is unused
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd":124:4:124:5|Trying to extract state machine for register irq_st
Extracted state machine for register irq_st
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\irq_generator.vhd":75:5:75:26|Input port bits 31 to 9 of irq_tstamp_threshold_i(31 downto 0) are unused 
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd":193:4:193:5|Trying to extract state machine for register tstamp_rd_wb_st
Extracted state machine for register tstamp_rd_wb_st
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\circular_buffer.vhd":123:5:123:18|Input port bits 31 to 10 of gnum_dma_adr_i(31 downto 0) are unused 
@N: CL201 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":427:4:427:5|Trying to extract state machine for register config_st
Extracted state machine for register config_st
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL159 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":85:5:85:13|Input pll_sdo_i is unused
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd":111:5:111:20|Input port bits 31 to 8 of acam_inputs_en_i(31 downto 0) are unused 
@W: CL246 :"C:\FMC_TDC\evas_fmc_tdc\src\rtl\leds_manager.vhd":111:5:111:20|Input port bits 6 to 5 of acam_inputs_en_i(31 downto 0) are unused 
# Tue Jun 12 18:55:22 2012

###########################################################]
@I::"C:\Synopsys\fpga_F201203\lib\xilinx\unisim_m10i.v"
@I::"C:\Synopsys\fpga_F201203\lib\xilinx\unisim.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\umr_capim.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\scemi_objects.v"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\scemi_pipes.svh"
@I::"C:\Synopsys\fpga_F201203\lib\vlog\hypermods.v"
@I::"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v"
Verilog syntax check successful!
Selecting top level module sockit_owm
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":50:7:50:16|Synthesizing module sockit_owm

	OVD_E=32'b00000000000000000000000000000001
	CDR_E=32'b00000000000000000000000000000001
	BDW=32'b00000000000000000000000000100000
	OWN=32'b00000000000000000000000000000001
	BAW=32'b00000000000000000000000000000001
	BTP_N=24'b001101010010111000110000
	BTP_O=24'b001100010010111000110000
	T_RSTH_N=32'b00000000000000000000000001100000
	T_RSTL_N=32'b00000000000000000000000001100000
	T_RSTP_N=32'b00000000000000000000000000001111
	T_DAT0_N=32'b00000000000000000000000000001100
	T_DAT1_N=32'b00000000000000000000000000000001
	T_BITS_N=32'b00000000000000000000000000000011
	T_RCVR_N=32'b00000000000000000000000000000001
	T_IDLE_N=32'b00000000000000000000000011001000
	T_RSTH_O=32'b00000000000000000000000000110000
	T_RSTL_O=32'b00000000000000000000000000110000
	T_RSTP_O=32'b00000000000000000000000000001010
	T_DAT0_O=32'b00000000000000000000000000000110
	T_DAT1_O=32'b00000000000000000000000000000001
	T_BITS_O=32'b00000000000000000000000000000010
	T_RCVR_O=32'b00000000000000000000000000000010
	T_IDLE_O=32'b00000000000000000000000001100000
	CDR_N=32'b00000000000000000000000000000100
	CDR_O=32'b00000000000000000000000000000000
	PDW=32'b00000000000000000000000000011000
	CDW=32'b00000000000000000000000000010000
	SDW=32'b00000000000000000000000000000001
	TDW=32'b00000000000000000000000000001000
   Generated name = sockit_owm_Z1_layer1

@W: CG532 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":328:2:328:8|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG133 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":156:15:156:21|No assignment to owr_sel
@A: CL153 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":156:15:156:21|*Unassigned bits of owr_sel[0] are referenced and tied to 0 -- simulation mismatch possible.
# Tue Jun 12 18:55:22 2012

###########################################################]
Synopsys Netlist Linker, version comp600rc, Build 017R, built Feb 24 2012
@N|Running in 32-bit mode
File layer0.srs changed - recompiling
File layer1.srs changed - recompiling
@N: NF117 :"C:\FMC_TDC\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":152:2:152:14|Number of passed parameters/generics from instance Wrapped_1wire does not match cell sockit_owm_Z1_layer1 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 12 18:55:24 2012

###########################################################]
@END
Process took 0h:00m:09s realtime, 0h:00m:07s cputime
# Tue Jun 12 18:55:24 2012

###########################################################]
Synopsys Netlist Filter, Version maprc, Build 932R, Built Feb 24 2012 21:29:14
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.0\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.3\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.12\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.15\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.10\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.11\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.14\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.13\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.2\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.6\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.1\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.4\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.7\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.5\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.8\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.9\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":395:6:395:14|Removing instance loop0\.0\.loop3\.iodelay_m of black_box view:unisim.IODELAY2(syn_black_box) because there are no references to its outputs 
@N: BN114 :|Removing instance VCC of black_box view:UNISIMS_2.VCC(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance GND of black_box view:UNISIMS_2.GND(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance GND of black_box view:UNISIMS_2.GND(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance VCC of black_box view:UNISIMS_2.VCC(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance GND of black_box view:UNISIMS_2.GND(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance VCC of black_box view:UNISIMS_2.VCC(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance VCC of black_box view:UNISIMS_2.VCC(view_1) because there are no references to its outputs 
@N: BN114 :|Removing instance GND of black_box view:UNISIMS_2.GND(view_1) because there are no references to its outputs 
@N: BN115 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_i2c_master\wb_i2c_master.vhd":98:2:98:10|Removing instance U_Adapter of view:work.wb_slave_adapter_work_top_tdc_rtl_0layer0(rtl) because there are no references to its outputs 
@N: BN115 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_onewire_master\wb_onewire_master.vhd":117:2:117:16|Removing instance U_Slave_adapter of view:work.wb_slave_adapter_work_top_tdc_rtl_1layer0(rtl) because there are no references to its outputs 
@N: BN496 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":124:5:124:11|Adding keepbuf to top-level port port:spare_o of work.top_tdc(rtl) driven by constant
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":109:5:109:14|Adding keepbuf to top-level port port:p_wr_rdy_o[1] of work.top_tdc(rtl) -- port has same driver as other top-level ports
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":109:5:109:14|Adding keepbuf to top-level port port:p_wr_rdy_o[0] of work.top_tdc(rtl) -- port has same driver as other top-level ports
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":202:5:202:15|Adding keepbuf to top-level port port:spec_aux3_o of work.top_tdc(rtl) -- port has same driver as other top-level ports
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":201:5:201:15|Adding keepbuf to top-level port port:spec_aux2_o of work.top_tdc(rtl) -- port has same driver as other top-level ports
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":204:5:204:15|Adding keepbuf to top-level port port:spec_aux5_o of work.top_tdc(rtl) -- port has same driver as other top-level ports
@N: BN497 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\top_tdc.vhd":203:5:203:15|Adding keepbuf to top-level port port:spec_aux4_o of work.top_tdc(rtl) -- port has same driver as other top-level ports
Wrote netlist out in file C:\FMC_TDC\evas_fmc_tdc\syn\synwork\syn_tdc_netlist_optimizer.srs
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 12 18:55:26 2012

###########################################################]
Premap Report

Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 943R, Built Mar  2 2012 21:24:41
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

Reading constraint file: C:\FMC_TDC\evas_fmc_tdc\syn\tdc_syn_constraints.sdc
Adding property syn_input_delay1, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r" to view:work.top_tdc(rtl)
Adding property syn_output_delay2, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r" to view:work.top_tdc(rtl)
Adding property syn_useioff, value 1 to view:work.top_tdc(rtl)
Adding property syn_noarrayports, value 1 to view:work.top_tdc(rtl)
Adding property syn_netlist_hierarchy, value 0 to view:work.top_tdc(rtl)
@L: C:\FMC_TDC\evas_fmc_tdc\syn\syn_tdc_scck.rpt 
Printing clock  summary report in "C:\FMC_TDC\evas_fmc_tdc\syn\syn_tdc_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)

Adding property syn_pad_type, value "LVCMOS_25", to instance enable_inputs_o
Adding property syn_pad_type, value "LVCMOS_25", to instance term_en_1_o
Adding property syn_pad_type, value "LVCMOS_25", to instance term_en_2_o
Adding property syn_pad_type, value "LVCMOS_25", to instance term_en_3_o
Adding property syn_pad_type, value "LVCMOS_25", to instance term_en_4_o
Adding property syn_pad_type, value "LVCMOS_25", to instance term_en_5_o
Adding property syn_pad_type, value "LVCMOS_25", to instance spare_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to instance p_wr_rdy_o[1]
Adding property syn_pad_type, value "SSTL_18_Class_I", to instance p_wr_rdy_o[0]
Adding property syn_pad_type, value "LVCMOS18", to instance spec_aux3_o
Adding property syn_pad_type, value "LVCMOS18", to instance spec_aux2_o
Adding property syn_pad_type, value "LVCMOS18", to instance spec_aux5_o
Adding property syn_pad_type, value "LVCMOS18", to instance spec_aux4_o
Adding property syn_loc, value "N20", to port rst_n_a_i
Adding property syn_pad_type, value "LVCMOS18", to port rst_n_a_i
Adding property syn_input_delay40, value "r=0.80,f=0.80,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_clk_p_i
Adding property syn_loc, value "M20", to port p2l_clk_p_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port p2l_clk_p_i
Adding property syn_input_delay41, value "r=0.80,f=0.80,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_clk_n_i
Adding property syn_loc, value "M19", to port p2l_clk_n_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port p2l_clk_n_i
Adding property syn_input_delay3, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_data_i[15:0]
Adding property syn_loc, value "H19", to port p2l_data_i[15]
Adding property syn_loc, value "F21", to port p2l_data_i[14]
Adding property syn_loc, value "F22", to port p2l_data_i[13]
Adding property syn_loc, value "E20", to port p2l_data_i[12]
Adding property syn_loc, value "E22", to port p2l_data_i[11]
Adding property syn_loc, value "J19", to port p2l_data_i[10]
Adding property syn_loc, value "H20", to port p2l_data_i[9]
Adding property syn_loc, value "K19", to port p2l_data_i[8]
Adding property syn_loc, value "K18", to port p2l_data_i[7]
Adding property syn_loc, value "G20", to port p2l_data_i[6]
Adding property syn_loc, value "G22", to port p2l_data_i[5]
Adding property syn_loc, value "K17", to port p2l_data_i[4]
Adding property syn_loc, value "L17", to port p2l_data_i[3]
Adding property syn_loc, value "H21", to port p2l_data_i[2]
Adding property syn_loc, value "H22", to port p2l_data_i[1]
Adding property syn_loc, value "K20", to port p2l_data_i[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p2l_data_i[15:0]
Adding property syn_input_delay4, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_dframe_i
Adding property syn_loc, value "J22", to port p2l_dframe_i
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p2l_dframe_i
Adding property syn_input_delay5, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_valid_i
Adding property syn_loc, value "L19", to port p2l_valid_i
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p2l_valid_i
Adding property syn_output_delay39, value "r=0.50,f=0.50,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p2l_rdy_o
Adding property syn_loc, value "J16", to port p2l_rdy_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p2l_rdy_o
Adding property syn_input_delay6, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[0]
Adding property syn_input_delay7, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[1]
Adding property syn_loc, value "M21", to port p_wr_req_i[1]
Adding property syn_loc, value "M22", to port p_wr_req_i[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p_wr_req_i[1:0]
Adding property syn_loc, value "K16", to port p_wr_rdy_o[1]
Adding property syn_loc, value "L15", to port p_wr_rdy_o[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p_wr_rdy_o[1:0]
Adding property syn_output_delay10, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port rx_error_o
Adding property syn_loc, value "J17", to port rx_error_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to port rx_error_o
Adding property syn_loc, value "B22", to port vc_rdy_i[1]
Adding property syn_loc, value "B21", to port vc_rdy_i[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port vc_rdy_i[1:0]
Adding property syn_output_delay11, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_clk_p_o
Adding property syn_loc, value "K21", to port l2p_clk_p_o
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port l2p_clk_p_o
Adding property syn_output_delay12, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_clk_n_o
Adding property syn_loc, value "K22", to port l2p_clk_n_o
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port l2p_clk_n_o
Adding property syn_output_delay13, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_data_o[15:0]
Adding property syn_loc, value "Y21", to port l2p_data_o[15]
Adding property syn_loc, value "W20", to port l2p_data_o[14]
Adding property syn_loc, value "V20", to port l2p_data_o[13]
Adding property syn_loc, value "V22", to port l2p_data_o[12]
Adding property syn_loc, value "T19", to port l2p_data_o[11]
Adding property syn_loc, value "T21", to port l2p_data_o[10]
Adding property syn_loc, value "R22", to port l2p_data_o[9]
Adding property syn_loc, value "P22", to port l2p_data_o[8]
Adding property syn_loc, value "Y22", to port l2p_data_o[7]
Adding property syn_loc, value "W22", to port l2p_data_o[6]
Adding property syn_loc, value "V19", to port l2p_data_o[5]
Adding property syn_loc, value "V21", to port l2p_data_o[4]
Adding property syn_loc, value "T20", to port l2p_data_o[3]
Adding property syn_loc, value "P18", to port l2p_data_o[2]
Adding property syn_loc, value "P21", to port l2p_data_o[1]
Adding property syn_loc, value "P16", to port l2p_data_o[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l2p_data_o[15:0]
Adding property syn_output_delay14, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_dframe_o
Adding property syn_loc, value "U22", to port l2p_dframe_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l2p_dframe_o
Adding property syn_output_delay15, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_valid_o
Adding property syn_loc, value "T18", to port l2p_valid_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l2p_valid_o
Adding property syn_output_delay16, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_edb_o
Adding property syn_loc, value "U20", to port l2p_edb_o
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l2p_edb_o
Adding property syn_input_delay18, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l2p_rdy_i
Adding property syn_loc, value "U19", to port l2p_rdy_i
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l2p_rdy_i
Adding property syn_input_delay19, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[0]
Adding property syn_input_delay20, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[1]
Adding property syn_loc, value "T22", to port l_wr_rdy_i[1]
Adding property syn_loc, value "R20", to port l_wr_rdy_i[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port l_wr_rdy_i[1:0]
Adding property syn_input_delay21, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[0]
Adding property syn_input_delay22, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "P19", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "N16", to port p_rd_d_rdy_i[0]
Adding property syn_pad_type, value "SSTL_18_Class_I", to port p_rd_d_rdy_i[1:0]
Adding property syn_input_delay23, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port tx_error_i
Adding property syn_loc, value "M17", to port tx_error_i
Adding property syn_pad_type, value "SSTL_18_Class_I", to port tx_error_i
Adding property syn_loc, value "U16", to port irq_p_o
Adding property syn_pad_type, value "LVCMOS_25", to port irq_p_o
Adding property syn_output_delay17, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port spare_o
Adding property syn_loc, value "AB19", to port spare_o
Adding property syn_pad_type, value "LVCMOS_25", to port spare_o
Adding property syn_loc, value "H12", to port spec_clk_i
Adding property syn_pad_type, value "LVCMOS_25", to port spec_clk_i
Adding property syn_output_delay26, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=spec_clk20:r", to port pll_sclk_o
Adding property syn_loc, value "AA16", to port pll_sclk_o
Adding property syn_pad_type, value "LVCMOS_25", to port pll_sclk_o
Adding property syn_output_delay24, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=spec_clk20:r", to port pll_sdi_o
Adding property syn_loc, value "AA18", to port pll_sdi_o
Adding property syn_pad_type, value "LVCMOS_25", to port pll_sdi_o
Adding property syn_output_delay25, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=spec_clk20:r", to port pll_cs_o
Adding property syn_loc, value "Y17", to port pll_cs_o
Adding property syn_pad_type, value "LVCMOS_25", to port pll_cs_o
Adding property syn_loc, value "AB16", to port pll_dac_sync_o
Adding property syn_pad_type, value "LVCMOS_25", to port pll_dac_sync_o
Adding property syn_input_delay28, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=spec_clk20:r", to port pll_sdo_i
Adding property syn_loc, value "AB18", to port pll_sdo_i
Adding property syn_pad_type, value "LVCMOS_25", to port pll_sdo_i
Adding property syn_input_delay27, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=spec_clk20:r", to port pll_status_i
Adding property syn_loc, value "Y18", to port pll_status_i
Adding property syn_pad_type, value "LVCMOS_25", to port pll_status_i
Adding property syn_loc, value "L20", to port tdc_clk_p_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port tdc_clk_p_i
Adding property syn_loc, value "L22", to port tdc_clk_n_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port tdc_clk_n_i
Adding property syn_loc, value "E16", to port acam_refclk_p_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port acam_refclk_p_i
Adding property syn_loc, value "F16", to port acam_refclk_n_i
Adding property syn_pad_type, value "DIFF_SSTL_18_Class_II", to port acam_refclk_n_i
Adding property syn_loc, value "V11", to port err_flag_i
Adding property syn_pad_type, value "LVCMOS_25", to port err_flag_i
Adding property syn_loc, value "W11", to port int_flag_i
Adding property syn_pad_type, value "LVCMOS_25", to port int_flag_i
Adding property syn_loc, value "T15", to port start_dis_o
Adding property syn_pad_type, value "LVCMOS_25", to port start_dis_o
Adding property syn_output_delay29, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port start_from_fpga_o
Adding property syn_loc, value "W17", to port start_from_fpga_o
Adding property syn_pad_type, value "LVCMOS_25", to port start_from_fpga_o
Adding property syn_loc, value "U15", to port stop_dis_o
Adding property syn_pad_type, value "LVCMOS_25", to port stop_dis_o
Adding property syn_loc, value "AB4", to port data_bus_io[27]
Adding property syn_loc, value "AA4", to port data_bus_io[26]
Adding property syn_loc, value "AB9", to port data_bus_io[25]
Adding property syn_loc, value "Y9", to port data_bus_io[24]
Adding property syn_loc, value "Y10", to port data_bus_io[23]
Adding property syn_loc, value "W10", to port data_bus_io[22]
Adding property syn_loc, value "U10", to port data_bus_io[21]
Adding property syn_loc, value "T10", to port data_bus_io[20]
Adding property syn_loc, value "AB8", to port data_bus_io[19]
Adding property syn_loc, value "AA8", to port data_bus_io[18]
Adding property syn_loc, value "AB7", to port data_bus_io[17]
Adding property syn_loc, value "Y7", to port data_bus_io[16]
Adding property syn_loc, value "V9", to port data_bus_io[15]
Adding property syn_loc, value "U9", to port data_bus_io[14]
Adding property syn_loc, value "AB6", to port data_bus_io[13]
Adding property syn_loc, value "AA6", to port data_bus_io[12]
Adding property syn_loc, value "R8", to port data_bus_io[11]
Adding property syn_loc, value "R9", to port data_bus_io[10]
Adding property syn_loc, value "AB5", to port data_bus_io[9]
Adding property syn_loc, value "Y5", to port data_bus_io[8]
Adding property syn_loc, value "AB12", to port data_bus_io[7]
Adding property syn_loc, value "U8", to port data_bus_io[6]
Adding property syn_loc, value "AA12", to port data_bus_io[5]
Adding property syn_loc, value "T8", to port data_bus_io[4]
Adding property syn_loc, value "W8", to port data_bus_io[3]
Adding property syn_loc, value "V7", to port data_bus_io[2]
Adding property syn_loc, value "Y6", to port data_bus_io[1]
Adding property syn_loc, value "W6", to port data_bus_io[0]
Adding property syn_pad_type, value "LVCMOS_25", to port data_bus_io[27:0]
Adding property syn_loc, value "AB15", to port address_o[3]
Adding property syn_loc, value "Y15", to port address_o[2]
Adding property syn_loc, value "U12", to port address_o[1]
Adding property syn_loc, value "T12", to port address_o[0]
Adding property syn_pad_type, value "LVCMOS_25", to port address_o[3:0]
Adding property syn_output_delay30, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port cs_n_o
Adding property syn_loc, value "AB17", to port cs_n_o
Adding property syn_pad_type, value "LVCMOS_25", to port cs_n_o
Adding property syn_loc, value "V13", to port oe_n_o
Adding property syn_pad_type, value "LVCMOS_25", to port oe_n_o
Adding property syn_output_delay31, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port rd_n_o
Adding property syn_loc, value "AB13", to port rd_n_o
Adding property syn_pad_type, value "LVCMOS_25", to port rd_n_o
Adding property syn_output_delay32, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port wr_n_o
Adding property syn_loc, value "Y13", to port wr_n_o
Adding property syn_pad_type, value "LVCMOS_25", to port wr_n_o
Adding property syn_loc, value "W12", to port ef1_i
Adding property syn_pad_type, value "LVCMOS_25", to port ef1_i
Adding property syn_loc, value "Y12", to port ef2_i
Adding property syn_pad_type, value "LVCMOS_25", to port ef2_i
Adding property syn_output_delay38, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port enable_inputs_o
Adding property syn_loc, value "C19", to port enable_inputs_o
Adding property syn_pad_type, value "LVCMOS_25", to port enable_inputs_o
Adding property syn_output_delay33, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port term_en_1_o
Adding property syn_loc, value "Y11", to port term_en_1_o
Adding property syn_pad_type, value "LVCMOS_25", to port term_en_1_o
Adding property syn_output_delay34, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port term_en_2_o
Adding property syn_loc, value "AB11", to port term_en_2_o
Adding property syn_pad_type, value "LVCMOS_25", to port term_en_2_o
Adding property syn_output_delay35, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port term_en_3_o
Adding property syn_loc, value "R11", to port term_en_3_o
Adding property syn_pad_type, value "LVCMOS_25", to port term_en_3_o
Adding property syn_output_delay36, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port term_en_4_o
Adding property syn_loc, value "T11", to port term_en_4_o
Adding property syn_pad_type, value "LVCMOS_25", to port term_en_4_o
Adding property syn_output_delay37, value "r=1.00,f=1.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=tdc_clk125:r", to port term_en_5_o
Adding property syn_loc, value "R13", to port term_en_5_o
Adding property syn_pad_type, value "LVCMOS_25", to port term_en_5_o
Adding property syn_loc, value "T14", to port tdc_led_status_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_status_o
Adding property syn_loc, value "W18", to port tdc_led_trig1_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_trig1_o
Adding property syn_loc, value "B20", to port tdc_led_trig2_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_trig2_o
Adding property syn_loc, value "A20", to port tdc_led_trig3_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_trig3_o
Adding property syn_loc, value "D17", to port tdc_led_trig4_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_trig4_o
Adding property syn_loc, value "C18", to port tdc_led_trig5_o
Adding property syn_pad_type, value "LVCMOS_25", to port tdc_led_trig5_o
Adding property syn_loc, value "D4", to port carrier_one_wire_b
Adding property syn_pad_type, value "LVCMOS_25", to port carrier_one_wire_b
Adding property syn_loc, value "F7", to port sys_scl_b
Adding property syn_pad_type, value "LVCMOS_25", to port sys_scl_b
Adding property syn_loc, value "F8", to port sys_sda_b
Adding property syn_pad_type, value "LVCMOS_25", to port sys_sda_b
Adding property syn_loc, value "A19", to port mezz_one_wire_b
Adding property syn_pad_type, value "LVCMOS_25", to port mezz_one_wire_b
Adding property syn_loc, value "E5", to port spec_led_green_o
Adding property syn_pad_type, value "LVCMOS_25", to port spec_led_green_o
Adding property syn_loc, value "D5", to port spec_led_red_o
Adding property syn_pad_type, value "LVCMOS_25", to port spec_led_red_o
Adding property syn_loc, value "C22", to port spec_aux0_i
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux0_i
Adding property syn_loc, value "D21", to port spec_aux1_i
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux1_i
Adding property syn_loc, value "G19", to port spec_aux2_o
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux2_o
Adding property syn_loc, value "F20", to port spec_aux3_o
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux3_o
Adding property syn_loc, value "F18", to port spec_aux4_o
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux4_o
Adding property syn_loc, value "C20", to port spec_aux5_o
Adding property syn_pad_type, value "LVCMOS18", to port spec_aux5_o

Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 59MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 61MB)

Reading Xilinx I/O pad type table from file <C:\Synopsys\fpga_F201203\lib\xilinx\x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\Synopsys\fpga_F201203\lib\xilinx\gttype.txt> 
@W: FX474 |User-specified initial value found in some of the sequential elements. Applying an initial value to a register may not produce optimum synthesis results. For example, registers with initial values may become preserved which would prevent retiming/pipelining from being performed. To improve synthesis results, remove register initialization from the RTL code. 
@W: BN132 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance cal_data_master,  because it is equivalent to instance cal_data_sint
@W: BN132 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance cal_data_master,  because it is equivalent to instance cal_data_sint
@W: BN132 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\data_formatting.vhd":171:4:171:5|Removing sequential instance tstamp_wr_stb,  because it is equivalent to instance tstamp_wr_we
@W: BN132 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\data_formatting.vhd":171:4:171:5|Removing sequential instance tstamp_wr_cyc,  because it is equivalent to instance tstamp_wr_we
Adding property syn_loc, value "H19", to port p2l_data_i[15]
Adding property syn_loc, value "F21", to port p2l_data_i[14]
Adding property syn_loc, value "F22", to port p2l_data_i[13]
Adding property syn_loc, value "E20", to port p2l_data_i[12]
Adding property syn_loc, value "E22", to port p2l_data_i[11]
Adding property syn_loc, value "J19", to port p2l_data_i[10]
Adding property syn_loc, value "H20", to port p2l_data_i[9]
Adding property syn_loc, value "K19", to port p2l_data_i[8]
Adding property syn_loc, value "K18", to port p2l_data_i[7]
Adding property syn_loc, value "G20", to port p2l_data_i[6]
Adding property syn_loc, value "G22", to port p2l_data_i[5]
Adding property syn_loc, value "K17", to port p2l_data_i[4]
Adding property syn_loc, value "L17", to port p2l_data_i[3]
Adding property syn_loc, value "H21", to port p2l_data_i[2]
Adding property syn_loc, value "H22", to port p2l_data_i[1]
Adding property syn_loc, value "K20", to port p2l_data_i[0]
Adding property syn_input_delay6, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[0]
Adding property syn_input_delay7, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[1]
Adding property syn_loc, value "M21", to port p_wr_req_i[1]
Adding property syn_loc, value "M22", to port p_wr_req_i[0]
Adding property syn_loc, value "K16", to port p_wr_rdy_o[1]
Adding property syn_loc, value "L15", to port p_wr_rdy_o[0]
Adding property syn_loc, value "B22", to port vc_rdy_i[1]
Adding property syn_loc, value "B21", to port vc_rdy_i[0]
Adding property syn_loc, value "Y21", to port l2p_data_o[15]
Adding property syn_loc, value "W20", to port l2p_data_o[14]
Adding property syn_loc, value "V20", to port l2p_data_o[13]
Adding property syn_loc, value "V22", to port l2p_data_o[12]
Adding property syn_loc, value "T19", to port l2p_data_o[11]
Adding property syn_loc, value "T21", to port l2p_data_o[10]
Adding property syn_loc, value "R22", to port l2p_data_o[9]
Adding property syn_loc, value "P22", to port l2p_data_o[8]
Adding property syn_loc, value "Y22", to port l2p_data_o[7]
Adding property syn_loc, value "W22", to port l2p_data_o[6]
Adding property syn_loc, value "V19", to port l2p_data_o[5]
Adding property syn_loc, value "V21", to port l2p_data_o[4]
Adding property syn_loc, value "T20", to port l2p_data_o[3]
Adding property syn_loc, value "P18", to port l2p_data_o[2]
Adding property syn_loc, value "P21", to port l2p_data_o[1]
Adding property syn_loc, value "P16", to port l2p_data_o[0]
Adding property syn_input_delay19, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[0]
Adding property syn_input_delay20, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[1]
Adding property syn_loc, value "T22", to port l_wr_rdy_i[1]
Adding property syn_loc, value "R20", to port l_wr_rdy_i[0]
Adding property syn_input_delay21, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[0]
Adding property syn_input_delay22, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "P19", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "N16", to port p_rd_d_rdy_i[0]
Adding property syn_loc, value "AB4", to port data_bus_io[27]
Adding property syn_loc, value "AA4", to port data_bus_io[26]
Adding property syn_loc, value "AB9", to port data_bus_io[25]
Adding property syn_loc, value "Y9", to port data_bus_io[24]
Adding property syn_loc, value "Y10", to port data_bus_io[23]
Adding property syn_loc, value "W10", to port data_bus_io[22]
Adding property syn_loc, value "U10", to port data_bus_io[21]
Adding property syn_loc, value "T10", to port data_bus_io[20]
Adding property syn_loc, value "AB8", to port data_bus_io[19]
Adding property syn_loc, value "AA8", to port data_bus_io[18]
Adding property syn_loc, value "AB7", to port data_bus_io[17]
Adding property syn_loc, value "Y7", to port data_bus_io[16]
Adding property syn_loc, value "V9", to port data_bus_io[15]
Adding property syn_loc, value "U9", to port data_bus_io[14]
Adding property syn_loc, value "AB6", to port data_bus_io[13]
Adding property syn_loc, value "AA6", to port data_bus_io[12]
Adding property syn_loc, value "R8", to port data_bus_io[11]
Adding property syn_loc, value "R9", to port data_bus_io[10]
Adding property syn_loc, value "AB5", to port data_bus_io[9]
Adding property syn_loc, value "Y5", to port data_bus_io[8]
Adding property syn_loc, value "AB12", to port data_bus_io[7]
Adding property syn_loc, value "U8", to port data_bus_io[6]
Adding property syn_loc, value "AA12", to port data_bus_io[5]
Adding property syn_loc, value "T8", to port data_bus_io[4]
Adding property syn_loc, value "W8", to port data_bus_io[3]
Adding property syn_loc, value "V7", to port data_bus_io[2]
Adding property syn_loc, value "Y6", to port data_bus_io[1]
Adding property syn_loc, value "W6", to port data_bus_io[0]
Adding property syn_loc, value "AB15", to port address_o[3]
Adding property syn_loc, value "Y15", to port address_o[2]
Adding property syn_loc, value "U12", to port address_o[1]
Adding property syn_loc, value "T12", to port address_o[0]


Clock Summary
**************

Start                Requested     Requested     Clock        Clock               
Clock                Frequency     Period        Type         Group               
----------------------------------------------------------------------------------
System               1.0 MHz       1000.000      system       system_clkgroup     
tdc_clk125           125.0 MHz     8.000         declared     default_clkgroup1__1
spec_clk20           20.0 MHz      50.000        declared     default_clkgroup2__2
acam_refclk31_25     31.3 MHz      32.000        declared     default_clkgroup4__4
gnum_clk200          200.0 MHz     5.000         declared     default_clkgroup3__3
==================================================================================

Adding property syn_loc, value "H19", to port p2l_data_i[15]
Adding property syn_loc, value "F21", to port p2l_data_i[14]
Adding property syn_loc, value "F22", to port p2l_data_i[13]
Adding property syn_loc, value "E20", to port p2l_data_i[12]
Adding property syn_loc, value "E22", to port p2l_data_i[11]
Adding property syn_loc, value "J19", to port p2l_data_i[10]
Adding property syn_loc, value "H20", to port p2l_data_i[9]
Adding property syn_loc, value "K19", to port p2l_data_i[8]
Adding property syn_loc, value "K18", to port p2l_data_i[7]
Adding property syn_loc, value "G20", to port p2l_data_i[6]
Adding property syn_loc, value "G22", to port p2l_data_i[5]
Adding property syn_loc, value "K17", to port p2l_data_i[4]
Adding property syn_loc, value "L17", to port p2l_data_i[3]
Adding property syn_loc, value "H21", to port p2l_data_i[2]
Adding property syn_loc, value "H22", to port p2l_data_i[1]
Adding property syn_loc, value "K20", to port p2l_data_i[0]
Adding property syn_input_delay6, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[0]
Adding property syn_input_delay7, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[1]
Adding property syn_loc, value "M21", to port p_wr_req_i[1]
Adding property syn_loc, value "M22", to port p_wr_req_i[0]
Adding property syn_loc, value "K16", to port p_wr_rdy_o[1]
Adding property syn_loc, value "L15", to port p_wr_rdy_o[0]
Adding property syn_loc, value "B22", to port vc_rdy_i[1]
Adding property syn_loc, value "B21", to port vc_rdy_i[0]
Adding property syn_loc, value "Y21", to port l2p_data_o[15]
Adding property syn_loc, value "W20", to port l2p_data_o[14]
Adding property syn_loc, value "V20", to port l2p_data_o[13]
Adding property syn_loc, value "V22", to port l2p_data_o[12]
Adding property syn_loc, value "T19", to port l2p_data_o[11]
Adding property syn_loc, value "T21", to port l2p_data_o[10]
Adding property syn_loc, value "R22", to port l2p_data_o[9]
Adding property syn_loc, value "P22", to port l2p_data_o[8]
Adding property syn_loc, value "Y22", to port l2p_data_o[7]
Adding property syn_loc, value "W22", to port l2p_data_o[6]
Adding property syn_loc, value "V19", to port l2p_data_o[5]
Adding property syn_loc, value "V21", to port l2p_data_o[4]
Adding property syn_loc, value "T20", to port l2p_data_o[3]
Adding property syn_loc, value "P18", to port l2p_data_o[2]
Adding property syn_loc, value "P21", to port l2p_data_o[1]
Adding property syn_loc, value "P16", to port l2p_data_o[0]
Adding property syn_input_delay19, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[0]
Adding property syn_input_delay20, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[1]
Adding property syn_loc, value "T22", to port l_wr_rdy_i[1]
Adding property syn_loc, value "R20", to port l_wr_rdy_i[0]
Adding property syn_input_delay21, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[0]
Adding property syn_input_delay22, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "P19", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "N16", to port p_rd_d_rdy_i[0]
Adding property syn_loc, value "AB4", to port data_bus_io[27]
Adding property syn_loc, value "AA4", to port data_bus_io[26]
Adding property syn_loc, value "AB9", to port data_bus_io[25]
Adding property syn_loc, value "Y9", to port data_bus_io[24]
Adding property syn_loc, value "Y10", to port data_bus_io[23]
Adding property syn_loc, value "W10", to port data_bus_io[22]
Adding property syn_loc, value "U10", to port data_bus_io[21]
Adding property syn_loc, value "T10", to port data_bus_io[20]
Adding property syn_loc, value "AB8", to port data_bus_io[19]
Adding property syn_loc, value "AA8", to port data_bus_io[18]
Adding property syn_loc, value "AB7", to port data_bus_io[17]
Adding property syn_loc, value "Y7", to port data_bus_io[16]
Adding property syn_loc, value "V9", to port data_bus_io[15]
Adding property syn_loc, value "U9", to port data_bus_io[14]
Adding property syn_loc, value "AB6", to port data_bus_io[13]
Adding property syn_loc, value "AA6", to port data_bus_io[12]
Adding property syn_loc, value "R8", to port data_bus_io[11]
Adding property syn_loc, value "R9", to port data_bus_io[10]
Adding property syn_loc, value "AB5", to port data_bus_io[9]
Adding property syn_loc, value "Y5", to port data_bus_io[8]
Adding property syn_loc, value "AB12", to port data_bus_io[7]
Adding property syn_loc, value "U8", to port data_bus_io[6]
Adding property syn_loc, value "AA12", to port data_bus_io[5]
Adding property syn_loc, value "T8", to port data_bus_io[4]
Adding property syn_loc, value "W8", to port data_bus_io[3]
Adding property syn_loc, value "V7", to port data_bus_io[2]
Adding property syn_loc, value "Y6", to port data_bus_io[1]
Adding property syn_loc, value "W6", to port data_bus_io[0]
Adding property syn_loc, value "AB15", to port address_o[3]
Adding property syn_loc, value "Y15", to port address_o[2]
Adding property syn_loc, value "U12", to port address_o[1]
Adding property syn_loc, value "T12", to port address_o[0]
syn_allowed_resources : blockrams=232  set on top level netlist top_tdc

Finished Pre Mapping Phase. (Time elapsed 0h:00m:03s; Memory used current: 85MB peak: 87MB)

@W: BN102 |Cannot find object vc_rdy_i to apply define_input_delay 
@W: BN103 |Cannot find object p_wr_rdy_o to apply define_output_delay 
Adding property syn_loc, value "H19", to port p2l_data_i[15]
Adding property syn_loc, value "F21", to port p2l_data_i[14]
Adding property syn_loc, value "F22", to port p2l_data_i[13]
Adding property syn_loc, value "E20", to port p2l_data_i[12]
Adding property syn_loc, value "E22", to port p2l_data_i[11]
Adding property syn_loc, value "J19", to port p2l_data_i[10]
Adding property syn_loc, value "H20", to port p2l_data_i[9]
Adding property syn_loc, value "K19", to port p2l_data_i[8]
Adding property syn_loc, value "K18", to port p2l_data_i[7]
Adding property syn_loc, value "G20", to port p2l_data_i[6]
Adding property syn_loc, value "G22", to port p2l_data_i[5]
Adding property syn_loc, value "K17", to port p2l_data_i[4]
Adding property syn_loc, value "L17", to port p2l_data_i[3]
Adding property syn_loc, value "H21", to port p2l_data_i[2]
Adding property syn_loc, value "H22", to port p2l_data_i[1]
Adding property syn_loc, value "K20", to port p2l_data_i[0]
Adding property syn_input_delay6, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[0]
Adding property syn_input_delay7, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_wr_req_i[1]
Adding property syn_loc, value "M21", to port p_wr_req_i[1]
Adding property syn_loc, value "M22", to port p_wr_req_i[0]
Adding property syn_loc, value "K16", to port p_wr_rdy_o[1]
Adding property syn_loc, value "L15", to port p_wr_rdy_o[0]
Adding property syn_loc, value "B22", to port vc_rdy_i[1]
Adding property syn_loc, value "B21", to port vc_rdy_i[0]
Adding property syn_loc, value "Y21", to port l2p_data_o[15]
Adding property syn_loc, value "W20", to port l2p_data_o[14]
Adding property syn_loc, value "V20", to port l2p_data_o[13]
Adding property syn_loc, value "V22", to port l2p_data_o[12]
Adding property syn_loc, value "T19", to port l2p_data_o[11]
Adding property syn_loc, value "T21", to port l2p_data_o[10]
Adding property syn_loc, value "R22", to port l2p_data_o[9]
Adding property syn_loc, value "P22", to port l2p_data_o[8]
Adding property syn_loc, value "Y22", to port l2p_data_o[7]
Adding property syn_loc, value "W22", to port l2p_data_o[6]
Adding property syn_loc, value "V19", to port l2p_data_o[5]
Adding property syn_loc, value "V21", to port l2p_data_o[4]
Adding property syn_loc, value "T20", to port l2p_data_o[3]
Adding property syn_loc, value "P18", to port l2p_data_o[2]
Adding property syn_loc, value "P21", to port l2p_data_o[1]
Adding property syn_loc, value "P16", to port l2p_data_o[0]
Adding property syn_input_delay19, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[0]
Adding property syn_input_delay20, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port l_wr_rdy_i[1]
Adding property syn_loc, value "T22", to port l_wr_rdy_i[1]
Adding property syn_loc, value "R20", to port l_wr_rdy_i[0]
Adding property syn_input_delay21, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[0]
Adding property syn_input_delay22, value "r=2.00,f=2.00,rs=0.0,fs=0.0,improve=0.00,route=0.00,ref=gnum_clk200:r", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "P19", to port p_rd_d_rdy_i[1]
Adding property syn_loc, value "N16", to port p_rd_d_rdy_i[0]
Adding property syn_loc, value "AB4", to port data_bus_io[27]
Adding property syn_loc, value "AA4", to port data_bus_io[26]
Adding property syn_loc, value "AB9", to port data_bus_io[25]
Adding property syn_loc, value "Y9", to port data_bus_io[24]
Adding property syn_loc, value "Y10", to port data_bus_io[23]
Adding property syn_loc, value "W10", to port data_bus_io[22]
Adding property syn_loc, value "U10", to port data_bus_io[21]
Adding property syn_loc, value "T10", to port data_bus_io[20]
Adding property syn_loc, value "AB8", to port data_bus_io[19]
Adding property syn_loc, value "AA8", to port data_bus_io[18]
Adding property syn_loc, value "AB7", to port data_bus_io[17]
Adding property syn_loc, value "Y7", to port data_bus_io[16]
Adding property syn_loc, value "V9", to port data_bus_io[15]
Adding property syn_loc, value "U9", to port data_bus_io[14]
Adding property syn_loc, value "AB6", to port data_bus_io[13]
Adding property syn_loc, value "AA6", to port data_bus_io[12]
Adding property syn_loc, value "R8", to port data_bus_io[11]
Adding property syn_loc, value "R9", to port data_bus_io[10]
Adding property syn_loc, value "AB5", to port data_bus_io[9]
Adding property syn_loc, value "Y5", to port data_bus_io[8]
Adding property syn_loc, value "AB12", to port data_bus_io[7]
Adding property syn_loc, value "U8", to port data_bus_io[6]
Adding property syn_loc, value "AA12", to port data_bus_io[5]
Adding property syn_loc, value "T8", to port data_bus_io[4]
Adding property syn_loc, value "W8", to port data_bus_io[3]
Adding property syn_loc, value "V7", to port data_bus_io[2]
Adding property syn_loc, value "Y6", to port data_bus_io[1]
Adding property syn_loc, value "W6", to port data_bus_io[0]
Adding property syn_loc, value "AB15", to port address_o[3]
Adding property syn_loc, value "Y15", to port address_o[2]
Adding property syn_loc, value "U12", to port address_o[1]
Adding property syn_loc, value "T12", to port address_o[0]
@N: BN225 |Writing default property annotation file C:\FMC_TDC\evas_fmc_tdc\syn\syn_tdc.sap.
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:04s; Memory used current: 53MB peak: 87MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Jun 12 18:55:31 2012

###########################################################]
Map & Optimize Report

Synopsys Xilinx Technology Mapper, Version maprc, Build 943R, Built Mar  2 2012 21:24:41
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 49MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 51MB)

Reading Xilinx I/O pad type table from file <C:\Synopsys\fpga_F201203\lib\xilinx\x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\Synopsys\fpga_F201203\lib\xilinx\gttype.txt> 


Starting Optimization and Mapping (Time elapsed 0h:00m:01s; Memory used current: 83MB peak: 85MB)

@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":177:4:177:5|Removing sequential instance dma_controller_wb_slave_0.dma_stat_int_write[31:0] of view:PrimLib.dffre(prim) in hierarchy view:work.dma_controller(behaviour) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":474:4:474:5|Removing sequential instance dma_controller_wb_slave_0.dma_stat_o[31:0] of view:PrimLib.dffre(prim) in hierarchy view:work.dma_controller(behaviour) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller_wb_slave.vhd":474:4:474:5|Removing sequential instance dma_controller_wb_slave_0.dma_stat_load_o of view:PrimLib.dffr(prim) in hierarchy view:work.dma_controller(behaviour) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":318:4:318:5|Removing sequential instance cmp_p2l_decode32.p2l_be[3:0] of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":199:4:199:5|Removing sequential instance cmp_p2l_decode32.p2l_hdr_lbe[3:0] of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":199:4:199:5|Removing sequential instance cmp_p2l_decode32.p2l_hdr_fbe[3:0] of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":199:4:199:5|Removing sequential instance cmp_p2l_decode32.p2l_hdr_stat[1:0] of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":199:4:199:5|Removing sequential instance cmp_p2l_decode32.p2l_hdr_length[9:0] of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":199:4:199:5|Removing sequential instance cmp_p2l_decode32.p2l_hdr_last of view:PrimLib.dffre(prim) in hierarchy view:work.gn4124_core(rtl) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:04s; Memory used current: 87MB peak: 90MB)

Encoding state machine data_engine_block.engine_st[0:10] (netlist:statemachine)
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\data_formatting.vhd":196:4:196:5|Found counter in view:work.top_tdc(rtl) inst data_formatting_block.wr_index[7:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\data_formatting.vhd":227:4:227:5|Found counter in view:work.top_tdc(rtl) inst data_formatting_block.dacapo_counter[19:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\one_hz_gen.vhd":154:4:154:5|Found counter in view:work.top_tdc(rtl) inst one_second_block.local_utc[31:0]
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[31] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[30] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[29] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[28] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[27] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":285:4:285:5|Removing sequential instance start_retrigger_block.retrig_nb_offset[26] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\free_counter.vhd":99:4:99:5|Found counter in view:work.top_tdc(rtl) inst start_retrigger_block.retrig_period_counter.counter[31:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\free_counter.vhd":99:4:99:5|Found counter in view:work.top_tdc(rtl) inst one_second_block.clk_periods_counter.counter[31:0]
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\data_formatting.vhd":338:32:338:33|Found addmux in view:work.top_tdc(rtl) inst data_formatting_block.un_retrig_from_roll_over[25:8] from data_formatting_block.un8_un_retrig_from_roll_over[17:0] 
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":261:6:261:7|Found addmux in view:work.top_tdc(rtl) inst gnum_interface_block.cmp_p2l_decode32.p_addr_decode\.p2l_addr_4[31:0] from gnum_interface_block.cmp_p2l_decode32.un8_p2l_addr[29:0],gnum_interface_block.cmp_p2l_decode32.un8_p2l_addr_un1,gnum_interface_block.cmp_p2l_decode32.un8_p2l_addr_un0 
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[31] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[30] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[29] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[28] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[27] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[26] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[25] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[24] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[23] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[22] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[21] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[20] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[19] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[18] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[17] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[16] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[15] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[14] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[13] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[12] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[11] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[10] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[9] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[8] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[7] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[6] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[5] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":146:4:146:5|Register bit irq_pending[4] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[31] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[30] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[29] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[28] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[27] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[26] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[25] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[24] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[23] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[22] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[21] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[20] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[19] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[18] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[17] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[16] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[15] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[14] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[13] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[12] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[11] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[10] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[9] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[8] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[7] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[6] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[5] is always 0, optimizing ...
@W: MO160 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_irq_controller\irq_controller.vhd":166:4:166:5|Register bit multi_irq[4] is always 0, optimizing ...
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":389:0:389:5|Found counter in view:work.sockit_owm_Z1_layer1(verilog) inst cnt[7:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":301:0:301:5|Found counter in view:work.sockit_owm_Z1_layer1(verilog) inst div[15:0]
@N: MF179 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":399:23:399:36|Found 8 bit by 8 bit '==' comparator, 'un1_t_rstp'
@N: MF179 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_onewire_master\sockit_owm.v":309:14:309:46|Found 16 bit by 16 bit '==' comparator, 'pls'
Encoding state machine c_state[0:5] (netlist:statemachine)
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine c_state[0:17] (netlist:statemachine)
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":273:12:273:13|Found counter in view:work.i2c_master_bit_ctrl(structural) inst filter_cnt[13:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_bit_ctrl.vhd":225:8:225:9|Found counter in view:work.i2c_master_bit_ctrl(structural) inst cnt[15:0]
Encoding state machine state[0:8] (netlist:statemachine)
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1001 -> 100000000
@N: BN362 :|Removing sequential instance state[0] of view:PrimLib.dffr(prim) in hierarchy view:work.serdes_1_to_n_clk_pll_s2_diff_work_top_tdc_rtl_5layer0(arch_serdes_1_to_n_clk_pll_s2_diff) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance state[1] of view:PrimLib.dffr(prim) in hierarchy view:work.serdes_1_to_n_clk_pll_s2_diff_work_top_tdc_rtl_5layer0(arch_serdes_1_to_n_clk_pll_s2_diff) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.serdes_1_to_n_clk_pll_s2_diff_work_top_tdc_rtl_5layer0(arch_serdes_1_to_n_clk_pll_s2_diff) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.serdes_1_to_n_clk_pll_s2_diff_work_top_tdc_rtl_5layer0(arch_serdes_1_to_n_clk_pll_s2_diff) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":155:4:155:5|Removing sequential instance count[2:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.serdes_1_to_n_clk_pll_s2_diff_work_top_tdc_rtl_5layer0(arch_serdes_1_to_n_clk_pll_s2_diff) because there are no references to its outputs 
Encoding state machine state[0:1] (netlist:statemachine)
original code -> new code
   0000 -> 0
   0001 -> 1
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[12] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[11] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[9] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance mux[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.serdes_1_to_n_data_s2_se_false_2_16(arch_serdes_1_to_n_data_s2_se) because there are no references to its outputs 
Encoding state machine state[0:1] (netlist:statemachine)
original code -> new code
   0000 -> 0
   0001 -> 1
Encoding state machine l2p_read_cpl_current_state[0:2] (netlist:statemachine)
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine wishbone_current_state[0:3] (netlist:statemachine)
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine dma_ctrl_current_state[0:6] (netlist:statemachine)
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine l2p_dma_current_state[0:7] (netlist:statemachine)
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":187:4:187:5|Found counter in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst dma_length_cnt[29:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":229:4:229:5|Found counter in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst l2p_data_cnt[10:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":187:4:187:5|Found counter in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst target_addr_cnt[29:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":659:4:659:5|Found counter in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst wb_ack_cnt[31:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":647:4:647:5|Found counter in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst wb_read_cnt[31:0]
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":240:6:240:7|Found addmux in view:work.l2p_dma_master_work_top_tdc_rtl_6layer0(behaviour) inst p_pkt_gen\.l2p_address_l_4[31:0] from un1_l2p_last_packet_1[32:1] 
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'p_wb_master\.un2_wb_ack_cnt'
Encoding state machine p2l_dma_current_state[0:4] (netlist:statemachine)
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":414:4:414:5|Found counter in view:work.p2l_dma_master_work_top_tdc_rtl_7layer0(behaviour) inst p2l_data_cnt[10:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":622:4:622:5|Found counter in view:work.p2l_dma_master_work_top_tdc_rtl_7layer0(behaviour) inst wb_ack_cnt[31:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":610:4:610:5|Found counter in view:work.p2l_dma_master_work_top_tdc_rtl_7layer0(behaviour) inst wb_write_cnt[31:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":477:4:477:5|Found counter in view:work.p2l_dma_master_work_top_tdc_rtl_7layer0(behaviour) inst target_addr_cnt[29:0]
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'p_wb_master\.un2_wb_ack_cnt'
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\decr_counter.vhd":104:4:104:5|Found counter in view:work.decr_counter_32(rtl) inst counter[31:0]
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\decr_counter.vhd":106:6:106:7|Found addmux in view:work.decr_counter_32(rtl) inst decr_counting\.counter_4[31:0] from decr_counting\.counter_2[31:0] 
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\incr_counter.vhd":100:4:100:5|Found counter in view:work.incr_counter_32_retrig_nb_counter(rtl) inst counter[31:0]
Encoding state machine acam_data_st[0:6] (netlist:statemachine)
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\incr_counter.vhd":100:4:100:5|Found counter in view:work.incr_counter_32_retrig_nb_counter_retrig_nb_counter(rtl) inst counter[31:0]
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\incr_counter.vhd":100:4:100:5|Found counter in view:work.incr_counter_32(rtl) inst counter[31:0]
Encoding state machine irq_st[0:3] (netlist:statemachine)
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\incr_counter.vhd":100:4:100:5|Found counter in view:work.incr_counter_9(rtl) inst counter[8:0]
Encoding state machine tstamp_rd_wb_st[0:3] (netlist:statemachine)
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine config_st[0:5] (netlist:statemachine)
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":507:6:507:17|Removing sequential instance config_st[0] of view:PrimLib.dffr(prim) in hierarchy view:work.clks_rsts_manager_68(rtl) because there are no references to its outputs 
@N:"c:\fmc_tdc\evas_fmc_tdc\src\rtl\free_counter.vhd":99:4:99:5|Found counter in view:work.leds_manager_32_false(rtl) inst spec_led_period_counter.counter[31:0]
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\irq_generator.vhd":245:2:245:13|Removing sequential instance interrupts_generator.time_counter.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\irq_generator.vhd":227:2:227:16|Removing sequential instance interrupts_generator.tstamps_counter.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":267:2:267:18|Removing sequential instance start_retrigger_block.roll_over_counter.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\start_retrig_ctrl.vhd":251:2:251:18|Removing sequential instance start_retrigger_block.retrig_nb_counter.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd":128:4:128:5|Removing sequential instance acam_timing_block.err_flag_synch[2] of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd":128:4:128:5|Removing sequential instance acam_timing_block.err_flag_synch[1] of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd":128:4:128:5|Removing sequential instance acam_timing_block.err_flag_synch[0] of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\acam_timecontrol_interface.vhd":171:2:171:22|Removing sequential instance acam_timing_block.window_active_counter.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\reg_ctrl.vhd":396:2:396:16|Removing sequential instance reg_control_block.Pulse_stretcher.counter_is_full_o of view:UNILIB.FDR(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[31] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[30] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[17] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[16] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[12] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[11] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":612:4:612:5|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_sync[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":131:2:131:3|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_toggle of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":131:2:131:3|Boundary register gnum_interface_block.l_dma_irq_sync\.1\.cmp_dma_irq_sync.s_gotit_toggle packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":145:3:145:4|Boundary register gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_sync[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":131:2:131:3|Removing sequential instance gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_toggle of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@A: BN291 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\pulse_sync_rtl.vhd":131:2:131:3|Boundary register gnum_interface_block.l_dma_irq_sync\.0\.cmp_dma_irq_sync.s_gotit_toggle packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[30] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[12] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[11] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[9] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_adr_t[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\wbmaster32.vhd":388:4:388:5|Removing sequential instance gnum_interface_block.cmp_wbmaster32.wb_sel_t[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.counter[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.cal_data_sint of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.enable of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_valid_in.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.counter[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.cal_data_sint of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.enable of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_dframe_in.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.counter[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.mux[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.cal_data_sint of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.enable of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_data_s2_se.vhd":141:4:141:5|Removing sequential instance gnum_interface_block.cmp_p2l_des.cmp_data_in.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\wb_i2c_master\i2c_master_top.vhd":338:12:338:13|Removing sequential instance mezzanine_I2C_master_EEPROM.Wrapped_I2C.wb_inta_o of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:28s; Memory used current: 144MB peak: 162MB)

@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[17] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[16] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[12] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[11] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":573:4:573:5|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":162:4:162:18|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.wsts.ram_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":162:4:162:18|Removing sequential instance gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.rd.grhf\.rhf.ram_valid_d1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.rd.grhf\.rhf.ram_valid_d1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.wsts.ram_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.rd.grhf\.rhf.ram_valid_d1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.wsts.ram_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":339:4:339:5|Removing sequential instance gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":339:4:339:5|Removing sequential instance gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":339:4:339:5|Removing sequential instance gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\dma_controller.vhd":339:4:339:5|Removing sequential instance gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_4 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_3 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_2 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_9 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_8 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_7 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_6 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.diff_pntr_pad_5 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.rd.grhf\.rhf.ram_valid_d1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":144:4:144:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit\.cmp_fifo_32x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.wsts.ram_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":162:4:162:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.wsts.ram_full_i of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 
@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\xilinx_cores\generic_async_fifo_wrapper.vhd":162:4:162:18|Removing sequential instance gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.rd.grhf\.rhf.ram_valid_d1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:29s; Memory used current: 133MB peak: 162MB)

@N: FX430 |Found 3 global buffers instantiated by user 

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:31s; Memory used current: 121MB peak: 162MB)

@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INIT_00 = 00000000000000000000000000000000000000000000000001E009E102300231
@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INIT_04 = 1016D0171C18001900120C13241400150C030004F01004110632600000014002
@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INIT_05 = 04A600A700A804A900A204A300A400A5001E381F04A000A1001A001B081C001D
@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INIT_06 = 0190019101920193094069410D42094328F228F328F428F500AA00AB28F028F1
@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INIT_07 = 45A081A101A201A3019C019D899E019F01988999019A459B0194019501960197
@N: FX276 :"c:\fmc_tdc\evas_fmc_tdc\src\rtl\clks_rsts_manager.vhd":573:38:573:47|Startup value clks_rsts_mgment.un6_pll_word_being_sent_0_0.INITP_00 = 0000008220550000000000002000C40000000000000000000000000000000000
@N: FX211 |Packed ROM clks_rsts_mgment.un6_pll_word_being_sent_0[17:0] (7 input, 18 output) to Block SelectRAM 
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_dma_master.vhd":263:25:263:57|Found addmux in view:work.top_tdc(rtl) inst gnum_interface_block.cmp_p2l_dma_master.p_read_req\.l2p_len_cnt_6_0[29:10] from gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt_4[29:10] 
@N: FX404 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\l2p_dma_master.vhd":275:25:275:55|Found addmux in view:work.top_tdc(rtl) inst gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen\.l2p_len_cnt_4_i_m3[24:0] from gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_2[29:5] 
Latch-throughs may be inserted for ternary adder data_formatting_block.un4_un_nb_of_cycles[31:6] for better packing into a slice.
Starting Early Timing Optimization (Time elapsed 0h:00m:37s; Memory used current: 123MB peak: 162MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:48s; Memory used current: 127MB peak: 162MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:49s; Memory used current: 125MB peak: 162MB)

@N: BN362 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\p2l_decode32.vhd":232:4:232:5|Removing sequential instance gnum_interface_block.cmp_p2l_decode32.p2l_addr[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_tdc(rtl) because there are no references to its outputs 

Finished preparing to map (Time elapsed 0h:00m:53s; Memory used current: 129MB peak: 162MB)


Finished technology mapping (Time elapsed 0h:00m:55s; Memory used current: 140MB peak: 162MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:57s		     0.10ns		4632 /      5521
   2		0h:00m:57s		     0.10ns		4632 /      5521
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:01m:00s; Memory used current: 128MB peak: 162MB)

@N: FX623 |Packing into LUT62
Running physical synthesis specific optimizations

Finished restoring hierarchy (Time elapsed 0h:01m:02s; Memory used current: 131MB peak: 162MB)

Writing Analyst data base C:\FMC_TDC\evas_fmc_tdc\syn\syn_tdc.srm

Finished Writing Netlist Databases (Time elapsed 0h:01m:08s; Memory used current: 125MB peak: 162MB)

Writing EDIF Netlist and constraint files
@W: FX845 |Cannot determine Xilinx version. Please check Xilinx environment variable. Writing UCF for version ISE 11.1
F-2012.03

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:01m:13s; Memory used current: 130MB peak: 162MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:01m:14s; Memory used current: 119MB peak: 162MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 

Finished Writing Gated Clock Conversion Report (Time elapsed 0h:01m:14s; Memory used current: 119MB peak: 162MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:01m:14s; Memory used current: 119MB peak: 162MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:01m:14s; Memory used current: 119MB peak: 162MB)

@W: MT246 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":277:2:277:18|Blackbox BUFIO2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\fmc_tdc\evas_fmc_tdc\src\ip_cores\gnum_core\serdes_1_to_n_clk_pll_s2_diff.vhd":286:2:286:20|Blackbox BUFIO2FB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock spec_clk20 with period 50.00ns 
Found clock tdc_clk125 with period 8.00ns 
Found clock acam_refclk31_25 with period 32.00ns 
Found clock gnum_clk200 with period 5.00ns 
All Input Ports in the design have input constraint of 2.00ns w.r.t. clock tdc_clk125:r 
All Output Ports in the design have output constraint of 2.00ns w.r.t. clock tdc_clk125:r 
Port p2l_clk_p_i - has input  constraint of 0.80ns w.r.t. clock gnum_clk200:r 
Port p2l_clk_n_i - has input  constraint of 0.80ns w.r.t. clock gnum_clk200:r 
Port p2l_data_i[15:0] - has input  constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port p2l_dframe_i - has input  constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port p2l_valid_i - has input  constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port p2l_rdy_o - has output constraint of 0.50ns w.r.t. clock gnum_clk200:r 
Port rx_error_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_clk_p_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_clk_n_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_data_o[15:0] - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_dframe_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_valid_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_edb_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port l2p_rdy_i - has input  constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port tx_error_i - has input  constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port spare_o - has output constraint of 2.00ns w.r.t. clock gnum_clk200:r 
Port pll_sclk_o - has output constraint of 2.00ns w.r.t. clock spec_clk20:r 
Port pll_sdi_o - has output constraint of 2.00ns w.r.t. clock spec_clk20:r 
Port pll_cs_o - has output constraint of 2.00ns w.r.t. clock spec_clk20:r 
Port pll_sdo_i - has input  constraint of 2.00ns w.r.t. clock spec_clk20:r 
Port pll_status_i - has input  constraint of 2.00ns w.r.t. clock spec_clk20:r 
Port start_from_fpga_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port cs_n_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port rd_n_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port wr_n_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port enable_inputs_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port term_en_1_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port term_en_2_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port term_en_3_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port term_en_4_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 
Port term_en_5_o - has output constraint of 1.00ns w.r.t. clock tdc_clk125:r 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 12 18:56:52 2012
#


Top view:               top_tdc
Requested Frequency:    20.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\FMC_TDC\evas_fmc_tdc\syn\tdc_syn_constraints.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: 0.098

                     Requested     Estimated     Requested     Estimated                Clock        Clock               
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group               
-------------------------------------------------------------------------------------------------------------------------
acam_refclk31_25     31.3 MHz      NA            32.000        NA            NA         declared     default_clkgroup4__4
gnum_clk200          200.0 MHz     208.0 MHz     5.000         4.807         0.193      declared     default_clkgroup3__3
spec_clk20           20.0 MHz      89.2 MHz      50.000        11.207        38.793     declared     default_clkgroup2__2
tdc_clk125           125.0 MHz     175.8 MHz     8.000         5.689         2.311      declared     default_clkgroup1__1
System               200.0 MHz     NA            5.000         NA            NA         system       system_clkgroup     
=========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
tdc_clk125   tdc_clk125   |  8.000       2.311   |  No paths    -      |  No paths    -      |  No paths    -    
tdc_clk125   spec_clk20   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
tdc_clk125   gnum_clk200  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
spec_clk20   tdc_clk125   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
spec_clk20   spec_clk20   |  50.000      38.793  |  No paths    -      |  No paths    -      |  No paths    -    
gnum_clk200  System       |  5.000       0.098   |  No paths    -      |  No paths    -      |  No paths    -    
gnum_clk200  tdc_clk125   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gnum_clk200  gnum_clk200  |  5.000       0.193   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                   Starting                 User           Arrival     Required           
Name                   Reference                Constraint     Time        Time         Slack 
                       Clock                                                                  
----------------------------------------------------------------------------------------------
acam_refclk_n_i        tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
acam_refclk_p_i        tdc_clk125 (rising)      0.000          2.000       7.181        5.181 
carrier_one_wire_b     tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
data_bus_io[0]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[1]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[2]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[3]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[4]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[5]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[6]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[7]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[8]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[9]         tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[10]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[11]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[12]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[13]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[14]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[15]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[16]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[17]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[18]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[19]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[20]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[21]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[22]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[23]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[24]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[25]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[26]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
data_bus_io[27]        tdc_clk125 (rising)      2.000          2.000       25.674       23.674
ef1_i                  tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
ef2_i                  tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
err_flag_i             tdc_clk125 (rising)      2.000          NA          NA           NA    
int_flag_i             tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
l2p_rdy_i              gnum_clk200 (rising)     2.000          2.000       2.622        0.622 
l_wr_rdy_i[0]          gnum_clk200 (rising)     2.000          2.000       2.622        0.622 
l_wr_rdy_i[1]          gnum_clk200 (rising)     2.000          2.000       2.622        0.622 
mezz_one_wire_b        tdc_clk125 (rising)      2.000          2.000       7.181        5.181 
p2l_clk_n_i            gnum_clk200 (rising)     0.800          0.800       0.898        0.098 
p2l_clk_p_i            gnum_clk200 (rising)     0.800          0.800       0.898        0.098 
p2l_data_i[0]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[1]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[2]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[3]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[4]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[5]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[6]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[7]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[8]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[9]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[10]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[11]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[12]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[13]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[14]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_data_i[15]         gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_dframe_i           gnum_clk200 (rising)     2.000          NA          NA           NA    
p2l_valid_i            gnum_clk200 (rising)     2.000          NA          NA           NA    
p_rd_d_rdy_i[0]        gnum_clk200 (rising)     2.000          2.000       2.622        0.622 
p_rd_d_rdy_i[1]        gnum_clk200 (rising)     2.000          2.000       2.622        0.622 
p_wr_req_i[0]          gnum_clk200 (rising)     2.000          NA          NA           NA    
p_wr_req_i[1]          gnum_clk200 (rising)     2.000          NA          NA           NA    
pll_sdo_i              spec_clk20 (rising)      2.000          NA          NA           NA    
pll_status_i           spec_clk20 (rising)      2.000          2.000       49.181       47.181
rst_n_a_i              tdc_clk125 (rising)      2.000          NA          NA           NA    
spec_aux0_i            tdc_clk125 (rising)      2.000          NA          NA           NA    
spec_aux1_i            tdc_clk125 (rising)      2.000          NA          NA           NA    
spec_clk_i             NA                       NA             NA          NA           NA    
sys_scl_b              tdc_clk125 (rising)      2.000          2.000       9.574        7.574 
sys_sda_b              tdc_clk125 (rising)      2.000          2.000       9.574        7.574 
tdc_clk_n_i            tdc_clk125 (rising)      2.000          NA          NA           NA    
tdc_clk_p_i            NA                       NA             NA          NA           NA    
tx_error_i             gnum_clk200 (rising)     2.000          NA          NA           NA    
vc_rdy_i[0]            tdc_clk125 (rising)      2.000          NA          NA           NA    
vc_rdy_i[1]            tdc_clk125 (rising)      2.000          NA          NA           NA    
==============================================================================================


Output Ports: 

Port                   Starting                 User                          Arrival     Required           
Name                   Reference                Constraint                    Time        Time         Slack 
                       Clock                                                                                 
-------------------------------------------------------------------------------------------------------------
address_o[0]           tdc_clk125 (rising)      2.000(tdc_clk125 rising)      6.289       22.000       15.711
address_o[1]           tdc_clk125 (rising)      2.000(tdc_clk125 rising)      6.224       22.000       15.776
address_o[2]           tdc_clk125 (rising)      2.000(tdc_clk125 rising)      6.295       22.000       15.705
address_o[3]           tdc_clk125 (rising)      2.000(tdc_clk125 rising)      6.936       22.000       15.064
carrier_one_wire_b     tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       6.000        3.713 
cs_n_o                 tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
data_bus_io[0]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[1]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[2]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[3]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[4]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[5]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[6]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.270       22.000       12.730
data_bus_io[7]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.208       22.000       12.792
data_bus_io[8]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[9]         tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[10]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.208       22.000       12.792
data_bus_io[11]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[12]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[13]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[14]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[15]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[16]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[17]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[18]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[19]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[20]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      8.412       22.000       13.588
data_bus_io[21]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
data_bus_io[22]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.248       22.000       12.752
data_bus_io[23]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.248       22.000       12.752
data_bus_io[24]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[25]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[26]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.246       22.000       12.754
data_bus_io[27]        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      9.189       22.000       12.811
enable_inputs_o        tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
irq_p_o                tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
l2p_clk_p_o            (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[0]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[1]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[2]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[3]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[4]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[5]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[6]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[7]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[8]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[9]          (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[10]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[11]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[12]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[13]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[14]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_data_o[15]         (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_dframe_o           (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
l2p_edb_o              gnum_clk200 (rising)     2.000(gnum_clk200 rising)     0.727       3.000        2.273 
l2p_valid_o            (no clock) (rising)      2.000(gnum_clk200 rising)     4.139       NA           NA    
mezz_one_wire_b        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       6.000        3.713 
p2l_rdy_o              gnum_clk200 (rising)     0.500(gnum_clk200 rising)     4.307       4.500        0.193 
p_wr_rdy_o[0]          gnum_clk200 (rising)     2.000(tdc_clk125 rising)      4.282       NA           NA    
p_wr_rdy_o[1]          gnum_clk200 (rising)     2.000(tdc_clk125 rising)      4.282       NA           NA    
pll_cs_o               spec_clk20 (rising)      2.000(spec_clk20 rising)      2.287       48.000       45.713
pll_dac_sync_o         spec_clk20 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
pll_sclk_o             spec_clk20 (rising)      2.000(spec_clk20 rising)      2.287       48.000       45.713
pll_sdi_o              spec_clk20 (rising)      2.000(spec_clk20 rising)      6.773       48.000       41.227
rd_n_o                 tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
rx_error_o             gnum_clk200 (rising)     2.000(gnum_clk200 rising)     0.727       3.000        2.273 
spec_aux2_o            spec_clk20 (rising)      2.000(tdc_clk125 rising)      4.267       NA           NA    
spec_aux3_o            spec_clk20 (rising)      2.000(tdc_clk125 rising)      4.267       NA           NA    
spec_aux4_o            tdc_clk125 (rising)      2.000(tdc_clk125 rising)      4.267       NA           NA    
spec_aux5_o            tdc_clk125 (rising)      2.000(tdc_clk125 rising)      4.267       NA           NA    
spec_led_green_o       spec_clk20 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
spec_led_red_o         spec_clk20 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
start_from_fpga_o      tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       15.000       12.713
sys_scl_b              tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       6.000        3.713 
sys_sda_b              tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       6.000        3.713 
tdc_led_status_o       tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
tdc_led_trig1_o        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
tdc_led_trig2_o        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
tdc_led_trig3_o        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
tdc_led_trig4_o        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
tdc_led_trig5_o        tdc_clk125 (rising)      2.000(tdc_clk125 rising)      2.287       NA           NA    
term_en_1_o            tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
term_en_2_o            tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
term_en_3_o            tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
term_en_4_o            tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
term_en_5_o            tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
wr_n_o                 tdc_clk125 (rising)      1.000(tdc_clk125 rising)      2.287       7.000        4.713 
=============================================================================================================



====================================
Detailed Report for Clock: gnum_clk200
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                              Starting                                                                                                 Arrival          
Instance                                                                                                                                      Reference       Type     Pin                 Net                                                         Time        Slack
                                                                                                                                              Clock                                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
p2l_clk_n_i                                                                                                                                   gnum_clk200     Port     p2l_clk_n_i         p2l_clk_n_i                                                 0.800       0.098
p2l_clk_p_i                                                                                                                                   gnum_clk200     Port     p2l_clk_p_i         p2l_clk_p_i                                                 0.800       0.098
gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i         gnum_clk200     FDP      Q                   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full         1.658       0.193
gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i     gnum_clk200     FDP      Q                   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full     1.658       0.202
l2p_rdy_i                                                                                                                                     gnum_clk200     Port     l2p_rdy_i           l2p_rdy_i                                                   2.000       0.622
l_wr_rdy_i[1:0]                                                                                                                               gnum_clk200     Port     l_wr_rdy_i[0]       l_wr_rdy_i[0]                                               2.000       0.622
l_wr_rdy_i[1:0]                                                                                                                               gnum_clk200     Port     l_wr_rdy_i[1]       l_wr_rdy_i[1]                                               2.000       0.622
p_rd_d_rdy_i[1:0]                                                                                                                             gnum_clk200     Port     p_rd_d_rdy_i[0]     p_rd_d_rdy_i[0]                                             2.000       0.622
p_rd_d_rdy_i[1:0]                                                                                                                             gnum_clk200     Port     p_rd_d_rdy_i[1]     p_rd_d_rdy_i[1]                                             2.000       0.622
gnum_interface_block.cmp_dma_controller.dma_len_reg[12]                                                                                       gnum_clk200     FDCE     Q                   gnum_interface_block.cmp_dma_controller.dma_len_reg[12]     1.658       1.016
========================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                             Required          
Instance                                                              Reference       Type       Pin           Net                                                                         Time         Slack
                                                                      Clock                                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst                     gnum_clk200     BUFIO2     I             gnum_interface_block.cmp_clk_in.P_clk                                       6.369        0.098
p2l_rdy_o                                                             gnum_clk200     Port       p2l_rdy_o     p2l_rdy_o                                                                   4.500        0.193
gnum_interface_block.l2p_rdy_t                                        gnum_clk200     FDC        D             l2p_rdy_i_c                                                                 2.622        0.622
gnum_interface_block.l_wr_rdy_t[0]                                    gnum_clk200     FDC        D             l_wr_rdy_i_c[0]                                                             2.622        0.622
gnum_interface_block.l_wr_rdy_t[1]                                    gnum_clk200     FDC        D             l_wr_rdy_i_c[1]                                                             2.622        0.622
gnum_interface_block.p_rd_d_rdy_t[0]                                  gnum_clk200     FDC        D             p_rd_d_rdy_i_c[0]                                                           2.622        0.622
gnum_interface_block.p_rd_d_rdy_t[1]                                  gnum_clk200     FDC        D             p_rd_d_rdy_i_c[1]                                                           2.622        0.622
gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[0]     gnum_clk200     FDCE       CE            gnum_interface_block.cmp_dma_controller.un1_dma_ctrl_current_state_10_i     6.105        1.016
gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[1]     gnum_clk200     FDCE       CE            gnum_interface_block.cmp_dma_controller.un1_dma_ctrl_current_state_10_i     6.105        1.016
gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]     gnum_clk200     FDCE       CE            gnum_interface_block.cmp_dma_controller.un1_dma_ctrl_current_state_10_i     6.105        1.016
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.000
    + Estimated clock delay at ending point: 1.369
    = Required time:                         6.369

    - Propagation time:                      5.472
    - User constraint on starting point:     0.800
    = Slack (critical) :                     0.098

    Number of logic level(s):                3
    Starting point:                          p2l_clk_n_i / p2l_clk_n_i
    Ending point:                            gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst / I
    The start point is clocked by            gnum_clk200 [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin             Pin               Arrival     No. of    
Name                                                  Type         Name            Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
p2l_clk_n_i                                           Port         p2l_clk_n_i     In      0.000     0.800       -         
p2l_clk_n_i                                           Net          -               -       0.000     -           1         
gnum_interface_block.cmp_clk_in.iob_clk_in            IBUFDS       IB              In      -         0.800       -         
gnum_interface_block.cmp_clk_in.iob_clk_in            IBUFDS       O               Out     0.646     1.446       -         
gnum_interface_block.cmp_clk_in.rx_clk_in             Net          -               -       0.475     -           2         
gnum_interface_block.cmp_clk_in.iodelay_s             IODELAY2     IDATAIN         In      -         1.922       -         
gnum_interface_block.cmp_clk_in.iodelay_s             IODELAY2     DATAOUT         Out     2.088     4.010       -         
gnum_interface_block.cmp_clk_in.ddly_s                Net          -               -       0.444     -           1         
gnum_interface_block.cmp_clk_in.iserdes_s             ISERDES2     D               In      -         4.454       -         
gnum_interface_block.cmp_clk_in.iserdes_s             ISERDES2     DFB             Out     1.374     5.827       -         
gnum_interface_block.cmp_clk_in.P_clk                 Net          -               -       0.444     -           1         
gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst     BUFIO2       I               In      -         6.272       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 5.472 is 4.108(75.1%) logic and 1.363(24.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.000
    + Estimated clock delay at ending point: 1.369
    = Required time:                         6.369

    - Propagation time:                      5.472
    - User constraint on starting point:     0.800
    = Slack (critical) :                     0.098

    Number of logic level(s):                3
    Starting point:                          p2l_clk_p_i / p2l_clk_p_i
    Ending point:                            gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst / I
    The start point is clocked by            gnum_clk200 [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin             Pin               Arrival     No. of    
Name                                                  Type         Name            Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
p2l_clk_p_i                                           Port         p2l_clk_p_i     In      0.000     0.800       -         
p2l_clk_p_i                                           Net          -               -       0.000     -           1         
gnum_interface_block.cmp_clk_in.iob_clk_in            IBUFDS       I               In      -         0.800       -         
gnum_interface_block.cmp_clk_in.iob_clk_in            IBUFDS       O               Out     0.646     1.446       -         
gnum_interface_block.cmp_clk_in.rx_clk_in             Net          -               -       0.475     -           2         
gnum_interface_block.cmp_clk_in.iodelay_s             IODELAY2     IDATAIN         In      -         1.922       -         
gnum_interface_block.cmp_clk_in.iodelay_s             IODELAY2     DATAOUT         Out     2.088     4.010       -         
gnum_interface_block.cmp_clk_in.ddly_s                Net          -               -       0.444     -           1         
gnum_interface_block.cmp_clk_in.iserdes_s             ISERDES2     D               In      -         4.454       -         
gnum_interface_block.cmp_clk_in.iserdes_s             ISERDES2     DFB             Out     1.374     5.827       -         
gnum_interface_block.cmp_clk_in.P_clk                 Net          -               -       0.444     -           1         
gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst     BUFIO2       I               In      -         6.272       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 5.472 is 4.108(75.1%) logic and 1.363(24.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - User constraint on ending point:       0.500
    = Required time:                         4.500

    - Propagation time:                      2.935
    - Clock delay at starting point:         1.373
    = Slack (non-critical) :                 0.193

    Number of logic level(s):                2
    Starting point:                          gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i / Q
    Ending point:                            p2l_rdy_o / p2l_rdy_o
    The start point is clocked by            gnum_clk200 [rising] on pin C
    The end   point is clocked by            gnum_clk200 [rising]

Instance / Net                                                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                                                                                      Type     Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i     FDP      Q             Out     0.286     1.658       -         
gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full                                                                                       Net      -             -       0.493     -           3         
gnum_interface_block.p2l_rdy_o                                                                                                            LUT2     I1            In      -         2.151       -         
gnum_interface_block.p2l_rdy_o                                                                                                            LUT2     O             Out     0.218     2.369       -         
p2l_rdy_o_c                                                                                                                               Net      -             -       0.444     -           1         
p2l_rdy_o_obuf                                                                                                                            OBUF     I             In      -         2.813       -         
p2l_rdy_o_obuf                                                                                                                            OBUF     O             Out     1.494     4.307       -         
p2l_rdy_o                                                                                                                                 Net      -             -       0.000     -           1         
p2l_rdy_o                                                                                                                                 Port     p2l_rdy_o     Out     -         4.307       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.935 is 1.998(68.1%) logic and 0.937(31.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_clk_in.rx_pllout_x1                                                                                              Net      -        -       0.000     -           1         
gnum_interface_block.cmp_clk_in.bufg_135                                                                                                  BUFG     I        In      -         0.000       -         
gnum_interface_block.cmp_clk_in.bufg_135                                                                                                  BUFG     O        Out     0.175     0.175       -         
gnum_interface_block.sys_clk                                                                                                              Net      -        -       1.198     -           2497      
gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i     FDP      C        In      -         1.373       -         
====================================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - User constraint on ending point:       0.500
    = Required time:                         4.500

    - Propagation time:                      2.926
    - Clock delay at starting point:         1.373
    = Slack (non-critical) :                 0.202

    Number of logic level(s):                2
    Starting point:                          gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i / Q
    Ending point:                            p2l_rdy_o / p2l_rdy_o
    The start point is clocked by            gnum_clk200 [rising] on pin C
    The end   point is clocked by            gnum_clk200 [rising]

Instance / Net                                                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                                                          Type     Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i     FDP      Q             Out     0.286     1.658       -         
gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full                                                                                       Net      -             -       0.475     -           2         
gnum_interface_block.p2l_rdy_o                                                                                                                LUT2     I0            In      -         2.133       -         
gnum_interface_block.p2l_rdy_o                                                                                                                LUT2     O             Out     0.227     2.360       -         
p2l_rdy_o_c                                                                                                                                   Net      -             -       0.444     -           1         
p2l_rdy_o_obuf                                                                                                                                OBUF     I             In      -         2.804       -         
p2l_rdy_o_obuf                                                                                                                                OBUF     O             Out     1.494     4.298       -         
p2l_rdy_o                                                                                                                                     Net      -             -       0.000     -           1         
p2l_rdy_o                                                                                                                                     Port     p2l_rdy_o     Out     -         4.298       -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.926 is 2.007(68.6%) logic and 0.919(31.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_clk_in.rx_pllout_x1                                                                                                  Net      -        -       0.000     -           1         
gnum_interface_block.cmp_clk_in.bufg_135                                                                                                      BUFG     I        In      -         0.000       -         
gnum_interface_block.cmp_clk_in.bufg_135                                                                                                      BUFG     O        Out     0.175     0.175       -         
gnum_interface_block.sys_clk                                                                                                                  Net      -        -       1.198     -           2497      
gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit\.cmp_fifo_64x512.BU2.U0.grf\.rf.gl0\.wr.gwas\.gpf\.wrpf.prog_full_i     FDP      C        In      -         1.373       -         
========================================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            2.553
    + Clock delay at ending point:           0.175
    = Required time:                         2.622

    - Propagation time:                      0.000
    - User constraint on starting point:     2.000
    = Slack (non-critical) :                 0.622

    Number of logic level(s):                1
    Starting point:                          l2p_rdy_i / l2p_rdy_i
    Ending point:                            gnum_interface_block.l2p_rdy_t / D
    The start point is clocked by            gnum_clk200 [rising]
    The end   point is clocked by            gnum_clk200 [rising] on pin C

Instance / Net                              Pin           Pin               Arrival     No. of    
Name                               Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
l2p_rdy_i                          Port     l2p_rdy_i     In      0.000     2.000       -         
l2p_rdy_i                          Net      -             -       0.000     -           1         
l2p_rdy_i_ibuf                     IBUF     I             In      -         2.000       -         
l2p_rdy_i_ibuf                     IBUF     O             Out     0.000     2.000       -         
l2p_rdy_i_c                        Net      -             -       0.000     -           1         
gnum_interface_block.l2p_rdy_t     FDC      D             In      -         2.000       -         
==================================================================================================
Total path delay (propagation time + setup) of 2.553 is 2.553(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
gnum_interface_block.cmp_clk_in.rx_pllout_x1     Net      -        -       0.000     -           1         
gnum_interface_block.cmp_clk_in.bufg_135         BUFG     I        In      -         0.000       -         
gnum_interface_block.cmp_clk_in.bufg_135         BUFG     O        Out     0.175     0.175       -         
gnum_interface_block.sys_clk                     Net      -        -       0.000     -           2497      
gnum_interface_block.l2p_rdy_t                   FDC      C        In      -         0.175       -         
===========================================================================================================




====================================
Detailed Report for Clock: spec_clk20
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                        Arrival           
Instance                                                   Reference      Type        Pin       Net                                                        Time        Slack 
                                                           Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[16]     leds_and_buttons.spec_led_period_counter_counter_o[16]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[17]     leds_and_buttons.spec_led_period_counter_counter_o[17]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[18]     leds_and_buttons.spec_led_period_counter_counter_o[18]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[19]     leds_and_buttons.spec_led_period_counter_counter_o[19]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[20]     leds_and_buttons.spec_led_period_counter_counter_o[20]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[21]     leds_and_buttons.spec_led_period_counter_counter_o[21]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[22]     leds_and_buttons.spec_led_period_counter_counter_o[22]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[23]     leds_and_buttons.spec_led_period_counter_counter_o[23]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[28]     leds_and_buttons.spec_led_period_counter_counter_o[28]     4.132       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]     spec_clk20     DSP48A1     P[29]     leds_and_buttons.spec_led_period_counter_counter_o[29]     4.132       38.793
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                                                                 Required           
Instance                                                       Reference      Type          Pin                 Net                                                                     Time         Slack 
                                                               Clock                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]         spec_clk20     DSP48A1       OPMODE[3]           N_16395                                                                 46.726       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]         spec_clk20     DSP48A1       OPMODE[5]           N_16395                                                                 46.726       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]         spec_clk20     DSP48A1       OPMODE[7]           N_16395                                                                 46.726       38.793
leds_and_buttons.spec_led_period_counter.counter[31:0]         spec_clk20     DSP48A1       OPMODE[0]           N_16396                                                                 46.726       38.811
leds_and_buttons.spec_led_period_counter.counter[31:0]         spec_clk20     DSP48A1       OPMODE[1]           N_16396                                                                 46.726       38.811
pll_sdi_o                                                      spec_clk20     Port          pll_sdi_o           pll_sdi_o                                                               48.000       41.227
pll_cs_o                                                       spec_clk20     Port          pll_cs_o            pll_cs_o                                                                48.000       45.713
pll_sclk_o                                                     spec_clk20     Port          pll_sclk_o          pll_sclk_o                                                              48.000       45.713
leds_and_buttons.spec_led_period_counter.counter_is_zero_o     spec_clk20     FDR           D                   leds_and_buttons.spec_led_period_counter.counter_is_zero_o_0_sqmuxa     52.892       45.896
clks_rsts_mgment.un6_pll_word_being_sent_0_0                   spec_clk20     RAMB8BWER     ADDRAWRADDR[10]     N_6473                                                                  52.582       46.330
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            6.206
    + Clock delay at ending point:           2.932
    = Required time:                         46.726

    - Propagation time:                      5.001
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 38.793

    Number of logic level(s):                3
    Starting point:                          leds_and_buttons.spec_led_period_counter.counter[31:0] / P[16]
    Ending point:                            leds_and_buttons.spec_led_period_counter.counter[31:0] / OPMODE[3]
    The start point is clocked by            spec_clk20 [rising] on pin CLK
    The end   point is clocked by            spec_clk20 [rising] on pin CLK

Instance / Net                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     P[16]         Out     1.200     4.132       -         
leds_and_buttons.spec_led_period_counter_counter_o[16]                              Net         -             -       0.968     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            LUT6        I0            In      -         5.100       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            LUT6        O             Out     0.405     5.506       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            Net         -             -       0.529     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        I5            In      -         6.034       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        O             Out     0.227     6.261       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              Net         -             -       0.493     -           3         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        I5            In      -         6.754       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        O             Out     0.162     6.916       -         
N_16395                                                                             Net         -             -       1.017     -           3         
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     OPMODE[3]     In      -         7.933       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.207 is 8.200(73.2%) logic and 3.007(26.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


End clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            6.206
    + Clock delay at ending point:           2.932
    = Required time:                         46.726

    - Propagation time:                      5.001
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 38.793

    Number of logic level(s):                3
    Starting point:                          leds_and_buttons.spec_led_period_counter.counter[31:0] / P[17]
    Ending point:                            leds_and_buttons.spec_led_period_counter.counter[31:0] / OPMODE[3]
    The start point is clocked by            spec_clk20 [rising] on pin CLK
    The end   point is clocked by            spec_clk20 [rising] on pin CLK

Instance / Net                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     P[17]         Out     1.200     4.132       -         
leds_and_buttons.spec_led_period_counter_counter_o[17]                              Net         -             -       0.968     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            LUT6        I1            In      -         5.100       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            LUT6        O             Out     0.405     5.506       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_1            Net         -             -       0.529     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        I5            In      -         6.034       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        O             Out     0.227     6.261       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              Net         -             -       0.493     -           3         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        I5            In      -         6.754       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        O             Out     0.162     6.916       -         
N_16395                                                                             Net         -             -       1.017     -           3         
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     OPMODE[3]     In      -         7.933       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.207 is 8.200(73.2%) logic and 3.007(26.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


End clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            6.206
    + Clock delay at ending point:           2.932
    = Required time:                         46.726

    - Propagation time:                      5.001
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 38.793

    Number of logic level(s):                3
    Starting point:                          leds_and_buttons.spec_led_period_counter.counter[31:0] / P[18]
    Ending point:                            leds_and_buttons.spec_led_period_counter.counter[31:0] / OPMODE[3]
    The start point is clocked by            spec_clk20 [rising] on pin CLK
    The end   point is clocked by            spec_clk20 [rising] on pin CLK

Instance / Net                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     P[18]         Out     1.200     4.132       -         
leds_and_buttons.spec_led_period_counter_counter_o[18]                              Net         -             -       0.968     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        I0            In      -         5.100       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        O             Out     0.405     5.506       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            Net         -             -       0.529     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        I4            In      -         6.034       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        O             Out     0.227     6.261       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              Net         -             -       0.493     -           3         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        I5            In      -         6.754       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        O             Out     0.162     6.916       -         
N_16395                                                                             Net         -             -       1.017     -           3         
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     OPMODE[3]     In      -         7.933       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.207 is 8.200(73.2%) logic and 3.007(26.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


End clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            6.206
    + Clock delay at ending point:           2.932
    = Required time:                         46.726

    - Propagation time:                      5.001
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 38.793

    Number of logic level(s):                3
    Starting point:                          leds_and_buttons.spec_led_period_counter.counter[31:0] / P[19]
    Ending point:                            leds_and_buttons.spec_led_period_counter.counter[31:0] / OPMODE[3]
    The start point is clocked by            spec_clk20 [rising] on pin CLK
    The end   point is clocked by            spec_clk20 [rising] on pin CLK

Instance / Net                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     P[19]         Out     1.200     4.132       -         
leds_and_buttons.spec_led_period_counter_counter_o[19]                              Net         -             -       0.968     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        I1            In      -         5.100       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        O             Out     0.405     5.506       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            Net         -             -       0.529     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        I4            In      -         6.034       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        O             Out     0.227     6.261       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              Net         -             -       0.493     -           3         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        I5            In      -         6.754       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        O             Out     0.162     6.916       -         
N_16395                                                                             Net         -             -       1.017     -           3         
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     OPMODE[3]     In      -         7.933       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.207 is 8.200(73.2%) logic and 3.007(26.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


End clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            6.206
    + Clock delay at ending point:           2.932
    = Required time:                         46.726

    - Propagation time:                      5.001
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 38.793

    Number of logic level(s):                3
    Starting point:                          leds_and_buttons.spec_led_period_counter.counter[31:0] / P[20]
    Ending point:                            leds_and_buttons.spec_led_period_counter.counter[31:0] / OPMODE[3]
    The start point is clocked by            spec_clk20 [rising] on pin CLK
    The end   point is clocked by            spec_clk20 [rising] on pin CLK

Instance / Net                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     P[20]         Out     1.200     4.132       -         
leds_and_buttons.spec_led_period_counter_counter_o[20]                              Net         -             -       0.968     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        I2            In      -         5.100       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            LUT6        O             Out     0.405     5.506       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_0            Net         -             -       0.529     -           1         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        I4            In      -         6.034       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              LUT6        O             Out     0.227     6.261       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30              Net         -             -       0.493     -           3         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        I5            In      -         6.754       -         
leds_and_buttons.spec_led_period_counter.decr_counting\.un6_counter_30_RNIKUDE2     LUT6        O             Out     0.162     6.916       -         
N_16395                                                                             Net         -             -       1.017     -           3         
leds_and_buttons.spec_led_period_counter.counter[31:0]                              DSP48A1     OPMODE[3]     In      -         7.933       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.207 is 8.200(73.2%) logic and 3.007(26.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================


End clock path:

Instance / Net                                                            Pin            Pin               Arrival     No. of    
Name                                                       Type           Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                              spec_clk20                                                            
------------                                                                                                                     
spec_clk_i                                                 Port           spec_clk_i     In      -         0.000       -         
spec_clk_i                                                 Net            -              -       0.000     -           1         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          I              In      -         0.000       -         
clks_rsts_mgment.spec_clk_ibuf                             IBUFG          O              Out     0.646     0.646       -         
clks_rsts_mgment.spec_clk_buf                              Net            -              -       0.913     -           1         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           I              In      -         1.559       -         
clks_rsts_mgment.spec_clk_gbuf                             BUFG           O              Out     0.175     1.734       -         
spec_clk                                                   Net            -              -       1.198     -           125       
leds_and_buttons.spec_led_period_counter.counter[31:0]     DSP48A1        CLK            In      -         2.932       -         
=================================================================================================================================




====================================
Detailed Report for Clock: tdc_clk125
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                                     Arrival          
Instance                                                     Reference      Type     Pin     Net                                                          Time        Slack
                                                             Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                        tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.owr_ovd                        3.218       2.311
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[3]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[3]     3.218       2.366
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[4]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[4]     3.218       2.366
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[5]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[5]     3.218       2.366
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[3]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[3]     3.218       2.366
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[4]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[4]     3.218       2.366
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[5]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_o[5]     3.218       2.366
carrier_OneWire.Wrapped_1wire.div[0]                         tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.div[0]                         3.218       2.377
carrier_OneWire.Wrapped_1wire.div[2]                         tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.div[2]                         3.218       2.377
carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[6]     tdc_clk125     FDCE     Q       carrier_OneWire.Wrapped_1wire.genblk7\.genblk1\.cdr_n[6]     3.218       2.380
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                    Starting                                                                                     Required          
Instance                                                                                                                                                            Reference      Type           Pin         Net                                                Time         Slack
                                                                                                                                                                    Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_oen_i                                                                                                                             tdc_clk125     FDPE           CE          carrier_OneWire.Wrapped_1wire.un1_cnt29_i          9.384        2.311
carrier_OneWire.Wrapped_1wire.owr_smp                                                                                                                               tdc_clk125     FDE            CE          N_5201_i                                           9.112        2.565
cmp_fmc_onewire.Wrapped_1wire.owr_smp                                                                                                                               tdc_clk125     FDE            CE          cmp_fmc_onewire.Wrapped_1wire.owr_smp_0_sqmuxa     9.112        2.699
cmp_fmc_onewire.Wrapped_1wire.owr_oen_i                                                                                                                             tdc_clk125     FDPE           CE          N_17                                               9.384        2.900
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[3\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIA[12]     mem_class_data_wr[63]                              10.632       2.942
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[3\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIA[11]     mem_class_data_wr[62]                              10.632       2.955
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[3\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIA[10]     mem_class_data_wr[61]                              10.632       2.969
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[3\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIA[9]      mem_class_data_wr[60]                              10.632       2.982
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[3\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIA[8]      mem_class_data_wr[59]                              10.632       2.995
circular_buffer_block.memory_block.U0.xst_blk_mem_generator.gnativebmg\.native_blk_mem_gen.valid\.cstr.ramloop\[2\]\.ram\.r.s6_noinit\.ram.TRUE_DP\.PRIM18\.ram     tdc_clk125     RAMB16BWER     DIPA[1]     mem_class_data_wr[58]                              10.632       3.008
===================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.350
    + Clock delay at ending point:           1.734
    = Required time:                         9.384

    - Propagation time:                      4.141
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 2.311

    Number of logic level(s):                10
    Starting point:                          carrier_OneWire.Wrapped_1wire.owr_ovd / Q
    Ending point:                            carrier_OneWire.Wrapped_1wire.owr_oen_i / CE
    The start point is clocked by            tdc_clk125 [rising] on pin C
    The end   point is clocked by            tdc_clk125 [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                  FDCE        Q        Out     0.286     3.218       -         
carrier_OneWire.Wrapped_1wire.owr_ovd                  Net         -        -       0.585     -           23        
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o5[5]     LUT3        I2       In      -         3.803       -         
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o5[5]     LUT3        O        Out     0.237     4.040       -         
carrier_OneWire.Wrapped_1wire.un1_pls[4]               Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        I4       In      -         4.568       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        O        Out     0.292     4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_N_25               Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     S        In      -         4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     LO       Out     0.065     4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[1]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     CI       In      -         4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     LO       Out     0.013     4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[2]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     CI       In      -         4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     LO       Out     0.013     4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[3]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     CI       In      -         4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     LO       Out     0.013     4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[4]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       CI       In      -         4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       O        Out     0.013     4.978       -         
carrier_OneWire.Wrapped_1wire.pls                      Net         -        -       0.587     -           24        
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        I4       In      -         5.565       -         
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        O        Out     0.162     5.727       -         
N_5192                                                 Net         -        -       0.493     -           3         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      I5       In      -         6.220       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      LO       Out     0.162     6.382       -         
N_5209                                                 Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        I5       In      -         6.911       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        O        Out     0.162     7.073       -         
carrier_OneWire.Wrapped_1wire.un1_cnt29_i              Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i                FDPE        CE       In      -         7.073       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.491 is 1.769(39.4%) logic and 2.722(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                           Pin             Pin               Arrival     No. of    
Name                                      Type           Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Start Clock :                             tdc_clk125                                                             
------------                                                                                                     
tdc_clk_p_i                               Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                               Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf              Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           O               Out     0.175     1.734       -         
clk                                       Net            -               -       1.198     -           2970      
carrier_OneWire.Wrapped_1wire.owr_ovd     FDCE           C               In      -         2.932       -         
=================================================================================================================


End clock path:

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                        Type           Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
Start Clock :                               tdc_clk125                                                             
------------                                                                                                       
tdc_clk_p_i                                 Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                                 Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf                Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           O               Out     0.175     1.734       -         
clk                                         Net            -               -       0.000     -           2970      
carrier_OneWire.Wrapped_1wire.owr_oen_i     FDPE           C               In      -         1.734       -         
===================================================================================================================


Path information for path number 2: 
      Requested Period:                      8.000
    - Setup time:                            0.350
    + Clock delay at ending point:           1.734
    = Required time:                         9.384

    - Propagation time:                      4.141
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 2.311

    Number of logic level(s):                10
    Starting point:                          carrier_OneWire.Wrapped_1wire.owr_ovd / Q
    Ending point:                            carrier_OneWire.Wrapped_1wire.owr_oen_i / CE
    The start point is clocked by            tdc_clk125 [rising] on pin C
    The end   point is clocked by            tdc_clk125 [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                  FDCE        Q        Out     0.286     3.218       -         
carrier_OneWire.Wrapped_1wire.owr_ovd                  Net         -        -       0.585     -           23        
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[3]     LUT3        I2       In      -         3.803       -         
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[3]     LUT3        O        Out     0.237     4.040       -         
carrier_OneWire.Wrapped_1wire.un1_pls[3]               Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        I3       In      -         4.568       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        O        Out     0.292     4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_N_25               Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     S        In      -         4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     LO       Out     0.065     4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[1]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     CI       In      -         4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     LO       Out     0.013     4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[2]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     CI       In      -         4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     LO       Out     0.013     4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[3]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     CI       In      -         4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     LO       Out     0.013     4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[4]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       CI       In      -         4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       O        Out     0.013     4.978       -         
carrier_OneWire.Wrapped_1wire.pls                      Net         -        -       0.587     -           24        
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        I4       In      -         5.565       -         
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        O        Out     0.162     5.727       -         
N_5192                                                 Net         -        -       0.493     -           3         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      I5       In      -         6.220       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      LO       Out     0.162     6.382       -         
N_5209                                                 Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        I5       In      -         6.911       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        O        Out     0.162     7.073       -         
carrier_OneWire.Wrapped_1wire.un1_cnt29_i              Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i                FDPE        CE       In      -         7.073       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.491 is 1.769(39.4%) logic and 2.722(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                           Pin             Pin               Arrival     No. of    
Name                                      Type           Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Start Clock :                             tdc_clk125                                                             
------------                                                                                                     
tdc_clk_p_i                               Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                               Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf              Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           O               Out     0.175     1.734       -         
clk                                       Net            -               -       1.198     -           2970      
carrier_OneWire.Wrapped_1wire.owr_ovd     FDCE           C               In      -         2.932       -         
=================================================================================================================


End clock path:

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                        Type           Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
Start Clock :                               tdc_clk125                                                             
------------                                                                                                       
tdc_clk_p_i                                 Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                                 Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf                Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           O               Out     0.175     1.734       -         
clk                                         Net            -               -       0.000     -           2970      
carrier_OneWire.Wrapped_1wire.owr_oen_i     FDPE           C               In      -         1.734       -         
===================================================================================================================


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.350
    + Clock delay at ending point:           1.734
    = Required time:                         9.384

    - Propagation time:                      4.141
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 2.311

    Number of logic level(s):                10
    Starting point:                          carrier_OneWire.Wrapped_1wire.owr_ovd / Q
    Ending point:                            carrier_OneWire.Wrapped_1wire.owr_oen_i / CE
    The start point is clocked by            tdc_clk125 [rising] on pin C
    The end   point is clocked by            tdc_clk125 [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                  FDCE        Q        Out     0.286     3.218       -         
carrier_OneWire.Wrapped_1wire.owr_ovd                  Net         -        -       0.585     -           23        
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[5]     LUT3        I2       In      -         3.803       -         
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[5]     LUT3        O        Out     0.237     4.040       -         
carrier_OneWire.Wrapped_1wire.un1_pls[5]               Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        I5       In      -         4.568       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_18               LUT6        O        Out     0.292     4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_N_25               Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     S        In      -         4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_11               MUXCY_L     LO       Out     0.065     4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[1]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     CI       In      -         4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     LO       Out     0.013     4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[2]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     CI       In      -         4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     LO       Out     0.013     4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[3]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     CI       In      -         4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     LO       Out     0.013     4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[4]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       CI       In      -         4.965       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       O        Out     0.013     4.978       -         
carrier_OneWire.Wrapped_1wire.pls                      Net         -        -       0.587     -           24        
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        I4       In      -         5.565       -         
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        O        Out     0.162     5.727       -         
N_5192                                                 Net         -        -       0.493     -           3         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      I5       In      -         6.220       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      LO       Out     0.162     6.382       -         
N_5209                                                 Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        I5       In      -         6.911       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        O        Out     0.162     7.073       -         
carrier_OneWire.Wrapped_1wire.un1_cnt29_i              Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i                FDPE        CE       In      -         7.073       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.491 is 1.769(39.4%) logic and 2.722(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                           Pin             Pin               Arrival     No. of    
Name                                      Type           Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Start Clock :                             tdc_clk125                                                             
------------                                                                                                     
tdc_clk_p_i                               Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                               Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf              Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           O               Out     0.175     1.734       -         
clk                                       Net            -               -       1.198     -           2970      
carrier_OneWire.Wrapped_1wire.owr_ovd     FDCE           C               In      -         2.932       -         
=================================================================================================================


End clock path:

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                        Type           Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
Start Clock :                               tdc_clk125                                                             
------------                                                                                                       
tdc_clk_p_i                                 Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                                 Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf                Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           O               Out     0.175     1.734       -         
clk                                         Net            -               -       0.000     -           2970      
carrier_OneWire.Wrapped_1wire.owr_oen_i     FDPE           C               In      -         1.734       -         
===================================================================================================================


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.350
    + Clock delay at ending point:           1.734
    = Required time:                         9.384

    - Propagation time:                      4.128
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 2.324

    Number of logic level(s):                9
    Starting point:                          carrier_OneWire.Wrapped_1wire.owr_ovd / Q
    Ending point:                            carrier_OneWire.Wrapped_1wire.owr_oen_i / CE
    The start point is clocked by            tdc_clk125 [rising] on pin C
    The end   point is clocked by            tdc_clk125 [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                  FDCE        Q        Out     0.286     3.218       -         
carrier_OneWire.Wrapped_1wire.owr_ovd                  Net         -        -       0.585     -           23        
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o5[7]     LUT3        I2       In      -         3.803       -         
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o5[7]     LUT3        O        Out     0.237     4.040       -         
carrier_OneWire.Wrapped_1wire.un1_pls[6]               Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_26               LUT6        I3       In      -         4.568       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_26               LUT6        O        Out     0.292     4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_N_18               Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     S        In      -         4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     LO       Out     0.065     4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[2]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     CI       In      -         4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     LO       Out     0.013     4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[3]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     CI       In      -         4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     LO       Out     0.013     4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[4]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       CI       In      -         4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       O        Out     0.013     4.965       -         
carrier_OneWire.Wrapped_1wire.pls                      Net         -        -       0.587     -           24        
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        I4       In      -         5.552       -         
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        O        Out     0.162     5.714       -         
N_5192                                                 Net         -        -       0.493     -           3         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      I5       In      -         6.207       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      LO       Out     0.162     6.369       -         
N_5209                                                 Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        I5       In      -         6.898       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        O        Out     0.162     7.060       -         
carrier_OneWire.Wrapped_1wire.un1_cnt29_i              Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i                FDPE        CE       In      -         7.060       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.478 is 1.756(39.2%) logic and 2.722(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                           Pin             Pin               Arrival     No. of    
Name                                      Type           Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Start Clock :                             tdc_clk125                                                             
------------                                                                                                     
tdc_clk_p_i                               Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                               Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf              Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           O               Out     0.175     1.734       -         
clk                                       Net            -               -       1.198     -           2970      
carrier_OneWire.Wrapped_1wire.owr_ovd     FDCE           C               In      -         2.932       -         
=================================================================================================================


End clock path:

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                        Type           Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
Start Clock :                               tdc_clk125                                                             
------------                                                                                                       
tdc_clk_p_i                                 Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                                 Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf                Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           O               Out     0.175     1.734       -         
clk                                         Net            -               -       0.000     -           2970      
carrier_OneWire.Wrapped_1wire.owr_oen_i     FDPE           C               In      -         1.734       -         
===================================================================================================================


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.350
    + Clock delay at ending point:           1.734
    = Required time:                         9.384

    - Propagation time:                      4.128
    - Clock delay at starting point:         2.932
    = Slack (non-critical) :                 2.324

    Number of logic level(s):                9
    Starting point:                          carrier_OneWire.Wrapped_1wire.owr_ovd / Q
    Ending point:                            carrier_OneWire.Wrapped_1wire.owr_oen_i / CE
    The start point is clocked by            tdc_clk125 [rising] on pin C
    The end   point is clocked by            tdc_clk125 [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
carrier_OneWire.Wrapped_1wire.owr_ovd                  FDCE        Q        Out     0.286     3.218       -         
carrier_OneWire.Wrapped_1wire.owr_ovd                  Net         -        -       0.585     -           23        
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[7]     LUT3        I2       In      -         3.803       -         
carrier_OneWire.Wrapped_1wire.un1_pls_lut6_2_o6[7]     LUT3        O        Out     0.237     4.040       -         
carrier_OneWire.Wrapped_1wire.un1_pls[7]               Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_26               LUT6        I4       In      -         4.568       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_26               LUT6        O        Out     0.292     4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_N_18               Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     S        In      -         4.860       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_19               MUXCY_L     LO       Out     0.065     4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[2]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     CI       In      -         4.925       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_27               MUXCY_L     LO       Out     0.013     4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[3]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     CI       In      -         4.938       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_35               MUXCY_L     LO       Out     0.013     4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_data_tmp[4]        Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       CI       In      -         4.952       -         
carrier_OneWire.Wrapped_1wire.pls_0_I_43               MUXCY       O        Out     0.013     4.965       -         
carrier_OneWire.Wrapped_1wire.pls                      Net         -        -       0.587     -           24        
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        I4       In      -         5.552       -         
carrier_OneWire.Wrapped_1wire.cnt_RNIMHJV1_o5[4]       LUT5        O        Out     0.162     5.714       -         
N_5192                                                 Net         -        -       0.493     -           3         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      I5       In      -         6.207       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2          LUT6_L      LO       Out     0.162     6.369       -         
N_5209                                                 Net         -        -       0.529     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        I5       In      -         6.898       -         
carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_0          LUT6        O        Out     0.162     7.060       -         
carrier_OneWire.Wrapped_1wire.un1_cnt29_i              Net         -        -       0.000     -           1         
carrier_OneWire.Wrapped_1wire.owr_oen_i                FDPE        CE       In      -         7.060       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.478 is 1.756(39.2%) logic and 2.722(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                           Pin             Pin               Arrival     No. of    
Name                                      Type           Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Start Clock :                             tdc_clk125                                                             
------------                                                                                                     
tdc_clk_p_i                               Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                               Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf          IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf              Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf          BUFG           O               Out     0.175     1.734       -         
clk                                       Net            -               -       1.198     -           2970      
carrier_OneWire.Wrapped_1wire.owr_ovd     FDCE           C               In      -         2.932       -         
=================================================================================================================


End clock path:

Instance / Net                                             Pin             Pin               Arrival     No. of    
Name                                        Type           Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
Start Clock :                               tdc_clk125                                                             
------------                                                                                                       
tdc_clk_p_i                                 Port           tdc_clk_p_i     In      -         0.000       -         
tdc_clk_p_i                                 Net            -               -       0.000     -           1         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         I               In      -         0.000       -         
clks_rsts_mgment.tdc_clk125_ibuf            IBUFDS         O               Out     0.646     0.646       -         
clks_rsts_mgment.tdc_clk_buf                Net            -               -       0.913     -           1         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           I               In      -         1.559       -         
clks_rsts_mgment.tdc_clk125_gbuf            BUFG           O               Out     0.175     1.734       -         
clk                                         Net            -               -       0.000     -           2970      
carrier_OneWire.Wrapped_1wire.owr_oen_i     FDPE           C               In      -         1.734       -         
===================================================================================================================



##### END OF TIMING REPORT #####]

@W: MT446 :"c:\fmc_tdc\evas_fmc_tdc\syn\tdc_syn_constraints.sdc":1:0:1:0|Timing constraint (through n:wb_csr_adr_decoded[18:0]) (multi path 2) was not applied to the design because none of objects specified in '-through' specification number 1 exist in the design  
---------------------------------------
Resource Usage Report for top_tdc 

Mapping to part: xc6slx45tfgg484-3
Cell usage:
BUFIO2          1 use
BUFIO2FB        1 use
BUFPLL          1 use
DSP48A1         1 use
FD              98 uses
FDC             914 uses
FDCE            2679 uses
FDE             93 uses
FDP             116 uses
FDPE            25 uses
FDR             219 uses
FDRE            1336 uses
FDS             22 uses
FDSE            25 uses
GND             1 use
IODELAY2        2 uses
ISERDES2        20 uses
MUXCY           180 uses
MUXCY_L         1098 uses
MUXF7           101 uses
MUXF8           2 uses
OSERDES2        19 uses
PLL_ADV         1 use
RAMB16BWER      11 uses
RAMB8BWER       1 use
VCC             1 use
XORCY           1090 uses
LUT1            523 uses
LUT2            628 uses
LUT3            889 uses
LUT4            556 uses
LUT5            636 uses
LUT6            1271 uses
LUT6_2            6 uses

I/O ports: 136
I/O primitives: 132
IBUF           37 uses
IBUFDS         3 uses
IBUFG          1 use
IOBUF          32 uses
OBUF           58 uses
OBUFDS         1 use

BUFG           3 uses

I/O Register bits:                  42
Register bits not including I/Os:   5485 (8%)

RAM/ROM usage summary
Block Rams : 12 of 116 (10%)


DSP48s: 1 of 58 (1%)

Global Clock Buffers: 3 of 16 (18%)

Total load per clock:
   tdc_clk125: 1
   gnum_clk200: 2497
   spec_clk20: 125

Mapping Summary:
Total  LUTs: 4007 (13%)


 Number of unique control sets:              248

Mapper successful!

At Mapper Exit (Time elapsed 0h:01m:18s; Memory used current: 56MB peak: 162MB)

Process took 0h:01m:20s realtime, 0h:01m:18s cputime
# Tue Jun 12 18:56:53 2012

###########################################################]
