<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samv7/chip/sam_usbhs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ae8aa93de34df8a2b24b403cfc5564c0.html">samv7</a></li><li class="navelem"><a class="el" href="dir_376aa7fd64909a9e291ecf4a80f1f2e9.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_usbhs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samv7/chip/sam_usbhs.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * References:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   SAMV7D3 Series Data Sheet</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMV7_CHIP_SAM_USBHS_H</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMV7_CHIP_SAM_USBHS_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;arch/samv7/chip.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* General Definitions **************************************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Number of endpoints and DMA channels */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SAM_USBHS_NENDPOINTS               10                </span><span class="comment">/* EP0-9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_NDMACHANNELS             7                 </span><span class="comment">/* For DMA1-7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Capabilities and characteristics of endpoints */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SAM_USBHS_MAXPACKETSIZE(ep)       (((unsigned)(ep) &lt; 1) ? 64 : 1024)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_NBANKS(ep)              (((unsigned)(ep) &lt; 1) ? 1 : (((unsigned)(ep) &lt; 3) ? 3 : 2))</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DMA(ep)                 (((unsigned)(ep) &lt; 1) ? false : (((unsigned)(ep) &lt; 8) ? true : false))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Register offsets *****************************************************************************************/</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* USBHS Device Controller Register Offsets */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVCTRL_OFFSET           0x0000            </span><span class="comment">/* Device General Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVISR_OFFSET            0x0004            </span><span class="comment">/* Device Global Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVICR_OFFSET            0x0008            </span><span class="comment">/* Device Global Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIFR_OFFSET            0x000c            </span><span class="comment">/* Device Global Interrupt Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIMR_OFFSET            0x0010            </span><span class="comment">/* Device Global Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIDR_OFFSET            0x0014            </span><span class="comment">/* Device Global Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIER_OFFSET            0x0018            </span><span class="comment">/* Device Global Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPT_OFFSET            0x001c            </span><span class="comment">/* Device Endpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVFNUM_OFFSET           0x0020            </span><span class="comment">/* Device Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVEPTCFG_OFFSET(n)      (0x0100+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTISR_OFFSET(n)      (0x0130+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTICR_OFFSET(n)      (0x0160+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIFR_OFFSET(n)      (0x0190+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIMR_OFFSET(n)      (0x01c0+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIER_OFFSET(n)      (0x01f0+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIDR_OFFSET(n)      (0x0220+((n)&lt;&lt;2)) </span><span class="comment">/* Device Endpoint Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVDMANXTDSC_OFFSET(n)   (0x0300+((n)&lt;&lt;4)) </span><span class="comment">/* Device DMA Channel Next Descriptor Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMAADDR_OFFSET(n)     (0x0304+((n)&lt;&lt;4)) </span><span class="comment">/* Device DMA Channel Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMACTRL_OFFSET(n)     (0x0308+((n)&lt;&lt;4)) </span><span class="comment">/* Device DMA Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMASTA_OFFSET(n)      (0x030c+((n)&lt;&lt;4)) </span><span class="comment">/* Device DMA Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* USBHS Mini-Host Controller Register Offsets */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTCTRL_OFFSET           0x0400            </span><span class="comment">/* Host General Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTISR_OFFSET            0x0404            </span><span class="comment">/* Host Global Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTICR_OFFSET            0x0408            </span><span class="comment">/* Host Global Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIFR_OFFSET            0x040c            </span><span class="comment">/* Host Global Interrupt Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIMR_OFFSET            0x0410            </span><span class="comment">/* Host Global Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIDR_OFFSET            0x0414            </span><span class="comment">/* Host Global Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIER_OFFSET            0x0418            </span><span class="comment">/* Host Global Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIP_OFFSET            0x041c            </span><span class="comment">/* Host Pipe Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTFNUM_OFFSET           0x0420            </span><span class="comment">/* Host Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR1_OFFSET          0x0424            </span><span class="comment">/* Host Address 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR2_OFFSET          0x0428            </span><span class="comment">/* Host Address 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR3_OFFSET          0x042c            </span><span class="comment">/* Host Address 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTPIPCFG_OFFSET(n)      (0x0500+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPISR_OFFSET(n)      (0x0530+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPICR_OFFSET(n)      (0x0560+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIFR_OFFSET(n)      (0x0590+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIMR_OFFSET(n)      (0x05c0+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIER_OFFSET(n)      (0x05f0+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIDR_OFFSET(n)      (0x0620+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPINRQ_OFFSET(n)     (0x0650+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe IN Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPERR_OFFSET(n)      (0x0680+((n)&lt;&lt;2)) </span><span class="comment">/* Host Pipe Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTDMANXTDSC_OFFSET(n)   (0x0700+((n)&lt;&lt;4)) </span><span class="comment">/* Host DMA Channel Next Descriptor Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMAADDR_OFFSET(n)     (0x0704+((n)&lt;&lt;4)) </span><span class="comment">/* Host DMA Channel Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMACTRL_OFFSET(n)     (0x0708+((n)&lt;&lt;4)) </span><span class="comment">/* Host DMA Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMASTA_OFFSET(n)      (0x070c+((n)&lt;&lt;4)) </span><span class="comment">/* Host DMA Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* USBHS General Register Offsets */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SAM_USBHS_CTRL_OFFSET              0x0800            </span><span class="comment">/* General Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SR_OFFSET                0x0804            </span><span class="comment">/* General Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SCR_OFFSET               0x0808            </span><span class="comment">/* General Status Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SFR_OFFSET               0x080c            </span><span class="comment">/* General Status Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span>                                                             <span class="comment">/* 0x0810-0x082c: Reserved */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Register addresses ***************************************************************************************/</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* USBHS Device Controller Register Addresses */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVCTRL                  (SAM_USBHS_BASE+SAM_USBHS_DEVCTRL_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVISR                   (SAM_USBHS_BASE+SAM_USBHS_DEVISR_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVICR                   (SAM_USBHS_BASE+SAM_USBHS_DEVICR_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIFR                   (SAM_USBHS_BASE+SAM_USBHS_DEVIFR_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIMR                   (SAM_USBHS_BASE+SAM_USBHS_DEVIMR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIDR                   (SAM_USBHS_BASE+SAM_USBHS_DEVIDR_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVIER                   (SAM_USBHS_BASE+SAM_USBHS_DEVIER_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPT                   (SAM_USBHS_BASE+SAM_USBHS_DEVEPT_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVFNUM                  (SAM_USBHS_BASE+SAM_USBHS_DEVFNUM_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVEPTCFG(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTCFG_OFFSET(n))</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTISR(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTISR_OFFSET(n))</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTICR(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTICR_OFFSET(n))</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIFR(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTIFR_OFFSET(n))</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIMR(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTIMR_OFFSET(n))</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIER(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTIER_OFFSET(n))</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVEPTIDR(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVEPTIDR_OFFSET(n))</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SAM_USBHS_DEVDMANXTDSC(n)          (SAM_USBHS_BASE+SAM_USBHS_DEVDMANXTDSC_OFFSET(n))</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMAADDR(n)            (SAM_USBHS_BASE+SAM_USBHS_DEVDMAADDR_OFFSET(n))</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMACTRL(n)            (SAM_USBHS_BASE+SAM_USBHS_DEVDMACTRL_OFFSET(n))</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_DEVDMASTA(n)             (SAM_USBHS_BASE+SAM_USBHS_DEVDMASTA_OFFSET(n))</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* USBHS Mini-Host Controller Register Addresses */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTCTRL                  (SAM_USBHS_BASE+SAM_USBHS_HSTCTRL_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTISR                   (SAM_USBHS_BASE+SAM_USBHS_HSTISR_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTICR                   (SAM_USBHS_BASE+SAM_USBHS_HSTICR_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIFR                   (SAM_USBHS_BASE+SAM_USBHS_HSTIFR_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIMR                   (SAM_USBHS_BASE+SAM_USBHS_HSTIMR_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIDR                   (SAM_USBHS_BASE+SAM_USBHS_HSTIDR_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTIER                   (SAM_USBHS_BASE+SAM_USBHS_HSTIER_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIP                   (SAM_USBHS_BASE+SAM_USBHS_HSTPIP_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTFNUM                  (SAM_USBHS_BASE+SAM_USBHS_HSTFNUM_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR1                 (SAM_USBHS_BASE+SAM_USBHS_HSTADDR1_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR2                 (SAM_USBHS_BASE+SAM_USBHS_HSTADDR2_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTADDR3                 (SAM_USBHS_BASE+SAM_USBHS_HSTADDR3_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTPIPCFG(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPCFG_OFFSET(n))</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPISR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPISR_OFFSET(n))</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPICR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPICR_OFFSET(n))</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIFR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPIFR_OFFSET(n))</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIMR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPIMR_OFFSET(n))</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIER(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPIER_OFFSET(n))</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPIDR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPIDR_OFFSET(n))</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPINRQ(n)            (SAM_USBHS_BASE+SAM_USBHS_HSTPIPINRQ_OFFSET(n))</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTPIPERR(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTPIPERR_OFFSET(n))</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SAM_USBHS_HSTDMANXTDSC(n)          (SAM_USBHS_BASE+SAM_USBHS_HSTDMANXTDSC_OFFSET(n))</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMAADDR(n)            (SAM_USBHS_BASE+SAM_USBHS_HSTDMAADDR_OFFSET(n))</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMACTRL(n)            (SAM_USBHS_BASE+SAM_USBHS_HSTDMACTRL_OFFSET(n))</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_HSTDMASTA(n)             (SAM_USBHS_BASE+SAM_USBHS_HSTDMASTA_OFFSET(n)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* USBHS General Register Addresses */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SAM_USBHS_CTRL                     (SAM_USBHS_BASE+SAM_USBHS_CTRL_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SR                       (SAM_USBHS_BASE+SAM_USBHS_SR_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SCR                      (SAM_USBHS_BASE+SAM_USBHS_SCR_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_USBHS_SFR                      (SAM_USBHS_BASE+SAM_USBHS_SFR_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* Register bit-field definitions ***************************************************************************/</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* USBHS Device Controller Register Bit Field Definitions */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* Device General Control Register */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_UADD_SHIFT           (0)               </span><span class="comment">/* Bits 0-6: USBHS Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_UADD_MASK            (0x7f &lt;&lt; USBHS_DEVCTRL_UADD_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVCTRL_UADD(n)            ((n) &lt;&lt; USBHS_DEVCTRL_UADD_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_ADDEN                (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Function Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_DETACH               (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  Detach Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_RMWKUP               (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  Send Remote Wake Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_SHIFT        (10)              </span><span class="comment">/* Bits 10-11:  Mode Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_MASK         (3 &lt;&lt; USBHS_DEVCTRL_SPDCONF_SHIFT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVCTRL_SPDCONF_NORMAL     (0 &lt;&lt; USBHS_DEVCTRL_SPDCONF_SHIFT)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVCTRL_SPDCONF_LOWPOWER   (1 &lt;&lt; USBHS_DEVCTRL_SPDCONF_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_LS                   (1 &lt;&lt; 12)         </span><span class="comment">/* Bit 12: Low-Speed Mode Force */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_TSTJ                 (1 &lt;&lt; 13)         </span><span class="comment">/* Bit 13: Test mode J */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_TSTK                 (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: Test mode K */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_TSTPCKT              (1 &lt;&lt; 15)         </span><span class="comment">/* Bit 15: Test packet mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_OPMODE2              (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Specific Operational mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Device Global Interrupt Status Register</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * Device Global Interrupt Clear Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * Device Global Interrupt Set Register</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * Device Global Interrupt Mask Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * Device Global Interrupt Disable Register</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * Device Global Interrupt Enable Register</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * (1) Not clear or set registers</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * (2) Not clear register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define USBHS_DEVINT_SUSPD                 (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Suspend Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_MSOF                  (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Micro Start Of Frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_SOF                   (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  Start Of Frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_EORST                 (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  End Of Reset Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_WAKEUP                (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Wake Up CPU Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_EORSM                 (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  End Of Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_UPRSM                 (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Upstream Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_PEP_SHIFT             (12)              </span><span class="comment">/* Bits 12-23: Endpoint interrupts (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_PEP_MASK              (0xfff &lt;&lt; USBHS_DEVINT_PEP_SHIFT)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP(n)              (1 &lt;&lt; ((n)+12))   </span><span class="comment">/* Endpoint n Interrupt, n=0-11 (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP0                (1 &lt;&lt; 12)         </span><span class="comment">/* Bit 12: Endpoint 0 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP1                (1 &lt;&lt; 13)         </span><span class="comment">/* Bit 13: Endpoint 1 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP2                (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: Endpoint 2 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP3                (1 &lt;&lt; 15)         </span><span class="comment">/* Bit 15: Endpoint 3 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP4                (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Endpoint 4 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP5                (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17: Endpoint 5 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP6                (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18: Endpoint 6 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP7                (1 &lt;&lt; 19)         </span><span class="comment">/* Bit 19: Endpoint 7 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP8                (1 &lt;&lt; 20)         </span><span class="comment">/* Bit 20: Endpoint 8 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP9                (1 &lt;&lt; 21)         </span><span class="comment">/* Bit 21: Endpoint 9 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP10               (1 &lt;&lt; 22)         </span><span class="comment">/* Bit 22: Endpoint 10 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_PEP11               (1 &lt;&lt; 23)         </span><span class="comment">/* Bit 23: Endpoint 11 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_DMA_SHIFT             (25)              </span><span class="comment">/* Bits 25-31: DMA channel interrupts (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_DMA_MASK              (0x7f &lt;&lt; USBHS_DEVINT_DMA_SHIFT)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVINT_DMA(n)                (1 &lt;&lt; ((n)+24))   </span><span class="comment">/* DMA Channel n Interrupt, n=1-7 (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA1                (1 &lt;&lt; 25)         </span><span class="comment">/* Bit 25: DMA Channel 1 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA2                (1 &lt;&lt; 26)         </span><span class="comment">/* Bit 26: DMA Channel 2 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA3                (1 &lt;&lt; 27)         </span><span class="comment">/* Bit 27: DMA Channel 3 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA4                (1 &lt;&lt; 28)         </span><span class="comment">/* Bit 28: DMA Channel 4 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA5                (1 &lt;&lt; 29)         </span><span class="comment">/* Bit 29: DMA Channel 5 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA6                (1 &lt;&lt; 30)         </span><span class="comment">/* Bit 30: DMA Channel 6 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVINT_DMA7                (1 &lt;&lt; 31)         </span><span class="comment">/* Bit 31: DMA Channel 7 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define USBHS_DEVINT_ALL                   0xfefff07f</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Device Endpoint Register */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN(n)               (1 &lt;&lt; ((n)))      </span><span class="comment">/* Endpoint n Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN0               (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Endpoint 0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN1               (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Endpoint 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN2               (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  Endpoint 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN3               (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  Endpoint 3 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN4               (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Endpoint 4 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN5               (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  Endpoint 5 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN6               (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Endpoint 6 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN7               (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Endpoint 7 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN8               (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  Endpoint 8 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPEN9               (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  Endpoint 9 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_ALLEPEN             0x000003ff</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPT_EPRST(n)              (1 &lt;&lt; ((n)+16))   </span><span class="comment">/* Endpoint n Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST0              (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16:  Endpoint 0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST1              (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17:  Endpoint 1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST2              (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18:  Endpoint 2 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST3              (1 &lt;&lt; 19)         </span><span class="comment">/* Bit 19:  Endpoint 3 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST4              (1 &lt;&lt; 20)         </span><span class="comment">/* Bit 20:  Endpoint 4 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST5              (1 &lt;&lt; 21)         </span><span class="comment">/* Bit 21:  Endpoint 5 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST6              (1 &lt;&lt; 22)         </span><span class="comment">/* Bit 22:  Endpoint 6 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST7              (1 &lt;&lt; 23)         </span><span class="comment">/* Bit 23:  Endpoint 7 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST8              (1 &lt;&lt; 24)         </span><span class="comment">/* Bit 24:  Endpoint 8 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_EPRST9              (1 &lt;&lt; 25)         </span><span class="comment">/* Bit 25:  Endpoint 9 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPT_ALLEPRST            0x03ff0000</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* Device Frame Number Register */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_SHIFT          (0)               </span><span class="comment">/* Bits 0-2: Microframe Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_MASK           (7 &lt;&lt; USBHS_DEVFNUM_MFNUM_SHIFT)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_FNUM_SHIFT           (3)               </span><span class="comment">/* Bits 3-13: Frame Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_FNUM_MASK            (0x7ff &lt;&lt; USBHS_DEVFNUM_FNUM_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_FNCERR               (1 &lt;&lt; 15)         </span><span class="comment">/* Bit 15: Frame Number CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Device Endpoint Configuration Register */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_ALLOC              (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1: Endpoint Memory Allocate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_SHIFT         (2)               </span><span class="comment">/* Bits 2-3: Endpoint Banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_MASK          (3 &lt;&lt; USBHS_DEVEPTCFG_EPBK_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPBK(n)          ((uint32_t)((n)-1) &lt;&lt; USBHS_DEVEPTCFG_EPBK_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPBK_1BANK       (0 &lt;&lt; USBHS_DEVEPTCFG_EPBK_SHIFT) </span><span class="comment">/* Single-bank endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPBK_2BANK       (1 &lt;&lt; USBHS_DEVEPTCFG_EPBK_SHIFT) </span><span class="comment">/* Double-bank endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPBK_3BANK       (2 &lt;&lt; USBHS_DEVEPTCFG_EPBK_SHIFT) </span><span class="comment">/* Triple-bank endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_SHIFT       (4)               </span><span class="comment">/* Bits 4-6: Endpoint Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_MASK        (7 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_8         (0 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_16        (1 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_32        (2 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_64        (3 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 64 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_128       (4 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_256       (5 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 256 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_512       (6 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 512 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPSIZE_1024      (7 &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_SHIFT) </span><span class="comment">/* 1024 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPDIR_SHIFT        (8)               </span><span class="comment">/* Bit 8:  Endpoint Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPDIR_MASK         (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  Endpoint Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPDIR(n)         ((uint32_t)(n) &lt;&lt; 8)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_AUTOSW             (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9: Automatic Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_SHIFT       (11)              </span><span class="comment">/* Bits 11-12: Endpoint Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_MASK        (3 &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPTYPE(n)        ((uint32_t)(n) &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPTYPE_CTRL      (0 &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT) </span><span class="comment">/* Control endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPTYPE_ISO       (1 &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT) </span><span class="comment">/* Isochronous endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPTYPE_BLK       (2 &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT) </span><span class="comment">/* Bulk endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_EPTYPE_INTRPT    (3 &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_SHIFT) </span><span class="comment">/* Interrupt endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_SHIFT      (13)              </span><span class="comment">/* Bits 13-14: Number Transaction per uframe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_MASK       (3 &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_SHIFT)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTCFG_NBTRANS(n)       ((uint32_t)(n) &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Common Endpoint Interrupt Bit Definitions</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> *   Device Endpoint Status Register</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> *   Device Endpoint Clear Register</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *   Device Endpoint Set Register</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *   Device Endpoint Mask Register</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> *   Device Endpoint Enable Register</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * (1) Control, Bulk, Interrupt endpoints</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * (2) Isochronous endpoints only</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTINT_TXINI              (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0: Transmitted IN Data Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_RXOUTI             (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1: Received OUT Data Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_RXSTPI             (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2: Received SETUP Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_UNDERFI            (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2: Underflow Interrupt (3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_NAKOUTI            (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3: NAKed OUT Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_HBISOINERRI        (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3: High Bandwidth Isochronous IN Underflow Error Interrupt (3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_NAKINI             (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4: NAKed IN Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_HBISOFLUSHI        (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4: High Bandwidth Isochronous IN Flush Interrupt (3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_OVERFI             (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5: Overflow Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_STALLEDI           (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6: STALLed Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_CRCERRI            (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6: CRC Error Interrupt (3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_SHRTPCKTI          (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7: Short Packet Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* Device Endpoint Mask, Device Endpoint Disable, and Device Endpoint Enable Registers only */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTINT_MDATAI             (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  MData Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_DATAXI             (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  DataX Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_ERRORTRANSI        (1 &lt;&lt; 10)         </span><span class="comment">/* Bit 10: Transaction Error Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Device Endpoint Set, Device Endpoint Mask, Device Endpoint Disable, and Device Endpoint Enable</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * Registers only</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTINT_NBUSYBKI           (1 &lt;&lt; 12)         </span><span class="comment">/* Bit 12: Number of Busy Banks Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* Device Endpoint Mask and Device Endpoint Enable Registers only */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTINT_KILLBKI            (1 &lt;&lt; 13)         </span><span class="comment">/* Bit 13: Kill IN Bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* Device Endpoint Mask, Device Endpoint Disable, and Device Endpoint Enable Registers only */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTINT_FIFOCONI           (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: FIFO Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_EPDISHDMAI         (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Endpoint Interrupts Disable HDMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_NYETDISI           (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17: NYET Token Disable (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_RSTDTI             (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18: Reset Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTINT_STALLRQI           (1 &lt;&lt; 19)         </span><span class="comment">/* Bit 19: STALL Request (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_ALLINTS            0x000000ff</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTIFR_ALLINTS            0x000010ff</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTIDR_ALLINTS            0x000d57ff</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTIER_ALLINTS            0x000f77ff</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* Device Endpoint Status Register only */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_SHIFT        (8)               </span><span class="comment">/* Bits 8-9: Data Toggle Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_MASK         (3 &lt;&lt; USBHS_DEVEPTISR_DTSEQ_SHIFT)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_DTSEQ_DATA0      (0 &lt;&lt; USBHS_DEVEPTISR_DTSEQ_SHIFT) </span><span class="comment">/* Data0 toggle sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_DTSEQ_DATA1      (1 &lt;&lt; USBHS_DEVEPTISR_DTSEQ_SHIFT) </span><span class="comment">/* Data1 toggle sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_DTSEQ_DATA2      (2 &lt;&lt; USBHS_DEVEPTISR_DTSEQ_SHIFT) </span><span class="comment">/* Data1 toggle sequence (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_DTSEQ_MDATA      (3 &lt;&lt; USBHS_DEVEPTISR_DTSEQ_SHIFT) </span><span class="comment">/* MData toggle sequence (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_ERRORTRANS         (1 &lt;&lt; 10)         </span><span class="comment">/* Bit 10: High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_SHIFT      (12)              </span><span class="comment">/* Bits 12-13:  Number of Busy Banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_MASK       (3 &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_SHIFT)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_NBUSYBK_0BUSY    (0 &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_SHIFT) </span><span class="comment">/* 0 busy bank (all banks free) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_NBUSYBK_1BUSY    (1 &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_SHIFT) </span><span class="comment">/* 1 busy bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_NBUSYBK_2BUSY    (2 &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_SHIFT) </span><span class="comment">/* 2 busy banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_NBUSYBK_3BUSY    (3 &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_SHIFT) </span><span class="comment">/* 3 busy banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_SHIFT       (14)              </span><span class="comment">/* Bits 14-15: Current Bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_MASK        (3 &lt;&lt; USBHS_DEVEPTISR_CURRBK_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_CURRBK_BANK0     (0 &lt;&lt; USBHS_DEVEPTISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_CURRBK_BANK1     (1 &lt;&lt; USBHS_DEVEPTISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_CURRBK_BANK2     (2 &lt;&lt; USBHS_DEVEPTISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_RWALL              (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16:  Read/Write Allowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_CTRLDIR            (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17:  Control Direction (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_CTRLDIR_OUT      (0 &lt;&lt; 17)         </span><span class="comment">/*   0=Following packet is an OUT packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVEPTISR_CTRLDIR_IN       (1 &lt;&lt; 17)         </span><span class="comment">/*   1=Following packet is an IN packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_CFGOK              (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18:  Configuration OK Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_SHIFT         (20)              </span><span class="comment">/* Bits 20-30: USBHS Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_MASK          (0x7ff &lt;&lt; USBHS_DEVEPTISR_BYCT_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Device DMA Channel Next Descriptor Address Register (32-bit, 16 byte aligned address) */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Device DMA Channel Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Device DMA Channel Control Register */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define USBHS_DEVDMACTRL_CMD_SHIFT         (0)               </span><span class="comment">/* Bits 0-1: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_CMD_MASK          (3 &lt;&lt; USBHS_DEVDMACTRL_CMD_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_CHANNENB        (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Channel Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_LDNXTDSC        (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Load Next Channel Transfer Descriptor Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_STOPNOW         (0 &lt;&lt; USBHS_DEVDMACTRL_CMD_SHIFT) </span><span class="comment">/* Stop now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_RUNSTOP         (1 &lt;&lt; USBHS_DEVDMACTRL_CMD_SHIFT) </span><span class="comment">/* Run and stop at end of buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_LOADNEXT        (2 &lt;&lt; USBHS_DEVDMACTRL_CMD_SHIFT) </span><span class="comment">/* Load next descriptor now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_RUNLINK         (3 &lt;&lt; USBHS_DEVDMACTRL_CMD_SHIFT) </span><span class="comment">/* Run and link at end of buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_ENDTREN           (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  End of Transfer Enable Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_ENDBEN            (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  End of Buffer Enable Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_ENDTRIT           (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  End of Transfer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_ENDBUFFIT         (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  End of Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_DESCLDIT          (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Descriptor Loaded Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_BURSTLCK          (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Burst Lock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_BUFLEN_SHIFT      (16)              </span><span class="comment">/* Bits 16-31: Buffer Byte Length  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACTRL_BUFLEN_MASK       (0xffff &lt;&lt; USBHS_DEVDMACTRL_BUFLEN_SHIFT)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMACTRL_BUFLEN(n)       ((uint32_t)(n) &lt;&lt; USBHS_DEVDMACTRL_BUFLEN_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* Device DMA Channel Status Register */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTA_CHANNENB           (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Channel Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_CHANNACT           (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Channel Active Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_ENDTRST            (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  End of Transfer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_ENDBUFFST          (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  End of Buffer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_DESCLDST           (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Descriptor Loaded Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_BUFCNT_SHIFT       (16)              </span><span class="comment">/* Bits 16-31: Buffer Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTA_BUFCNT_MASK        (0xffff &lt;&lt; USBHS_DEVDMASTA_BUFCNT_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_DEVDMASTA_BUFCNT(n)        ((uint32_t)(n) &lt;&lt; USBHS_DEVDMASTA_BUFCNT_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* USBHS Mini-Host Controller Register Bit Field Definitions */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* Host General Control Register */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_SOFE                 (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  Start of Frame Generation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTCTRL_RESET                (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  Send USB Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTCTRL_RESUME               (1 &lt;&lt; 10)         </span><span class="comment">/* Bit 10: Send USB Resume */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF              (12)              </span><span class="comment">/* Bits 12-13: Mode Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTCTRL_MASK                 (3 &lt;&lt; USBHS_HSTCTRL_SPDCONF)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTCTRL_NORMAL             (0 &lt;&lt; USBHS_HSTCTRL_SPDCONF)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTCTRL_LOWPOWER           (1 &lt;&lt; USBHS_HSTCTRL_SPDCONF)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Host Global Interrupt Status Register</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * Host Global Interrupt Clear Register</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * Host Global Interrupt Set Register</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * Host Global Interrupt Mask Register</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * Host Global Interrupt Disable Register</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * Host Global Interrupt Enable Register</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * (1) Not clear or set registers</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> * (2) Not clear register</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define USBHS_HSTINT_DCONNI                (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Device Connection Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_DDISCI                (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Device Disconnection Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_RSTI                  (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  USB Reset Sent Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_RSMEDI                (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  Downstream Resume Sent Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_RXRSMI                (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Upstream Resume Received Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_HSOFI                 (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  Host Start of Frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_HWUPI                 (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Host Wake-Up Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_PEP_SHIFT             (12)              </span><span class="comment">/* Bits 12-23: Pipe interrupts (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_PEP_MASK              (0xfff &lt;&lt; USBHS_HSTINT_PEP_SHIFT)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP(n)              (1 &lt;&lt; +((n)+12))  </span><span class="comment">/* Pipe n Interrupt, n=0-11 (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP0                (1 &lt;&lt; 12)         </span><span class="comment">/* Bit 12: Pipe 0 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP1                (1 &lt;&lt; 13)         </span><span class="comment">/* Bit 13: Pipe 1 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP2                (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: Pipe 2 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP3                (1 &lt;&lt; 15)         </span><span class="comment">/* Bit 15: Pipe 3 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP4                (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Pipe 4 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP5                (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17: Pipe 5 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP6                (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18: Pipe 6 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP7                (1 &lt;&lt; 19)         </span><span class="comment">/* Bit 19: Pipe 7 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP8                (1 &lt;&lt; 20)         </span><span class="comment">/* Bit 20: Pipe 8 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP9                (1 &lt;&lt; 21)         </span><span class="comment">/* Bit 21: Pipe 9 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP10               (1 &lt;&lt; 22)         </span><span class="comment">/* Bit 22: Pipe 10 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_PEP11               (1 &lt;&lt; 23)         </span><span class="comment">/* Bit 23: Pipe 11 Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_DMA_SHIFT             (25)              </span><span class="comment">/* Bits 25-31: DMA channel interrupts (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_DMA_MASK              (0x7f &lt;&lt; USBHS_HSTINT_DMA_SHIFT)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTINT_DMA(n)                (1 &lt;&lt; ((n)+24))   </span><span class="comment">/* DMA Channel n Interrupt, n=1-7 (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA1                (1 &lt;&lt; 25)         </span><span class="comment">/* Bit 25: DMA Channel 1 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA2                (1 &lt;&lt; 26)         </span><span class="comment">/* Bit 26: DMA Channel 2 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA3                (1 &lt;&lt; 27)         </span><span class="comment">/* Bit 27: DMA Channel 3 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA4                (1 &lt;&lt; 28)         </span><span class="comment">/* Bit 28: DMA Channel 4 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA5                (1 &lt;&lt; 29)         </span><span class="comment">/* Bit 29: DMA Channel 5 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA6                (1 &lt;&lt; 30)         </span><span class="comment">/* Bit 30: DMA Channel 6 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTINT_DMA7                (1 &lt;&lt; 31)         </span><span class="comment">/* Bit 31: DMA Channel 7 Interrupt (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* Host Pipe Register */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN(n)                (1 &lt;&lt; ((n)))      </span><span class="comment">/* Pipe n Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN0                (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Pipe 0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN1                (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Pipe 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN2                (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  Pipe 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN3                (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  Pipe 3 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN4                (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Pipe 4 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN5                (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  Pipe 5 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN6                (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Pipe 6 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN7                (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Pipe 7 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN8                (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  Pipe 8 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PEN9                (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  Pipe 9 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIP_PRST(n)               (1 &lt;&lt; ((n)+16))   </span><span class="comment">/* Pipe n Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST0               (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16:  Pipe 0 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST1               (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17:  Pipe 1 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST2               (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18:  Pipe 2 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST3               (1 &lt;&lt; 19)         </span><span class="comment">/* Bit 19:  Pipe 3 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST4               (1 &lt;&lt; 20)         </span><span class="comment">/* Bit 20:  Pipe 4 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST5               (1 &lt;&lt; 21)         </span><span class="comment">/* Bit 21:  Pipe 5 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST6               (1 &lt;&lt; 22)         </span><span class="comment">/* Bit 22:  Pipe 6 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST7               (1 &lt;&lt; 23)         </span><span class="comment">/* Bit 23:  Pipe 7 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST8               (1 &lt;&lt; 24)         </span><span class="comment">/* Bit 24:  Pipe 8 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIP_PRST9               (1 &lt;&lt; 25)         </span><span class="comment">/* Bit 25:  Pipe 9 Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* Host Frame Number Register */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_SHIFT          (0)               </span><span class="comment">/* Bits 0-2: Microframe Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_MASK           (7 &lt;&lt; USBHS_HSTFNUM_MFNUM_SHIFT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FNUM_SHIFT           (3)               </span><span class="comment">/* Bits 3-13: Frame Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FNUM_MASK            (0x7ff &lt;&lt; USBHS_HSTFNUM_FNUM_SHIFT)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_SHIFT       (16)              </span><span class="comment">/* Bits 16-23: Frame Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_MASK        (0xff &lt;&lt; USBHS_HSTFNUM_FLENHIGH_SHIFT)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTFNUM_FLENHIGH(n)        ((uint32_t)(n) &lt;&lt; USBHS_HSTFNUM_FLENHIGH_SHIFT)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* Host Address 1 Register */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP_SHIFT(n)   ((n) &lt;&lt; 3)         </span><span class="comment">/* USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP_MASK(n)    (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR1_HSTADDRP(n,v)     ((uint32_t)(v) &lt;&lt; USBHS_HSTADDR1_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_SHIFT     (0)               </span><span class="comment">/* Bits 0-6: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_MASK      (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_SHIFT)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR1_HSTADDRP0(n)      (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_SHIFT)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_SHIFT     (8)               </span><span class="comment">/* Bits 8-14: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_MASK      (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_SHIFT)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR1_HSTADDRP1(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_SHIFT)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_SHIFT     (16)              </span><span class="comment">/* Bits 16-22: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_MASK      (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR1_HSTADDRP2(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_SHIFT)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_SHIFT     (24)              </span><span class="comment">/* Bits 24-30: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_MASK      (0x7f &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR1_HSTADDRP3(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* Host Address 2 Register */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP_SHIFT(n)   (((n)-4) &lt;&lt; 3)         </span><span class="comment">/* USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP_MASK(n)    (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR2_HSTADDRP(n,v)     ((uint32_t)(v) &lt;&lt; USBHS_HSTADDR2_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_SHIFT     (0)               </span><span class="comment">/* Bits 0-6: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_MASK      (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_SHIFT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR2_HSTADDRP4(n)      (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_SHIFT)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_SHIFT     (8)               </span><span class="comment">/* Bits 8-14: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_MASK      (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_SHIFT)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR2_HSTADDRP5(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_SHIFT)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_SHIFT     (16)              </span><span class="comment">/* Bits 16-22: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_MASK      (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_SHIFT)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR2_HSTADDRP6(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_SHIFT)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_SHIFT     (24)              </span><span class="comment">/* Bits 24-30: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_MASK      (0x7f &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_SHIFT)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR2_HSTADDRP7(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_SHIFT)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* Host Address 3 Register */</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP_SHIFT(n)   (((n)-8) &lt;&lt; 3)         </span><span class="comment">/* USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP_MASK(n)    (0x7f &lt;&lt; USBHS_HSTADDR3_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR3_HSTADDRP(n,v)     ((uint32_t)(v) &lt;&lt; USBHS_HSTADDR3_HSTADDRP_SHIFT(n))</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_SHIFT     (0)               </span><span class="comment">/* Bits 0-6: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_MASK      (0x7f &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_SHIFT)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR3_HSTADDRP8(n)      (0x7f &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_SHIFT     (8)               </span><span class="comment">/* Bits 8-14: USB Host Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_MASK      (0x7f &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTADDR3_HSTADDRP9(n)      ((uint32_t)(n) &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* Host Pipe Configuration Register</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> * (1) Not for High-Speed Bulk OUT</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * (2) For High-Speed Bulk Out</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_ALLOC              (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0: Pipe Memory Allocate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_SHIFT          (2)               </span><span class="comment">/* Bits 2-3: Pipe Banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_MASK           (3 &lt;&lt; USBHS_HSTPIPCFG_PBK_SHIFT)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PBK_1BANK        (0 &lt;&lt; USBHS_HSTPIPCFG_PBK_SHIFT) </span><span class="comment">/* Single-bank pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PBK_2BANK        (1 &lt;&lt; USBHS_HSTPIPCFG_PBK_SHIFT) </span><span class="comment">/* Double-bank pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PBK_3BANK        (2 &lt;&lt; USBHS_HSTPIPCFG_PBK_SHIFT) </span><span class="comment">/* Triple-bank pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_SHIFT        (4)               </span><span class="comment">/* Bits 4-6: Pipe Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_MASK         (7 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_8          (0 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_16         (1 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_32         (2 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_64         (3 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 64 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_128        (4 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 128 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_256        (5 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 256 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_512        (6 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 512 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PSIZE_1024       (7 &lt;&lt; USBHS_HSTPIPCFG_PSIZE_SHIFT) </span><span class="comment">/* 1024 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_SHIFT       (8)               </span><span class="comment">/* Bits 8-9: Pipe Token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_MASK        (3 &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_SHIFT)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTOKEN_SETUP     (0 &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_SHIFT)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTOKEN_IN        (1 &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_SHIFT)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTOKEN_OUT       (2 &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_SHIFT)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_AUTOSW             (1 &lt;&lt; 10)         </span><span class="comment">/* Bit 10: Automatic Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_SHIFT        (12)              </span><span class="comment">/* Bits 12-13: Pipe Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_MASK         (3 &lt;&lt; USBHS_HSTPIPCFG_PTYPE_SHIFT)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTYPE_CTRL       (0 &lt;&lt; USBHS_HSTPIPCFG_PTYPE_SHIFT) </span><span class="comment">/* Control pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTYPE_ISO        (1 &lt;&lt; USBHS_HSTPIPCFG_PTYPE_SHIFT) </span><span class="comment">/* Isochronous pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTYPE_BLK        (2 &lt;&lt; USBHS_HSTPIPCFG_PTYPE_SHIFT) </span><span class="comment">/* Bulk pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PTYPE_INTRPT     (3 &lt;&lt; USBHS_HSTPIPCFG_PTYPE_SHIFT) </span><span class="comment">/* Interrupt pipe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_SHIFT       (16)              </span><span class="comment">/* Bits 16-19: Pipe Endpoint Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_MASK        (15 &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_SHIFT)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_PEPNUM(n)        ((uint32_t)(n) &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_SHIFT)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PINGEN             (1 &lt;&lt; 20)         </span><span class="comment">/* Bit 20: Ping Enable (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_SHIFT       (24)              </span><span class="comment">/* Bits 24-31: Pipe Interrupt Request Frequency (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_MASK        (0xff &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_SHIFT)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_INTFRQ(n)        ((uint32_t)(n) &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_SHIFT)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_SHIFT    (24)              </span><span class="comment">/* Bits 24-31: Binterval Parameter for the Bulk-Out/Ping Transaction (2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_MASK     (0xff &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_SHIFT)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPCFG_BINTERVAL(n)     ((uint32_t)(n) &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* Common Pipe Interrupt Bit Definitions:</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> *   Host Pipe Status Register</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> *   Host Pipe Clear Register</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> *   Host Pipe Set Register</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> *   Host Pipe Mask Register</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> *   Host Pipe Enable Register</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> *   Host Pipe Disable Register</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * (1) Control and bulk pipes</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * (2) Interrupt pipes</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * (3) Isochronous pipes</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; <span class="comment">/* All registers */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINT_RXINI              (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Received IN Data Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_TXOUTI             (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Transmitted OUT Data Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_TXSTPI             (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  Transmitted SETUP Interrupt (1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_UNDERFI            (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  Underflow Interrupt (2,3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_PERRI              (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  Pipe Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_NAKEDI             (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  NAKed Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_OVERFI             (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  Overflow Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_RXSTALLDI          (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Received STALLed Interrupt (1,2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_CRCERRI            (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  CRC Error Interrupt (3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_SHRTPCKTI          (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Short Packet Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* Host Pipe Set, Host Pipe Mask and Host Pipe Disable Registers only */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINT_NBUSYBKI           (1 &lt;&lt; 12)         </span><span class="comment">/* Bit 12: Number of Busy Banks Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* Host Pipe Mask and Host Pipe Disable Registers only */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINT_FIFOCONI           (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: FIFO Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_PDISHDMAI          (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Pipe Interrupts Disable HDMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_PFREEZEI           (1 &lt;&lt; 17)         </span><span class="comment">/* Bit 17: Pipe Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINT_RSTDTI             (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18: Reset Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* Host Pipe Status Register only */</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_SHIFT        (8)               </span><span class="comment">/* Bits 8-9: Data Toggle Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_MASK         (3 &lt;&lt; USBHS_HSTPIPISR_DTSEQ_SHIFT)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_DTSEQ_DATA0      (0 &lt;&lt; USBHS_HSTPIPISR_DTSEQ_SHIFT) </span><span class="comment">/* Data0 toggle sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_DTSEQ_DATA1      (1 &lt;&lt; USBHS_HSTPIPISR_DTSEQ_SHIFT) </span><span class="comment">/* Data1 toggle sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_SHIFT      (12)              </span><span class="comment">/* Bits 12-13: Number of Busy Banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_MASK       (3 &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_SHIFT)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_NBUSYBK_0BUSY    (0 &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_SHIFT) </span><span class="comment">/* 0 busy bank (all banks free) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_NBUSYBK_1BUSY    (1 &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_SHIFT) </span><span class="comment">/* 1 busy bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_NBUSYBK_2BUSY    (2 &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_SHIFT) </span><span class="comment">/* 2 busy banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPISR_NBUSYBK_3BUSY    (3 &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_SHIFT) </span><span class="comment">/* 3 busy banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_SHIFT       (14)              </span><span class="comment">/* Bits 14-15: Current Bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_MASK        (3 &lt;&lt; USBHS_HSTPIPISR_CURRBK_SHIFT)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define USBHS_HSTPIPISR_CURRBK_BANK0      (0 &lt;&lt; USBHS_HSTPIPISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define USBHS_HSTPIPISR_CURRBK_BANK1      (1 &lt;&lt; USBHS_HSTPIPISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define USBHS_HSTPIPISR_CURRBK_BANK2      (2 &lt;&lt; USBHS_HSTPIPISR_CURRBK_SHIFT) </span><span class="comment">/* Current bank is bank2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_RWALL              (1 &lt;&lt; 16)         </span><span class="comment">/* Bit 16: Read/Write Allowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_CFGOK              (1 &lt;&lt; 18)         </span><span class="comment">/* Bit 18: Configuration OK Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_SHIFT        (20)              </span><span class="comment">/* Bits 20-30: Pipe Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_MASK         (0x7ff &lt;&lt; USBHS_HSTPIPISR_PBYCT_SHIFT)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Host Pipe IN Request Register */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_SHIFT        (0)               </span><span class="comment">/* Bits 0-7: IN Request Number before Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_MASK         (0xff &lt;&lt; USBHS_HSTPIPINRQ_INRQ_SHIFT)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPINRQ_INRQ(n)         ((uint32_t)(n) &lt;&lt; USBHS_HSTPIPINRQ_INRQ_SHIFT)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINRQ_INMODE            (1 &lt;&lt; 8)          </span><span class="comment">/* Bit 8:  IN Request Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* Host Pipe Error Register */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_DATATGL            (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Data Toggle Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_DATAPID            (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Data PID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_PID                (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  PID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_TIMEOUT            (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  Time-Out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_CRC16              (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  CRC16 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_SHIFT      (5)               </span><span class="comment">/* Bits 5-6: Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_MASK       (3 &lt;&lt; USBHS_HSTPIPERR_COUNTER_SHIFT)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTPIPERR_COUNTER(n)       ((uint32_t)(n) &lt;&lt; USBHS_HSTPIPERR_COUNTER_SHIFT)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* Host DMA Channel Next Descriptor Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Host DMA Channel Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* Host DMA Channel Control Register */</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define USBHS_HSTDMACTRL_CMD_SHIFT         (0)               </span><span class="comment">/* Bits 0-1: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_CMD_MASK          (3 &lt;&lt; USBHS_HSTDMACTRL_CMD_SHIFT)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_CHANNENB        (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Channel Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_LDNXTDSC        (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Load Next Channel Transfer Descriptor Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_STOPNOW         (0 &lt;&lt; USBHS_HSTDMACTRL_CMD_SHIFT) </span><span class="comment">/* Stop now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_RUNSTOP         (1 &lt;&lt; USBHS_HSTDMACTRL_CMD_SHIFT) </span><span class="comment">/* Run and stop at end of buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_LOADNEXT        (2 &lt;&lt; USBHS_HSTDMACTRL_CMD_SHIFT) </span><span class="comment">/* Load next descriptor now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_RUNLINK         (3 &lt;&lt; USBHS_HSTDMACTRL_CMD_SHIFT) </span><span class="comment">/* Run and link at end of buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_ENDTREN           (1 &lt;&lt; 2)          </span><span class="comment">/* Bit 2:  End of Transfer Enable Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_ENDBEN            (1 &lt;&lt; 3)          </span><span class="comment">/* Bit 3:  End of Buffer Enable Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_ENDTRIT           (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  End of Transfer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_ENDBUFFIT         (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  End of Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_DESCLDIT          (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Descriptor Loaded Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_BURSTLCK          (1 &lt;&lt; 7)          </span><span class="comment">/* Bit 7:  Burst Lock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_BUFLEN_SHIFT      (16)              </span><span class="comment">/* Bits 16-31: Buffer Byte Length  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACTRL_BUFLEN_MASK       (0xffff &lt;&lt; USBHS_HSTDMACTRL_BUFLEN_SHIFT)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMACTRL_BUFLEN(n)       ((uint32_t)(n) &lt;&lt; USBHS_HSTDMACTRL_BUFLEN_SHIFT)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* Host DMA Channel Status Register */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTA_CHANNENB           (1 &lt;&lt; 0)          </span><span class="comment">/* Bit 0:  Channel Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTA_CHANNACT           (1 &lt;&lt; 1)          </span><span class="comment">/* Bit 1:  Channel Active Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTA_ENDTRST            (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  End of Transfer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTA_ENDBUFFST          (1 &lt;&lt; 5)          </span><span class="comment">/* Bit 5:  End of Buffer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTA_DESCLDST           (1 &lt;&lt; 6)          </span><span class="comment">/* Bit 6:  Descriptor Loaded Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTA_BUFCNT_SHIFT       (16)              </span><span class="comment">/* Bits 16-31: Buffer Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_HSTDMASTA_BUFCNT(n)        ((uint32_t)(n) &lt;&lt; USBHS_HSTDMASTA_BUFCNT_SHIFT)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* USBHS General Register Bit Field Definitions */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/* General Control Register */</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define USBHS_CTRL_RDERRE                  (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Remote Device Connection Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_CTRL_FRZCLK                  (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: Freeze USB Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_CTRL_USBE                    (1 &lt;&lt; 15)         </span><span class="comment">/* Bit 15: USBHS Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_CTRL_UIDE                    (1 &lt;&lt; 24)         </span><span class="comment">/* Bit 24: UOTGID Pin Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_CTRL_UIDE_UIMOD            (0 &lt;&lt; 24)         </span><span class="comment">/*   0=USB mode selected UIMOD bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_CTRL_UIDE_UOTGID           (1 &lt;&lt; 24)         </span><span class="comment">/*   1=USB mode selected by UOTGID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_CTRL_UIMOD_MASK              (1 &lt;&lt; 25)         </span><span class="comment">/* Bit 25: USBHS Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_CTRL_UIMOD_HOST            (0 &lt;&lt; 25)         </span><span class="comment">/*   0=Host mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_CTRL_UIMOD_DEVICE          (1 &lt;&lt; 25)         </span><span class="comment">/*   1=Device mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* General Status Register */</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define USBHS_SR_RDERRI                    (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Remote Device Connection Error Interrupt (host mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SR_VBUSRQ                    (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  VBus Request (host mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SR_SPEED_SHIFT               (12)              </span><span class="comment">/* Bits 12-13: Speed Status (device mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SR_SPEED_MASK                (3 &lt;&lt; USBHS_SR_SPEED_SHIFT)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_SR_SPEED_FULL              (0 &lt;&lt; USBHS_SR_SPEED_SHIFT) </span><span class="comment">/* Full-Speed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_SR_SPEED_HIGH              (1 &lt;&lt; USBHS_SR_SPEED_SHIFT) </span><span class="comment">/* High-Speed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define USBHS_SR_SPEED_LOW               (2 &lt;&lt; USBHS_SR_SPEED_SHIFT) </span><span class="comment">/* Low-Speed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SR_CLKUSABLE                 (1 &lt;&lt; 14)         </span><span class="comment">/* Bit 14: UTMI Clock Usable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* General Status Clear Register */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define USBHS_SCR_RDERRIC                  (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Remote Device Connection Error Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SCR_VBUSRQC                  (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:   VBus Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* General Status Set Register */</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define USBHS_SFR_RDERRIS                  (1 &lt;&lt; 4)          </span><span class="comment">/* Bit 4:  Remote Device Connection Error Interrupt Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBHS_SFR_VBUSRQS                  (1 &lt;&lt; 9)          </span><span class="comment">/* Bit 9:  VBus Request Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/* This structure defines the USBHS DMA Transfer Descriptor.  Instances of DMA transfer</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * descriptors must by aligned to 16-byte address boundaries.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * Each value contains the next value of each of three USBHS DMA registers.  The first</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * register value (USBHS_xxxDMANXTDSCx) is a link that can be used to chain sequences of</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> * DMA transfers.</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="structusbhs__dtd__s.html">  789</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structusbhs__dtd__s.html">usbhs_dtd_s</a></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;{</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  uint32_t nxtd;  <span class="comment">/* Next Descriptor Address Register: USBHS_xxxDMANXTDSCx */</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  uint32_t addr;  <span class="comment">/* DMA Channelx Address Register: USBHS_xxxDMAADDRESSx */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  uint32_t ctrl;  <span class="comment">/* DMA Channelx Control Register: USBHS_xxxDMACONTROLx */</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;};</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define SIZEOF_USPHS_DTD_S 12</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/************************************************************************************************************</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> ************************************************************************************************************/</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMV7_CHIP_SAM_USBHS_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structusbhs__dtd__s_html"><div class="ttname"><a href="structusbhs__dtd__s.html">usbhs_dtd_s</a></div><div class="ttdef"><b>Definition:</b> sam_usbhs.h:789</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
