// RUN: rm -rf %t
// RUN: mkdir -p %t/utils %t/sv-tests %t/verilator %t/yosys %t/opentitan
// RUN: cp %S/../../utils/run_formal_all.sh %t/utils/run_formal_all.sh
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/fake-circt-verilog-opentitan
// RUN: printf '#!/usr/bin/env python3\nimport os,sys\nout = os.environ.get(\"OUT\", \"\")\nif not out:\n  sys.exit(8)\nmode = os.environ.get(\"LEC_MODE_LABEL\", \"LEC\")\nin_base = \"/out-base/\" in out\nworkdir = \"\"\nargs = sys.argv[1:]\nfor i, arg in enumerate(args):\n  if arg == \"--workdir\" and i + 1 < len(args):\n    workdir = args[i + 1]\nos.makedirs(os.path.dirname(out), exist_ok=True)\nif in_base:\n  default_rows = [(\"PASS\", \"sf1\"), (\"FAIL\", \"sp1\"), (\"FAIL\", \"sd1\"), (\"PASS\", \"ms1\")]\n  strict_rows = [(\"FAIL\", \"sf1\"), (\"PASS\", \"sp1\"), (\"ERROR\", \"sd1\"), (\"FAIL\", \"ml1\")]\nelse:\n  default_rows = [(\"PASS\", \"sf1\"), (\"PASS\", \"sf2\"), (\"FAIL\", \"sp1\"), (\"FAIL\", \"sp2\"), (\"FAIL\", \"sd1\"), (\"XFAIL\", \"sd2\"), (\"PASS\", \"ms1\"), (\"PASS\", \"ms2\")]\n  strict_rows = [(\"FAIL\", \"sf1\"), (\"XFAIL\", \"sf2\"), (\"PASS\", \"sp1\"), (\"PASS\", \"sp2\"), (\"ERROR\", \"sd1\"), (\"UNKNOWN\", \"sd2\"), (\"FAIL\", \"ml1\"), (\"FAIL\", \"ml2\")]\nrows = strict_rows if mode == \"LEC_STRICT\" else default_rows\nwith open(out, \"w\", encoding=\"utf-8\") as f:\n  for status, base in rows:\n    detail = workdir + \"/\" + base\n    if mode == \"LEC_STRICT\" and status != \"PASS\":\n      detail += \"#XPROP_ONLY\"\n    f.write(status + \"\\t\" + base + \"\\t\" + detail + \"\\topentitan\\t\" + mode + \"\\n\")\nif any(status != \"PASS\" for status, _ in rows):\n  print(\"LEC failures: 1\")\n  sys.exit(1)\nprint(\"LEC completed successfully.\")\nsys.exit(0)\n' > %t/utils/run_opentitan_circt_lec.py
// RUN: chmod +x %t/utils/run_formal_all.sh %t/utils/run_opentitan_circt_lec.py %t/fake-circt-verilog-opentitan
// RUN: cd %t && utils/run_formal_all.sh --out-dir %t/out-base --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --with-opentitan --with-opentitan-lec-strict --opentitan %t/opentitan --circt-verilog-opentitan %t/fake-circt-verilog-opentitan --include-lane-regex '^opentitan/(LEC|LEC_STRICT|LEC_MODE_DIFF)$' --opentitan-lec-impl-filter '.*' --baseline-file %t/formal-baselines.tsv --update-baselines
// RUN: FileCheck %s --check-prefix=BASE < %t/formal-baselines.tsv
// RUN: not sh -c 'cd %t && utils/run_formal_all.sh --out-dir %t/out-new-status --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --with-opentitan --with-opentitan-lec-strict --opentitan %t/opentitan --circt-verilog-opentitan %t/fake-circt-verilog-opentitan --include-lane-regex "^opentitan/(LEC|LEC_STRICT|LEC_MODE_DIFF)$" --opentitan-lec-impl-filter ".*" --baseline-file %t/formal-baselines.tsv --fail-on-new-lec-mode-diff-status-diff' 2>&1 | FileCheck %s --check-prefix=STATUS
// RUN: not sh -c 'cd %t && utils/run_formal_all.sh --out-dir %t/out-new-pass --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --with-opentitan --with-opentitan-lec-strict --opentitan %t/opentitan --circt-verilog-opentitan %t/fake-circt-verilog-opentitan --include-lane-regex "^opentitan/(LEC|LEC_STRICT|LEC_MODE_DIFF)$" --opentitan-lec-impl-filter ".*" --baseline-file %t/formal-baselines.tsv --fail-on-new-lec-mode-diff-strict-only-pass' 2>&1 | FileCheck %s --check-prefix=STRICTPASS
// RUN: not sh -c 'cd %t && utils/run_formal_all.sh --out-dir %t/out-new-ml --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --with-opentitan --with-opentitan-lec-strict --opentitan %t/opentitan --circt-verilog-opentitan %t/fake-circt-verilog-opentitan --include-lane-regex "^opentitan/(LEC|LEC_STRICT|LEC_MODE_DIFF)$" --opentitan-lec-impl-filter ".*" --baseline-file %t/formal-baselines.tsv --fail-on-new-lec-mode-diff-missing-in-lec' 2>&1 | FileCheck %s --check-prefix=MISSLEC
// RUN: not sh -c 'cd %t && utils/run_formal_all.sh --out-dir %t/out-new-mls --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --with-opentitan --with-opentitan-lec-strict --opentitan %t/opentitan --circt-verilog-opentitan %t/fake-circt-verilog-opentitan --include-lane-regex "^opentitan/(LEC|LEC_STRICT|LEC_MODE_DIFF)$" --opentitan-lec-impl-filter ".*" --baseline-file %t/formal-baselines.tsv --fail-on-new-lec-mode-diff-missing-in-lec-strict' 2>&1 | FileCheck %s --check-prefix=MISSSTRICT
//
// BASE: opentitan{{[[:space:]]+}}LEC_MODE_DIFF{{.*}}strict_only_pass=1{{.*}}status_diff=1{{.*}}missing_in_lec=1{{.*}}missing_in_lec_strict=1
// STATUS: strict gate failures:
// STATUS: opentitan LEC_MODE_DIFF: status_diff increased (1 -> 2, window=1)
// STRICTPASS: strict gate failures:
// STRICTPASS: opentitan LEC_MODE_DIFF: strict_only_pass increased (1 -> 2, window=1)
// MISSLEC: strict gate failures:
// MISSLEC: opentitan LEC_MODE_DIFF: missing_in_lec increased (1 -> 2, window=1)
// MISSSTRICT: strict gate failures:
// MISSSTRICT: opentitan LEC_MODE_DIFF: missing_in_lec_strict increased (1 -> 2, window=1)
