# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../flash_100t_test.srcs/sources_1/ip/fifo_rd/sim/fifo_rd.v" \
"../../../../flash_100t_test.srcs/sources_1/ip/fifo_1024x8/sim/fifo_1024x8.v" \
"../../../../flash_100t_test.srcs/sources_1/ip/ila_1/sim/ila_1.v" \
"../../../../flash_100t_test.srcs/sources_1/new/flash_pp.v" \
"../../../../flash_100t_test.srcs/sources_1/new/flash_rd.v" \
"../../../../flash_100t_test.srcs/sources_1/new/flash_se.v" \
"../../../../flash_100t_test.srcs/sources_1/new/state_ctrl.v" \
"../../../../flash_100t_test.srcs/sources_1/new/top.v" \
"../../../../flash_100t_test.srcs/sources_1/new/uart_rx.v" \
"../../../../flash_100t_test.srcs/sources_1/new/uart_tx.v" \
"../../../../flash_100t_test.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
