--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorContadorDisplayVer2.twx
SuperiorContadorDisplayVer2.ncd -o SuperiorContadorDisplayVer2.twr
SuperiorContadorDisplayVer2.pcf -ucf pines.ucf

Design file:              SuperiorContadorDisplayVer2.ncd
Physical constraint file: SuperiorContadorDisplayVer2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1440 paths analyzed, 146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.252ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/u5/cuenta_5_1 (SLICE_X27Y39.A4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_1 (FF)
  Destination:          XLXI_2/u5/cuenta_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_1 to XLXI_2/u5/cuenta_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.BQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_1
    SLICE_X25Y38.A2      net (fanout=4)        0.640   XLXI_2/u5/cuenta<1>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.B       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
    SLICE_X27Y39.A4      net (fanout=1)        0.459   XLXI_2/u5/Mcount_cuenta_eqn_5
    SLICE_X27Y39.CLK     Tas                   0.227   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/Mcount_cuenta_eqn_5_rt
                                                       XLXI_2/u5/cuenta_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.451ns logic, 2.755ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_0 (FF)
  Destination:          XLXI_2/u5/cuenta_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_0 to XLXI_2/u5/cuenta_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_0
    SLICE_X25Y38.A1      net (fanout=4)        0.638   XLXI_2/u5/cuenta<0>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.B       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
    SLICE_X27Y39.A4      net (fanout=1)        0.459   XLXI_2/u5/Mcount_cuenta_eqn_5
    SLICE_X27Y39.CLK     Tas                   0.227   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/Mcount_cuenta_eqn_5_rt
                                                       XLXI_2/u5/cuenta_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.451ns logic, 2.753ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_2 (FF)
  Destination:          XLXI_2/u5/cuenta_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_2 to XLXI_2/u5/cuenta_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_2
    SLICE_X25Y38.A3      net (fanout=4)        0.498   XLXI_2/u5/cuenta<2>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.B       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
    SLICE_X27Y39.A4      net (fanout=1)        0.459   XLXI_2/u5/Mcount_cuenta_eqn_5
    SLICE_X27Y39.CLK     Tas                   0.227   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/Mcount_cuenta_eqn_5_rt
                                                       XLXI_2/u5/cuenta_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.451ns logic, 2.613ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/u5/cuenta_4_1 (SLICE_X27Y39.AX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_1 (FF)
  Destination:          XLXI_2/u5/cuenta_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_1 to XLXI_2/u5/cuenta_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.BQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_1
    SLICE_X25Y38.A2      net (fanout=4)        0.640   XLXI_2/u5/cuenta<1>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.A3      net (fanout=19)       0.760   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.A       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_41
    SLICE_X27Y39.AX      net (fanout=1)        0.505   XLXI_2/u5/Mcount_cuenta_eqn_4
    SLICE_X27Y39.CLK     Tdick                 0.063   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/cuenta_4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.287ns logic, 2.765ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_0 (FF)
  Destination:          XLXI_2/u5/cuenta_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_0 to XLXI_2/u5/cuenta_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_0
    SLICE_X25Y38.A1      net (fanout=4)        0.638   XLXI_2/u5/cuenta<0>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.A3      net (fanout=19)       0.760   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.A       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_41
    SLICE_X27Y39.AX      net (fanout=1)        0.505   XLXI_2/u5/Mcount_cuenta_eqn_4
    SLICE_X27Y39.CLK     Tdick                 0.063   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/cuenta_4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.287ns logic, 2.763ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_2 (FF)
  Destination:          XLXI_2/u5/cuenta_4_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_2 to XLXI_2/u5/cuenta_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_2
    SLICE_X25Y38.A3      net (fanout=4)        0.498   XLXI_2/u5/cuenta<2>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.A3      net (fanout=19)       0.760   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.A       Tilo                  0.259   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_41
    SLICE_X27Y39.AX      net (fanout=1)        0.505   XLXI_2/u5/Mcount_cuenta_eqn_4
    SLICE_X27Y39.CLK     Tdick                 0.063   XLXI_2/u5/cuenta_4_1
                                                       XLXI_2/u5/cuenta_4_1
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.287ns logic, 2.623ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/u5/cuenta_5 (SLICE_X25Y39.B4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_1 (FF)
  Destination:          XLXI_2/u5/cuenta_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.247 - 0.269)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_1 to XLXI_2/u5/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.BQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_1
    SLICE_X25Y38.A2      net (fanout=4)        0.640   XLXI_2/u5/cuenta<1>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.CLK     Tas                   0.322   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
                                                       XLXI_2/u5/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.287ns logic, 2.296ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_0 (FF)
  Destination:          XLXI_2/u5/cuenta_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.247 - 0.269)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_0 to XLXI_2/u5/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_0
    SLICE_X25Y38.A1      net (fanout=4)        0.638   XLXI_2/u5/cuenta<0>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.CLK     Tas                   0.322   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
                                                       XLXI_2/u5/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.287ns logic, 2.294ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/u5/cuenta_2 (FF)
  Destination:          XLXI_2/u5/cuenta_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.247 - 0.269)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/u5/cuenta_2 to XLXI_2/u5/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.447   XLXI_2/u5/cuenta<3>
                                                       XLXI_2/u5/cuenta_2
    SLICE_X25Y38.A3      net (fanout=4)        0.498   XLXI_2/u5/cuenta<2>
    SLICE_X25Y38.A       Tilo                  0.259   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X27Y41.B1      net (fanout=1)        0.860   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>
    SLICE_X27Y41.B       Tilo                  0.259   XLXI_2/u5/unseg
                                                       XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y39.B4      net (fanout=19)       0.796   XLXI_2/u5/PWR_15_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y39.CLK     Tas                   0.322   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_51
                                                       XLXI_2/u5/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.287ns logic, 2.154ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/aux (SLICE_X27Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/aux (FF)
  Destination:          XLXI_3/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/aux to XLXI_3/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.DQ      Tcko                  0.198   XLXI_3/aux
                                                       XLXI_3/aux
    SLICE_X27Y29.D6      net (fanout=5)        0.025   XLXI_3/aux
    SLICE_X27Y29.CLK     Tah         (-Th)    -0.215   XLXI_3/aux
                                                       XLXI_3/aux_INV_4_o1_INV_0
                                                       XLXI_3/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/u5/aux (SLICE_X29Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/u5/aux (FF)
  Destination:          XLXI_2/u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/u5/aux to XLXI_2/u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.AQ      Tcko                  0.198   XLXI_2/u5/aux
                                                       XLXI_2/u5/aux
    SLICE_X29Y28.A6      net (fanout=2)        0.025   XLXI_2/u5/aux
    SLICE_X29Y28.CLK     Tah         (-Th)    -0.215   XLXI_2/u5/aux
                                                       XLXI_2/u5/aux_INV_2_o1_INV_0
                                                       XLXI_2/u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/u5/cuenta_4 (SLICE_X25Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/u5/cuenta_4 (FF)
  Destination:          XLXI_2/u5/cuenta_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/u5/cuenta_4 to XLXI_2/u5/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.AQ      Tcko                  0.198   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/cuenta_4
    SLICE_X25Y39.A6      net (fanout=21)       0.060   XLXI_2/u5/cuenta<4>
    SLICE_X25Y39.CLK     Tah         (-Th)    -0.215   XLXI_2/u5/cuenta<7>
                                                       XLXI_2/u5/Mcount_cuenta_eqn_41
                                                       XLXI_2/u5/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_2/u5/cuenta<3>/SR
  Logical resource: XLXI_2/u5/cuenta_0/SR
  Location pin: SLICE_X26Y38.SR
  Clock network: Reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_2/u5/cuenta<3>/SR
  Logical resource: XLXI_2/u5/cuenta_1/SR
  Location pin: SLICE_X26Y38.SR
  Clock network: Reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.252|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1440 paths, 0 nets, and 263 connections

Design statistics:
   Minimum period:   4.252ns{1}   (Maximum frequency: 235.183MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 15 06:01:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



