$date
	Sun Oct 23 03:22:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#213839
b110 !
1"
#213842
b110 &
b110 %
1$
#213843
0"
#213846
b11 &
b11 %
#213850
b1010 &
b1010 %
#213854
b101 &
b101 %
#213858
b10000 &
b10000 %
#213862
b1000 &
b1000 %
#213866
b100 &
b100 %
#213870
b10 &
b10 %
#213874
b1 &
b1 %
1#
#213878
b0 &
0#
b0 %
0$
#1214121
b10 !
1"
#1214122
b10 &
b10 %
1$
#1214123
0"
#1214126
b1 &
1#
b1 %
#1214130
b0 &
b0 %
0#
0$
#2163301
b11010 !
1"
#2163302
b11010 &
b11010 %
1$
#2163303
0"
#2163306
b1101 &
b1101 %
#2163310
b101000 &
b101000 %
#2163314
b10100 &
b10100 %
#2163318
b1010 &
b1010 %
#2163322
b101 &
b101 %
#2163326
b10000 &
b10000 %
#2163330
b1000 &
b1000 %
#2163334
b100 &
b100 %
#2163338
b10 &
b10 %
#2163342
b1 &
1#
b1 %
#2163346
b0 &
b0 %
0#
0$
#4500012
