// Seed: 327558570
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  logic id_6;
  defparam id_7.id_8 = 1;
  always @(posedge 1 & !id_5 or posedge 1) id_8 <= #id_5 1'b0;
  assign id_5 = !id_3;
  logic id_9;
  logic id_10;
  logic id_11;
endmodule
