// Seed: 3895689843
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  logic id_3 = {1, 1, id_1, 1}, id_4;
  always @(negedge 1) id_0 = 1;
  logic id_5;
  logic id_6;
endmodule
