
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_get_next_ijk'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf1_get_next_ijk
Automatically selected td_fused_top_tdf1_get_next_ijk as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_get_next_ijk

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_get_next_ijk
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:365$339 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:357$320 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:349$313 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:341$309 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:333$290 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:325$283 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:317$279 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:309$260 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:301$253 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:293$234 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:285$227 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:277$208 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:269$189 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:261$182 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:253$163 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:245$156 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:237$152 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:229$133 in module td_fused_top_tdf1_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:185$24 in module td_fused_top_tdf1_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:173$3 in module td_fused_top_tdf1_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:165$1 in module td_fused_top_tdf1_get_next_ijk.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 29 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:0$410'.
  Set init value: \start_once_reg = 1'0
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \i_p_3 = 2'00
  Set init value: \j_p_3 = 2'00
  Set init value: \i_7 = 16'0000000000000000
  Set init value: \j_7 = 16'0000000000000000
  Set init value: \k_7 = 16'0000000000000000
  Set init value: \i_out_3 = 16'0000000000000000
  Set init value: \j_out_3 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:0$410'.
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:408$355'.
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:365$339'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:357$320'.
     1/1: $1\storeOutput_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:349$313'.
     1/1: $1\storeOutput_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:341$309'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:333$290'.
     1/1: $1\resetMaximum_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:325$283'.
     1/1: $1\resetMaximum_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:317$279'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:309$260'.
     1/1: $1\output_indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:301$253'.
     1/1: $1\output_indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:293$234'.
     1/1: $1\output_indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:285$227'.
     1/1: $1\output_indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:277$208'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:269$189'.
     1/1: $1\input_indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:261$182'.
     1/1: $1\input_indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:253$163'.
     1/1: $1\input_indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:245$156'.
     1/1: $1\input_indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:237$152'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:229$133'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:223$112'.
     1/1: $0\k_7[15:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:217$93'.
     1/1: $0\j_p_3[1:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:210$72'.
     1/2: $0\j_out_3[15:0]
     2/2: $0\j_7[15:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:204$51'.
     1/1: $0\i_p_3[1:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:197$30'.
     1/2: $0\i_out_3[15:0]
     2/2: $0\i_7[15:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:185$24'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:173$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:165$1'.
     1/1: $0\ap_CS_fsm[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:408$355'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:365$339'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\storeOutput_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:357$320'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\storeOutput_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:349$313'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\start_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:341$309'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\resetMaximum_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:333$290'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\resetMaximum_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:325$283'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\real_start' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:317$279'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\output_indices_1_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:309$260'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\output_indices_1_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:301$253'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\output_indices_0_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:293$234'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\output_indices_0_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:285$227'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:277$208'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\input_indices_2_out_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:269$189'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\input_indices_2_out_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:261$182'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\input_indices_2_out1_write' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:253$163'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\input_indices_2_out1_blk_n' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:245$156'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:237$152'.
No latch inferred for signal `\td_fused_top_tdf1_get_next_ijk.\ap_done' from process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:229$133'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\k_7' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:223$112'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\j_p_3' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:217$93'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\j_7' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:210$72'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\j_out_3' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:210$72'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\i_p_3' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:204$51'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\i_7' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:197$30'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\i_out_3' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:197$30'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:185$24'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:173$3'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:165$1'.
  created $dff cell `$procdff$507' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:0$410'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:408$355'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:365$339'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:365$339'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:357$320'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:357$320'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:349$313'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:349$313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:341$309'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:341$309'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:333$290'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:333$290'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:325$283'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:325$283'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:317$279'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:317$279'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:309$260'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:309$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:301$253'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:301$253'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:293$234'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:293$234'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:285$227'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:285$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:277$208'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:277$208'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:269$189'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:269$189'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:261$182'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:261$182'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:253$163'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:253$163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:245$156'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:245$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:237$152'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:237$152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:229$133'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:229$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:223$112'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:223$112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:217$93'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:217$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:210$72'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:210$72'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:204$51'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:204$51'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:197$30'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:197$30'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:185$24'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:185$24'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:173$3'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:173$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:165$1'.
Removing empty process `td_fused_top_tdf1_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:165$1'.
Cleaned up 30 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.
<suppressed ~181 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_get_next_ijk'.
<suppressed ~732 debug messages>
Removed a total of 244 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$451.
    dead port 2/2 on $mux $procmux$451.
    dead port 1/2 on $mux $procmux$436.
    dead port 2/2 on $mux $procmux$436.
    dead port 1/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$427.
    dead port 1/2 on $mux $procmux$418.
    dead port 2/2 on $mux $procmux$418.
    dead port 1/2 on $mux $procmux$457.
    dead port 2/2 on $mux $procmux$457.
    dead port 1/2 on $mux $procmux$442.
    dead port 2/2 on $mux $procmux$442.
Removed 12 multiplexer ports.
<suppressed ~29 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_get_next_ijk.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_get_next_ijk'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$507 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$506 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $procmux$487_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$505 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $procmux$482_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$516 ($sdff) from module td_fused_top_tdf1_get_next_ijk (D = $procmux$482_Y, Q = \start_once_reg).
Adding EN signal on $procdff$504 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:460$404_Y, Q = \i_out_3).
Adding SRST signal on $auto$ff.cc:262:slice$520 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln199_fu_272_p2, Q = \i_out_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$503 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:462$406_Y, Q = \i_7).
Adding SRST signal on $auto$ff.cc:262:slice$522 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln198_fu_266_p2, Q = \i_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$502 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:458$402_Y, Q = \i_p_3).
Adding SRST signal on $auto$ff.cc:262:slice$524 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \select_ln188_fu_336_p3, Q = \i_p_3, rval = 2'00).
Adding EN signal on $procdff$501 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:456$400_Y, Q = \j_out_3).
Adding SRST signal on $auto$ff.cc:262:slice$526 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln194_fu_254_p2, Q = \j_out_3, rval = 16'0000000000000000).
Adding EN signal on $procdff$498 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:454$398_Y, Q = \k_7).
Adding SRST signal on $auto$ff.cc:262:slice$528 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \select_ln191_fu_386_p3, Q = \k_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$499 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:450$394_Y, Q = \j_p_3).
Adding SRST signal on $auto$ff.cc:262:slice$530 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln184_fu_212_p2, Q = \j_p_3, rval = 2'00).
Adding EN signal on $procdff$500 ($dff) from module td_fused_top_tdf1_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v:452$396_Y, Q = \j_7).
Adding SRST signal on $auto$ff.cc:262:slice$532 ($dffe) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln193_fu_248_p2, Q = \j_7, rval = 16'0000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_get_next_ijk..
Removed 21 unused cells and 482 unused wires.
<suppressed ~36 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_get_next_ijk.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_get_next_ijk'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$529 ($sdffce) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln190_fu_236_p2, Q = \k_7, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$525 ($sdffce) from module td_fused_top_tdf1_get_next_ijk (D = \add_ln187_fu_224_p2, Q = \i_p_3, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$512 ($sdff) from module td_fused_top_tdf1_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$544 ($sdff) from module td_fused_top_tdf1_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_get_next_ijk..
Removed 4 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.
<suppressed ~9 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_get_next_ijk.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_get_next_ijk'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_get_next_ijk..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_get_next_ijk.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_get_next_ijk'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_get_next_ijk..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_get_next_ijk.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf1_get_next_ijk ===

   Number of wires:                111
   Number of wire bits:            379
   Number of public wires:          72
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

End of script. Logfile hash: 4b29f66aed, CPU: user 0.18s system 0.00s, MEM: 14.68 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 2x read_verilog (0 sec), 27% 6x opt_expr (0 sec), ...
