|top
is_jump <= jumper:inst24.is_jump
clock => altplltest:inst4.inclk0
reset => phase_counter:inst11.reset
reset => program_counter:inst9.reset
reset => pipeline_register:inst28.reset
reset => branch_predictor:inst38.reset
reset => pipeline_register:inst27.reset
reset => pipeline_register:inst26.reset
reset => pipeline_register:inst29.reset
reset => register:inst30.reset
reset => segleddecoder:inst33.reset
reset => segleddecoder:inst31.reset
exec => phase_counter:inst11.exec
exec => program_counter:inst9.exec
exec => pipeline_register:inst28.exec
exec => branch_predictor:inst38.exec
exec => pipeline_register:inst27.exec
exec => pipeline_register:inst26.exec
exec => pipeline_register:inst29.exec
exec => register:inst30.exec
ID_instr[0] <= pipeline_register:inst29.odata1[0]
ID_instr[1] <= pipeline_register:inst29.odata1[1]
ID_instr[2] <= pipeline_register:inst29.odata1[2]
ID_instr[3] <= pipeline_register:inst29.odata1[3]
ID_instr[4] <= pipeline_register:inst29.odata1[4]
ID_instr[5] <= pipeline_register:inst29.odata1[5]
ID_instr[6] <= pipeline_register:inst29.odata1[6]
ID_instr[7] <= pipeline_register:inst29.odata1[7]
ID_instr[8] <= pipeline_register:inst29.odata1[8]
ID_instr[9] <= pipeline_register:inst29.odata1[9]
ID_instr[10] <= pipeline_register:inst29.odata1[10]
ID_instr[11] <= pipeline_register:inst29.odata1[11]
ID_instr[12] <= pipeline_register:inst29.odata1[12]
ID_instr[13] <= pipeline_register:inst29.odata1[13]
ID_instr[14] <= pipeline_register:inst29.odata1[14]
ID_instr[15] <= pipeline_register:inst29.odata1[15]
is_data_stall_hazard <= data_hazard_staller:inst25.is_data_hazard_stall
phase1 <= phase_counter:inst11.phase1
phase2 <= phase_counter:inst11.phase2
is_out <= pipeline_register:inst26.oflag7
is_branch_hazard <= branch_predictor:inst38.is_predict_miss
is_branch0 <= branch_predictor:inst38.is_branch0
is_predict_miss <= branch_predictor:inst38.is_predict_miss
s <= ALU_LI:inst35.signFlag
z <= ALU_LI:inst35.zeroFlag
o <= ALU_LI:inst35.overflowFlag
branch_dst[0] <= branch_predictor:inst38.branch_dst[0]
branch_dst[1] <= branch_predictor:inst38.branch_dst[1]
branch_dst[2] <= branch_predictor:inst38.branch_dst[2]
branch_dst[3] <= branch_predictor:inst38.branch_dst[3]
branch_dst[4] <= branch_predictor:inst38.branch_dst[4]
branch_dst[5] <= branch_predictor:inst38.branch_dst[5]
branch_dst[6] <= branch_predictor:inst38.branch_dst[6]
branch_dst[7] <= branch_predictor:inst38.branch_dst[7]
branch_dst[8] <= branch_predictor:inst38.branch_dst[8]
branch_dst[9] <= branch_predictor:inst38.branch_dst[9]
branch_dst[10] <= branch_predictor:inst38.branch_dst[10]
branch_dst[11] <= branch_predictor:inst38.branch_dst[11]
EX_instr[0] <= pipeline_register:inst28.odata1[0]
EX_instr[1] <= pipeline_register:inst28.odata1[1]
EX_instr[2] <= pipeline_register:inst28.odata1[2]
EX_instr[3] <= pipeline_register:inst28.odata1[3]
EX_instr[4] <= pipeline_register:inst28.odata1[4]
EX_instr[5] <= pipeline_register:inst28.odata1[5]
EX_instr[6] <= pipeline_register:inst28.odata1[6]
EX_instr[7] <= pipeline_register:inst28.odata1[7]
EX_instr[8] <= pipeline_register:inst28.odata1[8]
EX_instr[9] <= pipeline_register:inst28.odata1[9]
EX_instr[10] <= pipeline_register:inst28.odata1[10]
EX_instr[11] <= pipeline_register:inst28.odata1[11]
EX_instr[12] <= pipeline_register:inst28.odata1[12]
EX_instr[13] <= pipeline_register:inst28.odata1[13]
EX_instr[14] <= pipeline_register:inst28.odata1[14]
EX_instr[15] <= pipeline_register:inst28.odata1[15]
IF_instr[0] <= instr_mem:inst.q[0]
IF_instr[1] <= instr_mem:inst.q[1]
IF_instr[2] <= instr_mem:inst.q[2]
IF_instr[3] <= instr_mem:inst.q[3]
IF_instr[4] <= instr_mem:inst.q[4]
IF_instr[5] <= instr_mem:inst.q[5]
IF_instr[6] <= instr_mem:inst.q[6]
IF_instr[7] <= instr_mem:inst.q[7]
IF_instr[8] <= instr_mem:inst.q[8]
IF_instr[9] <= instr_mem:inst.q[9]
IF_instr[10] <= instr_mem:inst.q[10]
IF_instr[11] <= instr_mem:inst.q[11]
IF_instr[12] <= instr_mem:inst.q[12]
IF_instr[13] <= instr_mem:inst.q[13]
IF_instr[14] <= instr_mem:inst.q[14]
IF_instr[15] <= instr_mem:inst.q[15]
IF_instr_add[0] <= ext12to16:inst23.odata[0]
IF_instr_add[1] <= ext12to16:inst23.odata[1]
IF_instr_add[2] <= ext12to16:inst23.odata[2]
IF_instr_add[3] <= ext12to16:inst23.odata[3]
IF_instr_add[4] <= ext12to16:inst23.odata[4]
IF_instr_add[5] <= ext12to16:inst23.odata[5]
IF_instr_add[6] <= ext12to16:inst23.odata[6]
IF_instr_add[7] <= ext12to16:inst23.odata[7]
IF_instr_add[8] <= ext12to16:inst23.odata[8]
IF_instr_add[9] <= ext12to16:inst23.odata[9]
IF_instr_add[10] <= ext12to16:inst23.odata[10]
IF_instr_add[11] <= ext12to16:inst23.odata[11]
IF_instr_add[12] <= ext12to16:inst23.odata[12]
IF_instr_add[13] <= ext12to16:inst23.odata[13]
IF_instr_add[14] <= ext12to16:inst23.odata[14]
IF_instr_add[15] <= ext12to16:inst23.odata[15]
instr_LED[0] <= segleddecoder:inst33.LED[0]
instr_LED[1] <= segleddecoder:inst33.LED[1]
instr_LED[2] <= segleddecoder:inst33.LED[2]
instr_LED[3] <= segleddecoder:inst33.LED[3]
instr_LED[4] <= segleddecoder:inst33.LED[4]
instr_LED[5] <= segleddecoder:inst33.LED[5]
instr_LED[6] <= segleddecoder:inst33.LED[6]
instr_LED[7] <= segleddecoder:inst33.LED[7]
selector_clock => segleddecoder:inst33.selector_clock
selector_clock => segleddecoder:inst31.selector_clock
instr_selector[0] <= segleddecoder:inst33.selector[0]
instr_selector[1] <= segleddecoder:inst33.selector[1]
instr_selector[2] <= segleddecoder:inst33.selector[2]
instr_selector[3] <= segleddecoder:inst33.selector[3]
MEM_instr[0] <= pipeline_register:inst27.odata1[0]
MEM_instr[1] <= pipeline_register:inst27.odata1[1]
MEM_instr[2] <= pipeline_register:inst27.odata1[2]
MEM_instr[3] <= pipeline_register:inst27.odata1[3]
MEM_instr[4] <= pipeline_register:inst27.odata1[4]
MEM_instr[5] <= pipeline_register:inst27.odata1[5]
MEM_instr[6] <= pipeline_register:inst27.odata1[6]
MEM_instr[7] <= pipeline_register:inst27.odata1[7]
MEM_instr[8] <= pipeline_register:inst27.odata1[8]
MEM_instr[9] <= pipeline_register:inst27.odata1[9]
MEM_instr[10] <= pipeline_register:inst27.odata1[10]
MEM_instr[11] <= pipeline_register:inst27.odata1[11]
MEM_instr[12] <= pipeline_register:inst27.odata1[12]
MEM_instr[13] <= pipeline_register:inst27.odata1[13]
MEM_instr[14] <= pipeline_register:inst27.odata1[14]
MEM_instr[15] <= pipeline_register:inst27.odata1[15]
out[0] <= multiplexer:inst18.z[0]
out[1] <= multiplexer:inst18.z[1]
out[2] <= multiplexer:inst18.z[2]
out[3] <= multiplexer:inst18.z[3]
out[4] <= multiplexer:inst18.z[4]
out[5] <= multiplexer:inst18.z[5]
out[6] <= multiplexer:inst18.z[6]
out[7] <= multiplexer:inst18.z[7]
out[8] <= multiplexer:inst18.z[8]
out[9] <= multiplexer:inst18.z[9]
out[10] <= multiplexer:inst18.z[10]
out[11] <= multiplexer:inst18.z[11]
out[12] <= multiplexer:inst18.z[12]
out[13] <= multiplexer:inst18.z[13]
out[14] <= multiplexer:inst18.z[14]
out[15] <= multiplexer:inst18.z[15]
outdata_LED[0] <= segleddecoder:inst31.LED[0]
outdata_LED[1] <= segleddecoder:inst31.LED[1]
outdata_LED[2] <= segleddecoder:inst31.LED[2]
outdata_LED[3] <= segleddecoder:inst31.LED[3]
outdata_LED[4] <= segleddecoder:inst31.LED[4]
outdata_LED[5] <= segleddecoder:inst31.LED[5]
outdata_LED[6] <= segleddecoder:inst31.LED[6]
outdata_LED[7] <= segleddecoder:inst31.LED[7]
outdata_selector[0] <= segleddecoder:inst31.selector[0]
outdata_selector[1] <= segleddecoder:inst31.selector[1]
outdata_selector[2] <= segleddecoder:inst31.selector[2]
outdata_selector[3] <= segleddecoder:inst31.selector[3]
predict_dst[0] <= branch_predictor:inst38.predict_dst[0]
predict_dst[1] <= branch_predictor:inst38.predict_dst[1]
predict_dst[2] <= branch_predictor:inst38.predict_dst[2]
predict_dst[3] <= branch_predictor:inst38.predict_dst[3]
predict_dst[4] <= branch_predictor:inst38.predict_dst[4]
predict_dst[5] <= branch_predictor:inst38.predict_dst[5]
predict_dst[6] <= branch_predictor:inst38.predict_dst[6]
predict_dst[7] <= branch_predictor:inst38.predict_dst[7]
predict_dst[8] <= branch_predictor:inst38.predict_dst[8]
predict_dst[9] <= branch_predictor:inst38.predict_dst[9]
predict_dst[10] <= branch_predictor:inst38.predict_dst[10]
predict_dst[11] <= branch_predictor:inst38.predict_dst[11]
rad0[0] <= forwarding_unit:inst12.rad0[0]
rad0[1] <= forwarding_unit:inst12.rad0[1]
rad0[2] <= forwarding_unit:inst12.rad0[2]
rad0[3] <= forwarding_unit:inst12.rad0[3]
rad0[4] <= forwarding_unit:inst12.rad0[4]
rad0[5] <= forwarding_unit:inst12.rad0[5]
rad0[6] <= forwarding_unit:inst12.rad0[6]
rad0[7] <= forwarding_unit:inst12.rad0[7]
rad0[8] <= forwarding_unit:inst12.rad0[8]
rad0[9] <= forwarding_unit:inst12.rad0[9]
rad0[10] <= forwarding_unit:inst12.rad0[10]
rad0[11] <= forwarding_unit:inst12.rad0[11]
rad0[12] <= forwarding_unit:inst12.rad0[12]
rad0[13] <= forwarding_unit:inst12.rad0[13]
rad0[14] <= forwarding_unit:inst12.rad0[14]
rad0[15] <= forwarding_unit:inst12.rad0[15]
rad1[0] <= forwarding_unit:inst12.rad1[0]
rad1[1] <= forwarding_unit:inst12.rad1[1]
rad1[2] <= forwarding_unit:inst12.rad1[2]
rad1[3] <= forwarding_unit:inst12.rad1[3]
rad1[4] <= forwarding_unit:inst12.rad1[4]
rad1[5] <= forwarding_unit:inst12.rad1[5]
rad1[6] <= forwarding_unit:inst12.rad1[6]
rad1[7] <= forwarding_unit:inst12.rad1[7]
rad1[8] <= forwarding_unit:inst12.rad1[8]
rad1[9] <= forwarding_unit:inst12.rad1[9]
rad1[10] <= forwarding_unit:inst12.rad1[10]
rad1[11] <= forwarding_unit:inst12.rad1[11]
rad1[12] <= forwarding_unit:inst12.rad1[12]
rad1[13] <= forwarding_unit:inst12.rad1[13]
rad1[14] <= forwarding_unit:inst12.rad1[14]
rad1[15] <= forwarding_unit:inst12.rad1[15]
rbd0[0] <= forwarding_unit:inst12.rbd0[0]
rbd0[1] <= forwarding_unit:inst12.rbd0[1]
rbd0[2] <= forwarding_unit:inst12.rbd0[2]
rbd0[3] <= forwarding_unit:inst12.rbd0[3]
rbd0[4] <= forwarding_unit:inst12.rbd0[4]
rbd0[5] <= forwarding_unit:inst12.rbd0[5]
rbd0[6] <= forwarding_unit:inst12.rbd0[6]
rbd0[7] <= forwarding_unit:inst12.rbd0[7]
rbd0[8] <= forwarding_unit:inst12.rbd0[8]
rbd0[9] <= forwarding_unit:inst12.rbd0[9]
rbd0[10] <= forwarding_unit:inst12.rbd0[10]
rbd0[11] <= forwarding_unit:inst12.rbd0[11]
rbd0[12] <= forwarding_unit:inst12.rbd0[12]
rbd0[13] <= forwarding_unit:inst12.rbd0[13]
rbd0[14] <= forwarding_unit:inst12.rbd0[14]
rbd0[15] <= forwarding_unit:inst12.rbd0[15]
WB_instr[0] <= pipeline_register:inst26.odata1[0]
WB_instr[1] <= pipeline_register:inst26.odata1[1]
WB_instr[2] <= pipeline_register:inst26.odata1[2]
WB_instr[3] <= pipeline_register:inst26.odata1[3]
WB_instr[4] <= pipeline_register:inst26.odata1[4]
WB_instr[5] <= pipeline_register:inst26.odata1[5]
WB_instr[6] <= pipeline_register:inst26.odata1[6]
WB_instr[7] <= pipeline_register:inst26.odata1[7]
WB_instr[8] <= pipeline_register:inst26.odata1[8]
WB_instr[9] <= pipeline_register:inst26.odata1[9]
WB_instr[10] <= pipeline_register:inst26.odata1[10]
WB_instr[11] <= pipeline_register:inst26.odata1[11]
WB_instr[12] <= pipeline_register:inst26.odata1[12]
WB_instr[13] <= pipeline_register:inst26.odata1[13]
WB_instr[14] <= pipeline_register:inst26.odata1[14]
WB_instr[15] <= pipeline_register:inst26.odata1[15]
WB_writedata[0] <= register_writer:inst1.write_data[0]
WB_writedata[1] <= register_writer:inst1.write_data[1]
WB_writedata[2] <= register_writer:inst1.write_data[2]
WB_writedata[3] <= register_writer:inst1.write_data[3]
WB_writedata[4] <= register_writer:inst1.write_data[4]
WB_writedata[5] <= register_writer:inst1.write_data[5]
WB_writedata[6] <= register_writer:inst1.write_data[6]
WB_writedata[7] <= register_writer:inst1.write_data[7]
WB_writedata[8] <= register_writer:inst1.write_data[8]
WB_writedata[9] <= register_writer:inst1.write_data[9]
WB_writedata[10] <= register_writer:inst1.write_data[10]
WB_writedata[11] <= register_writer:inst1.write_data[11]
WB_writedata[12] <= register_writer:inst1.write_data[12]
WB_writedata[13] <= register_writer:inst1.write_data[13]
WB_writedata[14] <= register_writer:inst1.write_data[14]
WB_writedata[15] <= register_writer:inst1.write_data[15]
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~


|top|jumper:inst24
instr[0] => Add0.IN24
instr[1] => Add0.IN23
instr[2] => Add0.IN22
instr[3] => Add0.IN21
instr[4] => Add0.IN20
instr[5] => Add0.IN19
instr[6] => Add0.IN18
instr[7] => Add0.IN13
instr[7] => Add0.IN14
instr[7] => Add0.IN15
instr[7] => Add0.IN16
instr[7] => Add0.IN17
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => Equal1.IN2
instr[12] => Equal1.IN1
instr[13] => Equal1.IN0
instr[14] => Equal0.IN1
instr[15] => Equal0.IN0
instr_address[0] => Add1.IN24
instr_address[1] => Add1.IN23
instr_address[2] => Add1.IN22
instr_address[3] => Add1.IN21
instr_address[4] => Add1.IN20
instr_address[5] => Add1.IN19
instr_address[6] => Add1.IN18
instr_address[7] => Add1.IN17
instr_address[8] => Add1.IN16
instr_address[9] => Add1.IN15
instr_address[10] => Add1.IN14
instr_address[11] => Add1.IN13
jump_address[0] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[1] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[2] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[3] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[4] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[5] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[6] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[7] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[8] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[9] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[10] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
jump_address[11] <= _jump_address.DB_MAX_OUTPUT_PORT_TYPE
is_jump <= f.DB_MAX_OUTPUT_PORT_TYPE


|top|instr_mem:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top|instr_mem:inst|altsyncram:altsyncram_component
wren_a => altsyncram_ndl1:auto_generated.wren_a
rden_a => altsyncram_ndl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ndl1:auto_generated.data_a[0]
data_a[1] => altsyncram_ndl1:auto_generated.data_a[1]
data_a[2] => altsyncram_ndl1:auto_generated.data_a[2]
data_a[3] => altsyncram_ndl1:auto_generated.data_a[3]
data_a[4] => altsyncram_ndl1:auto_generated.data_a[4]
data_a[5] => altsyncram_ndl1:auto_generated.data_a[5]
data_a[6] => altsyncram_ndl1:auto_generated.data_a[6]
data_a[7] => altsyncram_ndl1:auto_generated.data_a[7]
data_a[8] => altsyncram_ndl1:auto_generated.data_a[8]
data_a[9] => altsyncram_ndl1:auto_generated.data_a[9]
data_a[10] => altsyncram_ndl1:auto_generated.data_a[10]
data_a[11] => altsyncram_ndl1:auto_generated.data_a[11]
data_a[12] => altsyncram_ndl1:auto_generated.data_a[12]
data_a[13] => altsyncram_ndl1:auto_generated.data_a[13]
data_a[14] => altsyncram_ndl1:auto_generated.data_a[14]
data_a[15] => altsyncram_ndl1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ndl1:auto_generated.address_a[0]
address_a[1] => altsyncram_ndl1:auto_generated.address_a[1]
address_a[2] => altsyncram_ndl1:auto_generated.address_a[2]
address_a[3] => altsyncram_ndl1:auto_generated.address_a[3]
address_a[4] => altsyncram_ndl1:auto_generated.address_a[4]
address_a[5] => altsyncram_ndl1:auto_generated.address_a[5]
address_a[6] => altsyncram_ndl1:auto_generated.address_a[6]
address_a[7] => altsyncram_ndl1:auto_generated.address_a[7]
address_a[8] => altsyncram_ndl1:auto_generated.address_a[8]
address_a[9] => altsyncram_ndl1:auto_generated.address_a[9]
address_a[10] => altsyncram_ndl1:auto_generated.address_a[10]
address_a[11] => altsyncram_ndl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ndl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ndl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ndl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ndl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ndl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ndl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ndl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ndl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ndl1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ndl1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ndl1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ndl1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ndl1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ndl1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ndl1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ndl1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ndl1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated
address_a[0] => altsyncram_lnb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lnb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lnb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lnb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lnb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_lnb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_lnb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_lnb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_lnb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_lnb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_lnb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_lnb2:altsyncram1.address_a[11]
clock0 => altsyncram_lnb2:altsyncram1.clock0
data_a[0] => altsyncram_lnb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lnb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lnb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lnb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lnb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lnb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lnb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lnb2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lnb2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lnb2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lnb2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lnb2:altsyncram1.data_a[11]
data_a[12] => altsyncram_lnb2:altsyncram1.data_a[12]
data_a[13] => altsyncram_lnb2:altsyncram1.data_a[13]
data_a[14] => altsyncram_lnb2:altsyncram1.data_a[14]
data_a[15] => altsyncram_lnb2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_lnb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lnb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lnb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lnb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lnb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lnb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lnb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lnb2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lnb2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lnb2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lnb2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lnb2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lnb2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lnb2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lnb2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lnb2:altsyncram1.q_a[15]
rden_a => altsyncram_lnb2:altsyncram1.rden_a
wren_a => altsyncram_lnb2:altsyncram1.wren_a


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|phase_counter:inst11
clock => phase3~reg0.CLK
clock => phase2~reg0.CLK
clock => phase1~reg0.CLK
clock => count~2.DATAIN
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => phase3~reg0.ENA
reset => phase2~reg0.ENA
reset => phase1~reg0.ENA
exec => ~NO_FANOUT~
phase1 <= phase1~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2 <= phase2~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase3 <= phase3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|altplltest:inst4
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|altplltest:inst4|altpll:altpll_component
inclk[0] => altplltest_altpll:auto_generated.inclk[0]
inclk[1] => altplltest_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|altplltest:inst4|altpll:altpll_component|altplltest_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|program_counter:inst9
clock => is_overflow.CLK
clock => is_halt.CLK
clock => data_hazard_stall_counter.CLK
clock => is_init.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => is_init.OUTPUTSELECT
reset => data_hazard_stall_counter.OUTPUTSELECT
reset => is_halt.ENA
exec => is_halt.OUTPUTSELECT
exec => always0.IN1
is_halt_commanded => is_halt.OUTPUTSELECT
is_halt_commanded => always0.IN1
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => data_hazard_stall_counter.OUTPUTSELECT
enable => is_overflow.OUTPUTSELECT
enable => is_init.OUTPUTSELECT
is_data_hazard_stall => always0.IN1
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => count.OUTPUTSELECT
is_branch_hazard_stall => data_hazard_stall_counter.OUTPUTSELECT
is_branch_hazard_stall => is_overflow.OUTPUTSELECT
is_branch_hazard_stall => is_init.OUTPUTSELECT
branch_hazard_instr_add[0] => count.DATAB
branch_hazard_instr_add[1] => count.DATAB
branch_hazard_instr_add[2] => count.DATAB
branch_hazard_instr_add[3] => count.DATAB
branch_hazard_instr_add[4] => count.DATAB
branch_hazard_instr_add[5] => count.DATAB
branch_hazard_instr_add[6] => count.DATAB
branch_hazard_instr_add[7] => count.DATAB
branch_hazard_instr_add[8] => count.DATAB
branch_hazard_instr_add[9] => count.DATAB
branch_hazard_instr_add[10] => count.DATAB
branch_hazard_instr_add[11] => count.DATAB
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => count.OUTPUTSELECT
is_jump => is_init.OUTPUTSELECT
is_jump => is_overflow.OUTPUTSELECT
jump_instr_add[0] => count.DATAB
jump_instr_add[1] => count.DATAB
jump_instr_add[2] => count.DATAB
jump_instr_add[3] => count.DATAB
jump_instr_add[4] => count.DATAB
jump_instr_add[5] => count.DATAB
jump_instr_add[6] => count.DATAB
jump_instr_add[7] => count.DATAB
jump_instr_add[8] => count.DATAB
jump_instr_add[9] => count.DATAB
jump_instr_add[10] => count.DATAB
jump_instr_add[11] => count.DATAB
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => count.OUTPUTSELECT
is_branch_predict => is_init.OUTPUTSELECT
is_branch_predict => is_overflow.OUTPUTSELECT
branch_predict_add[0] => count.DATAB
branch_predict_add[1] => count.DATAB
branch_predict_add[2] => count.DATAB
branch_predict_add[3] => count.DATAB
branch_predict_add[4] => count.DATAB
branch_predict_add[5] => count.DATAB
branch_predict_add[6] => count.DATAB
branch_predict_add[7] => count.DATAB
branch_predict_add[8] => count.DATAB
branch_predict_add[9] => count.DATAB
branch_predict_add[10] => count.DATAB
branch_predict_add[11] => count.DATAB
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => count.OUTPUTSELECT
is_cmpb_satisfied => is_init.OUTPUTSELECT
is_cmpb_satisfied => is_overflow.OUTPUTSELECT
cmpb_instr_add[0] => count.DATAB
cmpb_instr_add[1] => count.DATAB
cmpb_instr_add[2] => count.DATAB
cmpb_instr_add[3] => count.DATAB
cmpb_instr_add[4] => count.DATAB
cmpb_instr_add[5] => count.DATAB
cmpb_instr_add[6] => count.DATAB
cmpb_instr_add[7] => count.DATAB
cmpb_instr_add[8] => count.DATAB
cmpb_instr_add[9] => count.DATAB
cmpb_instr_add[10] => count.DATAB
cmpb_instr_add[11] => count.DATAB
instr_add[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
instr_add[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
instr_add[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
instr_add[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
instr_add[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
instr_add[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
instr_add[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
instr_add[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
instr_add[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
instr_add[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
instr_add[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
instr_add[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
instr_add_is_overflow <= is_overflow.DB_MAX_OUTPUT_PORT_TYPE


|top|pipeline_register:inst28
clock => is_halt.CLK
clock => flag16.CLK
clock => flag15.CLK
clock => flag14.CLK
clock => flag13.CLK
clock => flag12.CLK
clock => flag11.CLK
clock => flag10.CLK
clock => flag9.CLK
clock => flag8.CLK
clock => flag7.CLK
clock => flag6.CLK
clock => flag5.CLK
clock => flag4.CLK
clock => flag3.CLK
clock => flag2.CLK
clock => flag1.CLK
clock => data5[0].CLK
clock => data5[1].CLK
clock => data5[2].CLK
clock => data5[3].CLK
clock => data5[4].CLK
clock => data5[5].CLK
clock => data5[6].CLK
clock => data5[7].CLK
clock => data5[8].CLK
clock => data5[9].CLK
clock => data5[10].CLK
clock => data5[11].CLK
clock => data5[12].CLK
clock => data5[13].CLK
clock => data5[14].CLK
clock => data5[15].CLK
clock => data4[0].CLK
clock => data4[1].CLK
clock => data4[2].CLK
clock => data4[3].CLK
clock => data4[4].CLK
clock => data4[5].CLK
clock => data4[6].CLK
clock => data4[7].CLK
clock => data4[8].CLK
clock => data4[9].CLK
clock => data4[10].CLK
clock => data4[11].CLK
clock => data4[12].CLK
clock => data4[13].CLK
clock => data4[14].CLK
clock => data4[15].CLK
clock => data3[0].CLK
clock => data3[1].CLK
clock => data3[2].CLK
clock => data3[3].CLK
clock => data3[4].CLK
clock => data3[5].CLK
clock => data3[6].CLK
clock => data3[7].CLK
clock => data3[8].CLK
clock => data3[9].CLK
clock => data3[10].CLK
clock => data3[11].CLK
clock => data3[12].CLK
clock => data3[13].CLK
clock => data3[14].CLK
clock => data3[15].CLK
clock => data2[0].CLK
clock => data2[1].CLK
clock => data2[2].CLK
clock => data2[3].CLK
clock => data2[4].CLK
clock => data2[5].CLK
clock => data2[6].CLK
clock => data2[7].CLK
clock => data2[8].CLK
clock => data2[9].CLK
clock => data2[10].CLK
clock => data2[11].CLK
clock => data2[12].CLK
clock => data2[13].CLK
clock => data2[14].CLK
clock => data2[15].CLK
clock => data1[0].CLK
clock => data1[1].CLK
clock => data1[2].CLK
clock => data1[3].CLK
clock => data1[4].CLK
clock => data1[5].CLK
clock => data1[6].CLK
clock => data1[7].CLK
clock => data1[8].CLK
clock => data1[9].CLK
clock => data1[10].CLK
clock => data1[11].CLK
clock => data1[12].CLK
clock => data1[13].CLK
clock => data1[14].CLK
clock => data1[15].CLK
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => flag1.OUTPUTSELECT
reset => flag2.OUTPUTSELECT
reset => flag3.OUTPUTSELECT
reset => flag4.OUTPUTSELECT
reset => flag5.OUTPUTSELECT
reset => flag6.OUTPUTSELECT
reset => flag7.OUTPUTSELECT
reset => flag8.OUTPUTSELECT
reset => flag9.OUTPUTSELECT
reset => flag10.OUTPUTSELECT
reset => flag11.OUTPUTSELECT
reset => flag12.OUTPUTSELECT
reset => flag13.OUTPUTSELECT
reset => flag14.OUTPUTSELECT
reset => flag15.OUTPUTSELECT
reset => flag16.OUTPUTSELECT
reset => is_halt.ENA
exec => is_halt.OUTPUTSELECT
exec => always0.IN1
is_halt_commanded => is_halt.OUTPUTSELECT
is_halt_commanded => always0.IN1
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => flag1.OUTPUTSELECT
enable => flag2.OUTPUTSELECT
enable => flag3.OUTPUTSELECT
enable => flag4.OUTPUTSELECT
enable => flag5.OUTPUTSELECT
enable => flag6.OUTPUTSELECT
enable => flag7.OUTPUTSELECT
enable => flag8.OUTPUTSELECT
enable => flag9.OUTPUTSELECT
enable => flag10.OUTPUTSELECT
enable => flag11.OUTPUTSELECT
enable => flag12.OUTPUTSELECT
enable => flag13.OUTPUTSELECT
enable => flag14.OUTPUTSELECT
enable => flag15.OUTPUTSELECT
enable => flag16.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => flag1.OUTPUTSELECT
stall => flag2.OUTPUTSELECT
stall => flag3.OUTPUTSELECT
stall => flag4.OUTPUTSELECT
stall => flag5.OUTPUTSELECT
stall => flag6.OUTPUTSELECT
stall => flag7.OUTPUTSELECT
stall => flag8.OUTPUTSELECT
stall => flag9.OUTPUTSELECT
stall => flag10.OUTPUTSELECT
stall => flag11.OUTPUTSELECT
stall => flag12.OUTPUTSELECT
stall => flag13.OUTPUTSELECT
stall => flag14.OUTPUTSELECT
stall => flag15.OUTPUTSELECT
stall => flag16.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => flag1.OUTPUTSELECT
flush => flag2.OUTPUTSELECT
flush => flag3.OUTPUTSELECT
flush => flag4.OUTPUTSELECT
flush => flag5.OUTPUTSELECT
flush => flag6.OUTPUTSELECT
flush => flag7.OUTPUTSELECT
flush => flag8.OUTPUTSELECT
flush => flag9.OUTPUTSELECT
flush => flag10.OUTPUTSELECT
flush => flag11.OUTPUTSELECT
flush => flag12.OUTPUTSELECT
flush => flag13.OUTPUTSELECT
flush => flag14.OUTPUTSELECT
flush => flag15.OUTPUTSELECT
flush => flag16.OUTPUTSELECT
idata1[0] => data1.DATAA
idata1[1] => data1.DATAA
idata1[2] => data1.DATAA
idata1[3] => data1.DATAA
idata1[4] => data1.DATAA
idata1[5] => data1.DATAA
idata1[6] => data1.DATAA
idata1[7] => data1.DATAA
idata1[8] => data1.DATAA
idata1[9] => data1.DATAA
idata1[10] => data1.DATAA
idata1[11] => data1.DATAA
idata1[12] => data1.DATAA
idata1[13] => data1.DATAA
idata1[14] => data1.DATAA
idata1[15] => data1.DATAA
idata2[0] => data2.DATAA
idata2[1] => data2.DATAA
idata2[2] => data2.DATAA
idata2[3] => data2.DATAA
idata2[4] => data2.DATAA
idata2[5] => data2.DATAA
idata2[6] => data2.DATAA
idata2[7] => data2.DATAA
idata2[8] => data2.DATAA
idata2[9] => data2.DATAA
idata2[10] => data2.DATAA
idata2[11] => data2.DATAA
idata2[12] => data2.DATAA
idata2[13] => data2.DATAA
idata2[14] => data2.DATAA
idata2[15] => data2.DATAA
idata3[0] => data3.DATAA
idata3[1] => data3.DATAA
idata3[2] => data3.DATAA
idata3[3] => data3.DATAA
idata3[4] => data3.DATAA
idata3[5] => data3.DATAA
idata3[6] => data3.DATAA
idata3[7] => data3.DATAA
idata3[8] => data3.DATAA
idata3[9] => data3.DATAA
idata3[10] => data3.DATAA
idata3[11] => data3.DATAA
idata3[12] => data3.DATAA
idata3[13] => data3.DATAA
idata3[14] => data3.DATAA
idata3[15] => data3.DATAA
idata4[0] => data4.DATAA
idata4[1] => data4.DATAA
idata4[2] => data4.DATAA
idata4[3] => data4.DATAA
idata4[4] => data4.DATAA
idata4[5] => data4.DATAA
idata4[6] => data4.DATAA
idata4[7] => data4.DATAA
idata4[8] => data4.DATAA
idata4[9] => data4.DATAA
idata4[10] => data4.DATAA
idata4[11] => data4.DATAA
idata4[12] => data4.DATAA
idata4[13] => data4.DATAA
idata4[14] => data4.DATAA
idata4[15] => data4.DATAA
idata5[0] => data5.DATAA
idata5[1] => data5.DATAA
idata5[2] => data5.DATAA
idata5[3] => data5.DATAA
idata5[4] => data5.DATAA
idata5[5] => data5.DATAA
idata5[6] => data5.DATAA
idata5[7] => data5.DATAA
idata5[8] => data5.DATAA
idata5[9] => data5.DATAA
idata5[10] => data5.DATAA
idata5[11] => data5.DATAA
idata5[12] => data5.DATAA
idata5[13] => data5.DATAA
idata5[14] => data5.DATAA
idata5[15] => data5.DATAA
iflag1 => flag1.DATAA
iflag2 => flag2.DATAA
iflag3 => flag3.DATAA
iflag4 => flag4.DATAA
iflag5 => flag5.DATAA
iflag6 => flag6.DATAA
iflag7 => flag7.DATAA
iflag8 => flag8.DATAA
iflag9 => flag9.DATAA
iflag10 => flag10.DATAA
iflag11 => flag11.DATAA
iflag12 => flag12.DATAA
iflag13 => flag13.DATAA
iflag14 => flag14.DATAA
iflag15 => flag15.DATAA
iflag16 => flag16.DATAA
odata1[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
odata1[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
odata1[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
odata1[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
odata1[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
odata1[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
odata1[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
odata1[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
odata1[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
odata1[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
odata1[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
odata1[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
odata1[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
odata1[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
odata1[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
odata1[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
odata2[0] <= data2[0].DB_MAX_OUTPUT_PORT_TYPE
odata2[1] <= data2[1].DB_MAX_OUTPUT_PORT_TYPE
odata2[2] <= data2[2].DB_MAX_OUTPUT_PORT_TYPE
odata2[3] <= data2[3].DB_MAX_OUTPUT_PORT_TYPE
odata2[4] <= data2[4].DB_MAX_OUTPUT_PORT_TYPE
odata2[5] <= data2[5].DB_MAX_OUTPUT_PORT_TYPE
odata2[6] <= data2[6].DB_MAX_OUTPUT_PORT_TYPE
odata2[7] <= data2[7].DB_MAX_OUTPUT_PORT_TYPE
odata2[8] <= data2[8].DB_MAX_OUTPUT_PORT_TYPE
odata2[9] <= data2[9].DB_MAX_OUTPUT_PORT_TYPE
odata2[10] <= data2[10].DB_MAX_OUTPUT_PORT_TYPE
odata2[11] <= data2[11].DB_MAX_OUTPUT_PORT_TYPE
odata2[12] <= data2[12].DB_MAX_OUTPUT_PORT_TYPE
odata2[13] <= data2[13].DB_MAX_OUTPUT_PORT_TYPE
odata2[14] <= data2[14].DB_MAX_OUTPUT_PORT_TYPE
odata2[15] <= data2[15].DB_MAX_OUTPUT_PORT_TYPE
odata3[0] <= data3[0].DB_MAX_OUTPUT_PORT_TYPE
odata3[1] <= data3[1].DB_MAX_OUTPUT_PORT_TYPE
odata3[2] <= data3[2].DB_MAX_OUTPUT_PORT_TYPE
odata3[3] <= data3[3].DB_MAX_OUTPUT_PORT_TYPE
odata3[4] <= data3[4].DB_MAX_OUTPUT_PORT_TYPE
odata3[5] <= data3[5].DB_MAX_OUTPUT_PORT_TYPE
odata3[6] <= data3[6].DB_MAX_OUTPUT_PORT_TYPE
odata3[7] <= data3[7].DB_MAX_OUTPUT_PORT_TYPE
odata3[8] <= data3[8].DB_MAX_OUTPUT_PORT_TYPE
odata3[9] <= data3[9].DB_MAX_OUTPUT_PORT_TYPE
odata3[10] <= data3[10].DB_MAX_OUTPUT_PORT_TYPE
odata3[11] <= data3[11].DB_MAX_OUTPUT_PORT_TYPE
odata3[12] <= data3[12].DB_MAX_OUTPUT_PORT_TYPE
odata3[13] <= data3[13].DB_MAX_OUTPUT_PORT_TYPE
odata3[14] <= data3[14].DB_MAX_OUTPUT_PORT_TYPE
odata3[15] <= data3[15].DB_MAX_OUTPUT_PORT_TYPE
odata4[0] <= data4[0].DB_MAX_OUTPUT_PORT_TYPE
odata4[1] <= data4[1].DB_MAX_OUTPUT_PORT_TYPE
odata4[2] <= data4[2].DB_MAX_OUTPUT_PORT_TYPE
odata4[3] <= data4[3].DB_MAX_OUTPUT_PORT_TYPE
odata4[4] <= data4[4].DB_MAX_OUTPUT_PORT_TYPE
odata4[5] <= data4[5].DB_MAX_OUTPUT_PORT_TYPE
odata4[6] <= data4[6].DB_MAX_OUTPUT_PORT_TYPE
odata4[7] <= data4[7].DB_MAX_OUTPUT_PORT_TYPE
odata4[8] <= data4[8].DB_MAX_OUTPUT_PORT_TYPE
odata4[9] <= data4[9].DB_MAX_OUTPUT_PORT_TYPE
odata4[10] <= data4[10].DB_MAX_OUTPUT_PORT_TYPE
odata4[11] <= data4[11].DB_MAX_OUTPUT_PORT_TYPE
odata4[12] <= data4[12].DB_MAX_OUTPUT_PORT_TYPE
odata4[13] <= data4[13].DB_MAX_OUTPUT_PORT_TYPE
odata4[14] <= data4[14].DB_MAX_OUTPUT_PORT_TYPE
odata4[15] <= data4[15].DB_MAX_OUTPUT_PORT_TYPE
odata5[0] <= data5[0].DB_MAX_OUTPUT_PORT_TYPE
odata5[1] <= data5[1].DB_MAX_OUTPUT_PORT_TYPE
odata5[2] <= data5[2].DB_MAX_OUTPUT_PORT_TYPE
odata5[3] <= data5[3].DB_MAX_OUTPUT_PORT_TYPE
odata5[4] <= data5[4].DB_MAX_OUTPUT_PORT_TYPE
odata5[5] <= data5[5].DB_MAX_OUTPUT_PORT_TYPE
odata5[6] <= data5[6].DB_MAX_OUTPUT_PORT_TYPE
odata5[7] <= data5[7].DB_MAX_OUTPUT_PORT_TYPE
odata5[8] <= data5[8].DB_MAX_OUTPUT_PORT_TYPE
odata5[9] <= data5[9].DB_MAX_OUTPUT_PORT_TYPE
odata5[10] <= data5[10].DB_MAX_OUTPUT_PORT_TYPE
odata5[11] <= data5[11].DB_MAX_OUTPUT_PORT_TYPE
odata5[12] <= data5[12].DB_MAX_OUTPUT_PORT_TYPE
odata5[13] <= data5[13].DB_MAX_OUTPUT_PORT_TYPE
odata5[14] <= data5[14].DB_MAX_OUTPUT_PORT_TYPE
odata5[15] <= data5[15].DB_MAX_OUTPUT_PORT_TYPE
oflag1 <= flag1.DB_MAX_OUTPUT_PORT_TYPE
oflag2 <= flag2.DB_MAX_OUTPUT_PORT_TYPE
oflag3 <= flag3.DB_MAX_OUTPUT_PORT_TYPE
oflag4 <= flag4.DB_MAX_OUTPUT_PORT_TYPE
oflag5 <= flag5.DB_MAX_OUTPUT_PORT_TYPE
oflag6 <= flag6.DB_MAX_OUTPUT_PORT_TYPE
oflag7 <= flag7.DB_MAX_OUTPUT_PORT_TYPE
oflag8 <= flag8.DB_MAX_OUTPUT_PORT_TYPE
oflag9 <= flag9.DB_MAX_OUTPUT_PORT_TYPE
oflag10 <= flag10.DB_MAX_OUTPUT_PORT_TYPE
oflag11 <= flag11.DB_MAX_OUTPUT_PORT_TYPE
oflag12 <= flag12.DB_MAX_OUTPUT_PORT_TYPE
oflag13 <= flag13.DB_MAX_OUTPUT_PORT_TYPE
oflag14 <= flag14.DB_MAX_OUTPUT_PORT_TYPE
oflag15 <= flag15.DB_MAX_OUTPUT_PORT_TYPE
oflag16 <= flag16.DB_MAX_OUTPUT_PORT_TYPE


|top|branch_predictor:inst38
clock => history[0][0].CLK
clock => history[0][1].CLK
clock => history[1][0].CLK
clock => history[1][1].CLK
clock => history[2][0].CLK
clock => history[2][1].CLK
clock => history[3][0].CLK
clock => history[3][1].CLK
clock => history[4][0].CLK
clock => history[4][1].CLK
clock => history[5][0].CLK
clock => history[5][1].CLK
clock => history[6][0].CLK
clock => history[6][1].CLK
clock => history[7][0].CLK
clock => history[7][1].CLK
clock => history[8][0].CLK
clock => history[8][1].CLK
clock => history[9][0].CLK
clock => history[9][1].CLK
clock => history[10][0].CLK
clock => history[10][1].CLK
clock => history[11][0].CLK
clock => history[11][1].CLK
clock => history[12][0].CLK
clock => history[12][1].CLK
clock => history[13][0].CLK
clock => history[13][1].CLK
clock => history[14][0].CLK
clock => history[14][1].CLK
clock => history[15][0].CLK
clock => history[15][1].CLK
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
reset => history.OUTPUTSELECT
exec => ~NO_FANOUT~
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
enable => history.OUTPUTSELECT
instr0[0] => Add4.IN24
instr0[1] => Add4.IN23
instr0[2] => Add4.IN22
instr0[3] => Add4.IN21
instr0[4] => Add4.IN20
instr0[5] => Add4.IN19
instr0[6] => Add4.IN18
instr0[7] => Add4.IN13
instr0[7] => Add4.IN14
instr0[7] => Add4.IN15
instr0[7] => Add4.IN16
instr0[7] => Add4.IN17
instr0[8] => Equal6.IN2
instr0[8] => Equal7.IN0
instr0[8] => Equal8.IN2
instr0[8] => Equal9.IN1
instr0[9] => Equal6.IN1
instr0[9] => Equal7.IN2
instr0[9] => Equal8.IN0
instr0[9] => Equal9.IN0
instr0[10] => Equal6.IN0
instr0[10] => Equal7.IN1
instr0[10] => Equal8.IN1
instr0[10] => Equal9.IN2
instr0[11] => Equal0.IN2
instr0[11] => Equal1.IN1
instr0[11] => Equal2.IN1
instr0[11] => Equal3.IN2
instr0[11] => Equal5.IN2
instr0[12] => Equal0.IN0
instr0[12] => Equal1.IN0
instr0[12] => Equal2.IN2
instr0[12] => Equal3.IN1
instr0[12] => Equal5.IN1
instr0[13] => Equal0.IN1
instr0[13] => Equal1.IN2
instr0[13] => Equal2.IN0
instr0[13] => Equal3.IN0
instr0[13] => Equal5.IN0
instr0[14] => Equal4.IN1
instr0[15] => Equal4.IN0
instr1[0] => Add0.IN24
instr1[1] => Add0.IN23
instr1[2] => Add0.IN22
instr1[3] => Add0.IN21
instr1[4] => Add0.IN20
instr1[5] => Add0.IN19
instr1[6] => Add0.IN18
instr1[7] => Add0.IN13
instr1[7] => Add0.IN14
instr1[7] => Add0.IN15
instr1[7] => Add0.IN16
instr1[7] => Add0.IN17
instr1[8] => Mux0.IN9
instr1[8] => Equal10.IN2
instr1[8] => Equal11.IN0
instr1[8] => Equal12.IN2
instr1[8] => Equal13.IN1
instr1[9] => Mux0.IN8
instr1[9] => Equal10.IN1
instr1[9] => Equal11.IN2
instr1[9] => Equal12.IN0
instr1[9] => Equal13.IN0
instr1[10] => Mux0.IN7
instr1[10] => Equal10.IN0
instr1[10] => Equal11.IN1
instr1[10] => Equal12.IN1
instr1[10] => Equal13.IN2
instr1[11] => Equal15.IN2
instr1[11] => Equal16.IN2
instr1[11] => Equal17.IN1
instr1[11] => Equal18.IN1
instr1[11] => Equal19.IN2
instr1[12] => Equal15.IN1
instr1[12] => Equal16.IN0
instr1[12] => Equal17.IN0
instr1[12] => Equal18.IN2
instr1[12] => Equal19.IN1
instr1[13] => Equal15.IN0
instr1[13] => Equal16.IN1
instr1[13] => Equal17.IN2
instr1[13] => Equal18.IN0
instr1[13] => Equal19.IN0
instr1[14] => Equal14.IN1
instr1[15] => Equal14.IN0
instr2[0] => Add2.IN24
instr2[1] => Add2.IN23
instr2[2] => Add2.IN22
instr2[3] => Add2.IN21
instr2[4] => Add2.IN20
instr2[5] => Add2.IN19
instr2[6] => Add2.IN18
instr2[7] => Add2.IN13
instr2[7] => Add2.IN14
instr2[7] => Add2.IN15
instr2[7] => Add2.IN16
instr2[7] => Add2.IN17
instr2[8] => Mux3.IN9
instr2[8] => Equal26.IN2
instr2[8] => Equal27.IN0
instr2[8] => Equal28.IN2
instr2[8] => Equal29.IN1
instr2[9] => Mux3.IN8
instr2[9] => Equal26.IN1
instr2[9] => Equal27.IN2
instr2[9] => Equal28.IN0
instr2[9] => Equal29.IN0
instr2[10] => Mux3.IN7
instr2[10] => Equal26.IN0
instr2[10] => Equal27.IN1
instr2[10] => Equal28.IN1
instr2[10] => Equal29.IN2
instr2[11] => Equal21.IN2
instr2[11] => Equal22.IN2
instr2[11] => Equal23.IN1
instr2[11] => Equal24.IN1
instr2[11] => Equal25.IN2
instr2[12] => Equal21.IN1
instr2[12] => Equal22.IN0
instr2[12] => Equal23.IN0
instr2[12] => Equal24.IN2
instr2[12] => Equal25.IN1
instr2[13] => Equal21.IN0
instr2[13] => Equal22.IN1
instr2[13] => Equal23.IN2
instr2[13] => Equal24.IN0
instr2[13] => Equal25.IN0
instr2[14] => Equal20.IN1
instr2[15] => Equal20.IN0
branch_src0[0] => Mux6.IN3
branch_src0[0] => Mux7.IN3
branch_src0[0] => Add5.IN24
branch_src0[0] => Add6.IN32
branch_src0[1] => Mux6.IN2
branch_src0[1] => Mux7.IN2
branch_src0[1] => Add5.IN23
branch_src0[1] => Add6.IN31
branch_src0[2] => Mux6.IN1
branch_src0[2] => Mux7.IN1
branch_src0[2] => Add5.IN22
branch_src0[2] => Add6.IN30
branch_src0[3] => Mux6.IN0
branch_src0[3] => Mux7.IN0
branch_src0[3] => Add5.IN21
branch_src0[3] => Add6.IN29
branch_src0[4] => Add5.IN20
branch_src0[4] => Add6.IN28
branch_src0[5] => Add5.IN19
branch_src0[5] => Add6.IN27
branch_src0[6] => Add5.IN18
branch_src0[6] => Add6.IN26
branch_src0[7] => Add5.IN17
branch_src0[7] => Add6.IN25
branch_src0[8] => Add5.IN16
branch_src0[8] => Add6.IN24
branch_src0[9] => Add5.IN15
branch_src0[9] => Add6.IN23
branch_src0[10] => Add5.IN14
branch_src0[10] => Add6.IN22
branch_src0[11] => Add5.IN13
branch_src0[11] => Add6.IN21
branch_src0[12] => Add6.IN20
branch_src0[13] => Add6.IN19
branch_src0[14] => Add6.IN18
branch_src0[15] => Add6.IN17
branch_src1[0] => Add1.IN24
branch_src1[0] => Mux1.IN3
branch_src1[0] => Mux2.IN3
branch_src1[0] => Decoder4.IN3
branch_src1[1] => Add1.IN23
branch_src1[1] => Mux1.IN2
branch_src1[1] => Mux2.IN2
branch_src1[1] => Decoder4.IN2
branch_src1[2] => Add1.IN22
branch_src1[2] => Mux1.IN1
branch_src1[2] => Mux2.IN1
branch_src1[2] => Decoder4.IN1
branch_src1[3] => Add1.IN21
branch_src1[3] => Mux1.IN0
branch_src1[3] => Mux2.IN0
branch_src1[3] => Decoder4.IN0
branch_src1[4] => Add1.IN20
branch_src1[5] => Add1.IN19
branch_src1[6] => Add1.IN18
branch_src1[7] => Add1.IN17
branch_src1[8] => Add1.IN16
branch_src1[9] => Add1.IN15
branch_src1[10] => Add1.IN14
branch_src1[11] => Add1.IN13
branch_src1[12] => ~NO_FANOUT~
branch_src1[13] => ~NO_FANOUT~
branch_src1[14] => ~NO_FANOUT~
branch_src1[15] => ~NO_FANOUT~
branch_src2[0] => Add3.IN24
branch_src2[0] => Mux4.IN3
branch_src2[0] => Mux5.IN3
branch_src2[0] => Decoder3.IN3
branch_src2[1] => Add3.IN23
branch_src2[1] => Mux4.IN2
branch_src2[1] => Mux5.IN2
branch_src2[1] => Decoder3.IN2
branch_src2[2] => Add3.IN22
branch_src2[2] => Mux4.IN1
branch_src2[2] => Mux5.IN1
branch_src2[2] => Decoder3.IN1
branch_src2[3] => Add3.IN21
branch_src2[3] => Mux4.IN0
branch_src2[3] => Mux5.IN0
branch_src2[3] => Decoder3.IN0
branch_src2[4] => Add3.IN20
branch_src2[5] => Add3.IN19
branch_src2[6] => Add3.IN18
branch_src2[7] => Add3.IN17
branch_src2[8] => Add3.IN16
branch_src2[9] => Add3.IN15
branch_src2[10] => Add3.IN14
branch_src2[11] => Add3.IN13
branch_src2[12] => ~NO_FANOUT~
branch_src2[13] => ~NO_FANOUT~
branch_src2[14] => ~NO_FANOUT~
branch_src2[15] => ~NO_FANOUT~
signflag => is_satisfied.IN0
zeroflag => is_satisfied.IN1
zeroflag => Mux0.IN10
zeroflag => Mux3.IN10
zeroflag => Mux0.IN6
zeroflag => Mux3.IN6
overflowflag => is_satisfied.IN1
predict_dst[0] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[1] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[2] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[3] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[4] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[5] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[6] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[7] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[8] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[9] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[10] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
predict_dst[11] <= predict_address.DB_MAX_OUTPUT_PORT_TYPE
is_branch0 <= predict_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[0] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[1] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[2] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[3] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[4] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[5] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[6] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[7] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[8] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[9] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[10] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
branch_dst[11] <= branch_dst.DB_MAX_OUTPUT_PORT_TYPE
is_predict_miss <= is_predict_miss.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU_LI:inst35
instr[0] => Add0.IN16
instr[0] => Selector7.IN5
instr[0] => Selector15.IN4
instr[0] => ShiftLeft0.IN5
instr[0] => ShiftLeft1.IN4
instr[0] => ShiftRight1.IN4
instr[0] => Add4.IN8
instr[0] => ShiftRight2.IN3
instr[0] => Add3.IN4
instr[1] => Add0.IN15
instr[1] => Selector6.IN5
instr[1] => Selector14.IN4
instr[1] => ShiftLeft0.IN4
instr[1] => ShiftLeft1.IN3
instr[1] => ShiftRight1.IN3
instr[1] => Add4.IN7
instr[1] => ShiftRight2.IN2
instr[1] => Add3.IN3
instr[2] => Add0.IN14
instr[2] => Selector5.IN5
instr[2] => Selector13.IN4
instr[2] => ShiftLeft0.IN3
instr[2] => ShiftLeft1.IN2
instr[2] => ShiftRight1.IN2
instr[2] => Add4.IN6
instr[2] => ShiftRight2.IN1
instr[2] => Add3.IN2
instr[3] => Add0.IN13
instr[3] => Selector4.IN5
instr[3] => Selector12.IN4
instr[3] => ShiftLeft0.IN2
instr[3] => ShiftLeft1.IN1
instr[3] => ShiftRight1.IN1
instr[3] => Add4.IN5
instr[3] => ShiftRight2.IN0
instr[3] => Add3.IN1
instr[4] => Add0.IN12
instr[4] => Selector3.IN5
instr[4] => Selector11.IN4
instr[4] => Mux1.IN19
instr[4] => Mux2.IN16
instr[4] => Mux3.IN16
instr[4] => Mux4.IN16
instr[4] => Mux5.IN16
instr[4] => Mux6.IN16
instr[4] => Mux7.IN16
instr[4] => Mux8.IN16
instr[4] => Mux9.IN16
instr[4] => Mux10.IN16
instr[4] => Mux11.IN16
instr[4] => Mux12.IN16
instr[4] => Mux13.IN16
instr[4] => Mux14.IN16
instr[4] => Mux15.IN16
instr[4] => Mux16.IN16
instr[4] => Mux17.IN16
instr[4] => Equal7.IN3
instr[4] => Equal8.IN0
instr[4] => Equal9.IN1
instr[4] => Equal10.IN3
instr[4] => Equal11.IN3
instr[4] => Equal12.IN2
instr[5] => Add0.IN11
instr[5] => Selector2.IN5
instr[5] => Selector10.IN4
instr[5] => Mux1.IN18
instr[5] => Mux2.IN15
instr[5] => Mux3.IN15
instr[5] => Mux4.IN15
instr[5] => Mux5.IN15
instr[5] => Mux6.IN15
instr[5] => Mux7.IN15
instr[5] => Mux8.IN15
instr[5] => Mux9.IN15
instr[5] => Mux10.IN15
instr[5] => Mux11.IN15
instr[5] => Mux12.IN15
instr[5] => Mux13.IN15
instr[5] => Mux14.IN15
instr[5] => Mux15.IN15
instr[5] => Mux16.IN15
instr[5] => Mux17.IN15
instr[5] => Equal7.IN2
instr[5] => Equal8.IN3
instr[5] => Equal9.IN3
instr[5] => Equal10.IN2
instr[5] => Equal11.IN1
instr[5] => Equal12.IN1
instr[6] => Add0.IN10
instr[6] => Selector1.IN5
instr[6] => Selector9.IN4
instr[6] => Mux1.IN17
instr[6] => Mux2.IN14
instr[6] => Mux3.IN14
instr[6] => Mux4.IN14
instr[6] => Mux5.IN14
instr[6] => Mux6.IN14
instr[6] => Mux7.IN14
instr[6] => Mux8.IN14
instr[6] => Mux9.IN14
instr[6] => Mux10.IN14
instr[6] => Mux11.IN14
instr[6] => Mux12.IN14
instr[6] => Mux13.IN14
instr[6] => Mux14.IN14
instr[6] => Mux15.IN14
instr[6] => Mux16.IN14
instr[6] => Mux17.IN14
instr[6] => Equal7.IN1
instr[6] => Equal8.IN2
instr[6] => Equal9.IN0
instr[6] => Equal10.IN1
instr[6] => Equal11.IN2
instr[6] => Equal12.IN3
instr[7] => Add0.IN1
instr[7] => Selector0.IN3
instr[7] => Selector8.IN4
instr[7] => Mux1.IN16
instr[7] => Mux2.IN13
instr[7] => Mux3.IN13
instr[7] => Mux4.IN13
instr[7] => Mux5.IN13
instr[7] => Mux6.IN13
instr[7] => Mux7.IN13
instr[7] => Mux8.IN13
instr[7] => Mux9.IN13
instr[7] => Mux10.IN13
instr[7] => Mux11.IN13
instr[7] => Mux12.IN13
instr[7] => Mux13.IN13
instr[7] => Mux14.IN13
instr[7] => Mux15.IN13
instr[7] => Mux16.IN13
instr[7] => Mux17.IN13
instr[7] => Add0.IN2
instr[7] => Add0.IN3
instr[7] => Selector1.IN4
instr[7] => Add0.IN4
instr[7] => Selector2.IN4
instr[7] => Add0.IN5
instr[7] => Selector3.IN4
instr[7] => Add0.IN6
instr[7] => Selector4.IN4
instr[7] => Add0.IN7
instr[7] => Selector5.IN4
instr[7] => Add0.IN8
instr[7] => Selector6.IN4
instr[7] => Add0.IN9
instr[7] => Selector7.IN4
instr[7] => Equal7.IN0
instr[7] => Equal8.IN1
instr[7] => Equal9.IN2
instr[7] => Equal10.IN0
instr[7] => Equal11.IN0
instr[7] => Equal12.IN0
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => Equal3.IN5
instr[11] => Equal4.IN5
instr[12] => Equal3.IN4
instr[12] => Equal4.IN4
instr[13] => Equal3.IN3
instr[13] => Equal4.IN3
instr[14] => Equal0.IN1
instr[14] => Equal1.IN0
instr[14] => Equal2.IN1
instr[14] => Equal6.IN1
instr[15] => Equal0.IN0
instr[15] => Equal1.IN1
instr[15] => Equal2.IN0
instr[15] => Equal6.IN0
rs[0] => Add1.IN16
rs[0] => exresult.IN0
rs[0] => exresult.IN0
rs[0] => exresult.IN0
rs[0] => Mux17.IN17
rs[0] => Mux17.IN18
rs[0] => Add2.IN16
rs[1] => Add1.IN15
rs[1] => exresult.IN0
rs[1] => exresult.IN0
rs[1] => exresult.IN0
rs[1] => Mux16.IN17
rs[1] => Mux16.IN18
rs[1] => Add2.IN15
rs[2] => Add1.IN14
rs[2] => exresult.IN0
rs[2] => exresult.IN0
rs[2] => exresult.IN0
rs[2] => Mux15.IN17
rs[2] => Mux15.IN18
rs[2] => Add2.IN14
rs[3] => Add1.IN13
rs[3] => exresult.IN0
rs[3] => exresult.IN0
rs[3] => exresult.IN0
rs[3] => Mux14.IN17
rs[3] => Mux14.IN18
rs[3] => Add2.IN13
rs[4] => Add1.IN12
rs[4] => exresult.IN0
rs[4] => exresult.IN0
rs[4] => exresult.IN0
rs[4] => Mux13.IN17
rs[4] => Mux13.IN18
rs[4] => Add2.IN12
rs[5] => Add1.IN11
rs[5] => exresult.IN0
rs[5] => exresult.IN0
rs[5] => exresult.IN0
rs[5] => Mux12.IN17
rs[5] => Mux12.IN18
rs[5] => Add2.IN11
rs[6] => Add1.IN10
rs[6] => exresult.IN0
rs[6] => exresult.IN0
rs[6] => exresult.IN0
rs[6] => Mux11.IN17
rs[6] => Mux11.IN18
rs[6] => Add2.IN10
rs[7] => Add1.IN9
rs[7] => exresult.IN0
rs[7] => exresult.IN0
rs[7] => exresult.IN0
rs[7] => Mux10.IN17
rs[7] => Mux10.IN18
rs[7] => Add2.IN9
rs[8] => Add1.IN8
rs[8] => exresult.IN0
rs[8] => exresult.IN0
rs[8] => exresult.IN0
rs[8] => Mux9.IN17
rs[8] => Mux9.IN18
rs[8] => Add2.IN8
rs[9] => Add1.IN7
rs[9] => exresult.IN0
rs[9] => exresult.IN0
rs[9] => exresult.IN0
rs[9] => Mux8.IN17
rs[9] => Mux8.IN18
rs[9] => Add2.IN7
rs[10] => Add1.IN6
rs[10] => exresult.IN0
rs[10] => exresult.IN0
rs[10] => exresult.IN0
rs[10] => Mux7.IN17
rs[10] => Mux7.IN18
rs[10] => Add2.IN6
rs[11] => Add1.IN5
rs[11] => exresult.IN0
rs[11] => exresult.IN0
rs[11] => exresult.IN0
rs[11] => Mux6.IN17
rs[11] => Mux6.IN18
rs[11] => Add2.IN5
rs[12] => Add1.IN4
rs[12] => exresult.IN0
rs[12] => exresult.IN0
rs[12] => exresult.IN0
rs[12] => Mux5.IN17
rs[12] => Mux5.IN18
rs[12] => Add2.IN4
rs[13] => Add1.IN3
rs[13] => exresult.IN0
rs[13] => exresult.IN0
rs[13] => exresult.IN0
rs[13] => Mux4.IN17
rs[13] => Mux4.IN18
rs[13] => Add2.IN3
rs[14] => Add1.IN2
rs[14] => exresult.IN0
rs[14] => exresult.IN0
rs[14] => exresult.IN0
rs[14] => Mux3.IN17
rs[14] => Mux3.IN18
rs[14] => Add2.IN2
rs[15] => Add1.IN1
rs[15] => exresult.IN0
rs[15] => exresult.IN0
rs[15] => exresult.IN0
rs[15] => Mux2.IN17
rs[15] => Mux2.IN18
rs[15] => Add2.IN1
rd[0] => Add0.IN32
rd[0] => Selector15.IN5
rd[0] => Add1.IN32
rd[0] => exresult.IN1
rd[0] => exresult.IN1
rd[0] => exresult.IN1
rd[0] => Add2.IN32
rd[0] => ShiftLeft0.IN21
rd[0] => ShiftLeft1.IN20
rd[0] => ShiftRight0.IN21
rd[0] => ShiftRight1.IN20
rd[0] => Mux0.IN19
rd[0] => ShiftRight2.IN20
rd[1] => Add0.IN31
rd[1] => Selector14.IN5
rd[1] => Add1.IN31
rd[1] => exresult.IN1
rd[1] => exresult.IN1
rd[1] => exresult.IN1
rd[1] => Add2.IN31
rd[1] => ShiftLeft0.IN20
rd[1] => ShiftLeft1.IN19
rd[1] => ShiftRight0.IN20
rd[1] => ShiftRight1.IN19
rd[1] => Mux0.IN18
rd[1] => ShiftRight2.IN19
rd[2] => Add0.IN30
rd[2] => Selector13.IN5
rd[2] => Add1.IN30
rd[2] => exresult.IN1
rd[2] => exresult.IN1
rd[2] => exresult.IN1
rd[2] => Add2.IN30
rd[2] => ShiftLeft0.IN19
rd[2] => ShiftLeft1.IN18
rd[2] => ShiftRight0.IN19
rd[2] => ShiftRight1.IN18
rd[2] => Mux0.IN17
rd[2] => ShiftRight2.IN18
rd[3] => Add0.IN29
rd[3] => Selector12.IN5
rd[3] => Add1.IN29
rd[3] => exresult.IN1
rd[3] => exresult.IN1
rd[3] => exresult.IN1
rd[3] => Add2.IN29
rd[3] => ShiftLeft0.IN18
rd[3] => ShiftLeft1.IN17
rd[3] => ShiftRight0.IN18
rd[3] => ShiftRight1.IN17
rd[3] => Mux0.IN16
rd[3] => ShiftRight2.IN17
rd[4] => Add0.IN28
rd[4] => Selector11.IN5
rd[4] => Add1.IN28
rd[4] => exresult.IN1
rd[4] => exresult.IN1
rd[4] => exresult.IN1
rd[4] => Add2.IN28
rd[4] => ShiftLeft0.IN17
rd[4] => ShiftLeft1.IN16
rd[4] => ShiftRight0.IN17
rd[4] => ShiftRight1.IN16
rd[4] => Mux0.IN15
rd[4] => ShiftRight2.IN16
rd[5] => Add0.IN27
rd[5] => Selector10.IN5
rd[5] => Add1.IN27
rd[5] => exresult.IN1
rd[5] => exresult.IN1
rd[5] => exresult.IN1
rd[5] => Add2.IN27
rd[5] => ShiftLeft0.IN16
rd[5] => ShiftLeft1.IN15
rd[5] => ShiftRight0.IN16
rd[5] => ShiftRight1.IN15
rd[5] => Mux0.IN14
rd[5] => ShiftRight2.IN15
rd[6] => Add0.IN26
rd[6] => Selector9.IN5
rd[6] => Add1.IN26
rd[6] => exresult.IN1
rd[6] => exresult.IN1
rd[6] => exresult.IN1
rd[6] => Add2.IN26
rd[6] => ShiftLeft0.IN15
rd[6] => ShiftLeft1.IN14
rd[6] => ShiftRight0.IN15
rd[6] => ShiftRight1.IN14
rd[6] => Mux0.IN13
rd[6] => ShiftRight2.IN14
rd[7] => Add0.IN25
rd[7] => Selector8.IN5
rd[7] => Add1.IN25
rd[7] => exresult.IN1
rd[7] => exresult.IN1
rd[7] => exresult.IN1
rd[7] => Add2.IN25
rd[7] => ShiftLeft0.IN14
rd[7] => ShiftLeft1.IN13
rd[7] => ShiftRight0.IN14
rd[7] => ShiftRight1.IN13
rd[7] => Mux0.IN12
rd[7] => ShiftRight2.IN13
rd[8] => Add0.IN24
rd[8] => Add1.IN24
rd[8] => exresult.IN1
rd[8] => exresult.IN1
rd[8] => exresult.IN1
rd[8] => Add2.IN24
rd[8] => ShiftLeft0.IN13
rd[8] => ShiftLeft1.IN12
rd[8] => ShiftRight0.IN13
rd[8] => ShiftRight1.IN12
rd[8] => Mux0.IN11
rd[8] => ShiftRight2.IN12
rd[9] => Add0.IN23
rd[9] => Add1.IN23
rd[9] => exresult.IN1
rd[9] => exresult.IN1
rd[9] => exresult.IN1
rd[9] => Add2.IN23
rd[9] => ShiftLeft0.IN12
rd[9] => ShiftLeft1.IN11
rd[9] => ShiftRight0.IN12
rd[9] => ShiftRight1.IN11
rd[9] => Mux0.IN10
rd[9] => ShiftRight2.IN11
rd[10] => Add0.IN22
rd[10] => Add1.IN22
rd[10] => exresult.IN1
rd[10] => exresult.IN1
rd[10] => exresult.IN1
rd[10] => Add2.IN22
rd[10] => ShiftLeft0.IN11
rd[10] => ShiftLeft1.IN10
rd[10] => ShiftRight0.IN11
rd[10] => ShiftRight1.IN10
rd[10] => Mux0.IN9
rd[10] => ShiftRight2.IN10
rd[11] => Add0.IN21
rd[11] => Add1.IN21
rd[11] => exresult.IN1
rd[11] => exresult.IN1
rd[11] => exresult.IN1
rd[11] => Add2.IN21
rd[11] => ShiftLeft0.IN10
rd[11] => ShiftLeft1.IN9
rd[11] => ShiftRight0.IN10
rd[11] => ShiftRight1.IN9
rd[11] => Mux0.IN8
rd[11] => ShiftRight2.IN9
rd[12] => Add0.IN20
rd[12] => Add1.IN20
rd[12] => exresult.IN1
rd[12] => exresult.IN1
rd[12] => exresult.IN1
rd[12] => Add2.IN20
rd[12] => ShiftLeft0.IN9
rd[12] => ShiftLeft1.IN8
rd[12] => ShiftRight0.IN9
rd[12] => ShiftRight1.IN8
rd[12] => Mux0.IN7
rd[12] => ShiftRight2.IN8
rd[13] => Add0.IN19
rd[13] => Add1.IN19
rd[13] => exresult.IN1
rd[13] => exresult.IN1
rd[13] => exresult.IN1
rd[13] => Add2.IN19
rd[13] => ShiftLeft0.IN8
rd[13] => ShiftLeft1.IN7
rd[13] => ShiftRight0.IN8
rd[13] => ShiftRight1.IN7
rd[13] => Mux0.IN6
rd[13] => ShiftRight2.IN7
rd[14] => Add0.IN18
rd[14] => Add1.IN18
rd[14] => exresult.IN1
rd[14] => exresult.IN1
rd[14] => exresult.IN1
rd[14] => Add2.IN18
rd[14] => ShiftLeft0.IN7
rd[14] => ShiftLeft1.IN6
rd[14] => ShiftRight0.IN7
rd[14] => ShiftRight1.IN6
rd[14] => Mux0.IN5
rd[14] => ShiftRight2.IN6
rd[15] => Add0.IN17
rd[15] => Add1.IN17
rd[15] => exresult.IN1
rd[15] => exresult.IN1
rd[15] => exresult.IN1
rd[15] => Add2.IN17
rd[15] => ShiftLeft0.IN6
rd[15] => ShiftLeft1.IN5
rd[15] => ShiftRight0.IN6
rd[15] => ShiftRight1.IN5
rd[15] => Mux0.IN4
rd[15] => ShiftRight2.IN4
rd[15] => ShiftRight2.IN5
rd[15] => o.IN1
iData[0] => Mux17.IN19
iData[1] => Mux16.IN19
iData[2] => Mux15.IN19
iData[3] => Mux14.IN19
iData[4] => Mux13.IN19
iData[5] => Mux12.IN19
iData[6] => Mux11.IN19
iData[7] => Mux10.IN19
iData[8] => Mux9.IN19
iData[9] => Mux8.IN19
iData[10] => Mux7.IN19
iData[11] => Mux6.IN19
iData[12] => Mux5.IN19
iData[13] => Mux4.IN19
iData[14] => Mux3.IN19
iData[15] => Mux2.IN19
result[0] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= exresult.DB_MAX_OUTPUT_PORT_TYPE
signFlag <= exresult.DB_MAX_OUTPUT_PORT_TYPE
zeroFlag <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
carryFlag <= c.DB_MAX_OUTPUT_PORT_TYPE
overflowFlag <= o.DB_MAX_OUTPUT_PORT_TYPE


|top|forwarding_unit:inst12
instr0[0] => ~NO_FANOUT~
instr0[1] => ~NO_FANOUT~
instr0[2] => ~NO_FANOUT~
instr0[3] => ~NO_FANOUT~
instr0[4] => ~NO_FANOUT~
instr0[5] => ~NO_FANOUT~
instr0[6] => ~NO_FANOUT~
instr0[7] => ~NO_FANOUT~
instr0[8] => Equal12.IN2
instr0[8] => Equal13.IN2
instr0[8] => Equal14.IN2
instr0[8] => Equal15.IN2
instr0[9] => Equal12.IN1
instr0[9] => Equal13.IN1
instr0[9] => Equal14.IN1
instr0[9] => Equal15.IN1
instr0[10] => Equal12.IN0
instr0[10] => Equal13.IN0
instr0[10] => Equal14.IN0
instr0[10] => Equal15.IN0
instr0[11] => Equal8.IN2
instr0[11] => Equal9.IN2
instr0[11] => Equal10.IN2
instr0[11] => Equal11.IN2
instr0[12] => Equal8.IN1
instr0[12] => Equal9.IN1
instr0[12] => Equal10.IN1
instr0[12] => Equal11.IN1
instr0[13] => Equal8.IN0
instr0[13] => Equal9.IN0
instr0[13] => Equal10.IN0
instr0[13] => Equal11.IN0
instr0[14] => ~NO_FANOUT~
instr0[15] => ~NO_FANOUT~
instr1[0] => ~NO_FANOUT~
instr1[1] => ~NO_FANOUT~
instr1[2] => ~NO_FANOUT~
instr1[3] => ~NO_FANOUT~
instr1[4] => Equal2.IN1
instr1[4] => Equal3.IN2
instr1[5] => Equal2.IN3
instr1[5] => Equal3.IN3
instr1[6] => Equal2.IN0
instr1[6] => Equal3.IN1
instr1[7] => Equal2.IN2
instr1[7] => Equal3.IN0
instr1[8] => Equal9.IN5
instr1[8] => Equal12.IN5
instr1[9] => Equal9.IN4
instr1[9] => Equal12.IN4
instr1[10] => Equal9.IN3
instr1[10] => Equal12.IN3
instr1[11] => Equal8.IN5
instr1[11] => Equal13.IN5
instr1[11] => Equal17.IN2
instr1[12] => Equal8.IN4
instr1[12] => Equal13.IN4
instr1[12] => Equal17.IN1
instr1[13] => Equal8.IN3
instr1[13] => Equal13.IN3
instr1[13] => Equal17.IN0
instr1[14] => Equal0.IN1
instr1[14] => Equal1.IN1
instr1[14] => Equal16.IN0
instr1[15] => Equal0.IN0
instr1[15] => Equal1.IN0
instr1[15] => Equal16.IN1
instr2[0] => ~NO_FANOUT~
instr2[1] => ~NO_FANOUT~
instr2[2] => ~NO_FANOUT~
instr2[3] => ~NO_FANOUT~
instr2[4] => Equal6.IN1
instr2[4] => Equal7.IN2
instr2[5] => Equal6.IN3
instr2[5] => Equal7.IN3
instr2[6] => Equal6.IN0
instr2[6] => Equal7.IN1
instr2[7] => Equal6.IN2
instr2[7] => Equal7.IN0
instr2[8] => Equal11.IN5
instr2[8] => Equal14.IN5
instr2[9] => Equal11.IN4
instr2[9] => Equal14.IN4
instr2[10] => Equal11.IN3
instr2[10] => Equal14.IN3
instr2[11] => Equal10.IN5
instr2[11] => Equal15.IN5
instr2[11] => Equal17.IN5
instr2[12] => Equal10.IN4
instr2[12] => Equal15.IN4
instr2[12] => Equal17.IN4
instr2[13] => Equal10.IN3
instr2[13] => Equal15.IN3
instr2[13] => Equal17.IN3
instr2[14] => Equal4.IN1
instr2[14] => Equal5.IN1
instr2[15] => Equal4.IN0
instr2[15] => Equal5.IN0
rard0[0] => rad0.DATAA
rard0[1] => rad0.DATAA
rard0[2] => rad0.DATAA
rard0[3] => rad0.DATAA
rard0[4] => rad0.DATAA
rard0[5] => rad0.DATAA
rard0[6] => rad0.DATAA
rard0[7] => rad0.DATAA
rard0[8] => rad0.DATAA
rard0[9] => rad0.DATAA
rard0[10] => rad0.DATAA
rard0[11] => rad0.DATAA
rard0[12] => rad0.DATAA
rard0[13] => rad0.DATAA
rard0[14] => rad0.DATAA
rard0[15] => rad0.DATAA
rbrd0[0] => rbd0.DATAA
rbrd0[1] => rbd0.DATAA
rbrd0[2] => rbd0.DATAA
rbrd0[3] => rbd0.DATAA
rbrd0[4] => rbd0.DATAA
rbrd0[5] => rbd0.DATAA
rbrd0[6] => rbd0.DATAA
rbrd0[7] => rbd0.DATAA
rbrd0[8] => rbd0.DATAA
rbrd0[9] => rbd0.DATAA
rbrd0[10] => rbd0.DATAA
rbrd0[11] => rbd0.DATAA
rbrd0[12] => rbd0.DATAA
rbrd0[13] => rbd0.DATAA
rbrd0[14] => rbd0.DATAA
rbrd0[15] => rbd0.DATAA
rard1[0] => rad1.DATAA
rard1[1] => rad1.DATAA
rard1[2] => rad1.DATAA
rard1[3] => rad1.DATAA
rard1[4] => rad1.DATAA
rard1[5] => rad1.DATAA
rard1[6] => rad1.DATAA
rard1[7] => rad1.DATAA
rard1[8] => rad1.DATAA
rard1[9] => rad1.DATAA
rard1[10] => rad1.DATAA
rard1[11] => rad1.DATAA
rard1[12] => rad1.DATAA
rard1[13] => rad1.DATAA
rard1[14] => rad1.DATAA
rard1[15] => rad1.DATAA
ALUd1[0] => f.DATAA
ALUd1[0] => ALUout1.DATAA
ALUd1[1] => f.DATAA
ALUd1[1] => ALUout1.DATAA
ALUd1[2] => f.DATAA
ALUd1[2] => ALUout1.DATAA
ALUd1[3] => f.DATAA
ALUd1[3] => ALUout1.DATAA
ALUd1[4] => f.DATAA
ALUd1[4] => ALUout1.DATAA
ALUd1[5] => f.DATAA
ALUd1[5] => ALUout1.DATAA
ALUd1[6] => f.DATAA
ALUd1[6] => ALUout1.DATAA
ALUd1[7] => f.DATAA
ALUd1[7] => ALUout1.DATAA
ALUd1[8] => f.DATAA
ALUd1[8] => ALUout1.DATAA
ALUd1[9] => f.DATAA
ALUd1[9] => ALUout1.DATAA
ALUd1[10] => f.DATAA
ALUd1[10] => ALUout1.DATAA
ALUd1[11] => f.DATAA
ALUd1[11] => ALUout1.DATAA
ALUd1[12] => f.DATAA
ALUd1[12] => ALUout1.DATAA
ALUd1[13] => f.DATAA
ALUd1[13] => ALUout1.DATAA
ALUd1[14] => f.DATAA
ALUd1[14] => ALUout1.DATAA
ALUd1[15] => f.DATAA
ALUd1[15] => ALUout1.DATAA
memoryd1[0] => f.DATAB
memoryd1[1] => f.DATAB
memoryd1[2] => f.DATAB
memoryd1[3] => f.DATAB
memoryd1[4] => f.DATAB
memoryd1[5] => f.DATAB
memoryd1[6] => f.DATAB
memoryd1[7] => f.DATAB
memoryd1[8] => f.DATAB
memoryd1[9] => f.DATAB
memoryd1[10] => f.DATAB
memoryd1[11] => f.DATAB
memoryd1[12] => f.DATAB
memoryd1[13] => f.DATAB
memoryd1[14] => f.DATAB
memoryd1[15] => f.DATAB
ALUd2[0] => f.DATAA
ALUd2[1] => f.DATAA
ALUd2[2] => f.DATAA
ALUd2[3] => f.DATAA
ALUd2[4] => f.DATAA
ALUd2[5] => f.DATAA
ALUd2[6] => f.DATAA
ALUd2[7] => f.DATAA
ALUd2[8] => f.DATAA
ALUd2[9] => f.DATAA
ALUd2[10] => f.DATAA
ALUd2[11] => f.DATAA
ALUd2[12] => f.DATAA
ALUd2[13] => f.DATAA
ALUd2[14] => f.DATAA
ALUd2[15] => f.DATAA
memoryd2[0] => f.DATAB
memoryd2[0] => ALUout1.DATAB
memoryd2[1] => f.DATAB
memoryd2[1] => ALUout1.DATAB
memoryd2[2] => f.DATAB
memoryd2[2] => ALUout1.DATAB
memoryd2[3] => f.DATAB
memoryd2[3] => ALUout1.DATAB
memoryd2[4] => f.DATAB
memoryd2[4] => ALUout1.DATAB
memoryd2[5] => f.DATAB
memoryd2[5] => ALUout1.DATAB
memoryd2[6] => f.DATAB
memoryd2[6] => ALUout1.DATAB
memoryd2[7] => f.DATAB
memoryd2[7] => ALUout1.DATAB
memoryd2[8] => f.DATAB
memoryd2[8] => ALUout1.DATAB
memoryd2[9] => f.DATAB
memoryd2[9] => ALUout1.DATAB
memoryd2[10] => f.DATAB
memoryd2[10] => ALUout1.DATAB
memoryd2[11] => f.DATAB
memoryd2[11] => ALUout1.DATAB
memoryd2[12] => f.DATAB
memoryd2[12] => ALUout1.DATAB
memoryd2[13] => f.DATAB
memoryd2[13] => ALUout1.DATAB
memoryd2[14] => f.DATAB
memoryd2[14] => ALUout1.DATAB
memoryd2[15] => f.DATAB
memoryd2[15] => ALUout1.DATAB
rarf0 => f.IN0
rarf0 => f.IN0
rarf0 => f.IN0
rarf0 => f.IN0
rbrf0 => f.IN0
rbrf0 => f.IN0
rbrf0 => f.IN0
rbrf0 => f.IN0
rawf1 => f.IN1
rawf1 => f.IN1
rbwf1 => f.IN1
rbwf1 => f.IN1
rawf2 => f.IN1
rawf2 => f.IN1
rbwf2 => f.IN1
rbwf2 => f.IN1
rad0[0] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[1] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[2] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[3] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[4] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[5] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[6] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[7] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[8] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[9] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[10] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[11] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[12] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[13] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[14] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rad0[15] <= rad0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[0] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[1] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[2] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[3] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[4] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[5] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[6] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[7] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[8] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[9] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[10] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[11] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[12] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[13] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[14] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rbd0[15] <= rbd0.DB_MAX_OUTPUT_PORT_TYPE
rad1[0] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[1] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[2] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[3] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[4] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[5] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[6] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[7] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[8] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[9] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[10] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[11] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[12] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[13] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[14] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
rad1[15] <= rad1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[0] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[1] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[2] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[3] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[4] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[5] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[6] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[7] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[8] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[9] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[10] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[11] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[12] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[13] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[14] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE
ALUout1[15] <= ALUout1.DB_MAX_OUTPUT_PORT_TYPE


|top|pipeline_register:inst27
clock => is_halt.CLK
clock => flag16.CLK
clock => flag15.CLK
clock => flag14.CLK
clock => flag13.CLK
clock => flag12.CLK
clock => flag11.CLK
clock => flag10.CLK
clock => flag9.CLK
clock => flag8.CLK
clock => flag7.CLK
clock => flag6.CLK
clock => flag5.CLK
clock => flag4.CLK
clock => flag3.CLK
clock => flag2.CLK
clock => flag1.CLK
clock => data5[0].CLK
clock => data5[1].CLK
clock => data5[2].CLK
clock => data5[3].CLK
clock => data5[4].CLK
clock => data5[5].CLK
clock => data5[6].CLK
clock => data5[7].CLK
clock => data5[8].CLK
clock => data5[9].CLK
clock => data5[10].CLK
clock => data5[11].CLK
clock => data5[12].CLK
clock => data5[13].CLK
clock => data5[14].CLK
clock => data5[15].CLK
clock => data4[0].CLK
clock => data4[1].CLK
clock => data4[2].CLK
clock => data4[3].CLK
clock => data4[4].CLK
clock => data4[5].CLK
clock => data4[6].CLK
clock => data4[7].CLK
clock => data4[8].CLK
clock => data4[9].CLK
clock => data4[10].CLK
clock => data4[11].CLK
clock => data4[12].CLK
clock => data4[13].CLK
clock => data4[14].CLK
clock => data4[15].CLK
clock => data3[0].CLK
clock => data3[1].CLK
clock => data3[2].CLK
clock => data3[3].CLK
clock => data3[4].CLK
clock => data3[5].CLK
clock => data3[6].CLK
clock => data3[7].CLK
clock => data3[8].CLK
clock => data3[9].CLK
clock => data3[10].CLK
clock => data3[11].CLK
clock => data3[12].CLK
clock => data3[13].CLK
clock => data3[14].CLK
clock => data3[15].CLK
clock => data2[0].CLK
clock => data2[1].CLK
clock => data2[2].CLK
clock => data2[3].CLK
clock => data2[4].CLK
clock => data2[5].CLK
clock => data2[6].CLK
clock => data2[7].CLK
clock => data2[8].CLK
clock => data2[9].CLK
clock => data2[10].CLK
clock => data2[11].CLK
clock => data2[12].CLK
clock => data2[13].CLK
clock => data2[14].CLK
clock => data2[15].CLK
clock => data1[0].CLK
clock => data1[1].CLK
clock => data1[2].CLK
clock => data1[3].CLK
clock => data1[4].CLK
clock => data1[5].CLK
clock => data1[6].CLK
clock => data1[7].CLK
clock => data1[8].CLK
clock => data1[9].CLK
clock => data1[10].CLK
clock => data1[11].CLK
clock => data1[12].CLK
clock => data1[13].CLK
clock => data1[14].CLK
clock => data1[15].CLK
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => flag1.OUTPUTSELECT
reset => flag2.OUTPUTSELECT
reset => flag3.OUTPUTSELECT
reset => flag4.OUTPUTSELECT
reset => flag5.OUTPUTSELECT
reset => flag6.OUTPUTSELECT
reset => flag7.OUTPUTSELECT
reset => flag8.OUTPUTSELECT
reset => flag9.OUTPUTSELECT
reset => flag10.OUTPUTSELECT
reset => flag11.OUTPUTSELECT
reset => flag12.OUTPUTSELECT
reset => flag13.OUTPUTSELECT
reset => flag14.OUTPUTSELECT
reset => flag15.OUTPUTSELECT
reset => flag16.OUTPUTSELECT
reset => is_halt.ENA
exec => is_halt.OUTPUTSELECT
exec => always0.IN1
is_halt_commanded => is_halt.OUTPUTSELECT
is_halt_commanded => always0.IN1
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => flag1.OUTPUTSELECT
enable => flag2.OUTPUTSELECT
enable => flag3.OUTPUTSELECT
enable => flag4.OUTPUTSELECT
enable => flag5.OUTPUTSELECT
enable => flag6.OUTPUTSELECT
enable => flag7.OUTPUTSELECT
enable => flag8.OUTPUTSELECT
enable => flag9.OUTPUTSELECT
enable => flag10.OUTPUTSELECT
enable => flag11.OUTPUTSELECT
enable => flag12.OUTPUTSELECT
enable => flag13.OUTPUTSELECT
enable => flag14.OUTPUTSELECT
enable => flag15.OUTPUTSELECT
enable => flag16.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => flag1.OUTPUTSELECT
stall => flag2.OUTPUTSELECT
stall => flag3.OUTPUTSELECT
stall => flag4.OUTPUTSELECT
stall => flag5.OUTPUTSELECT
stall => flag6.OUTPUTSELECT
stall => flag7.OUTPUTSELECT
stall => flag8.OUTPUTSELECT
stall => flag9.OUTPUTSELECT
stall => flag10.OUTPUTSELECT
stall => flag11.OUTPUTSELECT
stall => flag12.OUTPUTSELECT
stall => flag13.OUTPUTSELECT
stall => flag14.OUTPUTSELECT
stall => flag15.OUTPUTSELECT
stall => flag16.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => flag1.OUTPUTSELECT
flush => flag2.OUTPUTSELECT
flush => flag3.OUTPUTSELECT
flush => flag4.OUTPUTSELECT
flush => flag5.OUTPUTSELECT
flush => flag6.OUTPUTSELECT
flush => flag7.OUTPUTSELECT
flush => flag8.OUTPUTSELECT
flush => flag9.OUTPUTSELECT
flush => flag10.OUTPUTSELECT
flush => flag11.OUTPUTSELECT
flush => flag12.OUTPUTSELECT
flush => flag13.OUTPUTSELECT
flush => flag14.OUTPUTSELECT
flush => flag15.OUTPUTSELECT
flush => flag16.OUTPUTSELECT
idata1[0] => data1.DATAA
idata1[1] => data1.DATAA
idata1[2] => data1.DATAA
idata1[3] => data1.DATAA
idata1[4] => data1.DATAA
idata1[5] => data1.DATAA
idata1[6] => data1.DATAA
idata1[7] => data1.DATAA
idata1[8] => data1.DATAA
idata1[9] => data1.DATAA
idata1[10] => data1.DATAA
idata1[11] => data1.DATAA
idata1[12] => data1.DATAA
idata1[13] => data1.DATAA
idata1[14] => data1.DATAA
idata1[15] => data1.DATAA
idata2[0] => data2.DATAA
idata2[1] => data2.DATAA
idata2[2] => data2.DATAA
idata2[3] => data2.DATAA
idata2[4] => data2.DATAA
idata2[5] => data2.DATAA
idata2[6] => data2.DATAA
idata2[7] => data2.DATAA
idata2[8] => data2.DATAA
idata2[9] => data2.DATAA
idata2[10] => data2.DATAA
idata2[11] => data2.DATAA
idata2[12] => data2.DATAA
idata2[13] => data2.DATAA
idata2[14] => data2.DATAA
idata2[15] => data2.DATAA
idata3[0] => data3.DATAA
idata3[1] => data3.DATAA
idata3[2] => data3.DATAA
idata3[3] => data3.DATAA
idata3[4] => data3.DATAA
idata3[5] => data3.DATAA
idata3[6] => data3.DATAA
idata3[7] => data3.DATAA
idata3[8] => data3.DATAA
idata3[9] => data3.DATAA
idata3[10] => data3.DATAA
idata3[11] => data3.DATAA
idata3[12] => data3.DATAA
idata3[13] => data3.DATAA
idata3[14] => data3.DATAA
idata3[15] => data3.DATAA
idata4[0] => data4.DATAA
idata4[1] => data4.DATAA
idata4[2] => data4.DATAA
idata4[3] => data4.DATAA
idata4[4] => data4.DATAA
idata4[5] => data4.DATAA
idata4[6] => data4.DATAA
idata4[7] => data4.DATAA
idata4[8] => data4.DATAA
idata4[9] => data4.DATAA
idata4[10] => data4.DATAA
idata4[11] => data4.DATAA
idata4[12] => data4.DATAA
idata4[13] => data4.DATAA
idata4[14] => data4.DATAA
idata4[15] => data4.DATAA
idata5[0] => data5.DATAA
idata5[1] => data5.DATAA
idata5[2] => data5.DATAA
idata5[3] => data5.DATAA
idata5[4] => data5.DATAA
idata5[5] => data5.DATAA
idata5[6] => data5.DATAA
idata5[7] => data5.DATAA
idata5[8] => data5.DATAA
idata5[9] => data5.DATAA
idata5[10] => data5.DATAA
idata5[11] => data5.DATAA
idata5[12] => data5.DATAA
idata5[13] => data5.DATAA
idata5[14] => data5.DATAA
idata5[15] => data5.DATAA
iflag1 => flag1.DATAA
iflag2 => flag2.DATAA
iflag3 => flag3.DATAA
iflag4 => flag4.DATAA
iflag5 => flag5.DATAA
iflag6 => flag6.DATAA
iflag7 => flag7.DATAA
iflag8 => flag8.DATAA
iflag9 => flag9.DATAA
iflag10 => flag10.DATAA
iflag11 => flag11.DATAA
iflag12 => flag12.DATAA
iflag13 => flag13.DATAA
iflag14 => flag14.DATAA
iflag15 => flag15.DATAA
iflag16 => flag16.DATAA
odata1[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
odata1[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
odata1[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
odata1[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
odata1[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
odata1[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
odata1[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
odata1[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
odata1[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
odata1[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
odata1[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
odata1[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
odata1[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
odata1[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
odata1[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
odata1[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
odata2[0] <= data2[0].DB_MAX_OUTPUT_PORT_TYPE
odata2[1] <= data2[1].DB_MAX_OUTPUT_PORT_TYPE
odata2[2] <= data2[2].DB_MAX_OUTPUT_PORT_TYPE
odata2[3] <= data2[3].DB_MAX_OUTPUT_PORT_TYPE
odata2[4] <= data2[4].DB_MAX_OUTPUT_PORT_TYPE
odata2[5] <= data2[5].DB_MAX_OUTPUT_PORT_TYPE
odata2[6] <= data2[6].DB_MAX_OUTPUT_PORT_TYPE
odata2[7] <= data2[7].DB_MAX_OUTPUT_PORT_TYPE
odata2[8] <= data2[8].DB_MAX_OUTPUT_PORT_TYPE
odata2[9] <= data2[9].DB_MAX_OUTPUT_PORT_TYPE
odata2[10] <= data2[10].DB_MAX_OUTPUT_PORT_TYPE
odata2[11] <= data2[11].DB_MAX_OUTPUT_PORT_TYPE
odata2[12] <= data2[12].DB_MAX_OUTPUT_PORT_TYPE
odata2[13] <= data2[13].DB_MAX_OUTPUT_PORT_TYPE
odata2[14] <= data2[14].DB_MAX_OUTPUT_PORT_TYPE
odata2[15] <= data2[15].DB_MAX_OUTPUT_PORT_TYPE
odata3[0] <= data3[0].DB_MAX_OUTPUT_PORT_TYPE
odata3[1] <= data3[1].DB_MAX_OUTPUT_PORT_TYPE
odata3[2] <= data3[2].DB_MAX_OUTPUT_PORT_TYPE
odata3[3] <= data3[3].DB_MAX_OUTPUT_PORT_TYPE
odata3[4] <= data3[4].DB_MAX_OUTPUT_PORT_TYPE
odata3[5] <= data3[5].DB_MAX_OUTPUT_PORT_TYPE
odata3[6] <= data3[6].DB_MAX_OUTPUT_PORT_TYPE
odata3[7] <= data3[7].DB_MAX_OUTPUT_PORT_TYPE
odata3[8] <= data3[8].DB_MAX_OUTPUT_PORT_TYPE
odata3[9] <= data3[9].DB_MAX_OUTPUT_PORT_TYPE
odata3[10] <= data3[10].DB_MAX_OUTPUT_PORT_TYPE
odata3[11] <= data3[11].DB_MAX_OUTPUT_PORT_TYPE
odata3[12] <= data3[12].DB_MAX_OUTPUT_PORT_TYPE
odata3[13] <= data3[13].DB_MAX_OUTPUT_PORT_TYPE
odata3[14] <= data3[14].DB_MAX_OUTPUT_PORT_TYPE
odata3[15] <= data3[15].DB_MAX_OUTPUT_PORT_TYPE
odata4[0] <= data4[0].DB_MAX_OUTPUT_PORT_TYPE
odata4[1] <= data4[1].DB_MAX_OUTPUT_PORT_TYPE
odata4[2] <= data4[2].DB_MAX_OUTPUT_PORT_TYPE
odata4[3] <= data4[3].DB_MAX_OUTPUT_PORT_TYPE
odata4[4] <= data4[4].DB_MAX_OUTPUT_PORT_TYPE
odata4[5] <= data4[5].DB_MAX_OUTPUT_PORT_TYPE
odata4[6] <= data4[6].DB_MAX_OUTPUT_PORT_TYPE
odata4[7] <= data4[7].DB_MAX_OUTPUT_PORT_TYPE
odata4[8] <= data4[8].DB_MAX_OUTPUT_PORT_TYPE
odata4[9] <= data4[9].DB_MAX_OUTPUT_PORT_TYPE
odata4[10] <= data4[10].DB_MAX_OUTPUT_PORT_TYPE
odata4[11] <= data4[11].DB_MAX_OUTPUT_PORT_TYPE
odata4[12] <= data4[12].DB_MAX_OUTPUT_PORT_TYPE
odata4[13] <= data4[13].DB_MAX_OUTPUT_PORT_TYPE
odata4[14] <= data4[14].DB_MAX_OUTPUT_PORT_TYPE
odata4[15] <= data4[15].DB_MAX_OUTPUT_PORT_TYPE
odata5[0] <= data5[0].DB_MAX_OUTPUT_PORT_TYPE
odata5[1] <= data5[1].DB_MAX_OUTPUT_PORT_TYPE
odata5[2] <= data5[2].DB_MAX_OUTPUT_PORT_TYPE
odata5[3] <= data5[3].DB_MAX_OUTPUT_PORT_TYPE
odata5[4] <= data5[4].DB_MAX_OUTPUT_PORT_TYPE
odata5[5] <= data5[5].DB_MAX_OUTPUT_PORT_TYPE
odata5[6] <= data5[6].DB_MAX_OUTPUT_PORT_TYPE
odata5[7] <= data5[7].DB_MAX_OUTPUT_PORT_TYPE
odata5[8] <= data5[8].DB_MAX_OUTPUT_PORT_TYPE
odata5[9] <= data5[9].DB_MAX_OUTPUT_PORT_TYPE
odata5[10] <= data5[10].DB_MAX_OUTPUT_PORT_TYPE
odata5[11] <= data5[11].DB_MAX_OUTPUT_PORT_TYPE
odata5[12] <= data5[12].DB_MAX_OUTPUT_PORT_TYPE
odata5[13] <= data5[13].DB_MAX_OUTPUT_PORT_TYPE
odata5[14] <= data5[14].DB_MAX_OUTPUT_PORT_TYPE
odata5[15] <= data5[15].DB_MAX_OUTPUT_PORT_TYPE
oflag1 <= flag1.DB_MAX_OUTPUT_PORT_TYPE
oflag2 <= flag2.DB_MAX_OUTPUT_PORT_TYPE
oflag3 <= flag3.DB_MAX_OUTPUT_PORT_TYPE
oflag4 <= flag4.DB_MAX_OUTPUT_PORT_TYPE
oflag5 <= flag5.DB_MAX_OUTPUT_PORT_TYPE
oflag6 <= flag6.DB_MAX_OUTPUT_PORT_TYPE
oflag7 <= flag7.DB_MAX_OUTPUT_PORT_TYPE
oflag8 <= flag8.DB_MAX_OUTPUT_PORT_TYPE
oflag9 <= flag9.DB_MAX_OUTPUT_PORT_TYPE
oflag10 <= flag10.DB_MAX_OUTPUT_PORT_TYPE
oflag11 <= flag11.DB_MAX_OUTPUT_PORT_TYPE
oflag12 <= flag12.DB_MAX_OUTPUT_PORT_TYPE
oflag13 <= flag13.DB_MAX_OUTPUT_PORT_TYPE
oflag14 <= flag14.DB_MAX_OUTPUT_PORT_TYPE
oflag15 <= flag15.DB_MAX_OUTPUT_PORT_TYPE
oflag16 <= flag16.DB_MAX_OUTPUT_PORT_TYPE


|top|pipeline_register:inst26
clock => is_halt.CLK
clock => flag16.CLK
clock => flag15.CLK
clock => flag14.CLK
clock => flag13.CLK
clock => flag12.CLK
clock => flag11.CLK
clock => flag10.CLK
clock => flag9.CLK
clock => flag8.CLK
clock => flag7.CLK
clock => flag6.CLK
clock => flag5.CLK
clock => flag4.CLK
clock => flag3.CLK
clock => flag2.CLK
clock => flag1.CLK
clock => data5[0].CLK
clock => data5[1].CLK
clock => data5[2].CLK
clock => data5[3].CLK
clock => data5[4].CLK
clock => data5[5].CLK
clock => data5[6].CLK
clock => data5[7].CLK
clock => data5[8].CLK
clock => data5[9].CLK
clock => data5[10].CLK
clock => data5[11].CLK
clock => data5[12].CLK
clock => data5[13].CLK
clock => data5[14].CLK
clock => data5[15].CLK
clock => data4[0].CLK
clock => data4[1].CLK
clock => data4[2].CLK
clock => data4[3].CLK
clock => data4[4].CLK
clock => data4[5].CLK
clock => data4[6].CLK
clock => data4[7].CLK
clock => data4[8].CLK
clock => data4[9].CLK
clock => data4[10].CLK
clock => data4[11].CLK
clock => data4[12].CLK
clock => data4[13].CLK
clock => data4[14].CLK
clock => data4[15].CLK
clock => data3[0].CLK
clock => data3[1].CLK
clock => data3[2].CLK
clock => data3[3].CLK
clock => data3[4].CLK
clock => data3[5].CLK
clock => data3[6].CLK
clock => data3[7].CLK
clock => data3[8].CLK
clock => data3[9].CLK
clock => data3[10].CLK
clock => data3[11].CLK
clock => data3[12].CLK
clock => data3[13].CLK
clock => data3[14].CLK
clock => data3[15].CLK
clock => data2[0].CLK
clock => data2[1].CLK
clock => data2[2].CLK
clock => data2[3].CLK
clock => data2[4].CLK
clock => data2[5].CLK
clock => data2[6].CLK
clock => data2[7].CLK
clock => data2[8].CLK
clock => data2[9].CLK
clock => data2[10].CLK
clock => data2[11].CLK
clock => data2[12].CLK
clock => data2[13].CLK
clock => data2[14].CLK
clock => data2[15].CLK
clock => data1[0].CLK
clock => data1[1].CLK
clock => data1[2].CLK
clock => data1[3].CLK
clock => data1[4].CLK
clock => data1[5].CLK
clock => data1[6].CLK
clock => data1[7].CLK
clock => data1[8].CLK
clock => data1[9].CLK
clock => data1[10].CLK
clock => data1[11].CLK
clock => data1[12].CLK
clock => data1[13].CLK
clock => data1[14].CLK
clock => data1[15].CLK
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => flag1.OUTPUTSELECT
reset => flag2.OUTPUTSELECT
reset => flag3.OUTPUTSELECT
reset => flag4.OUTPUTSELECT
reset => flag5.OUTPUTSELECT
reset => flag6.OUTPUTSELECT
reset => flag7.OUTPUTSELECT
reset => flag8.OUTPUTSELECT
reset => flag9.OUTPUTSELECT
reset => flag10.OUTPUTSELECT
reset => flag11.OUTPUTSELECT
reset => flag12.OUTPUTSELECT
reset => flag13.OUTPUTSELECT
reset => flag14.OUTPUTSELECT
reset => flag15.OUTPUTSELECT
reset => flag16.OUTPUTSELECT
reset => is_halt.ENA
exec => is_halt.OUTPUTSELECT
exec => always0.IN1
is_halt_commanded => is_halt.OUTPUTSELECT
is_halt_commanded => always0.IN1
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => flag1.OUTPUTSELECT
enable => flag2.OUTPUTSELECT
enable => flag3.OUTPUTSELECT
enable => flag4.OUTPUTSELECT
enable => flag5.OUTPUTSELECT
enable => flag6.OUTPUTSELECT
enable => flag7.OUTPUTSELECT
enable => flag8.OUTPUTSELECT
enable => flag9.OUTPUTSELECT
enable => flag10.OUTPUTSELECT
enable => flag11.OUTPUTSELECT
enable => flag12.OUTPUTSELECT
enable => flag13.OUTPUTSELECT
enable => flag14.OUTPUTSELECT
enable => flag15.OUTPUTSELECT
enable => flag16.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => flag1.OUTPUTSELECT
stall => flag2.OUTPUTSELECT
stall => flag3.OUTPUTSELECT
stall => flag4.OUTPUTSELECT
stall => flag5.OUTPUTSELECT
stall => flag6.OUTPUTSELECT
stall => flag7.OUTPUTSELECT
stall => flag8.OUTPUTSELECT
stall => flag9.OUTPUTSELECT
stall => flag10.OUTPUTSELECT
stall => flag11.OUTPUTSELECT
stall => flag12.OUTPUTSELECT
stall => flag13.OUTPUTSELECT
stall => flag14.OUTPUTSELECT
stall => flag15.OUTPUTSELECT
stall => flag16.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => flag1.OUTPUTSELECT
flush => flag2.OUTPUTSELECT
flush => flag3.OUTPUTSELECT
flush => flag4.OUTPUTSELECT
flush => flag5.OUTPUTSELECT
flush => flag6.OUTPUTSELECT
flush => flag7.OUTPUTSELECT
flush => flag8.OUTPUTSELECT
flush => flag9.OUTPUTSELECT
flush => flag10.OUTPUTSELECT
flush => flag11.OUTPUTSELECT
flush => flag12.OUTPUTSELECT
flush => flag13.OUTPUTSELECT
flush => flag14.OUTPUTSELECT
flush => flag15.OUTPUTSELECT
flush => flag16.OUTPUTSELECT
idata1[0] => data1.DATAA
idata1[1] => data1.DATAA
idata1[2] => data1.DATAA
idata1[3] => data1.DATAA
idata1[4] => data1.DATAA
idata1[5] => data1.DATAA
idata1[6] => data1.DATAA
idata1[7] => data1.DATAA
idata1[8] => data1.DATAA
idata1[9] => data1.DATAA
idata1[10] => data1.DATAA
idata1[11] => data1.DATAA
idata1[12] => data1.DATAA
idata1[13] => data1.DATAA
idata1[14] => data1.DATAA
idata1[15] => data1.DATAA
idata2[0] => data2.DATAA
idata2[1] => data2.DATAA
idata2[2] => data2.DATAA
idata2[3] => data2.DATAA
idata2[4] => data2.DATAA
idata2[5] => data2.DATAA
idata2[6] => data2.DATAA
idata2[7] => data2.DATAA
idata2[8] => data2.DATAA
idata2[9] => data2.DATAA
idata2[10] => data2.DATAA
idata2[11] => data2.DATAA
idata2[12] => data2.DATAA
idata2[13] => data2.DATAA
idata2[14] => data2.DATAA
idata2[15] => data2.DATAA
idata3[0] => data3.DATAA
idata3[1] => data3.DATAA
idata3[2] => data3.DATAA
idata3[3] => data3.DATAA
idata3[4] => data3.DATAA
idata3[5] => data3.DATAA
idata3[6] => data3.DATAA
idata3[7] => data3.DATAA
idata3[8] => data3.DATAA
idata3[9] => data3.DATAA
idata3[10] => data3.DATAA
idata3[11] => data3.DATAA
idata3[12] => data3.DATAA
idata3[13] => data3.DATAA
idata3[14] => data3.DATAA
idata3[15] => data3.DATAA
idata4[0] => data4.DATAA
idata4[1] => data4.DATAA
idata4[2] => data4.DATAA
idata4[3] => data4.DATAA
idata4[4] => data4.DATAA
idata4[5] => data4.DATAA
idata4[6] => data4.DATAA
idata4[7] => data4.DATAA
idata4[8] => data4.DATAA
idata4[9] => data4.DATAA
idata4[10] => data4.DATAA
idata4[11] => data4.DATAA
idata4[12] => data4.DATAA
idata4[13] => data4.DATAA
idata4[14] => data4.DATAA
idata4[15] => data4.DATAA
idata5[0] => data5.DATAA
idata5[1] => data5.DATAA
idata5[2] => data5.DATAA
idata5[3] => data5.DATAA
idata5[4] => data5.DATAA
idata5[5] => data5.DATAA
idata5[6] => data5.DATAA
idata5[7] => data5.DATAA
idata5[8] => data5.DATAA
idata5[9] => data5.DATAA
idata5[10] => data5.DATAA
idata5[11] => data5.DATAA
idata5[12] => data5.DATAA
idata5[13] => data5.DATAA
idata5[14] => data5.DATAA
idata5[15] => data5.DATAA
iflag1 => flag1.DATAA
iflag2 => flag2.DATAA
iflag3 => flag3.DATAA
iflag4 => flag4.DATAA
iflag5 => flag5.DATAA
iflag6 => flag6.DATAA
iflag7 => flag7.DATAA
iflag8 => flag8.DATAA
iflag9 => flag9.DATAA
iflag10 => flag10.DATAA
iflag11 => flag11.DATAA
iflag12 => flag12.DATAA
iflag13 => flag13.DATAA
iflag14 => flag14.DATAA
iflag15 => flag15.DATAA
iflag16 => flag16.DATAA
odata1[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
odata1[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
odata1[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
odata1[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
odata1[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
odata1[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
odata1[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
odata1[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
odata1[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
odata1[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
odata1[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
odata1[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
odata1[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
odata1[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
odata1[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
odata1[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
odata2[0] <= data2[0].DB_MAX_OUTPUT_PORT_TYPE
odata2[1] <= data2[1].DB_MAX_OUTPUT_PORT_TYPE
odata2[2] <= data2[2].DB_MAX_OUTPUT_PORT_TYPE
odata2[3] <= data2[3].DB_MAX_OUTPUT_PORT_TYPE
odata2[4] <= data2[4].DB_MAX_OUTPUT_PORT_TYPE
odata2[5] <= data2[5].DB_MAX_OUTPUT_PORT_TYPE
odata2[6] <= data2[6].DB_MAX_OUTPUT_PORT_TYPE
odata2[7] <= data2[7].DB_MAX_OUTPUT_PORT_TYPE
odata2[8] <= data2[8].DB_MAX_OUTPUT_PORT_TYPE
odata2[9] <= data2[9].DB_MAX_OUTPUT_PORT_TYPE
odata2[10] <= data2[10].DB_MAX_OUTPUT_PORT_TYPE
odata2[11] <= data2[11].DB_MAX_OUTPUT_PORT_TYPE
odata2[12] <= data2[12].DB_MAX_OUTPUT_PORT_TYPE
odata2[13] <= data2[13].DB_MAX_OUTPUT_PORT_TYPE
odata2[14] <= data2[14].DB_MAX_OUTPUT_PORT_TYPE
odata2[15] <= data2[15].DB_MAX_OUTPUT_PORT_TYPE
odata3[0] <= data3[0].DB_MAX_OUTPUT_PORT_TYPE
odata3[1] <= data3[1].DB_MAX_OUTPUT_PORT_TYPE
odata3[2] <= data3[2].DB_MAX_OUTPUT_PORT_TYPE
odata3[3] <= data3[3].DB_MAX_OUTPUT_PORT_TYPE
odata3[4] <= data3[4].DB_MAX_OUTPUT_PORT_TYPE
odata3[5] <= data3[5].DB_MAX_OUTPUT_PORT_TYPE
odata3[6] <= data3[6].DB_MAX_OUTPUT_PORT_TYPE
odata3[7] <= data3[7].DB_MAX_OUTPUT_PORT_TYPE
odata3[8] <= data3[8].DB_MAX_OUTPUT_PORT_TYPE
odata3[9] <= data3[9].DB_MAX_OUTPUT_PORT_TYPE
odata3[10] <= data3[10].DB_MAX_OUTPUT_PORT_TYPE
odata3[11] <= data3[11].DB_MAX_OUTPUT_PORT_TYPE
odata3[12] <= data3[12].DB_MAX_OUTPUT_PORT_TYPE
odata3[13] <= data3[13].DB_MAX_OUTPUT_PORT_TYPE
odata3[14] <= data3[14].DB_MAX_OUTPUT_PORT_TYPE
odata3[15] <= data3[15].DB_MAX_OUTPUT_PORT_TYPE
odata4[0] <= data4[0].DB_MAX_OUTPUT_PORT_TYPE
odata4[1] <= data4[1].DB_MAX_OUTPUT_PORT_TYPE
odata4[2] <= data4[2].DB_MAX_OUTPUT_PORT_TYPE
odata4[3] <= data4[3].DB_MAX_OUTPUT_PORT_TYPE
odata4[4] <= data4[4].DB_MAX_OUTPUT_PORT_TYPE
odata4[5] <= data4[5].DB_MAX_OUTPUT_PORT_TYPE
odata4[6] <= data4[6].DB_MAX_OUTPUT_PORT_TYPE
odata4[7] <= data4[7].DB_MAX_OUTPUT_PORT_TYPE
odata4[8] <= data4[8].DB_MAX_OUTPUT_PORT_TYPE
odata4[9] <= data4[9].DB_MAX_OUTPUT_PORT_TYPE
odata4[10] <= data4[10].DB_MAX_OUTPUT_PORT_TYPE
odata4[11] <= data4[11].DB_MAX_OUTPUT_PORT_TYPE
odata4[12] <= data4[12].DB_MAX_OUTPUT_PORT_TYPE
odata4[13] <= data4[13].DB_MAX_OUTPUT_PORT_TYPE
odata4[14] <= data4[14].DB_MAX_OUTPUT_PORT_TYPE
odata4[15] <= data4[15].DB_MAX_OUTPUT_PORT_TYPE
odata5[0] <= data5[0].DB_MAX_OUTPUT_PORT_TYPE
odata5[1] <= data5[1].DB_MAX_OUTPUT_PORT_TYPE
odata5[2] <= data5[2].DB_MAX_OUTPUT_PORT_TYPE
odata5[3] <= data5[3].DB_MAX_OUTPUT_PORT_TYPE
odata5[4] <= data5[4].DB_MAX_OUTPUT_PORT_TYPE
odata5[5] <= data5[5].DB_MAX_OUTPUT_PORT_TYPE
odata5[6] <= data5[6].DB_MAX_OUTPUT_PORT_TYPE
odata5[7] <= data5[7].DB_MAX_OUTPUT_PORT_TYPE
odata5[8] <= data5[8].DB_MAX_OUTPUT_PORT_TYPE
odata5[9] <= data5[9].DB_MAX_OUTPUT_PORT_TYPE
odata5[10] <= data5[10].DB_MAX_OUTPUT_PORT_TYPE
odata5[11] <= data5[11].DB_MAX_OUTPUT_PORT_TYPE
odata5[12] <= data5[12].DB_MAX_OUTPUT_PORT_TYPE
odata5[13] <= data5[13].DB_MAX_OUTPUT_PORT_TYPE
odata5[14] <= data5[14].DB_MAX_OUTPUT_PORT_TYPE
odata5[15] <= data5[15].DB_MAX_OUTPUT_PORT_TYPE
oflag1 <= flag1.DB_MAX_OUTPUT_PORT_TYPE
oflag2 <= flag2.DB_MAX_OUTPUT_PORT_TYPE
oflag3 <= flag3.DB_MAX_OUTPUT_PORT_TYPE
oflag4 <= flag4.DB_MAX_OUTPUT_PORT_TYPE
oflag5 <= flag5.DB_MAX_OUTPUT_PORT_TYPE
oflag6 <= flag6.DB_MAX_OUTPUT_PORT_TYPE
oflag7 <= flag7.DB_MAX_OUTPUT_PORT_TYPE
oflag8 <= flag8.DB_MAX_OUTPUT_PORT_TYPE
oflag9 <= flag9.DB_MAX_OUTPUT_PORT_TYPE
oflag10 <= flag10.DB_MAX_OUTPUT_PORT_TYPE
oflag11 <= flag11.DB_MAX_OUTPUT_PORT_TYPE
oflag12 <= flag12.DB_MAX_OUTPUT_PORT_TYPE
oflag13 <= flag13.DB_MAX_OUTPUT_PORT_TYPE
oflag14 <= flag14.DB_MAX_OUTPUT_PORT_TYPE
oflag15 <= flag15.DB_MAX_OUTPUT_PORT_TYPE
oflag16 <= flag16.DB_MAX_OUTPUT_PORT_TYPE


|top|datamem1:inst3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top|datamem1:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_88l1:auto_generated.wren_a
rden_a => altsyncram_88l1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_88l1:auto_generated.data_a[0]
data_a[1] => altsyncram_88l1:auto_generated.data_a[1]
data_a[2] => altsyncram_88l1:auto_generated.data_a[2]
data_a[3] => altsyncram_88l1:auto_generated.data_a[3]
data_a[4] => altsyncram_88l1:auto_generated.data_a[4]
data_a[5] => altsyncram_88l1:auto_generated.data_a[5]
data_a[6] => altsyncram_88l1:auto_generated.data_a[6]
data_a[7] => altsyncram_88l1:auto_generated.data_a[7]
data_a[8] => altsyncram_88l1:auto_generated.data_a[8]
data_a[9] => altsyncram_88l1:auto_generated.data_a[9]
data_a[10] => altsyncram_88l1:auto_generated.data_a[10]
data_a[11] => altsyncram_88l1:auto_generated.data_a[11]
data_a[12] => altsyncram_88l1:auto_generated.data_a[12]
data_a[13] => altsyncram_88l1:auto_generated.data_a[13]
data_a[14] => altsyncram_88l1:auto_generated.data_a[14]
data_a[15] => altsyncram_88l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_88l1:auto_generated.address_a[0]
address_a[1] => altsyncram_88l1:auto_generated.address_a[1]
address_a[2] => altsyncram_88l1:auto_generated.address_a[2]
address_a[3] => altsyncram_88l1:auto_generated.address_a[3]
address_a[4] => altsyncram_88l1:auto_generated.address_a[4]
address_a[5] => altsyncram_88l1:auto_generated.address_a[5]
address_a[6] => altsyncram_88l1:auto_generated.address_a[6]
address_a[7] => altsyncram_88l1:auto_generated.address_a[7]
address_a[8] => altsyncram_88l1:auto_generated.address_a[8]
address_a[9] => altsyncram_88l1:auto_generated.address_a[9]
address_a[10] => altsyncram_88l1:auto_generated.address_a[10]
address_a[11] => altsyncram_88l1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_88l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_88l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_88l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_88l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_88l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_88l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_88l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_88l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_88l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_88l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_88l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_88l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_88l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_88l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_88l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_88l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_88l1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated
address_a[0] => altsyncram_vib2:altsyncram1.address_a[0]
address_a[1] => altsyncram_vib2:altsyncram1.address_a[1]
address_a[2] => altsyncram_vib2:altsyncram1.address_a[2]
address_a[3] => altsyncram_vib2:altsyncram1.address_a[3]
address_a[4] => altsyncram_vib2:altsyncram1.address_a[4]
address_a[5] => altsyncram_vib2:altsyncram1.address_a[5]
address_a[6] => altsyncram_vib2:altsyncram1.address_a[6]
address_a[7] => altsyncram_vib2:altsyncram1.address_a[7]
address_a[8] => altsyncram_vib2:altsyncram1.address_a[8]
address_a[9] => altsyncram_vib2:altsyncram1.address_a[9]
address_a[10] => altsyncram_vib2:altsyncram1.address_a[10]
address_a[11] => altsyncram_vib2:altsyncram1.address_a[11]
clock0 => altsyncram_vib2:altsyncram1.clock0
data_a[0] => altsyncram_vib2:altsyncram1.data_a[0]
data_a[1] => altsyncram_vib2:altsyncram1.data_a[1]
data_a[2] => altsyncram_vib2:altsyncram1.data_a[2]
data_a[3] => altsyncram_vib2:altsyncram1.data_a[3]
data_a[4] => altsyncram_vib2:altsyncram1.data_a[4]
data_a[5] => altsyncram_vib2:altsyncram1.data_a[5]
data_a[6] => altsyncram_vib2:altsyncram1.data_a[6]
data_a[7] => altsyncram_vib2:altsyncram1.data_a[7]
data_a[8] => altsyncram_vib2:altsyncram1.data_a[8]
data_a[9] => altsyncram_vib2:altsyncram1.data_a[9]
data_a[10] => altsyncram_vib2:altsyncram1.data_a[10]
data_a[11] => altsyncram_vib2:altsyncram1.data_a[11]
data_a[12] => altsyncram_vib2:altsyncram1.data_a[12]
data_a[13] => altsyncram_vib2:altsyncram1.data_a[13]
data_a[14] => altsyncram_vib2:altsyncram1.data_a[14]
data_a[15] => altsyncram_vib2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_vib2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_vib2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_vib2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_vib2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_vib2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_vib2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_vib2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_vib2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_vib2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_vib2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_vib2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_vib2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_vib2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_vib2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_vib2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_vib2:altsyncram1.q_a[15]
rden_a => altsyncram_vib2:altsyncram1.rden_a
wren_a => altsyncram_vib2:altsyncram1.wren_a


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ext12to16:inst23
idata[0] => odata[0].DATAIN
idata[1] => odata[1].DATAIN
idata[2] => odata[2].DATAIN
idata[3] => odata[3].DATAIN
idata[4] => odata[4].DATAIN
idata[5] => odata[5].DATAIN
idata[6] => odata[6].DATAIN
idata[7] => odata[7].DATAIN
idata[8] => odata[8].DATAIN
idata[9] => odata[9].DATAIN
idata[10] => odata[10].DATAIN
idata[11] => odata[11].DATAIN
odata[0] <= idata[0].DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= idata[1].DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= idata[2].DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= idata[3].DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= idata[4].DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= idata[5].DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= idata[6].DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= idata[7].DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= idata[8].DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= idata[9].DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= idata[10].DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= idata[11].DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= <GND>
odata[13] <= <GND>
odata[14] <= <GND>
odata[15] <= <GND>


|top|pipeline_register:inst29
clock => is_halt.CLK
clock => flag16.CLK
clock => flag15.CLK
clock => flag14.CLK
clock => flag13.CLK
clock => flag12.CLK
clock => flag11.CLK
clock => flag10.CLK
clock => flag9.CLK
clock => flag8.CLK
clock => flag7.CLK
clock => flag6.CLK
clock => flag5.CLK
clock => flag4.CLK
clock => flag3.CLK
clock => flag2.CLK
clock => flag1.CLK
clock => data5[0].CLK
clock => data5[1].CLK
clock => data5[2].CLK
clock => data5[3].CLK
clock => data5[4].CLK
clock => data5[5].CLK
clock => data5[6].CLK
clock => data5[7].CLK
clock => data5[8].CLK
clock => data5[9].CLK
clock => data5[10].CLK
clock => data5[11].CLK
clock => data5[12].CLK
clock => data5[13].CLK
clock => data5[14].CLK
clock => data5[15].CLK
clock => data4[0].CLK
clock => data4[1].CLK
clock => data4[2].CLK
clock => data4[3].CLK
clock => data4[4].CLK
clock => data4[5].CLK
clock => data4[6].CLK
clock => data4[7].CLK
clock => data4[8].CLK
clock => data4[9].CLK
clock => data4[10].CLK
clock => data4[11].CLK
clock => data4[12].CLK
clock => data4[13].CLK
clock => data4[14].CLK
clock => data4[15].CLK
clock => data3[0].CLK
clock => data3[1].CLK
clock => data3[2].CLK
clock => data3[3].CLK
clock => data3[4].CLK
clock => data3[5].CLK
clock => data3[6].CLK
clock => data3[7].CLK
clock => data3[8].CLK
clock => data3[9].CLK
clock => data3[10].CLK
clock => data3[11].CLK
clock => data3[12].CLK
clock => data3[13].CLK
clock => data3[14].CLK
clock => data3[15].CLK
clock => data2[0].CLK
clock => data2[1].CLK
clock => data2[2].CLK
clock => data2[3].CLK
clock => data2[4].CLK
clock => data2[5].CLK
clock => data2[6].CLK
clock => data2[7].CLK
clock => data2[8].CLK
clock => data2[9].CLK
clock => data2[10].CLK
clock => data2[11].CLK
clock => data2[12].CLK
clock => data2[13].CLK
clock => data2[14].CLK
clock => data2[15].CLK
clock => data1[0].CLK
clock => data1[1].CLK
clock => data1[2].CLK
clock => data1[3].CLK
clock => data1[4].CLK
clock => data1[5].CLK
clock => data1[6].CLK
clock => data1[7].CLK
clock => data1[8].CLK
clock => data1[9].CLK
clock => data1[10].CLK
clock => data1[11].CLK
clock => data1[12].CLK
clock => data1[13].CLK
clock => data1[14].CLK
clock => data1[15].CLK
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data4.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => data5.OUTPUTSELECT
reset => flag1.OUTPUTSELECT
reset => flag2.OUTPUTSELECT
reset => flag3.OUTPUTSELECT
reset => flag4.OUTPUTSELECT
reset => flag5.OUTPUTSELECT
reset => flag6.OUTPUTSELECT
reset => flag7.OUTPUTSELECT
reset => flag8.OUTPUTSELECT
reset => flag9.OUTPUTSELECT
reset => flag10.OUTPUTSELECT
reset => flag11.OUTPUTSELECT
reset => flag12.OUTPUTSELECT
reset => flag13.OUTPUTSELECT
reset => flag14.OUTPUTSELECT
reset => flag15.OUTPUTSELECT
reset => flag16.OUTPUTSELECT
reset => is_halt.ENA
exec => is_halt.OUTPUTSELECT
exec => always0.IN1
is_halt_commanded => is_halt.OUTPUTSELECT
is_halt_commanded => always0.IN1
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data1.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data2.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data3.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data4.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => data5.OUTPUTSELECT
enable => flag1.OUTPUTSELECT
enable => flag2.OUTPUTSELECT
enable => flag3.OUTPUTSELECT
enable => flag4.OUTPUTSELECT
enable => flag5.OUTPUTSELECT
enable => flag6.OUTPUTSELECT
enable => flag7.OUTPUTSELECT
enable => flag8.OUTPUTSELECT
enable => flag9.OUTPUTSELECT
enable => flag10.OUTPUTSELECT
enable => flag11.OUTPUTSELECT
enable => flag12.OUTPUTSELECT
enable => flag13.OUTPUTSELECT
enable => flag14.OUTPUTSELECT
enable => flag15.OUTPUTSELECT
enable => flag16.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data1.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data2.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data3.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data4.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => data5.OUTPUTSELECT
stall => flag1.OUTPUTSELECT
stall => flag2.OUTPUTSELECT
stall => flag3.OUTPUTSELECT
stall => flag4.OUTPUTSELECT
stall => flag5.OUTPUTSELECT
stall => flag6.OUTPUTSELECT
stall => flag7.OUTPUTSELECT
stall => flag8.OUTPUTSELECT
stall => flag9.OUTPUTSELECT
stall => flag10.OUTPUTSELECT
stall => flag11.OUTPUTSELECT
stall => flag12.OUTPUTSELECT
stall => flag13.OUTPUTSELECT
stall => flag14.OUTPUTSELECT
stall => flag15.OUTPUTSELECT
stall => flag16.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data1.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data2.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data3.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data4.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => data5.OUTPUTSELECT
flush => flag1.OUTPUTSELECT
flush => flag2.OUTPUTSELECT
flush => flag3.OUTPUTSELECT
flush => flag4.OUTPUTSELECT
flush => flag5.OUTPUTSELECT
flush => flag6.OUTPUTSELECT
flush => flag7.OUTPUTSELECT
flush => flag8.OUTPUTSELECT
flush => flag9.OUTPUTSELECT
flush => flag10.OUTPUTSELECT
flush => flag11.OUTPUTSELECT
flush => flag12.OUTPUTSELECT
flush => flag13.OUTPUTSELECT
flush => flag14.OUTPUTSELECT
flush => flag15.OUTPUTSELECT
flush => flag16.OUTPUTSELECT
idata1[0] => data1.DATAA
idata1[1] => data1.DATAA
idata1[2] => data1.DATAA
idata1[3] => data1.DATAA
idata1[4] => data1.DATAA
idata1[5] => data1.DATAA
idata1[6] => data1.DATAA
idata1[7] => data1.DATAA
idata1[8] => data1.DATAA
idata1[9] => data1.DATAA
idata1[10] => data1.DATAA
idata1[11] => data1.DATAA
idata1[12] => data1.DATAA
idata1[13] => data1.DATAA
idata1[14] => data1.DATAA
idata1[15] => data1.DATAA
idata2[0] => data2.DATAA
idata2[1] => data2.DATAA
idata2[2] => data2.DATAA
idata2[3] => data2.DATAA
idata2[4] => data2.DATAA
idata2[5] => data2.DATAA
idata2[6] => data2.DATAA
idata2[7] => data2.DATAA
idata2[8] => data2.DATAA
idata2[9] => data2.DATAA
idata2[10] => data2.DATAA
idata2[11] => data2.DATAA
idata2[12] => data2.DATAA
idata2[13] => data2.DATAA
idata2[14] => data2.DATAA
idata2[15] => data2.DATAA
idata3[0] => data3.DATAA
idata3[1] => data3.DATAA
idata3[2] => data3.DATAA
idata3[3] => data3.DATAA
idata3[4] => data3.DATAA
idata3[5] => data3.DATAA
idata3[6] => data3.DATAA
idata3[7] => data3.DATAA
idata3[8] => data3.DATAA
idata3[9] => data3.DATAA
idata3[10] => data3.DATAA
idata3[11] => data3.DATAA
idata3[12] => data3.DATAA
idata3[13] => data3.DATAA
idata3[14] => data3.DATAA
idata3[15] => data3.DATAA
idata4[0] => data4.DATAA
idata4[1] => data4.DATAA
idata4[2] => data4.DATAA
idata4[3] => data4.DATAA
idata4[4] => data4.DATAA
idata4[5] => data4.DATAA
idata4[6] => data4.DATAA
idata4[7] => data4.DATAA
idata4[8] => data4.DATAA
idata4[9] => data4.DATAA
idata4[10] => data4.DATAA
idata4[11] => data4.DATAA
idata4[12] => data4.DATAA
idata4[13] => data4.DATAA
idata4[14] => data4.DATAA
idata4[15] => data4.DATAA
idata5[0] => data5.DATAA
idata5[1] => data5.DATAA
idata5[2] => data5.DATAA
idata5[3] => data5.DATAA
idata5[4] => data5.DATAA
idata5[5] => data5.DATAA
idata5[6] => data5.DATAA
idata5[7] => data5.DATAA
idata5[8] => data5.DATAA
idata5[9] => data5.DATAA
idata5[10] => data5.DATAA
idata5[11] => data5.DATAA
idata5[12] => data5.DATAA
idata5[13] => data5.DATAA
idata5[14] => data5.DATAA
idata5[15] => data5.DATAA
iflag1 => flag1.DATAA
iflag2 => flag2.DATAA
iflag3 => flag3.DATAA
iflag4 => flag4.DATAA
iflag5 => flag5.DATAA
iflag6 => flag6.DATAA
iflag7 => flag7.DATAA
iflag8 => flag8.DATAA
iflag9 => flag9.DATAA
iflag10 => flag10.DATAA
iflag11 => flag11.DATAA
iflag12 => flag12.DATAA
iflag13 => flag13.DATAA
iflag14 => flag14.DATAA
iflag15 => flag15.DATAA
iflag16 => flag16.DATAA
odata1[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
odata1[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
odata1[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
odata1[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
odata1[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
odata1[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
odata1[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
odata1[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
odata1[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
odata1[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
odata1[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
odata1[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
odata1[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
odata1[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
odata1[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
odata1[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
odata2[0] <= data2[0].DB_MAX_OUTPUT_PORT_TYPE
odata2[1] <= data2[1].DB_MAX_OUTPUT_PORT_TYPE
odata2[2] <= data2[2].DB_MAX_OUTPUT_PORT_TYPE
odata2[3] <= data2[3].DB_MAX_OUTPUT_PORT_TYPE
odata2[4] <= data2[4].DB_MAX_OUTPUT_PORT_TYPE
odata2[5] <= data2[5].DB_MAX_OUTPUT_PORT_TYPE
odata2[6] <= data2[6].DB_MAX_OUTPUT_PORT_TYPE
odata2[7] <= data2[7].DB_MAX_OUTPUT_PORT_TYPE
odata2[8] <= data2[8].DB_MAX_OUTPUT_PORT_TYPE
odata2[9] <= data2[9].DB_MAX_OUTPUT_PORT_TYPE
odata2[10] <= data2[10].DB_MAX_OUTPUT_PORT_TYPE
odata2[11] <= data2[11].DB_MAX_OUTPUT_PORT_TYPE
odata2[12] <= data2[12].DB_MAX_OUTPUT_PORT_TYPE
odata2[13] <= data2[13].DB_MAX_OUTPUT_PORT_TYPE
odata2[14] <= data2[14].DB_MAX_OUTPUT_PORT_TYPE
odata2[15] <= data2[15].DB_MAX_OUTPUT_PORT_TYPE
odata3[0] <= data3[0].DB_MAX_OUTPUT_PORT_TYPE
odata3[1] <= data3[1].DB_MAX_OUTPUT_PORT_TYPE
odata3[2] <= data3[2].DB_MAX_OUTPUT_PORT_TYPE
odata3[3] <= data3[3].DB_MAX_OUTPUT_PORT_TYPE
odata3[4] <= data3[4].DB_MAX_OUTPUT_PORT_TYPE
odata3[5] <= data3[5].DB_MAX_OUTPUT_PORT_TYPE
odata3[6] <= data3[6].DB_MAX_OUTPUT_PORT_TYPE
odata3[7] <= data3[7].DB_MAX_OUTPUT_PORT_TYPE
odata3[8] <= data3[8].DB_MAX_OUTPUT_PORT_TYPE
odata3[9] <= data3[9].DB_MAX_OUTPUT_PORT_TYPE
odata3[10] <= data3[10].DB_MAX_OUTPUT_PORT_TYPE
odata3[11] <= data3[11].DB_MAX_OUTPUT_PORT_TYPE
odata3[12] <= data3[12].DB_MAX_OUTPUT_PORT_TYPE
odata3[13] <= data3[13].DB_MAX_OUTPUT_PORT_TYPE
odata3[14] <= data3[14].DB_MAX_OUTPUT_PORT_TYPE
odata3[15] <= data3[15].DB_MAX_OUTPUT_PORT_TYPE
odata4[0] <= data4[0].DB_MAX_OUTPUT_PORT_TYPE
odata4[1] <= data4[1].DB_MAX_OUTPUT_PORT_TYPE
odata4[2] <= data4[2].DB_MAX_OUTPUT_PORT_TYPE
odata4[3] <= data4[3].DB_MAX_OUTPUT_PORT_TYPE
odata4[4] <= data4[4].DB_MAX_OUTPUT_PORT_TYPE
odata4[5] <= data4[5].DB_MAX_OUTPUT_PORT_TYPE
odata4[6] <= data4[6].DB_MAX_OUTPUT_PORT_TYPE
odata4[7] <= data4[7].DB_MAX_OUTPUT_PORT_TYPE
odata4[8] <= data4[8].DB_MAX_OUTPUT_PORT_TYPE
odata4[9] <= data4[9].DB_MAX_OUTPUT_PORT_TYPE
odata4[10] <= data4[10].DB_MAX_OUTPUT_PORT_TYPE
odata4[11] <= data4[11].DB_MAX_OUTPUT_PORT_TYPE
odata4[12] <= data4[12].DB_MAX_OUTPUT_PORT_TYPE
odata4[13] <= data4[13].DB_MAX_OUTPUT_PORT_TYPE
odata4[14] <= data4[14].DB_MAX_OUTPUT_PORT_TYPE
odata4[15] <= data4[15].DB_MAX_OUTPUT_PORT_TYPE
odata5[0] <= data5[0].DB_MAX_OUTPUT_PORT_TYPE
odata5[1] <= data5[1].DB_MAX_OUTPUT_PORT_TYPE
odata5[2] <= data5[2].DB_MAX_OUTPUT_PORT_TYPE
odata5[3] <= data5[3].DB_MAX_OUTPUT_PORT_TYPE
odata5[4] <= data5[4].DB_MAX_OUTPUT_PORT_TYPE
odata5[5] <= data5[5].DB_MAX_OUTPUT_PORT_TYPE
odata5[6] <= data5[6].DB_MAX_OUTPUT_PORT_TYPE
odata5[7] <= data5[7].DB_MAX_OUTPUT_PORT_TYPE
odata5[8] <= data5[8].DB_MAX_OUTPUT_PORT_TYPE
odata5[9] <= data5[9].DB_MAX_OUTPUT_PORT_TYPE
odata5[10] <= data5[10].DB_MAX_OUTPUT_PORT_TYPE
odata5[11] <= data5[11].DB_MAX_OUTPUT_PORT_TYPE
odata5[12] <= data5[12].DB_MAX_OUTPUT_PORT_TYPE
odata5[13] <= data5[13].DB_MAX_OUTPUT_PORT_TYPE
odata5[14] <= data5[14].DB_MAX_OUTPUT_PORT_TYPE
odata5[15] <= data5[15].DB_MAX_OUTPUT_PORT_TYPE
oflag1 <= flag1.DB_MAX_OUTPUT_PORT_TYPE
oflag2 <= flag2.DB_MAX_OUTPUT_PORT_TYPE
oflag3 <= flag3.DB_MAX_OUTPUT_PORT_TYPE
oflag4 <= flag4.DB_MAX_OUTPUT_PORT_TYPE
oflag5 <= flag5.DB_MAX_OUTPUT_PORT_TYPE
oflag6 <= flag6.DB_MAX_OUTPUT_PORT_TYPE
oflag7 <= flag7.DB_MAX_OUTPUT_PORT_TYPE
oflag8 <= flag8.DB_MAX_OUTPUT_PORT_TYPE
oflag9 <= flag9.DB_MAX_OUTPUT_PORT_TYPE
oflag10 <= flag10.DB_MAX_OUTPUT_PORT_TYPE
oflag11 <= flag11.DB_MAX_OUTPUT_PORT_TYPE
oflag12 <= flag12.DB_MAX_OUTPUT_PORT_TYPE
oflag13 <= flag13.DB_MAX_OUTPUT_PORT_TYPE
oflag14 <= flag14.DB_MAX_OUTPUT_PORT_TYPE
oflag15 <= flag15.DB_MAX_OUTPUT_PORT_TYPE
oflag16 <= flag16.DB_MAX_OUTPUT_PORT_TYPE


|top|data_hazard_staller:inst25
instr0[0] => ~NO_FANOUT~
instr0[1] => ~NO_FANOUT~
instr0[2] => ~NO_FANOUT~
instr0[3] => ~NO_FANOUT~
instr0[4] => Equal7.IN3
instr0[4] => Equal8.IN0
instr0[4] => Equal9.IN3
instr0[4] => Equal10.IN1
instr0[4] => Equal11.IN3
instr0[4] => Equal12.IN1
instr0[4] => Equal13.IN3
instr0[4] => Equal14.IN3
instr0[4] => Equal15.IN1
instr0[4] => Equal16.IN3
instr0[4] => Equal17.IN2
instr0[5] => Equal7.IN2
instr0[5] => Equal8.IN3
instr0[5] => Equal9.IN0
instr0[5] => Equal10.IN0
instr0[5] => Equal11.IN2
instr0[5] => Equal12.IN3
instr0[5] => Equal13.IN1
instr0[5] => Equal14.IN2
instr0[5] => Equal15.IN3
instr0[5] => Equal16.IN1
instr0[5] => Equal17.IN1
instr0[6] => Equal7.IN1
instr0[6] => Equal8.IN2
instr0[6] => Equal9.IN2
instr0[6] => Equal10.IN3
instr0[6] => Equal11.IN0
instr0[6] => Equal12.IN0
instr0[6] => Equal13.IN0
instr0[6] => Equal14.IN1
instr0[6] => Equal15.IN2
instr0[6] => Equal16.IN2
instr0[6] => Equal17.IN3
instr0[7] => Equal7.IN0
instr0[7] => Equal8.IN1
instr0[7] => Equal9.IN1
instr0[7] => Equal10.IN2
instr0[7] => Equal11.IN1
instr0[7] => Equal12.IN2
instr0[7] => Equal13.IN2
instr0[7] => Equal14.IN0
instr0[7] => Equal15.IN0
instr0[7] => Equal16.IN0
instr0[7] => Equal17.IN0
instr0[8] => Equal1.IN2
instr0[9] => Equal1.IN1
instr0[10] => Equal1.IN0
instr0[11] => Equal0.IN2
instr0[12] => Equal0.IN1
instr0[13] => Equal0.IN0
instr0[14] => Equal4.IN1
instr0[14] => Equal5.IN0
instr0[14] => Equal6.IN1
instr0[15] => Equal4.IN0
instr0[15] => Equal5.IN1
instr0[15] => Equal6.IN0
instr1[0] => Equal3.IN15
instr1[1] => Equal3.IN14
instr1[2] => Equal3.IN13
instr1[3] => Equal3.IN12
instr1[4] => Equal3.IN11
instr1[5] => Equal3.IN10
instr1[6] => Equal3.IN9
instr1[7] => Equal3.IN8
instr1[8] => Equal3.IN7
instr1[9] => Equal3.IN6
instr1[10] => Equal3.IN5
instr1[11] => Equal0.IN5
instr1[11] => Equal1.IN5
instr1[11] => Equal3.IN4
instr1[12] => Equal0.IN4
instr1[12] => Equal1.IN4
instr1[12] => Equal3.IN3
instr1[13] => Equal0.IN3
instr1[13] => Equal1.IN3
instr1[13] => Equal3.IN2
instr1[14] => Equal2.IN1
instr1[14] => Equal3.IN1
instr1[15] => Equal2.IN0
instr1[15] => Equal3.IN0
is_data_hazard_stall <= check_data_hazard_stall.DB_MAX_OUTPUT_PORT_TYPE


|top|rwflagger:inst32
instr[0] => Equal1.IN15
instr[1] => Equal1.IN14
instr[2] => Equal1.IN13
instr[3] => Equal1.IN12
instr[4] => Decoder1.IN3
instr[4] => Equal1.IN11
instr[5] => Decoder1.IN2
instr[5] => Equal1.IN10
instr[6] => Decoder1.IN1
instr[6] => Equal1.IN9
instr[7] => Decoder1.IN0
instr[7] => Equal1.IN8
instr[8] => Equal1.IN7
instr[9] => Equal1.IN6
instr[10] => Equal1.IN5
instr[11] => Decoder0.IN2
instr[11] => Equal4.IN5
instr[11] => Equal5.IN5
instr[11] => Equal1.IN4
instr[12] => Decoder0.IN1
instr[12] => Equal4.IN4
instr[12] => Equal5.IN4
instr[12] => Equal1.IN3
instr[13] => Decoder0.IN0
instr[13] => Equal4.IN3
instr[13] => Equal5.IN3
instr[13] => Equal1.IN2
instr[14] => Equal0.IN1
instr[14] => Equal1.IN1
instr[14] => Equal2.IN0
instr[14] => Equal3.IN1
instr[15] => Equal0.IN0
instr[15] => Equal1.IN0
instr[15] => Equal2.IN1
instr[15] => Equal3.IN0
rarf <= rarf.DB_MAX_OUTPUT_PORT_TYPE
rbrf <= rbrf.DB_MAX_OUTPUT_PORT_TYPE
rawf <= rawf.DB_MAX_OUTPUT_PORT_TYPE
rbwf <= rbwf.DB_MAX_OUTPUT_PORT_TYPE


|top|controller:inst2
instr[0] => Equal1.IN15
instr[1] => Equal1.IN14
instr[2] => Equal1.IN13
instr[3] => Equal1.IN12
instr[4] => Equal1.IN11
instr[4] => Equal9.IN1
instr[4] => Equal10.IN3
instr[4] => Equal11.IN2
instr[4] => Equal12.IN3
instr[5] => Equal1.IN10
instr[5] => Equal9.IN3
instr[5] => Equal10.IN2
instr[5] => Equal11.IN3
instr[5] => Equal12.IN2
instr[6] => Equal1.IN9
instr[6] => Equal9.IN0
instr[6] => Equal10.IN1
instr[6] => Equal11.IN1
instr[6] => Equal12.IN1
instr[7] => Equal1.IN8
instr[7] => Equal9.IN2
instr[7] => Equal10.IN0
instr[7] => Equal11.IN0
instr[7] => Equal12.IN0
instr[8] => Equal1.IN7
instr[9] => Equal1.IN6
instr[10] => Equal1.IN5
instr[11] => Equal1.IN4
instr[11] => Equal4.IN2
instr[11] => Equal5.IN0
instr[11] => Equal6.IN2
instr[11] => Equal7.IN2
instr[11] => Equal8.IN2
instr[12] => Equal1.IN3
instr[12] => Equal4.IN1
instr[12] => Equal5.IN2
instr[12] => Equal6.IN0
instr[12] => Equal7.IN1
instr[12] => Equal8.IN1
instr[13] => Equal1.IN2
instr[13] => Equal4.IN0
instr[13] => Equal5.IN1
instr[13] => Equal6.IN1
instr[13] => Equal7.IN0
instr[13] => Equal8.IN0
instr[14] => Equal0.IN1
instr[14] => Equal1.IN1
instr[14] => Equal2.IN0
instr[14] => Equal3.IN1
instr[15] => Equal0.IN0
instr[15] => Equal1.IN0
instr[15] => Equal2.IN1
instr[15] => Equal3.IN0
isLoad <= isLoad.DB_MAX_OUTPUT_PORT_TYPE
isStore <= isStore.DB_MAX_OUTPUT_PORT_TYPE
isLoadImm <= isLoadImm.DB_MAX_OUTPUT_PORT_TYPE
isJump <= isJump.DB_MAX_OUTPUT_PORT_TYPE
isBranch <= isBranch.DB_MAX_OUTPUT_PORT_TYPE
isIn <= isIn.DB_MAX_OUTPUT_PORT_TYPE
isOut <= isOut.DB_MAX_OUTPUT_PORT_TYPE
isHalt <= isHalt.DB_MAX_OUTPUT_PORT_TYPE
ALUsource <= ALUsource.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite.DB_MAX_OUTPUT_PORT_TYPE
regDst <= regDst.DB_MAX_OUTPUT_PORT_TYPE


|top|register:inst30
clock => rdata2[0]~reg0.CLK
clock => rdata2[1]~reg0.CLK
clock => rdata2[2]~reg0.CLK
clock => rdata2[3]~reg0.CLK
clock => rdata2[4]~reg0.CLK
clock => rdata2[5]~reg0.CLK
clock => rdata2[6]~reg0.CLK
clock => rdata2[7]~reg0.CLK
clock => rdata2[8]~reg0.CLK
clock => rdata2[9]~reg0.CLK
clock => rdata2[10]~reg0.CLK
clock => rdata2[11]~reg0.CLK
clock => rdata2[12]~reg0.CLK
clock => rdata2[13]~reg0.CLK
clock => rdata2[14]~reg0.CLK
clock => rdata2[15]~reg0.CLK
clock => rdata1[0]~reg0.CLK
clock => rdata1[1]~reg0.CLK
clock => rdata1[2]~reg0.CLK
clock => rdata1[3]~reg0.CLK
clock => rdata1[4]~reg0.CLK
clock => rdata1[5]~reg0.CLK
clock => rdata1[6]~reg0.CLK
clock => rdata1[7]~reg0.CLK
clock => rdata1[8]~reg0.CLK
clock => rdata1[9]~reg0.CLK
clock => rdata1[10]~reg0.CLK
clock => rdata1[11]~reg0.CLK
clock => rdata1[12]~reg0.CLK
clock => rdata1[13]~reg0.CLK
clock => rdata1[14]~reg0.CLK
clock => rdata1[15]~reg0.CLK
clock => rgst[0][0].CLK
clock => rgst[0][1].CLK
clock => rgst[0][2].CLK
clock => rgst[0][3].CLK
clock => rgst[0][4].CLK
clock => rgst[0][5].CLK
clock => rgst[0][6].CLK
clock => rgst[0][7].CLK
clock => rgst[0][8].CLK
clock => rgst[0][9].CLK
clock => rgst[0][10].CLK
clock => rgst[0][11].CLK
clock => rgst[0][12].CLK
clock => rgst[0][13].CLK
clock => rgst[0][14].CLK
clock => rgst[0][15].CLK
clock => rgst[1][0].CLK
clock => rgst[1][1].CLK
clock => rgst[1][2].CLK
clock => rgst[1][3].CLK
clock => rgst[1][4].CLK
clock => rgst[1][5].CLK
clock => rgst[1][6].CLK
clock => rgst[1][7].CLK
clock => rgst[1][8].CLK
clock => rgst[1][9].CLK
clock => rgst[1][10].CLK
clock => rgst[1][11].CLK
clock => rgst[1][12].CLK
clock => rgst[1][13].CLK
clock => rgst[1][14].CLK
clock => rgst[1][15].CLK
clock => rgst[2][0].CLK
clock => rgst[2][1].CLK
clock => rgst[2][2].CLK
clock => rgst[2][3].CLK
clock => rgst[2][4].CLK
clock => rgst[2][5].CLK
clock => rgst[2][6].CLK
clock => rgst[2][7].CLK
clock => rgst[2][8].CLK
clock => rgst[2][9].CLK
clock => rgst[2][10].CLK
clock => rgst[2][11].CLK
clock => rgst[2][12].CLK
clock => rgst[2][13].CLK
clock => rgst[2][14].CLK
clock => rgst[2][15].CLK
clock => rgst[3][0].CLK
clock => rgst[3][1].CLK
clock => rgst[3][2].CLK
clock => rgst[3][3].CLK
clock => rgst[3][4].CLK
clock => rgst[3][5].CLK
clock => rgst[3][6].CLK
clock => rgst[3][7].CLK
clock => rgst[3][8].CLK
clock => rgst[3][9].CLK
clock => rgst[3][10].CLK
clock => rgst[3][11].CLK
clock => rgst[3][12].CLK
clock => rgst[3][13].CLK
clock => rgst[3][14].CLK
clock => rgst[3][15].CLK
clock => rgst[4][0].CLK
clock => rgst[4][1].CLK
clock => rgst[4][2].CLK
clock => rgst[4][3].CLK
clock => rgst[4][4].CLK
clock => rgst[4][5].CLK
clock => rgst[4][6].CLK
clock => rgst[4][7].CLK
clock => rgst[4][8].CLK
clock => rgst[4][9].CLK
clock => rgst[4][10].CLK
clock => rgst[4][11].CLK
clock => rgst[4][12].CLK
clock => rgst[4][13].CLK
clock => rgst[4][14].CLK
clock => rgst[4][15].CLK
clock => rgst[5][0].CLK
clock => rgst[5][1].CLK
clock => rgst[5][2].CLK
clock => rgst[5][3].CLK
clock => rgst[5][4].CLK
clock => rgst[5][5].CLK
clock => rgst[5][6].CLK
clock => rgst[5][7].CLK
clock => rgst[5][8].CLK
clock => rgst[5][9].CLK
clock => rgst[5][10].CLK
clock => rgst[5][11].CLK
clock => rgst[5][12].CLK
clock => rgst[5][13].CLK
clock => rgst[5][14].CLK
clock => rgst[5][15].CLK
clock => rgst[6][0].CLK
clock => rgst[6][1].CLK
clock => rgst[6][2].CLK
clock => rgst[6][3].CLK
clock => rgst[6][4].CLK
clock => rgst[6][5].CLK
clock => rgst[6][6].CLK
clock => rgst[6][7].CLK
clock => rgst[6][8].CLK
clock => rgst[6][9].CLK
clock => rgst[6][10].CLK
clock => rgst[6][11].CLK
clock => rgst[6][12].CLK
clock => rgst[6][13].CLK
clock => rgst[6][14].CLK
clock => rgst[6][15].CLK
clock => rgst[7][0].CLK
clock => rgst[7][1].CLK
clock => rgst[7][2].CLK
clock => rgst[7][3].CLK
clock => rgst[7][4].CLK
clock => rgst[7][5].CLK
clock => rgst[7][6].CLK
clock => rgst[7][7].CLK
clock => rgst[7][8].CLK
clock => rgst[7][9].CLK
clock => rgst[7][10].CLK
clock => rgst[7][11].CLK
clock => rgst[7][12].CLK
clock => rgst[7][13].CLK
clock => rgst[7][14].CLK
clock => rgst[7][15].CLK
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rgst.OUTPUTSELECT
reset => rdata2[13]~reg0.ENA
reset => rdata2[12]~reg0.ENA
reset => rdata2[11]~reg0.ENA
reset => rdata2[10]~reg0.ENA
reset => rdata2[9]~reg0.ENA
reset => rdata2[8]~reg0.ENA
reset => rdata2[7]~reg0.ENA
reset => rdata2[6]~reg0.ENA
reset => rdata2[5]~reg0.ENA
reset => rdata2[4]~reg0.ENA
reset => rdata2[3]~reg0.ENA
reset => rdata2[2]~reg0.ENA
reset => rdata2[1]~reg0.ENA
reset => rdata2[0]~reg0.ENA
reset => rdata2[14]~reg0.ENA
reset => rdata2[15]~reg0.ENA
reset => rdata1[0]~reg0.ENA
reset => rdata1[1]~reg0.ENA
reset => rdata1[2]~reg0.ENA
reset => rdata1[3]~reg0.ENA
reset => rdata1[4]~reg0.ENA
reset => rdata1[5]~reg0.ENA
reset => rdata1[6]~reg0.ENA
reset => rdata1[7]~reg0.ENA
reset => rdata1[8]~reg0.ENA
reset => rdata1[9]~reg0.ENA
reset => rdata1[10]~reg0.ENA
reset => rdata1[11]~reg0.ENA
reset => rdata1[12]~reg0.ENA
reset => rdata1[13]~reg0.ENA
reset => rdata1[14]~reg0.ENA
reset => rdata1[15]~reg0.ENA
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rgst.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata1.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
exec => rdata2.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rgst.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata1.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
enable => rdata2.OUTPUTSELECT
radd1[0] => Equal0.IN2
radd1[0] => Mux0.IN2
radd1[0] => Mux1.IN2
radd1[0] => Mux2.IN2
radd1[0] => Mux3.IN2
radd1[0] => Mux4.IN2
radd1[0] => Mux5.IN2
radd1[0] => Mux6.IN2
radd1[0] => Mux7.IN2
radd1[0] => Mux8.IN2
radd1[0] => Mux9.IN2
radd1[0] => Mux10.IN2
radd1[0] => Mux11.IN2
radd1[0] => Mux12.IN2
radd1[0] => Mux13.IN2
radd1[0] => Mux14.IN2
radd1[0] => Mux15.IN2
radd1[1] => Equal0.IN1
radd1[1] => Mux0.IN1
radd1[1] => Mux1.IN1
radd1[1] => Mux2.IN1
radd1[1] => Mux3.IN1
radd1[1] => Mux4.IN1
radd1[1] => Mux5.IN1
radd1[1] => Mux6.IN1
radd1[1] => Mux7.IN1
radd1[1] => Mux8.IN1
radd1[1] => Mux9.IN1
radd1[1] => Mux10.IN1
radd1[1] => Mux11.IN1
radd1[1] => Mux12.IN1
radd1[1] => Mux13.IN1
radd1[1] => Mux14.IN1
radd1[1] => Mux15.IN1
radd1[2] => Equal0.IN0
radd1[2] => Mux0.IN0
radd1[2] => Mux1.IN0
radd1[2] => Mux2.IN0
radd1[2] => Mux3.IN0
radd1[2] => Mux4.IN0
radd1[2] => Mux5.IN0
radd1[2] => Mux6.IN0
radd1[2] => Mux7.IN0
radd1[2] => Mux8.IN0
radd1[2] => Mux9.IN0
radd1[2] => Mux10.IN0
radd1[2] => Mux11.IN0
radd1[2] => Mux12.IN0
radd1[2] => Mux13.IN0
radd1[2] => Mux14.IN0
radd1[2] => Mux15.IN0
radd2[0] => Equal1.IN2
radd2[0] => Mux16.IN2
radd2[0] => Mux17.IN2
radd2[0] => Mux18.IN2
radd2[0] => Mux19.IN2
radd2[0] => Mux20.IN2
radd2[0] => Mux21.IN2
radd2[0] => Mux22.IN2
radd2[0] => Mux23.IN2
radd2[0] => Mux24.IN2
radd2[0] => Mux25.IN2
radd2[0] => Mux26.IN2
radd2[0] => Mux27.IN2
radd2[0] => Mux28.IN2
radd2[0] => Mux29.IN2
radd2[0] => Mux30.IN2
radd2[0] => Mux31.IN2
radd2[1] => Equal1.IN1
radd2[1] => Mux16.IN1
radd2[1] => Mux17.IN1
radd2[1] => Mux18.IN1
radd2[1] => Mux19.IN1
radd2[1] => Mux20.IN1
radd2[1] => Mux21.IN1
radd2[1] => Mux22.IN1
radd2[1] => Mux23.IN1
radd2[1] => Mux24.IN1
radd2[1] => Mux25.IN1
radd2[1] => Mux26.IN1
radd2[1] => Mux27.IN1
radd2[1] => Mux28.IN1
radd2[1] => Mux29.IN1
radd2[1] => Mux30.IN1
radd2[1] => Mux31.IN1
radd2[2] => Equal1.IN0
radd2[2] => Mux16.IN0
radd2[2] => Mux17.IN0
radd2[2] => Mux18.IN0
radd2[2] => Mux19.IN0
radd2[2] => Mux20.IN0
radd2[2] => Mux21.IN0
radd2[2] => Mux22.IN0
radd2[2] => Mux23.IN0
radd2[2] => Mux24.IN0
radd2[2] => Mux25.IN0
radd2[2] => Mux26.IN0
radd2[2] => Mux27.IN0
radd2[2] => Mux28.IN0
radd2[2] => Mux29.IN0
radd2[2] => Mux30.IN0
radd2[2] => Mux31.IN0
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rgst.DATAB
wdata[0] => rdata2.DATAB
wdata[0] => rdata1.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rgst.DATAB
wdata[1] => rdata2.DATAB
wdata[1] => rdata1.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rgst.DATAB
wdata[2] => rdata2.DATAB
wdata[2] => rdata1.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rgst.DATAB
wdata[3] => rdata2.DATAB
wdata[3] => rdata1.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rgst.DATAB
wdata[4] => rdata2.DATAB
wdata[4] => rdata1.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rgst.DATAB
wdata[5] => rdata2.DATAB
wdata[5] => rdata1.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rgst.DATAB
wdata[6] => rdata2.DATAB
wdata[6] => rdata1.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rgst.DATAB
wdata[7] => rdata2.DATAB
wdata[7] => rdata1.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rgst.DATAB
wdata[8] => rdata2.DATAB
wdata[8] => rdata1.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rgst.DATAB
wdata[9] => rdata2.DATAB
wdata[9] => rdata1.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rgst.DATAB
wdata[10] => rdata2.DATAB
wdata[10] => rdata1.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rgst.DATAB
wdata[11] => rdata2.DATAB
wdata[11] => rdata1.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rgst.DATAB
wdata[12] => rdata2.DATAB
wdata[12] => rdata1.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rgst.DATAB
wdata[13] => rdata2.DATAB
wdata[13] => rdata1.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rgst.DATAB
wdata[14] => rdata2.DATAB
wdata[14] => rdata1.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rgst.DATAB
wdata[15] => rdata2.DATAB
wdata[15] => rdata1.DATAB
wadd[0] => Decoder0.IN2
wadd[0] => Equal0.IN5
wadd[0] => Equal1.IN5
wadd[1] => Decoder0.IN1
wadd[1] => Equal0.IN4
wadd[1] => Equal1.IN4
wadd[2] => Decoder0.IN0
wadd[2] => Equal0.IN3
wadd[2] => Equal1.IN3
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rgst.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata1.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
wflag => rdata2.OUTPUTSELECT
rdata1[0] <= rdata1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[1] <= rdata1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[2] <= rdata1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[3] <= rdata1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[4] <= rdata1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[5] <= rdata1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[6] <= rdata1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[7] <= rdata1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[8] <= rdata1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[9] <= rdata1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[10] <= rdata1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[11] <= rdata1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[12] <= rdata1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[13] <= rdata1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[14] <= rdata1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata1[15] <= rdata1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[0] <= rdata2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[1] <= rdata2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[2] <= rdata2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[3] <= rdata2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[4] <= rdata2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[5] <= rdata2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[6] <= rdata2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[7] <= rdata2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[8] <= rdata2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[9] <= rdata2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[10] <= rdata2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[11] <= rdata2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[12] <= rdata2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[13] <= rdata2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[14] <= rdata2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2[15] <= rdata2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register_writer:inst1
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => ~NO_FANOUT~
instr[8] => _write_address.DATAB
instr[9] => _write_address.DATAB
instr[10] => _write_address.DATAB
instr[11] => _write_address.DATAB
instr[12] => _write_address.DATAB
instr[13] => _write_address.DATAB
instr[14] => Equal0.IN1
instr[15] => Equal0.IN0
ALU_data[0] => _write_data.DATAA
ALU_data[1] => _write_data.DATAA
ALU_data[2] => _write_data.DATAA
ALU_data[3] => _write_data.DATAA
ALU_data[4] => _write_data.DATAA
ALU_data[5] => _write_data.DATAA
ALU_data[6] => _write_data.DATAA
ALU_data[7] => _write_data.DATAA
ALU_data[8] => _write_data.DATAA
ALU_data[9] => _write_data.DATAA
ALU_data[10] => _write_data.DATAA
ALU_data[11] => _write_data.DATAA
ALU_data[12] => _write_data.DATAA
ALU_data[13] => _write_data.DATAA
ALU_data[14] => _write_data.DATAA
ALU_data[15] => _write_data.DATAA
memory_data[0] => _write_data.DATAB
memory_data[1] => _write_data.DATAB
memory_data[2] => _write_data.DATAB
memory_data[3] => _write_data.DATAB
memory_data[4] => _write_data.DATAB
memory_data[5] => _write_data.DATAB
memory_data[6] => _write_data.DATAB
memory_data[7] => _write_data.DATAB
memory_data[8] => _write_data.DATAB
memory_data[9] => _write_data.DATAB
memory_data[10] => _write_data.DATAB
memory_data[11] => _write_data.DATAB
memory_data[12] => _write_data.DATAB
memory_data[13] => _write_data.DATAB
memory_data[14] => _write_data.DATAB
memory_data[15] => _write_data.DATAB
rawf => _write_address.OUTPUTSELECT
rawf => _write_address.OUTPUTSELECT
rawf => _write_address.OUTPUTSELECT
rawf => _is_write.IN0
rbwf => _write_address.OUTPUTSELECT
rbwf => _write_address.OUTPUTSELECT
rbwf => _write_address.OUTPUTSELECT
rbwf => _is_write.IN1
write_data[0] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= _write_data.DB_MAX_OUTPUT_PORT_TYPE
write_address[0] <= _write_address.DB_MAX_OUTPUT_PORT_TYPE
write_address[1] <= _write_address.DB_MAX_OUTPUT_PORT_TYPE
write_address[2] <= _write_address.DB_MAX_OUTPUT_PORT_TYPE
is_write <= _is_write.DB_MAX_OUTPUT_PORT_TYPE


|top|segleddecoder:inst33
count_clock => ~NO_FANOUT~
selector_clock => selector_count[0].CLK
selector_clock => selector_count[1].CLK
selector_clock => selector_count[2].CLK
selector_clock => selector_count[3].CLK
selector_clock => selector_count[4].CLK
selector_clock => selector_count[5].CLK
selector_clock => selector_count[6].CLK
selector_clock => selector_count[7].CLK
selector_clock => selector_count[8].CLK
selector_clock => selector_count[9].CLK
selector_clock => selector_count[10].CLK
selector_clock => selector_count[11].CLK
selector_clock => selector_count[12].CLK
selector_clock => selector_count[13].CLK
selector_clock => selector_count[14].CLK
selector_clock => selector_count[15].CLK
selector_clock => selector_data[0].CLK
selector_clock => selector_data[1].CLK
selector_clock => selector_data[2].CLK
selector_clock => selector_data[3].CLK
selector_clock => LED_data[0].CLK
selector_clock => LED_data[1].CLK
selector_clock => LED_data[2].CLK
selector_clock => LED_data[3].CLK
selector_clock => LED_data[4].CLK
selector_clock => LED_data[5].CLK
selector_clock => LED_data[6].CLK
selector_clock => LED_data[7].CLK
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
num[0] => Decoder3.IN3
num[1] => Decoder3.IN2
num[2] => Decoder3.IN1
num[3] => Decoder3.IN0
num[4] => Decoder2.IN3
num[5] => Decoder2.IN2
num[6] => Decoder2.IN1
num[7] => Decoder2.IN0
num[8] => Decoder1.IN3
num[9] => Decoder1.IN2
num[10] => Decoder1.IN1
num[11] => Decoder1.IN0
num[12] => Decoder0.IN3
num[13] => Decoder0.IN2
num[14] => Decoder0.IN1
num[15] => Decoder0.IN0
LED[0] <= LED_data[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED_data[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED_data[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED_data[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED_data[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED_data[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED_data[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED_data[7].DB_MAX_OUTPUT_PORT_TYPE
selector[0] <= selector_data[0].DB_MAX_OUTPUT_PORT_TYPE
selector[1] <= selector_data[1].DB_MAX_OUTPUT_PORT_TYPE
selector[2] <= selector_data[2].DB_MAX_OUTPUT_PORT_TYPE
selector[3] <= selector_data[3].DB_MAX_OUTPUT_PORT_TYPE


|top|multiplexer:inst18
a0[0] => oz.DATAB
a0[1] => oz.DATAB
a0[2] => oz.DATAB
a0[3] => oz.DATAB
a0[4] => oz.DATAB
a0[5] => oz.DATAB
a0[6] => oz.DATAB
a0[7] => oz.DATAB
a0[8] => oz.DATAB
a0[9] => oz.DATAB
a0[10] => oz.DATAB
a0[11] => oz.DATAB
a0[12] => oz.DATAB
a0[13] => oz.DATAB
a0[14] => oz.DATAB
a0[15] => oz.DATAB
b1[0] => oz.DATAA
b1[1] => oz.DATAA
b1[2] => oz.DATAA
b1[3] => oz.DATAA
b1[4] => oz.DATAA
b1[5] => oz.DATAA
b1[6] => oz.DATAA
b1[7] => oz.DATAA
b1[8] => oz.DATAA
b1[9] => oz.DATAA
b1[10] => oz.DATAA
b1[11] => oz.DATAA
b1[12] => oz.DATAA
b1[13] => oz.DATAA
b1[14] => oz.DATAA
b1[15] => oz.DATAA
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
s => oz.OUTPUTSELECT
z[0] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= oz.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= oz.DB_MAX_OUTPUT_PORT_TYPE


|top|zero16:inst19
zero16[0] <= <GND>
zero16[1] <= <GND>
zero16[2] <= <GND>
zero16[3] <= <GND>
zero16[4] <= <GND>
zero16[5] <= <GND>
zero16[6] <= <GND>
zero16[7] <= <GND>
zero16[8] <= <GND>
zero16[9] <= <GND>
zero16[10] <= <GND>
zero16[11] <= <GND>
zero16[12] <= <GND>
zero16[13] <= <GND>
zero16[14] <= <GND>
zero16[15] <= <GND>


|top|segleddecoder:inst31
count_clock => ~NO_FANOUT~
selector_clock => selector_count[0].CLK
selector_clock => selector_count[1].CLK
selector_clock => selector_count[2].CLK
selector_clock => selector_count[3].CLK
selector_clock => selector_count[4].CLK
selector_clock => selector_count[5].CLK
selector_clock => selector_count[6].CLK
selector_clock => selector_count[7].CLK
selector_clock => selector_count[8].CLK
selector_clock => selector_count[9].CLK
selector_clock => selector_count[10].CLK
selector_clock => selector_count[11].CLK
selector_clock => selector_count[12].CLK
selector_clock => selector_count[13].CLK
selector_clock => selector_count[14].CLK
selector_clock => selector_count[15].CLK
selector_clock => selector_data[0].CLK
selector_clock => selector_data[1].CLK
selector_clock => selector_data[2].CLK
selector_clock => selector_data[3].CLK
selector_clock => LED_data[0].CLK
selector_clock => LED_data[1].CLK
selector_clock => LED_data[2].CLK
selector_clock => LED_data[3].CLK
selector_clock => LED_data[4].CLK
selector_clock => LED_data[5].CLK
selector_clock => LED_data[6].CLK
selector_clock => LED_data[7].CLK
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => LED_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
reset => selector_data.OUTPUTSELECT
num[0] => Decoder3.IN3
num[1] => Decoder3.IN2
num[2] => Decoder3.IN1
num[3] => Decoder3.IN0
num[4] => Decoder2.IN3
num[5] => Decoder2.IN2
num[6] => Decoder2.IN1
num[7] => Decoder2.IN0
num[8] => Decoder1.IN3
num[9] => Decoder1.IN2
num[10] => Decoder1.IN1
num[11] => Decoder1.IN0
num[12] => Decoder0.IN3
num[13] => Decoder0.IN2
num[14] => Decoder0.IN1
num[15] => Decoder0.IN0
LED[0] <= LED_data[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED_data[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED_data[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED_data[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED_data[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED_data[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED_data[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED_data[7].DB_MAX_OUTPUT_PORT_TYPE
selector[0] <= selector_data[0].DB_MAX_OUTPUT_PORT_TYPE
selector[1] <= selector_data[1].DB_MAX_OUTPUT_PORT_TYPE
selector[2] <= selector_data[2].DB_MAX_OUTPUT_PORT_TYPE
selector[3] <= selector_data[3].DB_MAX_OUTPUT_PORT_TYPE


