#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 15 21:57:51 2024
# Process ID: 1448
# Current directory: C:/Users/25210/Desktop/img_sim/img_sim/img_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1948 C:\Users\25210\Desktop\img_sim\img_sim\img_sim\img_sim.xpr
# Log file: C:/Users/25210/Desktop/img_sim/img_sim/img_sim/vivado.log
# Journal file: C:/Users/25210/Desktop/img_sim/img_sim/img_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/baddog/Desktop/img_sim/img_sim' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 758.348 ; gain = 132.883
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/eye_in.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:206]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:207]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/sim/shift_RAM_3X3_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_RAM_3X3_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture shift_ram_3x3_1bit_arch of entity xil_defaultlib.shift_RAM_3X3_1bit [shift_ram_3x3_1bit_default]
Compiling module xil_defaultlib.dilation
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 809.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/25210/Desktop/img_sim/img_sim/img_sim/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/25210/Desktop/img_sim/img_sim/img_sim/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 854.895 ; gain = 45.312
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 854.895 ; gain = 45.312
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/ins_dilation/row1_data_r}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/ins_dilation/row2_data_r}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/eye_in.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 861.395 ; gain = 6.500
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 861.395 ; gain = 6.500
run 18 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 863.035 ; gain = 1.641
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/ins_dilation/in_data_1bit}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/ins_dilation/out_data_1bit}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/eye_in.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 870.836 ; gain = 7.801
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 870.836 ; gain = 7.801
run 18 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 870.953 ; gain = 0.117
