

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2'
================================================================
* Date:           Thu Apr 27 10:52:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1455|     1455|  14.550 us|  14.550 us|  1455|  1455|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1_VITIS_LOOP_117_2  |     1453|     1453|        15|          1|          1|  1440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 18 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten47 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%linear_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %linear_weights"   --->   Operation 22 'read' 'linear_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln115_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln115"   --->   Operation 23 'read' 'sext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln115_cast = sext i63 %sext_ln115_read"   --->   Operation 24 'sext' 'sext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_6, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_7, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten47"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten47_load = load i11 %indvar_flatten47" [conv_7x7.cpp:115]   --->   Operation 32 'load' 'indvar_flatten47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln115 = icmp_eq  i11 %indvar_flatten47_load, i11 1440" [conv_7x7.cpp:115]   --->   Operation 33 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln115_2 = add i11 %indvar_flatten47_load, i11 1" [conv_7x7.cpp:115]   --->   Operation 34 'add' 'add_ln115_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc11.i, void %_Z12linear_layerP8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_S3_.exit.exitStub" [conv_7x7.cpp:115]   --->   Operation 35 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [conv_7x7.cpp:117]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv_7x7.cpp:115]   --->   Operation 37 'load' 'i_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %i_load, i4 1" [conv_7x7.cpp:115]   --->   Operation 38 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.55ns)   --->   "%icmp_ln117 = icmp_eq  i8 %j_load, i8 144" [conv_7x7.cpp:117]   --->   Operation 39 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i8 0, i8 %j_load" [conv_7x7.cpp:115]   --->   Operation 40 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i4 %add_ln115, i4 %i_load" [conv_7x7.cpp:115]   --->   Operation 41 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln117 = add i8 %select_ln115, i8 1" [conv_7x7.cpp:117]   --->   Operation 42 'add' 'add_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.55ns)   --->   "%ifzero = icmp_eq  i8 %add_ln117, i8 144" [conv_7x7.cpp:117]   --->   Operation 43 'icmp' 'ifzero' <Predicate = (!icmp_ln115)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %ifzero, void %ifFalse, void %ifTrue" [conv_7x7.cpp:117]   --->   Operation 44 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln115 = store i11 %add_ln115_2, i11 %indvar_flatten47" [conv_7x7.cpp:115]   --->   Operation 45 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 %select_ln115_1, i4 %i" [conv_7x7.cpp:115]   --->   Operation 46 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln117 = store i8 %add_ln117, i8 %j" [conv_7x7.cpp:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln1319_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln115_1, i1 0" [conv_7x7.cpp:115]   --->   Operation 48 'bitconcatenate' 'add_ln1319_mid2_v_v' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %add_ln1319_mid2_v_v" [conv_7x7.cpp:115]   --->   Operation 49 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i64 %zext_ln115, i64 %linear_weights_read" [conv_7x7.cpp:115]   --->   Operation 50 'add' 'add_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln115, i4 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln115, i2 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1319_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i10 %shl_ln1319_2"   --->   Operation 53 'zext' 'zext_ln1319' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln1319 = add i12 %zext_ln1319, i12 %shl_ln1319_1"   --->   Operation 54 'add' 'add_ln1319' <Predicate = (!icmp_ln115)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i12 %add_ln1319"   --->   Operation 55 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i64 %zext_ln1319_1, i64 %add_ln115_1"   --->   Operation 56 'add' 'add_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1319_1, i32 1, i32 63"   --->   Operation 57 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i63 %trunc_ln3"   --->   Operation 58 'sext' 'sext_ln1319' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln1319"   --->   Operation 59 'getelementptr' 'wt_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 60 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 61 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [5/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 62 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [4/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 63 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 64 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [2/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 65 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 66 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%j_cast9 = zext i8 %select_ln115" [conv_7x7.cpp:115]   --->   Operation 67 'zext' 'j_cast9' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %j_cast9"   --->   Operation 68 'getelementptr' 'linear_input_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (3.25ns)   --->   "%r_V = load i8 %linear_input_V_addr"   --->   Operation 69 'load' 'r_V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %wt_addr"   --->   Operation 70 'read' 'wt_addr_read' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.30>
ST_11 : Operation 71 [1/2] (3.25ns)   --->   "%r_V = load i8 %linear_input_V_addr"   --->   Operation 71 'load' 'r_V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i15 %r_V"   --->   Operation 72 'zext' 'zext_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %wt_addr_read"   --->   Operation 73 'sext' 'sext_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 74 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 75 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.90>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs" [conv_7x7.cpp:115]   --->   Operation 76 'load' 'lhs_load' <Predicate = (!icmp_ln115 & !icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 77 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 78 [1/1] (0.80ns)   --->   "%select_ln115_2 = select i1 %icmp_ln117, i16 0, i16 %lhs_load" [conv_7x7.cpp:115]   --->   Operation 78 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %select_ln115_2, i13 0"   --->   Operation 79 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 80 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln115_cast" [conv_7x7.cpp:115]   --->   Operation 83 'getelementptr' 'fm_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_115_1_VITIS_LOOP_117_2_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1440, i64 1440, i64 1440"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_7x7.cpp:116]   --->   Operation 88 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 89 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%temp_V = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 90 'partselect' 'temp_V' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln864 = store i16 %temp_V, i16 %lhs"   --->   Operation 91 'store' 'store_ln864' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %fm_addr, i16 %temp_V, i2 3" [conv_7x7.cpp:120]   --->   Operation 93 'write' 'write_ln120' <Predicate = (ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 94 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linear_input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                   (alloca           ) [ 0111111111111110]
j                     (alloca           ) [ 0100000000000000]
i                     (alloca           ) [ 0100000000000000]
indvar_flatten47      (alloca           ) [ 0100000000000000]
linear_weights_read   (read             ) [ 0110000000000000]
sext_ln115_read       (read             ) [ 0000000000000000]
sext_ln115_cast       (sext             ) [ 0111111111111110]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
indvar_flatten47_load (load             ) [ 0000000000000000]
icmp_ln115            (icmp             ) [ 0111111111111110]
add_ln115_2           (add              ) [ 0000000000000000]
br_ln115              (br               ) [ 0000000000000000]
j_load                (load             ) [ 0000000000000000]
i_load                (load             ) [ 0000000000000000]
add_ln115             (add              ) [ 0000000000000000]
icmp_ln117            (icmp             ) [ 0111111111111100]
select_ln115          (select           ) [ 0111111111100000]
select_ln115_1        (select           ) [ 0110000000000000]
add_ln117             (add              ) [ 0000000000000000]
ifzero                (icmp             ) [ 0111111111111111]
br_ln117              (br               ) [ 0000000000000000]
store_ln115           (store            ) [ 0000000000000000]
store_ln115           (store            ) [ 0000000000000000]
store_ln117           (store            ) [ 0000000000000000]
add_ln1319_mid2_v_v   (bitconcatenate   ) [ 0000000000000000]
zext_ln115            (zext             ) [ 0000000000000000]
add_ln115_1           (add              ) [ 0000000000000000]
shl_ln1319_1          (bitconcatenate   ) [ 0000000000000000]
shl_ln1319_2          (bitconcatenate   ) [ 0000000000000000]
zext_ln1319           (zext             ) [ 0000000000000000]
add_ln1319            (add              ) [ 0000000000000000]
zext_ln1319_1         (zext             ) [ 0000000000000000]
add_ln1319_1          (add              ) [ 0000000000000000]
trunc_ln3             (partselect       ) [ 0000000000000000]
sext_ln1319           (sext             ) [ 0000000000000000]
wt_addr               (getelementptr    ) [ 0101111111100000]
wt_load_req           (readreq          ) [ 0000000000000000]
j_cast9               (zext             ) [ 0000000000000000]
linear_input_V_addr   (getelementptr    ) [ 0100000000010000]
wt_addr_read          (read             ) [ 0100000000010000]
r_V                   (load             ) [ 0000000000000000]
zext_ln1393           (zext             ) [ 0100000000001100]
sext_ln1393           (sext             ) [ 0100000000001100]
lhs_load              (load             ) [ 0000000000000000]
mul_ln1393            (mul              ) [ 0100000000000010]
select_ln115_2        (select           ) [ 0000000000000000]
lhs_1                 (bitconcatenate   ) [ 0100000000000010]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000]
fm_addr               (getelementptr    ) [ 0100000000000001]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000]
specloopname_ln116    (specloopname     ) [ 0000000000000000]
ret_V                 (add              ) [ 0000000000000000]
temp_V                (partselect       ) [ 0100000000000001]
store_ln864           (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
write_ln120           (write            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
ret_ln0               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln115">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="linear_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="linear_input_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_115_1_VITIS_LOOP_117_2_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="lhs_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten47_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten47/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="linear_weights_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linear_weights_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln115_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="63" slack="0"/>
<pin id="126" dir="0" index="1" bw="63" slack="0"/>
<pin id="127" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln115_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="wt_load_req/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="wt_addr_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="8"/>
<pin id="140" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln120_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="1"/>
<pin id="145" dir="0" index="2" bw="16" slack="1"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="linear_input_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linear_input_V_addr/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln115_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="63" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten47_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten47_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln115_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln115_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln115_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln117_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln115_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln115_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln117_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ifzero_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln115_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln115_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln117_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln1319_mid2_v_v_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1319_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln115_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln115_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="1"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln1319_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln1319_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln1319_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln1319_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln1319_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln1319_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="63" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln1319_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="63" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="wt_addr_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="63" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="j_cast9_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="9"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln1393_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln1393_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="1"/>
<pin id="343" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lhs_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="12"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln115_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="12"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="16" slack="0"/>
<pin id="351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_2/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lhs_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="29" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="fm_addr_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="63" slack="13"/>
<pin id="365" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="temp_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="29" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_V/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln864_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="13"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln864/14 "/>
</bind>
</comp>

<comp id="381" class="1007" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="15" slack="0"/>
<pin id="384" dir="0" index="2" bw="29" slack="0"/>
<pin id="385" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1393/11 ret_V/13 "/>
</bind>
</comp>

<comp id="390" class="1005" name="lhs_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="397" class="1005" name="j_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="411" class="1005" name="indvar_flatten47_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten47 "/>
</bind>
</comp>

<comp id="418" class="1005" name="linear_weights_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="linear_weights_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="sext_ln115_cast_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="13"/>
<pin id="425" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="sext_ln115_cast "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln115_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln117_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="12"/>
<pin id="434" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="437" class="1005" name="select_ln115_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="444" class="1005" name="select_ln115_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln115_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="ifzero_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="14"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="453" class="1005" name="wt_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="1"/>
<pin id="455" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="linear_input_V_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linear_input_V_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="wt_addr_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="zext_ln1393_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="29" slack="1"/>
<pin id="471" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1393 "/>
</bind>
</comp>

<comp id="474" class="1005" name="sext_ln1393_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="29" slack="1"/>
<pin id="476" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1393 "/>
</bind>
</comp>

<comp id="479" class="1005" name="lhs_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="29" slack="1"/>
<pin id="481" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="fm_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="temp_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="100" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="124" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="202" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="208" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="220" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="196" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="228" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="236" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="279" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="274" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="340"><net_src comp="157" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="347" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="2" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="92" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="94" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="96" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="367" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="341" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="337" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="354" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="393"><net_src comp="102" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="400"><net_src comp="106" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="407"><net_src comp="110" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="414"><net_src comp="114" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="421"><net_src comp="118" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="426"><net_src comp="163" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="431"><net_src comp="190" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="214" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="440"><net_src comp="220" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="447"><net_src comp="228" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="452"><net_src comp="242" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="327" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="462"><net_src comp="150" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="467"><net_src comp="137" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="472"><net_src comp="337" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="477"><net_src comp="341" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="482"><net_src comp="354" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="487"><net_src comp="362" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="492"><net_src comp="367" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {15 }
 - Input state : 
	Port: tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 : wt | {3 4 5 6 7 8 9 10 }
	Port: tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 : sext_ln115 | {1 }
	Port: tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 : linear_weights | {1 }
	Port: tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2 : linear_input_V | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten47_load : 1
		icmp_ln115 : 2
		add_ln115_2 : 2
		br_ln115 : 3
		j_load : 1
		i_load : 1
		add_ln115 : 2
		icmp_ln117 : 2
		select_ln115 : 3
		select_ln115_1 : 3
		add_ln117 : 4
		ifzero : 5
		br_ln117 : 6
		store_ln115 : 3
		store_ln115 : 4
		store_ln117 : 5
	State 2
		zext_ln115 : 1
		add_ln115_1 : 2
		zext_ln1319 : 1
		add_ln1319 : 2
		zext_ln1319_1 : 3
		add_ln1319_1 : 4
		trunc_ln3 : 5
		sext_ln1319 : 6
		wt_addr : 7
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		linear_input_V_addr : 1
		r_V : 2
	State 11
		zext_ln1393 : 1
		mul_ln1393 : 2
	State 12
	State 13
		select_ln115_2 : 1
		lhs_1 : 2
		ret_V : 3
	State 14
		temp_V : 1
		store_ln864 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |        add_ln115_2_fu_196       |    0    |    0    |    12   |
|          |         add_ln115_fu_208        |    0    |    0    |    13   |
|    add   |         add_ln117_fu_236        |    0    |    0    |    15   |
|          |        add_ln115_1_fu_274       |    0    |    0    |    64   |
|          |        add_ln1319_fu_297        |    0    |    0    |    12   |
|          |       add_ln1319_1_fu_307       |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln115_fu_190        |    0    |    0    |    11   |
|   icmp   |        icmp_ln117_fu_214        |    0    |    0    |    11   |
|          |          ifzero_fu_242          |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln115_fu_220       |    0    |    0    |    8    |
|  select  |      select_ln115_1_fu_228      |    0    |    0    |    4    |
|          |      select_ln115_2_fu_347      |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_381           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | linear_weights_read_read_fu_118 |    0    |    0    |    0    |
|   read   |   sext_ln115_read_read_fu_124   |    0    |    0    |    0    |
|          |     wt_addr_read_read_fu_137    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_130       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln120_write_fu_142    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      sext_ln115_cast_fu_163     |    0    |    0    |    0    |
|   sext   |        sext_ln1319_fu_323       |    0    |    0    |    0    |
|          |        sext_ln1393_fu_341       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    add_ln1319_mid2_v_v_fu_263   |    0    |    0    |    0    |
|bitconcatenate|       shl_ln1319_1_fu_279       |    0    |    0    |    0    |
|          |       shl_ln1319_2_fu_286       |    0    |    0    |    0    |
|          |           lhs_1_fu_354          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln115_fu_270        |    0    |    0    |    0    |
|          |        zext_ln1319_fu_293       |    0    |    0    |    0    |
|   zext   |       zext_ln1319_1_fu_303      |    0    |    0    |    0    |
|          |          j_cast9_fu_333         |    0    |    0    |    0    |
|          |        zext_ln1393_fu_337       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         trunc_ln3_fu_313        |    0    |    0    |    0    |
|          |          temp_V_fu_367          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   241   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      fm_addr_reg_484      |   16   |
|         i_reg_404         |    4   |
|     icmp_ln115_reg_428    |    1   |
|     icmp_ln117_reg_432    |    1   |
|       ifzero_reg_449      |    1   |
|  indvar_flatten47_reg_411 |   11   |
|         j_reg_397         |    8   |
|       lhs_1_reg_479       |   29   |
|        lhs_reg_390        |   16   |
|linear_input_V_addr_reg_459|    8   |
|linear_weights_read_reg_418|   64   |
|   select_ln115_1_reg_444  |    4   |
|    select_ln115_reg_437   |    8   |
|  sext_ln115_cast_reg_423  |   64   |
|    sext_ln1393_reg_474    |   29   |
|       temp_V_reg_489      |   16   |
|    wt_addr_read_reg_464   |   16   |
|      wt_addr_reg_453      |   16   |
|    zext_ln1393_reg_469    |   29   |
+---------------------------+--------+
|           Total           |   341  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_381    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_381    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  4.8833 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   241  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   341  |   273  |
+-----------+--------+--------+--------+--------+
