 
****************************************
Report : qor
Design : rca
Version: T-2022.03-SP5
Date   : Thu May 11 17:51:08 2023
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:         59.68
  Critical Path Slack:           0.32
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 25
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   1
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        25
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       37.091520
  Noncombinational Area:     0.000000
  Buf/Inv Area:              4.432320
  Total Buffer Area:             0.93
  Total Inverter Area:           3.50
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                37.091520
  Design Area:              37.091520


  Design Rules
  -----------------------------------
  Total Number of Nets:            33
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.24
  Mapping Optimization:                1.19
  -----------------------------------------
  Overall Compile Time:                7.71
  Overall Compile Wall Clock Time:     8.06

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
