

================================================================
== Vitis HLS Report for 'scalel'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.191 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nbl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:523]   --->   Operation 3 'read' 'nbl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %nbl_read, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523]   --->   Operation 4 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %nbl_read, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i5 %wd1" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 6 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 7 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 8 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:18]   --->   Operation 9 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shift_constant_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %shift_constant" [data/benchmarks/adpcm/adpcm.c:523]   --->   Operation 10 'read' 'shift_constant_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i4 %tmp" [data/benchmarks/adpcm/adpcm.c:522]   --->   Operation 11 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 12 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln525 = add i4 %shift_constant_read, i4 1" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 13 'add' 'add_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln525_2 = zext i4 %add_ln525" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 14 'zext' 'zext_ln525_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%sub_ln525 = sub i5 %zext_ln525_2, i5 %zext_ln522" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 15 'sub' 'sub_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i5 %sub_ln525" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 16 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln525cast = trunc i32 %sext_ln525" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 17 'trunc' 'sext_ln525cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.77ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sext_ln525cast" [data/benchmarks/adpcm/adpcm.c:525]   --->   Operation 18 'lshr' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [data/benchmarks/adpcm/adpcm.c:526]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln526 = ret i15 %shl_ln" [data/benchmarks/adpcm/adpcm.c:526]   --->   Operation 20 'ret' 'ret_ln526' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	wire read operation ('nbl_read', data/benchmarks/adpcm/adpcm.c:523) on port 'nbl' (data/benchmarks/adpcm/adpcm.c:523) [6]  (0.000 ns)
	'getelementptr' operation 5 bit ('ilb_table_addr', data/benchmarks/adpcm/adpcm.c:525) [11]  (0.000 ns)
	'load' operation 12 bit ('ilb_table_load', data/benchmarks/adpcm/adpcm.c:525) on array 'ilb_table' [12]  (0.683 ns)

 <State 2>: 2.191ns
The critical path consists of the following:
	wire read operation ('shift_constant_read', data/benchmarks/adpcm/adpcm.c:523) on port 'shift_constant' (data/benchmarks/adpcm/adpcm.c:523) [5]  (0.000 ns)
	'add' operation 4 bit ('add_ln525', data/benchmarks/adpcm/adpcm.c:525) [13]  (0.708 ns)
	'sub' operation 5 bit ('sub_ln525', data/benchmarks/adpcm/adpcm.c:525) [15]  (0.708 ns)
	'lshr' operation 12 bit ('wd3', data/benchmarks/adpcm/adpcm.c:525) [18]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
