INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.ip_user_files/ip/blk_memory/sim/blk_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/C_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/C_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/new/C_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/C_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/RISC_V_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_core
INFO: [VRFC 10-2458] undeclared symbol ZeroE, assumed default net type wire [D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/RISC_V_core.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-3380] identifier 'MemWriteM' is used before its declaration [D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Top.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RV32IM/RV32IM.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
