Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Single_Cpu_board'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg484-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o Single_Cpu_board_map.ncd Single_Cpu_board.ngd
Single_Cpu_board.pcf 
Target Device  : xc6slx45
Target Package : csg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jun 16 19:01:46 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                    80 out of  54,576    1%
    Number used as Flip Flops:                  80
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        974 out of  27,288    3%
    Number used as logic:                      906 out of  27,288    3%
      Number using O6 output only:             762
      Number using O5 output only:              67
      Number using O5 and O6:                   77
      Number used as ROM:                        0
    Number used as Memory:                      44 out of   6,408    1%
      Number used as Dual Port RAM:             44
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 44
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     24
      Number with same-slice register load:      0
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   311 out of   6,822    4%
  Number of MUXCYs used:                       244 out of  13,644    1%
  Number of LUT Flip Flop pairs used:          974
    Number with an unused Flip Flop:           903 out of     974   92%
    Number with an unused LUT:                   0 out of     974    0%
    Number of fully used LUT-FF pairs:          71 out of     974    7%
    Number of unique control sets:               6
    Number of slice register sites lost
      to control set restrictions:              24 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        22 out of     320    6%
    Number of LOCed IOBs:                       21 out of      22   95%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.51

Peak Memory Usage:  4622 MB
Total REAL time to MAP completion:  53 secs 
Total CPU time to MAP completion:   49 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: Segs<7>

WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers62/SPO has no load.
INFO:LIT:395 - The above info message is repeated 3 more times for the following
   (max. 5 shown):
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers61/SPO,
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers161/SPO,
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers162/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 22 IOs, 21 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 130 block(s) removed
  75 block(s) optimized away
 132 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_36_O
UT_lut<32>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_36_O
UT_lut<32>" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<30>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<30>" (MUX) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<29>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<29>" (MUX) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<28>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<28>" (MUX) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<27>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<27>" (MUX) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<26>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<26>" (MUX) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<25>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<25>" (MUX) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<24>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<24>" (MUX) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<23>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<23>" (MUX) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<22>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_cy<22>" (MUX) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<23>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<23>" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<24>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<24>" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<25>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<25>" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<26>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<26>" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<27>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<27>" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<28>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<28>" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<29>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<29>" (ROM) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<30>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_lut<30>" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<30>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<30>" (MUX) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<29>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<29>" (MUX) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<28>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<28>" (MUX) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<27>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<27>" (MUX) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<26>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<26>" (MUX) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<25>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<25>" (MUX) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<24>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<24>" (MUX) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<23>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<23>" (MUX) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<22>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<22>" (MUX) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<21>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<21>" (MUX) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<20>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<20>" (MUX) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<19>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<19>" (MUX) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<18>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<18>" (MUX) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<17>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<17>" (MUX) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<16>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<16>" (MUX) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<15>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<15>" (MUX) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<14>" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<14>" (MUX) removed.
                                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<13>" is unused and has been removed.
                                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<13>" (MUX) removed.
                                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<12>" is unused and has been removed.
                                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<12>" (MUX) removed.
                                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<11>" is unused and has been removed.
                                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<11>" (MUX) removed.
                                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<10>" is unused and has been removed.
                                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<10>" (MUX) removed.
                                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<9>" is unused and has been removed.
                                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<9>" (MUX) removed.
                                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<8>" is unused and has been removed.
                                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<8>" (MUX) removed.
                                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<7>" is unused and has been removed.
                                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<7>" (MUX) removed.
                                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<6>" is unused and has been removed.
                                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<6>" (MUX) removed.
*The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<5>" is unused and has been removed.
* Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<5>" (MUX) removed.
*  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<4>" is unused and has been removed.
*   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_cy<4>" (MUX) removed.
*  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<5>" is unused and has been removed.
*   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<5>" (ROM) removed.
*The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<6>" is unused and has been removed.
* Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<6>" (ROM) removed.
                                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<7>" is unused and has been removed.
                                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<7>" (ROM) removed.
                                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<8>" is unused and has been removed.
                                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<8>" (ROM) removed.
                                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<9>" is unused and has been removed.
                                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<9>" (ROM) removed.
                                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<10>" is unused and has been removed.
                                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<10>" (ROM) removed.
                                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<11>" is unused and has been removed.
                                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<11>" (ROM) removed.
                                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<12>" is unused and has been removed.
                                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<12>" (ROM) removed.
                                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<13>" is unused and has been removed.
                                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<13>" (ROM) removed.
                                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<14>" is unused and has been removed.
                                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<14>" (ROM) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<15>" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<15>" (ROM) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<16>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<16>" (ROM) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<17>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<17>" (ROM) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<18>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<18>" (ROM) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<19>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<19>" (ROM) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<20>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<20>" (ROM) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<21>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<21>" (ROM) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<22>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<22>" (ROM) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<23>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<23>" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<24>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<24>" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<25>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<25>" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<26>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<26>" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<27>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<27>" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<28>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<28>" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<29>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<29>" (ROM) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<30>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_lut<30>" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh538" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5381" (ROM) removed.
  The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh510" is unused and has been
removed.
   Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5101" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh531" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5311" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh530" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5301" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh529" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5291" (ROM) removed.
  The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh509" is unused and has been
removed.
   Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh5091" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<2>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<2>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<16
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<16>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<17
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<17>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<19
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<19>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<21
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<21>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<23
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<23>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<24
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<24>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<25
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<25>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<26
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<26>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<27
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<27>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<28
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<28>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<29
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<29>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<30
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<30>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_add_20_OUT<31
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_20_O
UT_xor<31>" (XOR) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_17_O
UT_lut<32>2" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Madd_alu_data_1[31]_alu_data_2[31]_add_17_O
UT_lut<32>2" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<0>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<0>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<1>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<1>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<2>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<2>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<3>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<3>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<5>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<5>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<6>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<6>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<7>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<7>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<8>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<8>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<9>
" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<9>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<10
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<10>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<11
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<11>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<12
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<12>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<13
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<13>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<14
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<14>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<15
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<15>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<16
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<16>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<17
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<17>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<18
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<18>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<19
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<19>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<20
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<20>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<21
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<21>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<22
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<22>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<23
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<23>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<24
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<24>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<25
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<25>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<26
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<26>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<27
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<27>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<28
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<28>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<29
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<29>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<30
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<30>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_sub_89_OUT<31
>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Msub_alu_data_1[31]_alu_data_2[31]_sub_89_O
UT_xor<31>" (XOR) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<0>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<0>1"
(ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<5>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<5>1"
(ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<8>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<8>1"
(ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<12>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<12>1
" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<13>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<13>1
" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<14>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<14>1
" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<15>"
is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_2[31]_or_2_OUT<15>1
" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Mmux_alu_result13" is unused and has been
removed.
The signal "Single_Cpu_real/Stage_3/Mmux_alu_result43" is unused and has been
removed.

Optimized Block(s):
TYPE 		BLOCK
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result103
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result107
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result108
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result1112
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result1115
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result1116
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result112
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result113
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result1211
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result129_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result133
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result143
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result147
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result153
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result163
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result166
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result167
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result173
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result178
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result188
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result193
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result198
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result203
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result205
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result208
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result213_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result213_G
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result226
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result227
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result234_F
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result234_G
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result236
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result242
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result243
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result257
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result264_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result266
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result274_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result274_G
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result283
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result284
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result294_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result294_G
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result304_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result3110
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result319
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result324_F
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result36_F
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result36_G
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result43
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result44
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result54_F
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result54_G
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result64_F
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result64_G
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Mmux_alu_result74_F
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result74_G
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result93
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Mmux_alu_result96
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result97
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result101211
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result1012511
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result103152_SW0
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result110215_G
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result1132151
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux_alu_result77221
   optimized to 0
LUT6
		Single_Cpu_real/Stage_3/Stage_3_Alu/alu_data_1[31]_alu_data_1[31]_not_equal_36
_o1_SW0
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_GND_16_o_equal_51_o<5>1
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_GND_16_o_equal_52_o<5>1
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_PWR_16_o_equal_46_o<5>1
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_PWR_16_o_equal_47_o<5>1
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_PWR_16_o_equal_55_o<5>1
   optimized to 0
LUT5 		Single_Cpu_real/Stage_3/Stage_3_Alu/op[5]_PWR_16_o_equal_61_o<5>1
   optimized to 0
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| En<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Reset                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Segs<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Switch<0>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<1>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<2>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<3>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<4>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<5>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
