{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506990542994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506990542997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 19:29:02 2017 " "Processing started: Mon Oct 02 19:29:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506990542997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990542997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c asu_comp_3bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c asu_comp_3bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990542997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506990543676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506990543676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/xarichar/pictures/full_adder(6).vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/xarichar/pictures/full_adder(6).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataflow " "Found design unit 1: full_adder-dataflow" {  } { { "C:/Users/xarichar/Pictures/full_adder(6).vhd" "" { Text "C:/Users/xarichar/Pictures/full_adder(6).vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506990557563 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "C:/Users/xarichar/Pictures/full_adder(6).vhd" "" { Text "C:/Users/xarichar/Pictures/full_adder(6).vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506990557563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557563 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator asu_comp_3bit.vhd(64) " "VHDL syntax error at asu_comp_3bit.vhd(64) near text \"and\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator" {  } { { "asu_comp_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asu_comp_3bit.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \")\", or \",\" asu_comp_3bit.vhd(67) " "VHDL syntax error at asu_comp_3bit.vhd(67) near text \"or\";  expecting \")\", or \",\"" {  } { { "asu_comp_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asu_comp_3bit.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557575 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" asu_comp_3bit.vhd(67) " "VHDL syntax error at asu_comp_3bit.vhd(67) near text \")\";  expecting \";\"" {  } { { "asu_comp_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asu_comp_3bit.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asu_comp_3bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file asu_comp_3bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557579 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506990557860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 02 19:29:17 2017 " "Processing ended: Mon Oct 02 19:29:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506990557860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506990557860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506990557860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506990557860 ""}
