Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Warning: There are 3 ports with parasitics but with no driving cell.

Ports
------------------------------------------------------------
pll_bypass
pll_reset
test_si7

Information: Checking 'unconstrained_endpoints'.
Warning: There are 40 endpoints which are not constrained for maximum delay.

Endpoint
--------------------------------------------------------------------------------
I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/RSTB
occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/RSTB
occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg/RSTB
occ_int2/U3/A2
occ_int2/U_clk_control_i_2/pipeline_or_tree_l_reg/RSTB
occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB
occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
sd_CK
occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/RSTB
occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/RSTB
I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/RSTB
occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/RSTB
occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/RSTB
I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]/RSTB
occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/RSTB
occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/RSTB
occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]/RSTB
occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/RSTB
I_CLOCKING/occ_int1/U1/A2
occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg/RSTB
occ_int2/U2/A2
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/SI
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/RSTB
occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/RSTB
sd_CKn
occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg/RSTB
occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1]/RSTB
occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[0]/RSTB
I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/RSTB
occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/RSTB
occ_int2/U1/A2
occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/RSTB
occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/RSTB
occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
test_so7
I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Warning: There are 16 register clock pins with no clock.

Clock Pin
------------------------------------------------------------
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7/CE1
I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8/CE1
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE2
I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE2

Information: Checking 'partial_input_delay'.
Warning: There are 12 ports with partially defined input delays.

Ports
------------------------------------------------------------
occ_bypass
occ_reset
prst_n
scan_enable
shutdown
test_mode
test_si[0]
test_si[1]
test_si[2]
test_si[3]
test_si[4]
test_si[5]

Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
