$date
	Wed Jul  1 14:42:27 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FULL_ADDER $end
$var wire 1 ! Ci $end
$var wire 8 " Co [7:0] $end
$var wire 8 # In1 [7:0] $end
$var wire 8 $ In2 [7:0] $end
$var wire 8 % Out [7:0] $end
$upscope $end
$scope module UPCOUNTER_POSEDGE $end
$var wire 1 & Clock $end
$var wire 1 ' Enable $end
$var wire 16 ( Initial [15:0] $end
$var wire 1 ) Reset $end
$var reg 16 * Q [15:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 + Clock $end
$var reg 1 , Reset $end
$scope module araucaria $end
$var wire 1 - Clock $end
$var wire 1 . Reset $end
$var wire 1 / rWriteEnable $end
$var wire 8 0 wA [7:0] $end
$var wire 9 1 wAluEX [8:0] $end
$var wire 9 2 wAluME [8:0] $end
$var wire 9 3 wAluWB [8:0] $end
$var wire 8 4 wB [7:0] $end
$var wire 6 5 wBranchDirEX [5:0] $end
$var wire 6 6 wBranchDirID [5:0] $end
$var wire 1 7 wBranchEnableEX $end
$var wire 1 8 wBranchEnableID $end
$var wire 3 9 wFlagA [2:0] $end
$var wire 3 : wFlagB [2:0] $end
$var wire 8 ; wIn1 [7:0] $end
$var wire 8 < wIn2 [7:0] $end
$var wire 8 = wInmEX [7:0] $end
$var wire 8 > wInmID [7:0] $end
$var wire 16 ? wInstID [15:0] $end
$var wire 16 @ wInstIF [15:0] $end
$var wire 10 A wJmpDirEX [9:0] $end
$var wire 10 B wJmpDirID [9:0] $end
$var wire 1 C wJmpEnableEX $end
$var wire 1 D wJmpEnableID $end
$var wire 10 E wMemDirEX [9:0] $end
$var wire 10 F wMemDirID [9:0] $end
$var wire 10 G wMemDirME [9:0] $end
$var wire 8 H wMemWB [7:0] $end
$var wire 6 I wOpCodeEX [5:0] $end
$var wire 6 J wOpCodeID [5:0] $end
$var wire 10 K wPC [9:0] $end
$var wire 10 L wPC_Next [9:0] $end
$var wire 2 M wSelAEX [1:0] $end
$var wire 2 N wSelAID [1:0] $end
$var wire 2 O wSelAME [1:0] $end
$var wire 2 P wSelAWB [1:0] $end
$var wire 2 Q wSelBEX [1:0] $end
$var wire 2 R wSelBID [1:0] $end
$var wire 2 S wSelBME [1:0] $end
$var wire 2 T wSelBWB [1:0] $end
$var wire 1 U wSelM1EX $end
$var wire 1 V wSelM1ID $end
$var wire 1 W wSelM2EX $end
$var wire 1 X wSelM2ID $end
$var wire 1 Y wWrEnableEX $end
$var wire 1 Z wWrEnableID $end
$var wire 1 [ wWritEnableEX $end
$var wire 1 \ wWritEnableME $end
$scope module PC $end
$var wire 1 - Clock $end
$var wire 10 ] D [9:0] $end
$var wire 1 ^ Enable $end
$var wire 1 . Reset $end
$var reg 10 _ Q [9:0] $end
$upscope $end
$scope module ROM0 $end
$var wire 1 - clk $end
$var wire 10 ` pc [9:0] $end
$var reg 16 a instr [15:0] $end
$upscope $end
$scope module IFID0 $end
$var wire 1 - Clock $end
$var wire 16 b D [15:0] $end
$var wire 1 c Enable $end
$var wire 1 . Reset $end
$var reg 16 d Q [15:0] $end
$upscope $end
$scope module ID0 $end
$var wire 6 e branchDir [5:0] $end
$var wire 1 - clk $end
$var wire 3 f flagA [2:0] $end
$var wire 3 g flagB [2:0] $end
$var wire 16 h in [15:0] $end
$var wire 8 i inm [7:0] $end
$var wire 10 j jmpDir [9:0] $end
$var wire 10 k memDir [9:0] $end
$var wire 6 l opCode [5:0] $end
$var wire 1 . reset $end
$var reg 1 m branchEnable $end
$var reg 1 n jmpEnable $end
$var reg 2 o selA [1:0] $end
$var reg 2 p selB [1:0] $end
$var reg 1 q selM1 $end
$var reg 1 r selM2 $end
$var reg 1 s wrEnable $end
$upscope $end
$scope module A $end
$var wire 1 - Clock $end
$var wire 2 t Select [1:0] $end
$var wire 9 u iAlu [8:0] $end
$var wire 8 v iInm [7:0] $end
$var wire 8 w iMem [7:0] $end
$var reg 3 x oFlags [2:0] $end
$var reg 8 y oRPG [7:0] $end
$upscope $end
$scope module B $end
$var wire 1 - Clock $end
$var wire 2 z Select [1:0] $end
$var wire 9 { iAlu [8:0] $end
$var wire 8 | iInm [7:0] $end
$var wire 8 } iMem [7:0] $end
$var reg 3 ~ oFlags [2:0] $end
$var reg 8 !" oRPG [7:0] $end
$upscope $end
$scope module IDEX0 $end
$var wire 1 - Clock $end
$var wire 8 "" D [7:0] $end
$var wire 1 #" Enable $end
$var wire 1 . Reset $end
$var reg 8 $" Q [7:0] $end
$upscope $end
$scope module IDEX1 $end
$var wire 1 - Clock $end
$var wire 2 %" D [1:0] $end
$var wire 1 &" Enable $end
$var wire 1 . Reset $end
$var reg 2 '" Q [1:0] $end
$upscope $end
$scope module IDEX2 $end
$var wire 1 - Clock $end
$var wire 3 (" D [2:0] $end
$var wire 1 )" Enable $end
$var wire 1 . Reset $end
$var reg 3 *" Q [2:0] $end
$upscope $end
$scope module IDEX3 $end
$var wire 1 - Clock $end
$var wire 26 +" D [25:0] $end
$var wire 1 ," Enable $end
$var wire 1 . Reset $end
$var reg 26 -" Q [25:0] $end
$upscope $end
$scope module IDEX4 $end
$var wire 1 - Clock $end
$var wire 6 ." D [5:0] $end
$var wire 1 /" Enable $end
$var wire 1 . Reset $end
$var reg 6 0" Q [5:0] $end
$upscope $end
$scope module MX1 $end
$var wire 8 1" In1 [7:0] $end
$var wire 8 2" In2 [7:0] $end
$var wire 1 U Select $end
$var reg 8 3" Out [7:0] $end
$upscope $end
$scope module MX2 $end
$var wire 8 4" In1 [7:0] $end
$var wire 8 5" In2 [7:0] $end
$var wire 1 W Select $end
$var reg 8 6" Out [7:0] $end
$upscope $end
$scope module A0 $end
$var wire 8 7" in1 [7:0] $end
$var wire 8 8" in2 [7:0] $end
$var wire 6 9" opcode [5:0] $end
$var reg 9 :" out [8:0] $end
$upscope $end
$scope module IDEX5 $end
$var wire 1 - Clock $end
$var wire 4 ;" D [3:0] $end
$var wire 1 <" Enable $end
$var wire 1 . Reset $end
$var reg 4 =" Q [3:0] $end
$upscope $end
$scope module EXME0 $end
$var wire 1 - Clock $end
$var wire 10 >" D [9:0] $end
$var wire 1 ?" Enable $end
$var wire 1 . Reset $end
$var reg 10 @" Q [9:0] $end
$upscope $end
$scope module EXME1 $end
$var wire 1 - Clock $end
$var wire 9 A" D [8:0] $end
$var wire 1 B" Enable $end
$var wire 1 . Reset $end
$var reg 9 C" Q [8:0] $end
$upscope $end
$scope module EXME2 $end
$var wire 1 - Clock $end
$var wire 1 D" D $end
$var wire 1 E" Enable $end
$var wire 1 . Reset $end
$var reg 1 F" Q $end
$upscope $end
$scope module RAM0 $end
$var wire 1 - Clock $end
$var wire 10 G" iAddress [9:0] $end
$var wire 8 H" iDataIn [7:0] $end
$var wire 1 / iWriteEnable $end
$var reg 8 I" oDataOut [7:0] $end
$upscope $end
$scope module EXME3 $end
$var wire 1 - Clock $end
$var wire 4 J" D [3:0] $end
$var wire 1 K" Enable $end
$var wire 1 . Reset $end
$var reg 4 L" Q [3:0] $end
$upscope $end
$scope module MEMWB0 $end
$var wire 1 - Clock $end
$var wire 9 M" D [8:0] $end
$var wire 1 N" Enable $end
$var wire 1 . Reset $end
$var reg 9 O" Q [8:0] $end
$upscope $end
$scope module MEWB1 $end
$var wire 1 - Clock $end
$var wire 4 P" D [3:0] $end
$var wire 1 Q" Enable $end
$var wire 1 . Reset $end
$var reg 4 R" Q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx R"
1Q"
bx P"
bx O"
1N"
bx M"
bx L"
1K"
bx J"
bx I"
bx H"
bx G"
xF"
1E"
zD"
bx C"
1B"
bx A"
bx @"
1?"
bx >"
bx ="
1<"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
1/"
bx ."
bx -"
1,"
bx +"
bx *"
1)"
bx ("
bx '"
1&"
bx %"
bx $"
1#"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
xs
xr
xq
bx p
bx o
xn
xm
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
1c
bx b
bx a
bx `
bx _
1^
bx ]
x\
z[
xZ
xY
xX
xW
xV
xU
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
xD
xC
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
z/
x.
0-
x,
0+
bx *
z)
bz (
z'
z&
bx %
bz $
bz #
bx "
z!
$end
#5000
b0 6"
b0 <
b0 8"
b0 :"
b0 A"
b0 1
b0 H"
b0 |
b0 v
b1 L
b1 ]
b0 >
b0 i
b0 ""
b0 F
b0 k
b0 6
b0 e
b0 +"
b0 B
b0 j
b0 J
b0 l
b0 ."
0W
0U
07
0C
0Y
b0 >"
b0 E
b0 5
b0 A
b0 Q
b0 J"
b0 M
b0 G
b0 G"
b0 M"
b0 2
0\
b0 S
b0 P"
b0 O
b0 3
b0 u
b0 {
b0 T
b0 z
b0 P
b0 t
b0 _
b0 K
b0 `
b0 d
b0 ?
b0 h
0m
08
0n
0D
0s
b0 ("
0Z
1r
1X
0q
b1 %"
0V
b0 p
b0 R
b0 o
b0 ;"
b0 N
b0 $"
b0 =
b0 2"
b0 4"
b0 '"
b0 *"
b0 -"
b0 0"
b0 I
b0 9"
b0 ="
b0 @"
b0 C"
0F"
b0 L"
b0 O"
b0 R"
b1001010000000000 a
b1001010000000000 @
b1001010000000000 b
1,
1.
1+
1-
#10000
0,
0.
0+
0-
#15000
b0 3"
b0 ;
b0 7"
z\
1W
b100101 J
b100101 l
b100101 ."
b10 L
b10 ]
zF"
b1 '"
b100 ~
b100 :
b100 g
b0 !"
b0 4
b0 5"
b100 x
b100 9
b100 f
b0 y
b0 0
b0 1"
b11 o
b1100 ;"
b11 N
b1001010000000000 d
b1001010000000000 ?
b1001010000000000 h
b1 _
b1 K
b1 `
1+
1-
#20000
0+
0-
#25000
b11 L
b11 ]
b1100 J"
b11 M
b10 _
b10 K
b10 `
b0 o
b0 ;"
b0 N
b100101 0"
b100101 I
b100101 9"
b1100 ="
b100000011010 a
b100000011010 @
b100000011010 b
1+
1-
#30000
0+
0-
#35000
b1100 P"
b11 O
b0 J"
b0 M
b101100 >
b101100 i
b101100 ""
b101100 F
b101100 k
b101100 6
b101100 e
b1011001011000000101100 +"
b101100 B
b101100 j
b11 J
b11 l
b11 ."
b100 L
b100 ]
b1100 L"
b0 ="
b110000101100 d
b110000101100 ?
b110000101100 h
b11 _
b11 K
b11 `
b110000101100 a
b110000101100 @
b110000101100 b
1+
1-
#40000
0+
0-
#45000
b101 L
b101 ]
b101100 >"
b101100 E
b101100 5
b101100 A
b0 P"
b0 O
b11 P
b11 t
b100 _
b100 K
b100 `
0r
0X
1q
b10 %"
1V
b1 p
b1 ;"
b1 R
b101100 $"
b101100 =
b101100 2"
b101100 4"
b1011001011000000101100 -"
b11 0"
b11 I
b11 9"
b0 L"
b1100 R"
b1100000000000 a
b1100000000000 @
b1100000000000 b
1+
1-
#50000
0+
0-
#55000
b101100 :"
b101100 A"
b101100 1
b101100 6"
b101100 <
b101100 8"
b101100 3"
b101100 ;
b101100 7"
b0 P
b0 t
b101100 G
b101100 G"
b1 J"
b1 Q
0W
1U
b0 >
b0 i
b0 ""
b100000000 F
b100000000 k
b0 6
b0 e
b1000000000000000100000000 +"
b100000000 B
b100000000 j
b100 J
b100 l
b100 ."
b110 L
b110 ]
b0 R"
b101100 @"
b1 ="
b10 '"
b1000100000000 d
b1000100000000 ?
b1000100000000 h
b101 _
b101 K
b101 `
b1000100000000 a
b1000100000000 @
b1000100000000 b
1+
1-
#60000
0+
0-
#65000
b0 :"
b0 A"
b0 1
b0 6"
b0 <
b0 8"
b0 3"
b0 ;
b0 7"
b101100 H"
b111 L
b111 ]
b100000000 >"
b100000000 E
b0 5
b100000000 A
b101100 M"
b101100 2
b1 P"
b1 S
b110 _
b110 K
b110 `
1s
b100 ("
1Z
0q
b0 %"
0V
b0 p
b0 ;"
b0 R
b0 $"
b0 =
b0 2"
b0 4"
b1000000000000000100000000 -"
b100 0"
b100 I
b100 9"
b101100 C"
b1 L"
b110000000000011 a
b110000000000011 @
b110000000000011 b
1+
1-
#70000
0+
0-
#75000
b101100 |
b101100 v
b0 H"
b1 T
b1 z
b101100 3
b101100 u
b101100 {
b0 M"
b0 2
b100000000 G
b100000000 G"
b0 J"
b0 Q
1Y
0U
b0 F
b0 k
b0 +"
b0 B
b0 j
b100101 J
b100101 l
b100101 ."
b1000 L
b1000 ]
b1 R"
b101100 O"
b0 C"
b100000000 @"
b0 ="
b100 *"
b0 '"
b1001010000000000 d
b1001010000000000 ?
b1001010000000000 h
b111 _
b111 K
b111 `
b1001010000000000 a
b1001010000000000 @
b1001010000000000 b
1+
1-
#80000
0+
0-
#85000
b101100 3"
b101100 ;
b101100 7"
b0 |
b0 v
b1001 L
b1001 ]
b0 >"
b0 E
b0 A
b0 P"
b0 S
b0 3
b0 u
b0 {
b1000 _
b1000 K
b1000 `
0s
b0 ("
0Z
1r
b1 %"
1X
b101100 y
b101100 0
b101100 1"
b101100 !"
b101100 4
b101100 5"
b0 -"
b100101 0"
b100101 I
b100101 9"
b0 L"
b0 O"
1+
1-
#90000
0+
0-
#95000
b0 3"
b0 ;
b0 7"
b0 T
b0 z
b0 G
b0 G"
0Y
1W
b1010 L
b1010 ]
b0 R"
b0 @"
b0 *"
b1 '"
b0 !"
b0 4
b0 5"
b0 y
b0 0
b0 1"
b1001 _
b1001 K
b1001 `
1+
1-
#100000
0+
0-
#105000
b1011 L
b1011 ]
b1010 _
b1010 K
b1010 `
1+
1-
#110000
0+
0-
#115000
b1100 L
b1100 ]
b1011 _
b1011 K
b1011 `
1+
1-
#120000
0+
0-
#125000
b1101 L
b1101 ]
b1100 _
b1100 K
b1100 `
1+
1-
#130000
0+
0-
#135000
b1110 L
b1110 ]
b1101 _
b1101 K
b1101 `
1+
1-
#140000
0+
0-
#145000
b1111 L
b1111 ]
b1110 _
b1110 K
b1110 `
1+
1-
#150000
0+
0-
#155000
b10000 L
b10000 ]
b1111 _
b1111 K
b1111 `
1+
1-
#160000
0+
0-
#165000
b10001 L
b10001 ]
b10000 _
b10000 K
b10000 `
1+
1-
#170000
0+
0-
#175000
b10010 L
b10010 ]
b10001 _
b10001 K
b10001 `
1+
1-
#180000
0+
0-
#185000
b10011 L
b10011 ]
b10010 _
b10010 K
b10010 `
1+
1-
#190000
0+
0-
#195000
b10100 L
b10100 ]
b10011 _
b10011 K
b10011 `
1+
1-
#200000
0+
0-
#205000
b10101 L
b10101 ]
b10100 _
b10100 K
b10100 `
1+
1-
#210000
0+
0-
