 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:37:34 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.56       0.56 f
  U0_RegFile/U142/Y (BUFX32M)                             0.22       0.78 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       0.78 f
  U0_ALU/div_52/U41/Y (NOR2X12M)                          0.19       0.97 r
  U0_ALU/div_52/U4/Y (BUFX24M)                            0.16       1.13 r
  U0_ALU/div_52/U5/Y (AND3X12M)                           0.21       1.35 r
  U0_ALU/div_52/U48/Y (AND2X8M)                           0.28       1.62 r
  U0_ALU/div_52/U20/Y (AND4X12M)                          0.33       1.95 r
  U0_ALU/div_52/U19/Y (CLKINVX16M)                        0.10       2.06 f
  U0_ALU/div_52/U31/Y (NAND2X6M)                          0.16       2.21 r
  U0_ALU/div_52/U45/Y (CLKNAND2X16M)                      0.18       2.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.41       2.81 f
  U0_ALU/div_52/U57/Y (AND3X4M)                           0.34       3.14 f
  U0_ALU/div_52/U61/Y (MX2X1M)                            0.56       3.70 r
  U0_ALU/div_52/U16/Y (BUFX16M)                           0.22       3.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.36       4.29 r
  U0_ALU/div_52/U44/Y (AND2X1M)                           0.46       4.75 r
  U0_ALU/div_52/U22/Y (BUFX20M)                           0.25       5.00 r
  U0_ALU/div_52/U39/Y (MXI2X12M)                          0.20       5.19 r
  U0_ALU/div_52/U76/Y (CLKINVX40M)                        0.11       5.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.59       5.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       6.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.90 f
  U0_ALU/div_52/U24/Y (CLKAND2X6M)                        0.26       7.15 f
  U0_ALU/div_52/U23/Y (BUFX20M)                           0.19       7.35 f
  U0_ALU/div_52/U29/Y (MX2X8M)                            0.35       7.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       8.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       8.41 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.69 f
  U0_ALU/div_52/U2/Y (BUFX14M)                            0.15       8.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.26       9.09 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.29       9.38 f
  U0_ALU/div_52/U30/Y (MX2X8M)                            0.38       9.76 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX4M)     0.51      10.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.54      11.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.32      11.74 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.27      12.00 f
  U0_ALU/div_52/U1/Y (CLKAND2X3M)                         0.33      12.33 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.25      12.59 f
  U0_ALU/div_52/U77/Y (MXI2X12M)                          0.20      12.78 r
  U0_ALU/div_52/U78/Y (CLKINVX40M)                        0.13      12.91 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.40      13.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      13.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      14.17 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.28      14.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      14.73 f
  U0_ALU/div_52/U26/Y (AND2X12M)                          0.20      14.92 f
  U0_ALU/div_52/U9/Y (CLKINVX40M)                         0.10      15.02 r
  U0_ALU/div_52/U10/Y (INVX16M)                           0.05      15.07 f
  U0_ALU/div_52/U15/Y (MX2X4M)                            0.24      15.31 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.61      15.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.34      16.26 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX2M)
                                                          0.36      16.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.49      17.12 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.39      17.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.49      18.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)
                                                          0.40      18.40 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      18.40 f
  U0_ALU/U31/Y (AOI222X4M)                                0.67      19.07 r
  U0_ALU/U7/Y (AOI31X4M)                                  0.31      19.39 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX1M)                     0.00      19.39 f
  data arrival time                                                 19.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.48      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                -19.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/Q (SDFFRQX4M)
                                                          0.93       0.93 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (CLKINVX2M)                0.94       1.87 f
  U0_SYS_CTRL/U0_CTRL_RX/U122/Y (NOR3X4M)                 0.93       2.80 r
  U0_SYS_CTRL/U0_CTRL_RX/U123/Y (NAND2X2M)                0.72       3.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U100/Y (AND3X2M)                 0.70       4.22 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       4.76 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.87       5.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       5.63 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       5.63 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       5.63 r
  U0_RegFile/U363/Y (NOR2BX4M)                            0.75       6.38 r
  U0_RegFile/U276/Y (NOR2BX2M)                            0.90       7.28 r
  U0_RegFile/U275/Y (NOR2BX4M)                            0.97       8.25 r
  U0_RegFile/U350/Y (NAND2X2M)                            0.66       8.91 f
  U0_RegFile/U308/Y (BUFX4M)                              0.65       9.56 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.66      10.22 f
  U0_RegFile/regArr_reg[1][0]/D (SDFFRQX2M)               0.00      10.22 f
  data arrival time                                                 10.22

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/Q (SDFFRQX4M)
                                                          0.93       0.93 r
  U0_SYS_CTRL/U0_CTRL_RX/U49/Y (CLKINVX2M)                0.94       1.87 f
  U0_SYS_CTRL/U0_CTRL_RX/U122/Y (NOR3X4M)                 0.93       2.80 r
  U0_SYS_CTRL/U0_CTRL_RX/U123/Y (NAND2X2M)                0.72       3.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U100/Y (AND3X2M)                 0.70       4.22 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       4.76 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.87       5.63 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       5.63 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       5.63 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       5.63 r
  U0_RegFile/U363/Y (NOR2BX4M)                            0.75       6.38 r
  U0_RegFile/U276/Y (NOR2BX2M)                            0.90       7.28 r
  U0_RegFile/U275/Y (NOR2BX4M)                            0.97       8.25 r
  U0_RegFile/U350/Y (NAND2X2M)                            0.66       8.91 f
  U0_RegFile/U308/Y (BUFX4M)                              0.65       9.56 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.66      10.22 f
  U0_RegFile/regArr_reg[1][0]/D (SDFFRQX2M)               0.00      10.22 f
  data arrival time                                                 10.22

  clock SCAN_CLK (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                      189.05


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFSRX1M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (SDFFSRX1M)         0.77       0.77 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux_test_1)              0.00       0.77 r
  U0_UART/U0_UART_TX/S_DATA (UART_TX_test_1)              0.00       0.77 r
  U0_UART/TX_OUT_S (UART_test_1)                          0.00       0.77 r
  U26/Y (CLKINVX1M)                                       0.41       1.17 f
  U16/Y (INVXLM)                                          0.57       1.75 r
  U14/Y (CLKINVX1M)                                       0.87       2.62 f
  U15/Y (CLKINVX40M)                                     21.29      23.90 r
  UART_TX_O (out)                                         0.00      23.91 r
  data arrival time                                                 23.91

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                -23.91
  --------------------------------------------------------------------------
  slack (MET)                                                       55.89


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                         700.00     700.00
  clock network delay (ideal)                             0.00     700.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFSRX2M)
                                                          0.00     700.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/QN (SDFFSRX2M)
                                                          0.55     700.55 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVXLM)           0.57     701.13 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U32/Y (INVX4M)           0.52     701.65 f
  U0_UART/U0_UART_RX/U0_uart_fsm/test_so (uart_rx_fsm_test_1)
                                                          0.00     701.65 f
  U0_UART/U0_UART_RX/test_so (UART_RX_test_1)             0.00     701.65 f
  U0_UART/U0_UART_TX/test_si (UART_TX_test_1)             0.00     701.65 f
  U0_UART/U0_UART_TX/U0_Serializer/test_si (Serializer_test_1)
                                                          0.00     701.65 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI (SDFFSRX2M)
                                                          0.00     701.65 f
  data arrival time                                                701.65

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFSRX2M)
                                                          0.00     800.00 r
  library setup time                                     -0.74     799.26
  data required time                                               799.26
  --------------------------------------------------------------------------
  data required time                                               799.26
  data arrival time                                               -701.65
  --------------------------------------------------------------------------
  slack (MET)                                                       97.61


1
