// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/17/2018 21:45:27"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memMIPS (
	clk,
	clk_mem,
	wPC,
	m1,
	initpc8b,
	outputmem,
	outbcd1,
	outbcd2);
input 	clk;
input 	clk_mem;
input 	wPC;
input 	m1;
input 	[7:0] initpc8b;
output 	[31:0] outputmem;
output 	[6:0] outbcd1;
output 	[6:0] outbcd2;

// Design Ports Information
// initpc8b[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// outputmem[0]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[3]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[5]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[6]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[7]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[8]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[9]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[10]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[11]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[12]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[13]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[14]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[15]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[16]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[17]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[18]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[19]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[20]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[21]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[22]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[23]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[24]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[25]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[26]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[27]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[28]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[29]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[30]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputmem[31]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[5]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd1[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[0]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[2]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[3]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[4]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[5]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outbcd2[6]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_mem	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m1	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wPC	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[3]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[4]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[5]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[6]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// initpc8b[7]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \clk_mem~combout ;
wire \clk_mem~clkctrl_outclk ;
wire \~GND~combout ;
wire \pc|outp[2]~8_combout ;
wire \m1~combout ;
wire \wPC~combout ;
wire \pc|outp[2]~9 ;
wire \pc|outp[3]~10_combout ;
wire \pc|outp[3]~11 ;
wire \pc|outp[4]~12_combout ;
wire \pc|outp[4]~13 ;
wire \pc|outp[5]~14_combout ;
wire \pc|outp[5]~15 ;
wire \pc|outp[6]~16_combout ;
wire \pc|outp[6]~17 ;
wire \pc|outp[7]~18_combout ;
wire \pc|outp[7]~19 ;
wire \pc|outp[8]~20_combout ;
wire \pc|outp[8]~21 ;
wire \pc|outp[9]~22_combout ;
wire \d7seg1|Mux5~0_combout ;
wire \d7seg1|Mux2~0_combout ;
wire \d7seg1|Mux2~1_combout ;
wire \d7seg2|Mux6~0_combout ;
wire \d7seg2|Mux5~0_combout ;
wire \d7seg2|Mux4~0_combout ;
wire \d7seg2|Mux3~0_combout ;
wire \d7seg2|Mux2~0_combout ;
wire \d7seg2|Mux1~0_combout ;
wire \d7seg2|Mux0~0_combout ;
wire [31:0] \ramMIPS|altsyncram_component|auto_generated|q_a ;
wire [31:0] \pc|outp ;
wire [7:0] \initpc8b~combout ;

wire [17:0] \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [13:0] \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;

assign \ramMIPS|altsyncram_component|auto_generated|q_a [0] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [1] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [2] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [3] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [4] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [5] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [6] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [7] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [8] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [9] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [10] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [11] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [12] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [13] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [14] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [15] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [16] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [17] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \ramMIPS|altsyncram_component|auto_generated|q_a [18] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [19] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [20] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [21] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [22] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [23] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [24] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [25] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [26] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [27] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [28] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [29] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [30] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \ramMIPS|altsyncram_component|auto_generated|q_a [31] = \ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_mem~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_mem~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_mem));
// synopsys translate_off
defparam \clk_mem~I .input_async_reset = "none";
defparam \clk_mem~I .input_power_up = "low";
defparam \clk_mem~I .input_register_mode = "none";
defparam \clk_mem~I .input_sync_reset = "none";
defparam \clk_mem~I .oe_async_reset = "none";
defparam \clk_mem~I .oe_power_up = "low";
defparam \clk_mem~I .oe_register_mode = "none";
defparam \clk_mem~I .oe_sync_reset = "none";
defparam \clk_mem~I .operation_mode = "input";
defparam \clk_mem~I .output_async_reset = "none";
defparam \clk_mem~I .output_power_up = "low";
defparam \clk_mem~I .output_register_mode = "none";
defparam \clk_mem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_mem~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_mem~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_mem~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_mem~clkctrl .clock_type = "global clock";
defparam \clk_mem~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N14
cycloneii_lcell_comb \pc|outp[2]~8 (
// Equation(s):
// \pc|outp[2]~8_combout  = \pc|outp [2] $ (VCC)
// \pc|outp[2]~9  = CARRY(\pc|outp [2])

	.dataa(vcc),
	.datab(\pc|outp [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|outp[2]~8_combout ),
	.cout(\pc|outp[2]~9 ));
// synopsys translate_off
defparam \pc|outp[2]~8 .lut_mask = 16'h33CC;
defparam \pc|outp[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[2]));
// synopsys translate_off
defparam \initpc8b[2]~I .input_async_reset = "none";
defparam \initpc8b[2]~I .input_power_up = "low";
defparam \initpc8b[2]~I .input_register_mode = "none";
defparam \initpc8b[2]~I .input_sync_reset = "none";
defparam \initpc8b[2]~I .oe_async_reset = "none";
defparam \initpc8b[2]~I .oe_power_up = "low";
defparam \initpc8b[2]~I .oe_register_mode = "none";
defparam \initpc8b[2]~I .oe_sync_reset = "none";
defparam \initpc8b[2]~I .operation_mode = "input";
defparam \initpc8b[2]~I .output_async_reset = "none";
defparam \initpc8b[2]~I .output_power_up = "low";
defparam \initpc8b[2]~I .output_register_mode = "none";
defparam \initpc8b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \m1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\m1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(m1));
// synopsys translate_off
defparam \m1~I .input_async_reset = "none";
defparam \m1~I .input_power_up = "low";
defparam \m1~I .input_register_mode = "none";
defparam \m1~I .input_sync_reset = "none";
defparam \m1~I .oe_async_reset = "none";
defparam \m1~I .oe_power_up = "low";
defparam \m1~I .oe_register_mode = "none";
defparam \m1~I .oe_sync_reset = "none";
defparam \m1~I .operation_mode = "input";
defparam \m1~I .output_async_reset = "none";
defparam \m1~I .output_power_up = "low";
defparam \m1~I .output_register_mode = "none";
defparam \m1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wPC~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wPC~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wPC));
// synopsys translate_off
defparam \wPC~I .input_async_reset = "none";
defparam \wPC~I .input_power_up = "low";
defparam \wPC~I .input_register_mode = "none";
defparam \wPC~I .input_sync_reset = "none";
defparam \wPC~I .oe_async_reset = "none";
defparam \wPC~I .oe_power_up = "low";
defparam \wPC~I .oe_register_mode = "none";
defparam \wPC~I .oe_sync_reset = "none";
defparam \wPC~I .operation_mode = "input";
defparam \wPC~I .output_async_reset = "none";
defparam \wPC~I .output_power_up = "low";
defparam \wPC~I .output_register_mode = "none";
defparam \wPC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N15
cycloneii_lcell_ff \pc|outp[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[2]~8_combout ),
	.sdata(\initpc8b~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [2]));

// Location: LCCOMB_X56_Y1_N16
cycloneii_lcell_comb \pc|outp[3]~10 (
// Equation(s):
// \pc|outp[3]~10_combout  = (\pc|outp [3] & (!\pc|outp[2]~9 )) # (!\pc|outp [3] & ((\pc|outp[2]~9 ) # (GND)))
// \pc|outp[3]~11  = CARRY((!\pc|outp[2]~9 ) # (!\pc|outp [3]))

	.dataa(\pc|outp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[2]~9 ),
	.combout(\pc|outp[3]~10_combout ),
	.cout(\pc|outp[3]~11 ));
// synopsys translate_off
defparam \pc|outp[3]~10 .lut_mask = 16'h5A5F;
defparam \pc|outp[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[3]));
// synopsys translate_off
defparam \initpc8b[3]~I .input_async_reset = "none";
defparam \initpc8b[3]~I .input_power_up = "low";
defparam \initpc8b[3]~I .input_register_mode = "none";
defparam \initpc8b[3]~I .input_sync_reset = "none";
defparam \initpc8b[3]~I .oe_async_reset = "none";
defparam \initpc8b[3]~I .oe_power_up = "low";
defparam \initpc8b[3]~I .oe_register_mode = "none";
defparam \initpc8b[3]~I .oe_sync_reset = "none";
defparam \initpc8b[3]~I .operation_mode = "input";
defparam \initpc8b[3]~I .output_async_reset = "none";
defparam \initpc8b[3]~I .output_power_up = "low";
defparam \initpc8b[3]~I .output_register_mode = "none";
defparam \initpc8b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N17
cycloneii_lcell_ff \pc|outp[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[3]~10_combout ),
	.sdata(\initpc8b~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [3]));

// Location: LCCOMB_X56_Y1_N18
cycloneii_lcell_comb \pc|outp[4]~12 (
// Equation(s):
// \pc|outp[4]~12_combout  = (\pc|outp [4] & (\pc|outp[3]~11  $ (GND))) # (!\pc|outp [4] & (!\pc|outp[3]~11  & VCC))
// \pc|outp[4]~13  = CARRY((\pc|outp [4] & !\pc|outp[3]~11 ))

	.dataa(vcc),
	.datab(\pc|outp [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[3]~11 ),
	.combout(\pc|outp[4]~12_combout ),
	.cout(\pc|outp[4]~13 ));
// synopsys translate_off
defparam \pc|outp[4]~12 .lut_mask = 16'hC30C;
defparam \pc|outp[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[4]));
// synopsys translate_off
defparam \initpc8b[4]~I .input_async_reset = "none";
defparam \initpc8b[4]~I .input_power_up = "low";
defparam \initpc8b[4]~I .input_register_mode = "none";
defparam \initpc8b[4]~I .input_sync_reset = "none";
defparam \initpc8b[4]~I .oe_async_reset = "none";
defparam \initpc8b[4]~I .oe_power_up = "low";
defparam \initpc8b[4]~I .oe_register_mode = "none";
defparam \initpc8b[4]~I .oe_sync_reset = "none";
defparam \initpc8b[4]~I .operation_mode = "input";
defparam \initpc8b[4]~I .output_async_reset = "none";
defparam \initpc8b[4]~I .output_power_up = "low";
defparam \initpc8b[4]~I .output_register_mode = "none";
defparam \initpc8b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N19
cycloneii_lcell_ff \pc|outp[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[4]~12_combout ),
	.sdata(\initpc8b~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [4]));

// Location: LCCOMB_X56_Y1_N20
cycloneii_lcell_comb \pc|outp[5]~14 (
// Equation(s):
// \pc|outp[5]~14_combout  = (\pc|outp [5] & (!\pc|outp[4]~13 )) # (!\pc|outp [5] & ((\pc|outp[4]~13 ) # (GND)))
// \pc|outp[5]~15  = CARRY((!\pc|outp[4]~13 ) # (!\pc|outp [5]))

	.dataa(\pc|outp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[4]~13 ),
	.combout(\pc|outp[5]~14_combout ),
	.cout(\pc|outp[5]~15 ));
// synopsys translate_off
defparam \pc|outp[5]~14 .lut_mask = 16'h5A5F;
defparam \pc|outp[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[5]));
// synopsys translate_off
defparam \initpc8b[5]~I .input_async_reset = "none";
defparam \initpc8b[5]~I .input_power_up = "low";
defparam \initpc8b[5]~I .input_register_mode = "none";
defparam \initpc8b[5]~I .input_sync_reset = "none";
defparam \initpc8b[5]~I .oe_async_reset = "none";
defparam \initpc8b[5]~I .oe_power_up = "low";
defparam \initpc8b[5]~I .oe_register_mode = "none";
defparam \initpc8b[5]~I .oe_sync_reset = "none";
defparam \initpc8b[5]~I .operation_mode = "input";
defparam \initpc8b[5]~I .output_async_reset = "none";
defparam \initpc8b[5]~I .output_power_up = "low";
defparam \initpc8b[5]~I .output_register_mode = "none";
defparam \initpc8b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N21
cycloneii_lcell_ff \pc|outp[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[5]~14_combout ),
	.sdata(\initpc8b~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [5]));

// Location: LCCOMB_X56_Y1_N22
cycloneii_lcell_comb \pc|outp[6]~16 (
// Equation(s):
// \pc|outp[6]~16_combout  = (\pc|outp [6] & (\pc|outp[5]~15  $ (GND))) # (!\pc|outp [6] & (!\pc|outp[5]~15  & VCC))
// \pc|outp[6]~17  = CARRY((\pc|outp [6] & !\pc|outp[5]~15 ))

	.dataa(vcc),
	.datab(\pc|outp [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[5]~15 ),
	.combout(\pc|outp[6]~16_combout ),
	.cout(\pc|outp[6]~17 ));
// synopsys translate_off
defparam \pc|outp[6]~16 .lut_mask = 16'hC30C;
defparam \pc|outp[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[6]));
// synopsys translate_off
defparam \initpc8b[6]~I .input_async_reset = "none";
defparam \initpc8b[6]~I .input_power_up = "low";
defparam \initpc8b[6]~I .input_register_mode = "none";
defparam \initpc8b[6]~I .input_sync_reset = "none";
defparam \initpc8b[6]~I .oe_async_reset = "none";
defparam \initpc8b[6]~I .oe_power_up = "low";
defparam \initpc8b[6]~I .oe_register_mode = "none";
defparam \initpc8b[6]~I .oe_sync_reset = "none";
defparam \initpc8b[6]~I .operation_mode = "input";
defparam \initpc8b[6]~I .output_async_reset = "none";
defparam \initpc8b[6]~I .output_power_up = "low";
defparam \initpc8b[6]~I .output_register_mode = "none";
defparam \initpc8b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N23
cycloneii_lcell_ff \pc|outp[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[6]~16_combout ),
	.sdata(\initpc8b~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [6]));

// Location: LCCOMB_X56_Y1_N24
cycloneii_lcell_comb \pc|outp[7]~18 (
// Equation(s):
// \pc|outp[7]~18_combout  = (\pc|outp [7] & (!\pc|outp[6]~17 )) # (!\pc|outp [7] & ((\pc|outp[6]~17 ) # (GND)))
// \pc|outp[7]~19  = CARRY((!\pc|outp[6]~17 ) # (!\pc|outp [7]))

	.dataa(\pc|outp [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[6]~17 ),
	.combout(\pc|outp[7]~18_combout ),
	.cout(\pc|outp[7]~19 ));
// synopsys translate_off
defparam \pc|outp[7]~18 .lut_mask = 16'h5A5F;
defparam \pc|outp[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\initpc8b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[7]));
// synopsys translate_off
defparam \initpc8b[7]~I .input_async_reset = "none";
defparam \initpc8b[7]~I .input_power_up = "low";
defparam \initpc8b[7]~I .input_register_mode = "none";
defparam \initpc8b[7]~I .input_sync_reset = "none";
defparam \initpc8b[7]~I .oe_async_reset = "none";
defparam \initpc8b[7]~I .oe_power_up = "low";
defparam \initpc8b[7]~I .oe_register_mode = "none";
defparam \initpc8b[7]~I .oe_sync_reset = "none";
defparam \initpc8b[7]~I .operation_mode = "input";
defparam \initpc8b[7]~I .output_async_reset = "none";
defparam \initpc8b[7]~I .output_power_up = "low";
defparam \initpc8b[7]~I .output_register_mode = "none";
defparam \initpc8b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y1_N25
cycloneii_lcell_ff \pc|outp[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[7]~18_combout ),
	.sdata(\initpc8b~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [7]));

// Location: LCCOMB_X56_Y1_N26
cycloneii_lcell_comb \pc|outp[8]~20 (
// Equation(s):
// \pc|outp[8]~20_combout  = (\pc|outp [8] & (\pc|outp[7]~19  $ (GND))) # (!\pc|outp [8] & (!\pc|outp[7]~19  & VCC))
// \pc|outp[8]~21  = CARRY((\pc|outp [8] & !\pc|outp[7]~19 ))

	.dataa(vcc),
	.datab(\pc|outp [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc|outp[7]~19 ),
	.combout(\pc|outp[8]~20_combout ),
	.cout(\pc|outp[8]~21 ));
// synopsys translate_off
defparam \pc|outp[8]~20 .lut_mask = 16'hC30C;
defparam \pc|outp[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y1_N27
cycloneii_lcell_ff \pc|outp[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[8]~20_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [8]));

// Location: LCCOMB_X56_Y1_N28
cycloneii_lcell_comb \pc|outp[9]~22 (
// Equation(s):
// \pc|outp[9]~22_combout  = \pc|outp[8]~21  $ (\pc|outp [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|outp [9]),
	.cin(\pc|outp[8]~21 ),
	.combout(\pc|outp[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|outp[9]~22 .lut_mask = 16'h0FF0;
defparam \pc|outp[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y1_N29
cycloneii_lcell_ff \pc|outp[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\pc|outp[9]~22_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\m1~combout ),
	.ena(\wPC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|outp [9]));

// Location: M4K_X55_Y1
cycloneii_ram_block \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc|outp [9],\pc|outp [8],\pc|outp [7],\pc|outp [6],\pc|outp [5],\pc|outp [4],\pc|outp [3],\pc|outp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ramMIPS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mifMIPS.mif";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ALTSYNCRAM";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E60A9902462089802040040000CC00220004400002000;
// synopsys translate_on

// Location: M4K_X55_Y2
cycloneii_ram_block \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\pc|outp [9],\pc|outp [8],\pc|outp [7],\pc|outp [6],\pc|outp [5],\pc|outp [4],\pc|outp [3],\pc|outp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ramMIPS|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .init_file = "mifMIPS.mif";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ALTSYNCRAM";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 14;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 14;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ramMIPS|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012806301480528D0E3438D0A3428D08802;
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneii_lcell_comb \d7seg1|Mux5~0 (
// Equation(s):
// \d7seg1|Mux5~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [30]) # (\ramMIPS|altsyncram_component|auto_generated|q_a [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [30]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\d7seg1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg1|Mux5~0 .lut_mask = 16'hFFF0;
defparam \d7seg1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N2
cycloneii_lcell_comb \d7seg1|Mux2~0 (
// Equation(s):
// \d7seg1|Mux2~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [30] & !\ramMIPS|altsyncram_component|auto_generated|q_a [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [30]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\d7seg1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg1|Mux2~0 .lut_mask = 16'h00F0;
defparam \d7seg1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneii_lcell_comb \d7seg1|Mux2~1 (
// Equation(s):
// \d7seg1|Mux2~1_combout  = (!\ramMIPS|altsyncram_component|auto_generated|q_a [30] & \ramMIPS|altsyncram_component|auto_generated|q_a [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [30]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\d7seg1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg1|Mux2~1 .lut_mask = 16'h0F00;
defparam \d7seg1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N16
cycloneii_lcell_comb \d7seg2|Mux6~0 (
// Equation(s):
// \d7seg2|Mux6~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [26] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [29]) # (\ramMIPS|altsyncram_component|auto_generated|q_a [28] $ (\ramMIPS|altsyncram_component|auto_generated|q_a 
// [27])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [26] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [27]) # (\ramMIPS|altsyncram_component|auto_generated|q_a [28] $ (\ramMIPS|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux6~0 .lut_mask = 16'hF6DE;
defparam \d7seg2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N2
cycloneii_lcell_comb \d7seg2|Mux5~0 (
// Equation(s):
// \d7seg2|Mux5~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [26] & (\ramMIPS|altsyncram_component|auto_generated|q_a [29] $ (((\ramMIPS|altsyncram_component|auto_generated|q_a [27]) # (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [28]))))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [26] & (!\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (\ramMIPS|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux5~0 .lut_mask = 16'h2D44;
defparam \d7seg2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N20
cycloneii_lcell_comb \d7seg2|Mux4~0 (
// Equation(s):
// \d7seg2|Mux4~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [27] & (((!\ramMIPS|altsyncram_component|auto_generated|q_a [29] & \ramMIPS|altsyncram_component|auto_generated|q_a [26])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [27] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (!\ramMIPS|altsyncram_component|auto_generated|q_a [29])) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [28] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [26])))))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux4~0 .lut_mask = 16'h1F02;
defparam \d7seg2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N18
cycloneii_lcell_comb \d7seg2|Mux3~0 (
// Equation(s):
// \d7seg2|Mux3~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [27] & (\ramMIPS|altsyncram_component|auto_generated|q_a [28] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [26])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [27] & (!\ramMIPS|altsyncram_component|auto_generated|q_a [29] & (\ramMIPS|altsyncram_component|auto_generated|q_a [28] $ (\ramMIPS|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux3~0 .lut_mask = 16'h8902;
defparam \d7seg2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N28
cycloneii_lcell_comb \d7seg2|Mux2~0 (
// Equation(s):
// \d7seg2|Mux2~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (\ramMIPS|altsyncram_component|auto_generated|q_a [29] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [27]) # (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [26])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (\ramMIPS|altsyncram_component|auto_generated|q_a [27] & (!\ramMIPS|altsyncram_component|auto_generated|q_a [29] & !\ramMIPS|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux2~0 .lut_mask = 16'h80A4;
defparam \d7seg2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N10
cycloneii_lcell_comb \d7seg2|Mux1~0 (
// Equation(s):
// \d7seg2|Mux1~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [27] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [26] & ((\ramMIPS|altsyncram_component|auto_generated|q_a [29]))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [26] & (\ramMIPS|altsyncram_component|auto_generated|q_a [28])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [27] & (\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (\ramMIPS|altsyncram_component|auto_generated|q_a [29] $ 
// (\ramMIPS|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux1~0 .lut_mask = 16'hC2A8;
defparam \d7seg2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y1_N12
cycloneii_lcell_comb \d7seg2|Mux0~0 (
// Equation(s):
// \d7seg2|Mux0~0_combout  = (\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (!\ramMIPS|altsyncram_component|auto_generated|q_a [27] & (\ramMIPS|altsyncram_component|auto_generated|q_a [29] $ (!\ramMIPS|altsyncram_component|auto_generated|q_a 
// [26])))) # (!\ramMIPS|altsyncram_component|auto_generated|q_a [28] & (\ramMIPS|altsyncram_component|auto_generated|q_a [26] & (\ramMIPS|altsyncram_component|auto_generated|q_a [27] $ (!\ramMIPS|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.datab(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.datac(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\d7seg2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7seg2|Mux0~0 .lut_mask = 16'h6102;
defparam \d7seg2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[0]));
// synopsys translate_off
defparam \initpc8b[0]~I .input_async_reset = "none";
defparam \initpc8b[0]~I .input_power_up = "low";
defparam \initpc8b[0]~I .input_register_mode = "none";
defparam \initpc8b[0]~I .input_sync_reset = "none";
defparam \initpc8b[0]~I .oe_async_reset = "none";
defparam \initpc8b[0]~I .oe_power_up = "low";
defparam \initpc8b[0]~I .oe_register_mode = "none";
defparam \initpc8b[0]~I .oe_sync_reset = "none";
defparam \initpc8b[0]~I .operation_mode = "input";
defparam \initpc8b[0]~I .output_async_reset = "none";
defparam \initpc8b[0]~I .output_power_up = "low";
defparam \initpc8b[0]~I .output_register_mode = "none";
defparam \initpc8b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \initpc8b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(initpc8b[1]));
// synopsys translate_off
defparam \initpc8b[1]~I .input_async_reset = "none";
defparam \initpc8b[1]~I .input_power_up = "low";
defparam \initpc8b[1]~I .input_register_mode = "none";
defparam \initpc8b[1]~I .input_sync_reset = "none";
defparam \initpc8b[1]~I .oe_async_reset = "none";
defparam \initpc8b[1]~I .oe_power_up = "low";
defparam \initpc8b[1]~I .oe_register_mode = "none";
defparam \initpc8b[1]~I .oe_sync_reset = "none";
defparam \initpc8b[1]~I .operation_mode = "input";
defparam \initpc8b[1]~I .output_async_reset = "none";
defparam \initpc8b[1]~I .output_power_up = "low";
defparam \initpc8b[1]~I .output_register_mode = "none";
defparam \initpc8b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[0]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[0]));
// synopsys translate_off
defparam \outputmem[0]~I .input_async_reset = "none";
defparam \outputmem[0]~I .input_power_up = "low";
defparam \outputmem[0]~I .input_register_mode = "none";
defparam \outputmem[0]~I .input_sync_reset = "none";
defparam \outputmem[0]~I .oe_async_reset = "none";
defparam \outputmem[0]~I .oe_power_up = "low";
defparam \outputmem[0]~I .oe_register_mode = "none";
defparam \outputmem[0]~I .oe_sync_reset = "none";
defparam \outputmem[0]~I .operation_mode = "output";
defparam \outputmem[0]~I .output_async_reset = "none";
defparam \outputmem[0]~I .output_power_up = "low";
defparam \outputmem[0]~I .output_register_mode = "none";
defparam \outputmem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[1]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[1]));
// synopsys translate_off
defparam \outputmem[1]~I .input_async_reset = "none";
defparam \outputmem[1]~I .input_power_up = "low";
defparam \outputmem[1]~I .input_register_mode = "none";
defparam \outputmem[1]~I .input_sync_reset = "none";
defparam \outputmem[1]~I .oe_async_reset = "none";
defparam \outputmem[1]~I .oe_power_up = "low";
defparam \outputmem[1]~I .oe_register_mode = "none";
defparam \outputmem[1]~I .oe_sync_reset = "none";
defparam \outputmem[1]~I .operation_mode = "output";
defparam \outputmem[1]~I .output_async_reset = "none";
defparam \outputmem[1]~I .output_power_up = "low";
defparam \outputmem[1]~I .output_register_mode = "none";
defparam \outputmem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[2]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[2]));
// synopsys translate_off
defparam \outputmem[2]~I .input_async_reset = "none";
defparam \outputmem[2]~I .input_power_up = "low";
defparam \outputmem[2]~I .input_register_mode = "none";
defparam \outputmem[2]~I .input_sync_reset = "none";
defparam \outputmem[2]~I .oe_async_reset = "none";
defparam \outputmem[2]~I .oe_power_up = "low";
defparam \outputmem[2]~I .oe_register_mode = "none";
defparam \outputmem[2]~I .oe_sync_reset = "none";
defparam \outputmem[2]~I .operation_mode = "output";
defparam \outputmem[2]~I .output_async_reset = "none";
defparam \outputmem[2]~I .output_power_up = "low";
defparam \outputmem[2]~I .output_register_mode = "none";
defparam \outputmem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[3]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[3]));
// synopsys translate_off
defparam \outputmem[3]~I .input_async_reset = "none";
defparam \outputmem[3]~I .input_power_up = "low";
defparam \outputmem[3]~I .input_register_mode = "none";
defparam \outputmem[3]~I .input_sync_reset = "none";
defparam \outputmem[3]~I .oe_async_reset = "none";
defparam \outputmem[3]~I .oe_power_up = "low";
defparam \outputmem[3]~I .oe_register_mode = "none";
defparam \outputmem[3]~I .oe_sync_reset = "none";
defparam \outputmem[3]~I .operation_mode = "output";
defparam \outputmem[3]~I .output_async_reset = "none";
defparam \outputmem[3]~I .output_power_up = "low";
defparam \outputmem[3]~I .output_register_mode = "none";
defparam \outputmem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[4]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[4]));
// synopsys translate_off
defparam \outputmem[4]~I .input_async_reset = "none";
defparam \outputmem[4]~I .input_power_up = "low";
defparam \outputmem[4]~I .input_register_mode = "none";
defparam \outputmem[4]~I .input_sync_reset = "none";
defparam \outputmem[4]~I .oe_async_reset = "none";
defparam \outputmem[4]~I .oe_power_up = "low";
defparam \outputmem[4]~I .oe_register_mode = "none";
defparam \outputmem[4]~I .oe_sync_reset = "none";
defparam \outputmem[4]~I .operation_mode = "output";
defparam \outputmem[4]~I .output_async_reset = "none";
defparam \outputmem[4]~I .output_power_up = "low";
defparam \outputmem[4]~I .output_register_mode = "none";
defparam \outputmem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[5]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[5]));
// synopsys translate_off
defparam \outputmem[5]~I .input_async_reset = "none";
defparam \outputmem[5]~I .input_power_up = "low";
defparam \outputmem[5]~I .input_register_mode = "none";
defparam \outputmem[5]~I .input_sync_reset = "none";
defparam \outputmem[5]~I .oe_async_reset = "none";
defparam \outputmem[5]~I .oe_power_up = "low";
defparam \outputmem[5]~I .oe_register_mode = "none";
defparam \outputmem[5]~I .oe_sync_reset = "none";
defparam \outputmem[5]~I .operation_mode = "output";
defparam \outputmem[5]~I .output_async_reset = "none";
defparam \outputmem[5]~I .output_power_up = "low";
defparam \outputmem[5]~I .output_register_mode = "none";
defparam \outputmem[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[6]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[6]));
// synopsys translate_off
defparam \outputmem[6]~I .input_async_reset = "none";
defparam \outputmem[6]~I .input_power_up = "low";
defparam \outputmem[6]~I .input_register_mode = "none";
defparam \outputmem[6]~I .input_sync_reset = "none";
defparam \outputmem[6]~I .oe_async_reset = "none";
defparam \outputmem[6]~I .oe_power_up = "low";
defparam \outputmem[6]~I .oe_register_mode = "none";
defparam \outputmem[6]~I .oe_sync_reset = "none";
defparam \outputmem[6]~I .operation_mode = "output";
defparam \outputmem[6]~I .output_async_reset = "none";
defparam \outputmem[6]~I .output_power_up = "low";
defparam \outputmem[6]~I .output_register_mode = "none";
defparam \outputmem[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[7]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[7]));
// synopsys translate_off
defparam \outputmem[7]~I .input_async_reset = "none";
defparam \outputmem[7]~I .input_power_up = "low";
defparam \outputmem[7]~I .input_register_mode = "none";
defparam \outputmem[7]~I .input_sync_reset = "none";
defparam \outputmem[7]~I .oe_async_reset = "none";
defparam \outputmem[7]~I .oe_power_up = "low";
defparam \outputmem[7]~I .oe_register_mode = "none";
defparam \outputmem[7]~I .oe_sync_reset = "none";
defparam \outputmem[7]~I .operation_mode = "output";
defparam \outputmem[7]~I .output_async_reset = "none";
defparam \outputmem[7]~I .output_power_up = "low";
defparam \outputmem[7]~I .output_register_mode = "none";
defparam \outputmem[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[8]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[8]));
// synopsys translate_off
defparam \outputmem[8]~I .input_async_reset = "none";
defparam \outputmem[8]~I .input_power_up = "low";
defparam \outputmem[8]~I .input_register_mode = "none";
defparam \outputmem[8]~I .input_sync_reset = "none";
defparam \outputmem[8]~I .oe_async_reset = "none";
defparam \outputmem[8]~I .oe_power_up = "low";
defparam \outputmem[8]~I .oe_register_mode = "none";
defparam \outputmem[8]~I .oe_sync_reset = "none";
defparam \outputmem[8]~I .operation_mode = "output";
defparam \outputmem[8]~I .output_async_reset = "none";
defparam \outputmem[8]~I .output_power_up = "low";
defparam \outputmem[8]~I .output_register_mode = "none";
defparam \outputmem[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[9]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[9]));
// synopsys translate_off
defparam \outputmem[9]~I .input_async_reset = "none";
defparam \outputmem[9]~I .input_power_up = "low";
defparam \outputmem[9]~I .input_register_mode = "none";
defparam \outputmem[9]~I .input_sync_reset = "none";
defparam \outputmem[9]~I .oe_async_reset = "none";
defparam \outputmem[9]~I .oe_power_up = "low";
defparam \outputmem[9]~I .oe_register_mode = "none";
defparam \outputmem[9]~I .oe_sync_reset = "none";
defparam \outputmem[9]~I .operation_mode = "output";
defparam \outputmem[9]~I .output_async_reset = "none";
defparam \outputmem[9]~I .output_power_up = "low";
defparam \outputmem[9]~I .output_register_mode = "none";
defparam \outputmem[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[10]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[10]));
// synopsys translate_off
defparam \outputmem[10]~I .input_async_reset = "none";
defparam \outputmem[10]~I .input_power_up = "low";
defparam \outputmem[10]~I .input_register_mode = "none";
defparam \outputmem[10]~I .input_sync_reset = "none";
defparam \outputmem[10]~I .oe_async_reset = "none";
defparam \outputmem[10]~I .oe_power_up = "low";
defparam \outputmem[10]~I .oe_register_mode = "none";
defparam \outputmem[10]~I .oe_sync_reset = "none";
defparam \outputmem[10]~I .operation_mode = "output";
defparam \outputmem[10]~I .output_async_reset = "none";
defparam \outputmem[10]~I .output_power_up = "low";
defparam \outputmem[10]~I .output_register_mode = "none";
defparam \outputmem[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[11]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[11]));
// synopsys translate_off
defparam \outputmem[11]~I .input_async_reset = "none";
defparam \outputmem[11]~I .input_power_up = "low";
defparam \outputmem[11]~I .input_register_mode = "none";
defparam \outputmem[11]~I .input_sync_reset = "none";
defparam \outputmem[11]~I .oe_async_reset = "none";
defparam \outputmem[11]~I .oe_power_up = "low";
defparam \outputmem[11]~I .oe_register_mode = "none";
defparam \outputmem[11]~I .oe_sync_reset = "none";
defparam \outputmem[11]~I .operation_mode = "output";
defparam \outputmem[11]~I .output_async_reset = "none";
defparam \outputmem[11]~I .output_power_up = "low";
defparam \outputmem[11]~I .output_register_mode = "none";
defparam \outputmem[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[12]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[12]));
// synopsys translate_off
defparam \outputmem[12]~I .input_async_reset = "none";
defparam \outputmem[12]~I .input_power_up = "low";
defparam \outputmem[12]~I .input_register_mode = "none";
defparam \outputmem[12]~I .input_sync_reset = "none";
defparam \outputmem[12]~I .oe_async_reset = "none";
defparam \outputmem[12]~I .oe_power_up = "low";
defparam \outputmem[12]~I .oe_register_mode = "none";
defparam \outputmem[12]~I .oe_sync_reset = "none";
defparam \outputmem[12]~I .operation_mode = "output";
defparam \outputmem[12]~I .output_async_reset = "none";
defparam \outputmem[12]~I .output_power_up = "low";
defparam \outputmem[12]~I .output_register_mode = "none";
defparam \outputmem[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[13]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[13]));
// synopsys translate_off
defparam \outputmem[13]~I .input_async_reset = "none";
defparam \outputmem[13]~I .input_power_up = "low";
defparam \outputmem[13]~I .input_register_mode = "none";
defparam \outputmem[13]~I .input_sync_reset = "none";
defparam \outputmem[13]~I .oe_async_reset = "none";
defparam \outputmem[13]~I .oe_power_up = "low";
defparam \outputmem[13]~I .oe_register_mode = "none";
defparam \outputmem[13]~I .oe_sync_reset = "none";
defparam \outputmem[13]~I .operation_mode = "output";
defparam \outputmem[13]~I .output_async_reset = "none";
defparam \outputmem[13]~I .output_power_up = "low";
defparam \outputmem[13]~I .output_register_mode = "none";
defparam \outputmem[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[14]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[14]));
// synopsys translate_off
defparam \outputmem[14]~I .input_async_reset = "none";
defparam \outputmem[14]~I .input_power_up = "low";
defparam \outputmem[14]~I .input_register_mode = "none";
defparam \outputmem[14]~I .input_sync_reset = "none";
defparam \outputmem[14]~I .oe_async_reset = "none";
defparam \outputmem[14]~I .oe_power_up = "low";
defparam \outputmem[14]~I .oe_register_mode = "none";
defparam \outputmem[14]~I .oe_sync_reset = "none";
defparam \outputmem[14]~I .operation_mode = "output";
defparam \outputmem[14]~I .output_async_reset = "none";
defparam \outputmem[14]~I .output_power_up = "low";
defparam \outputmem[14]~I .output_register_mode = "none";
defparam \outputmem[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[15]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[15]));
// synopsys translate_off
defparam \outputmem[15]~I .input_async_reset = "none";
defparam \outputmem[15]~I .input_power_up = "low";
defparam \outputmem[15]~I .input_register_mode = "none";
defparam \outputmem[15]~I .input_sync_reset = "none";
defparam \outputmem[15]~I .oe_async_reset = "none";
defparam \outputmem[15]~I .oe_power_up = "low";
defparam \outputmem[15]~I .oe_register_mode = "none";
defparam \outputmem[15]~I .oe_sync_reset = "none";
defparam \outputmem[15]~I .operation_mode = "output";
defparam \outputmem[15]~I .output_async_reset = "none";
defparam \outputmem[15]~I .output_power_up = "low";
defparam \outputmem[15]~I .output_register_mode = "none";
defparam \outputmem[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[16]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[16]));
// synopsys translate_off
defparam \outputmem[16]~I .input_async_reset = "none";
defparam \outputmem[16]~I .input_power_up = "low";
defparam \outputmem[16]~I .input_register_mode = "none";
defparam \outputmem[16]~I .input_sync_reset = "none";
defparam \outputmem[16]~I .oe_async_reset = "none";
defparam \outputmem[16]~I .oe_power_up = "low";
defparam \outputmem[16]~I .oe_register_mode = "none";
defparam \outputmem[16]~I .oe_sync_reset = "none";
defparam \outputmem[16]~I .operation_mode = "output";
defparam \outputmem[16]~I .output_async_reset = "none";
defparam \outputmem[16]~I .output_power_up = "low";
defparam \outputmem[16]~I .output_register_mode = "none";
defparam \outputmem[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[17]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[17]));
// synopsys translate_off
defparam \outputmem[17]~I .input_async_reset = "none";
defparam \outputmem[17]~I .input_power_up = "low";
defparam \outputmem[17]~I .input_register_mode = "none";
defparam \outputmem[17]~I .input_sync_reset = "none";
defparam \outputmem[17]~I .oe_async_reset = "none";
defparam \outputmem[17]~I .oe_power_up = "low";
defparam \outputmem[17]~I .oe_register_mode = "none";
defparam \outputmem[17]~I .oe_sync_reset = "none";
defparam \outputmem[17]~I .operation_mode = "output";
defparam \outputmem[17]~I .output_async_reset = "none";
defparam \outputmem[17]~I .output_power_up = "low";
defparam \outputmem[17]~I .output_register_mode = "none";
defparam \outputmem[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[18]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[18]));
// synopsys translate_off
defparam \outputmem[18]~I .input_async_reset = "none";
defparam \outputmem[18]~I .input_power_up = "low";
defparam \outputmem[18]~I .input_register_mode = "none";
defparam \outputmem[18]~I .input_sync_reset = "none";
defparam \outputmem[18]~I .oe_async_reset = "none";
defparam \outputmem[18]~I .oe_power_up = "low";
defparam \outputmem[18]~I .oe_register_mode = "none";
defparam \outputmem[18]~I .oe_sync_reset = "none";
defparam \outputmem[18]~I .operation_mode = "output";
defparam \outputmem[18]~I .output_async_reset = "none";
defparam \outputmem[18]~I .output_power_up = "low";
defparam \outputmem[18]~I .output_register_mode = "none";
defparam \outputmem[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[19]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[19]));
// synopsys translate_off
defparam \outputmem[19]~I .input_async_reset = "none";
defparam \outputmem[19]~I .input_power_up = "low";
defparam \outputmem[19]~I .input_register_mode = "none";
defparam \outputmem[19]~I .input_sync_reset = "none";
defparam \outputmem[19]~I .oe_async_reset = "none";
defparam \outputmem[19]~I .oe_power_up = "low";
defparam \outputmem[19]~I .oe_register_mode = "none";
defparam \outputmem[19]~I .oe_sync_reset = "none";
defparam \outputmem[19]~I .operation_mode = "output";
defparam \outputmem[19]~I .output_async_reset = "none";
defparam \outputmem[19]~I .output_power_up = "low";
defparam \outputmem[19]~I .output_register_mode = "none";
defparam \outputmem[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[20]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[20]));
// synopsys translate_off
defparam \outputmem[20]~I .input_async_reset = "none";
defparam \outputmem[20]~I .input_power_up = "low";
defparam \outputmem[20]~I .input_register_mode = "none";
defparam \outputmem[20]~I .input_sync_reset = "none";
defparam \outputmem[20]~I .oe_async_reset = "none";
defparam \outputmem[20]~I .oe_power_up = "low";
defparam \outputmem[20]~I .oe_register_mode = "none";
defparam \outputmem[20]~I .oe_sync_reset = "none";
defparam \outputmem[20]~I .operation_mode = "output";
defparam \outputmem[20]~I .output_async_reset = "none";
defparam \outputmem[20]~I .output_power_up = "low";
defparam \outputmem[20]~I .output_register_mode = "none";
defparam \outputmem[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[21]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[21]));
// synopsys translate_off
defparam \outputmem[21]~I .input_async_reset = "none";
defparam \outputmem[21]~I .input_power_up = "low";
defparam \outputmem[21]~I .input_register_mode = "none";
defparam \outputmem[21]~I .input_sync_reset = "none";
defparam \outputmem[21]~I .oe_async_reset = "none";
defparam \outputmem[21]~I .oe_power_up = "low";
defparam \outputmem[21]~I .oe_register_mode = "none";
defparam \outputmem[21]~I .oe_sync_reset = "none";
defparam \outputmem[21]~I .operation_mode = "output";
defparam \outputmem[21]~I .output_async_reset = "none";
defparam \outputmem[21]~I .output_power_up = "low";
defparam \outputmem[21]~I .output_register_mode = "none";
defparam \outputmem[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[22]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[22]));
// synopsys translate_off
defparam \outputmem[22]~I .input_async_reset = "none";
defparam \outputmem[22]~I .input_power_up = "low";
defparam \outputmem[22]~I .input_register_mode = "none";
defparam \outputmem[22]~I .input_sync_reset = "none";
defparam \outputmem[22]~I .oe_async_reset = "none";
defparam \outputmem[22]~I .oe_power_up = "low";
defparam \outputmem[22]~I .oe_register_mode = "none";
defparam \outputmem[22]~I .oe_sync_reset = "none";
defparam \outputmem[22]~I .operation_mode = "output";
defparam \outputmem[22]~I .output_async_reset = "none";
defparam \outputmem[22]~I .output_power_up = "low";
defparam \outputmem[22]~I .output_register_mode = "none";
defparam \outputmem[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[23]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[23]));
// synopsys translate_off
defparam \outputmem[23]~I .input_async_reset = "none";
defparam \outputmem[23]~I .input_power_up = "low";
defparam \outputmem[23]~I .input_register_mode = "none";
defparam \outputmem[23]~I .input_sync_reset = "none";
defparam \outputmem[23]~I .oe_async_reset = "none";
defparam \outputmem[23]~I .oe_power_up = "low";
defparam \outputmem[23]~I .oe_register_mode = "none";
defparam \outputmem[23]~I .oe_sync_reset = "none";
defparam \outputmem[23]~I .operation_mode = "output";
defparam \outputmem[23]~I .output_async_reset = "none";
defparam \outputmem[23]~I .output_power_up = "low";
defparam \outputmem[23]~I .output_register_mode = "none";
defparam \outputmem[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[24]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[24]));
// synopsys translate_off
defparam \outputmem[24]~I .input_async_reset = "none";
defparam \outputmem[24]~I .input_power_up = "low";
defparam \outputmem[24]~I .input_register_mode = "none";
defparam \outputmem[24]~I .input_sync_reset = "none";
defparam \outputmem[24]~I .oe_async_reset = "none";
defparam \outputmem[24]~I .oe_power_up = "low";
defparam \outputmem[24]~I .oe_register_mode = "none";
defparam \outputmem[24]~I .oe_sync_reset = "none";
defparam \outputmem[24]~I .operation_mode = "output";
defparam \outputmem[24]~I .output_async_reset = "none";
defparam \outputmem[24]~I .output_power_up = "low";
defparam \outputmem[24]~I .output_register_mode = "none";
defparam \outputmem[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[25]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[25]));
// synopsys translate_off
defparam \outputmem[25]~I .input_async_reset = "none";
defparam \outputmem[25]~I .input_power_up = "low";
defparam \outputmem[25]~I .input_register_mode = "none";
defparam \outputmem[25]~I .input_sync_reset = "none";
defparam \outputmem[25]~I .oe_async_reset = "none";
defparam \outputmem[25]~I .oe_power_up = "low";
defparam \outputmem[25]~I .oe_register_mode = "none";
defparam \outputmem[25]~I .oe_sync_reset = "none";
defparam \outputmem[25]~I .operation_mode = "output";
defparam \outputmem[25]~I .output_async_reset = "none";
defparam \outputmem[25]~I .output_power_up = "low";
defparam \outputmem[25]~I .output_register_mode = "none";
defparam \outputmem[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[26]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[26]));
// synopsys translate_off
defparam \outputmem[26]~I .input_async_reset = "none";
defparam \outputmem[26]~I .input_power_up = "low";
defparam \outputmem[26]~I .input_register_mode = "none";
defparam \outputmem[26]~I .input_sync_reset = "none";
defparam \outputmem[26]~I .oe_async_reset = "none";
defparam \outputmem[26]~I .oe_power_up = "low";
defparam \outputmem[26]~I .oe_register_mode = "none";
defparam \outputmem[26]~I .oe_sync_reset = "none";
defparam \outputmem[26]~I .operation_mode = "output";
defparam \outputmem[26]~I .output_async_reset = "none";
defparam \outputmem[26]~I .output_power_up = "low";
defparam \outputmem[26]~I .output_register_mode = "none";
defparam \outputmem[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[27]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[27]));
// synopsys translate_off
defparam \outputmem[27]~I .input_async_reset = "none";
defparam \outputmem[27]~I .input_power_up = "low";
defparam \outputmem[27]~I .input_register_mode = "none";
defparam \outputmem[27]~I .input_sync_reset = "none";
defparam \outputmem[27]~I .oe_async_reset = "none";
defparam \outputmem[27]~I .oe_power_up = "low";
defparam \outputmem[27]~I .oe_register_mode = "none";
defparam \outputmem[27]~I .oe_sync_reset = "none";
defparam \outputmem[27]~I .operation_mode = "output";
defparam \outputmem[27]~I .output_async_reset = "none";
defparam \outputmem[27]~I .output_power_up = "low";
defparam \outputmem[27]~I .output_register_mode = "none";
defparam \outputmem[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[28]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[28]));
// synopsys translate_off
defparam \outputmem[28]~I .input_async_reset = "none";
defparam \outputmem[28]~I .input_power_up = "low";
defparam \outputmem[28]~I .input_register_mode = "none";
defparam \outputmem[28]~I .input_sync_reset = "none";
defparam \outputmem[28]~I .oe_async_reset = "none";
defparam \outputmem[28]~I .oe_power_up = "low";
defparam \outputmem[28]~I .oe_register_mode = "none";
defparam \outputmem[28]~I .oe_sync_reset = "none";
defparam \outputmem[28]~I .operation_mode = "output";
defparam \outputmem[28]~I .output_async_reset = "none";
defparam \outputmem[28]~I .output_power_up = "low";
defparam \outputmem[28]~I .output_register_mode = "none";
defparam \outputmem[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[29]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[29]));
// synopsys translate_off
defparam \outputmem[29]~I .input_async_reset = "none";
defparam \outputmem[29]~I .input_power_up = "low";
defparam \outputmem[29]~I .input_register_mode = "none";
defparam \outputmem[29]~I .input_sync_reset = "none";
defparam \outputmem[29]~I .oe_async_reset = "none";
defparam \outputmem[29]~I .oe_power_up = "low";
defparam \outputmem[29]~I .oe_register_mode = "none";
defparam \outputmem[29]~I .oe_sync_reset = "none";
defparam \outputmem[29]~I .operation_mode = "output";
defparam \outputmem[29]~I .output_async_reset = "none";
defparam \outputmem[29]~I .output_power_up = "low";
defparam \outputmem[29]~I .output_register_mode = "none";
defparam \outputmem[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[30]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[30]));
// synopsys translate_off
defparam \outputmem[30]~I .input_async_reset = "none";
defparam \outputmem[30]~I .input_power_up = "low";
defparam \outputmem[30]~I .input_register_mode = "none";
defparam \outputmem[30]~I .input_sync_reset = "none";
defparam \outputmem[30]~I .oe_async_reset = "none";
defparam \outputmem[30]~I .oe_power_up = "low";
defparam \outputmem[30]~I .oe_register_mode = "none";
defparam \outputmem[30]~I .oe_sync_reset = "none";
defparam \outputmem[30]~I .operation_mode = "output";
defparam \outputmem[30]~I .output_async_reset = "none";
defparam \outputmem[30]~I .output_power_up = "low";
defparam \outputmem[30]~I .output_register_mode = "none";
defparam \outputmem[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputmem[31]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputmem[31]));
// synopsys translate_off
defparam \outputmem[31]~I .input_async_reset = "none";
defparam \outputmem[31]~I .input_power_up = "low";
defparam \outputmem[31]~I .input_register_mode = "none";
defparam \outputmem[31]~I .input_sync_reset = "none";
defparam \outputmem[31]~I .oe_async_reset = "none";
defparam \outputmem[31]~I .oe_power_up = "low";
defparam \outputmem[31]~I .oe_register_mode = "none";
defparam \outputmem[31]~I .oe_sync_reset = "none";
defparam \outputmem[31]~I .operation_mode = "output";
defparam \outputmem[31]~I .output_async_reset = "none";
defparam \outputmem[31]~I .output_power_up = "low";
defparam \outputmem[31]~I .output_register_mode = "none";
defparam \outputmem[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[0]~I (
	.datain(!\ramMIPS|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[0]));
// synopsys translate_off
defparam \outbcd1[0]~I .input_async_reset = "none";
defparam \outbcd1[0]~I .input_power_up = "low";
defparam \outbcd1[0]~I .input_register_mode = "none";
defparam \outbcd1[0]~I .input_sync_reset = "none";
defparam \outbcd1[0]~I .oe_async_reset = "none";
defparam \outbcd1[0]~I .oe_power_up = "low";
defparam \outbcd1[0]~I .oe_register_mode = "none";
defparam \outbcd1[0]~I .oe_sync_reset = "none";
defparam \outbcd1[0]~I .operation_mode = "output";
defparam \outbcd1[0]~I .output_async_reset = "none";
defparam \outbcd1[0]~I .output_power_up = "low";
defparam \outbcd1[0]~I .output_register_mode = "none";
defparam \outbcd1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[1]~I (
	.datain(\d7seg1|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[1]));
// synopsys translate_off
defparam \outbcd1[1]~I .input_async_reset = "none";
defparam \outbcd1[1]~I .input_power_up = "low";
defparam \outbcd1[1]~I .input_register_mode = "none";
defparam \outbcd1[1]~I .input_sync_reset = "none";
defparam \outbcd1[1]~I .oe_async_reset = "none";
defparam \outbcd1[1]~I .oe_power_up = "low";
defparam \outbcd1[1]~I .oe_register_mode = "none";
defparam \outbcd1[1]~I .oe_sync_reset = "none";
defparam \outbcd1[1]~I .operation_mode = "output";
defparam \outbcd1[1]~I .output_async_reset = "none";
defparam \outbcd1[1]~I .output_power_up = "low";
defparam \outbcd1[1]~I .output_register_mode = "none";
defparam \outbcd1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[2]~I (
	.datain(\ramMIPS|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[2]));
// synopsys translate_off
defparam \outbcd1[2]~I .input_async_reset = "none";
defparam \outbcd1[2]~I .input_power_up = "low";
defparam \outbcd1[2]~I .input_register_mode = "none";
defparam \outbcd1[2]~I .input_sync_reset = "none";
defparam \outbcd1[2]~I .oe_async_reset = "none";
defparam \outbcd1[2]~I .oe_power_up = "low";
defparam \outbcd1[2]~I .oe_register_mode = "none";
defparam \outbcd1[2]~I .oe_sync_reset = "none";
defparam \outbcd1[2]~I .operation_mode = "output";
defparam \outbcd1[2]~I .output_async_reset = "none";
defparam \outbcd1[2]~I .output_power_up = "low";
defparam \outbcd1[2]~I .output_register_mode = "none";
defparam \outbcd1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[3]~I (
	.datain(\d7seg1|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[3]));
// synopsys translate_off
defparam \outbcd1[3]~I .input_async_reset = "none";
defparam \outbcd1[3]~I .input_power_up = "low";
defparam \outbcd1[3]~I .input_register_mode = "none";
defparam \outbcd1[3]~I .input_sync_reset = "none";
defparam \outbcd1[3]~I .oe_async_reset = "none";
defparam \outbcd1[3]~I .oe_power_up = "low";
defparam \outbcd1[3]~I .oe_register_mode = "none";
defparam \outbcd1[3]~I .oe_sync_reset = "none";
defparam \outbcd1[3]~I .operation_mode = "output";
defparam \outbcd1[3]~I .output_async_reset = "none";
defparam \outbcd1[3]~I .output_power_up = "low";
defparam \outbcd1[3]~I .output_register_mode = "none";
defparam \outbcd1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[4]~I (
	.datain(\d7seg1|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[4]));
// synopsys translate_off
defparam \outbcd1[4]~I .input_async_reset = "none";
defparam \outbcd1[4]~I .input_power_up = "low";
defparam \outbcd1[4]~I .input_register_mode = "none";
defparam \outbcd1[4]~I .input_sync_reset = "none";
defparam \outbcd1[4]~I .oe_async_reset = "none";
defparam \outbcd1[4]~I .oe_power_up = "low";
defparam \outbcd1[4]~I .oe_register_mode = "none";
defparam \outbcd1[4]~I .oe_sync_reset = "none";
defparam \outbcd1[4]~I .operation_mode = "output";
defparam \outbcd1[4]~I .output_async_reset = "none";
defparam \outbcd1[4]~I .output_power_up = "low";
defparam \outbcd1[4]~I .output_register_mode = "none";
defparam \outbcd1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[5]));
// synopsys translate_off
defparam \outbcd1[5]~I .input_async_reset = "none";
defparam \outbcd1[5]~I .input_power_up = "low";
defparam \outbcd1[5]~I .input_register_mode = "none";
defparam \outbcd1[5]~I .input_sync_reset = "none";
defparam \outbcd1[5]~I .oe_async_reset = "none";
defparam \outbcd1[5]~I .oe_power_up = "low";
defparam \outbcd1[5]~I .oe_register_mode = "none";
defparam \outbcd1[5]~I .oe_sync_reset = "none";
defparam \outbcd1[5]~I .operation_mode = "output";
defparam \outbcd1[5]~I .output_async_reset = "none";
defparam \outbcd1[5]~I .output_power_up = "low";
defparam \outbcd1[5]~I .output_register_mode = "none";
defparam \outbcd1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd1[6]~I (
	.datain(\d7seg1|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd1[6]));
// synopsys translate_off
defparam \outbcd1[6]~I .input_async_reset = "none";
defparam \outbcd1[6]~I .input_power_up = "low";
defparam \outbcd1[6]~I .input_register_mode = "none";
defparam \outbcd1[6]~I .input_sync_reset = "none";
defparam \outbcd1[6]~I .oe_async_reset = "none";
defparam \outbcd1[6]~I .oe_power_up = "low";
defparam \outbcd1[6]~I .oe_register_mode = "none";
defparam \outbcd1[6]~I .oe_sync_reset = "none";
defparam \outbcd1[6]~I .operation_mode = "output";
defparam \outbcd1[6]~I .output_async_reset = "none";
defparam \outbcd1[6]~I .output_power_up = "low";
defparam \outbcd1[6]~I .output_register_mode = "none";
defparam \outbcd1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[0]~I (
	.datain(!\d7seg2|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[0]));
// synopsys translate_off
defparam \outbcd2[0]~I .input_async_reset = "none";
defparam \outbcd2[0]~I .input_power_up = "low";
defparam \outbcd2[0]~I .input_register_mode = "none";
defparam \outbcd2[0]~I .input_sync_reset = "none";
defparam \outbcd2[0]~I .oe_async_reset = "none";
defparam \outbcd2[0]~I .oe_power_up = "low";
defparam \outbcd2[0]~I .oe_register_mode = "none";
defparam \outbcd2[0]~I .oe_sync_reset = "none";
defparam \outbcd2[0]~I .operation_mode = "output";
defparam \outbcd2[0]~I .output_async_reset = "none";
defparam \outbcd2[0]~I .output_power_up = "low";
defparam \outbcd2[0]~I .output_register_mode = "none";
defparam \outbcd2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[1]~I (
	.datain(\d7seg2|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[1]));
// synopsys translate_off
defparam \outbcd2[1]~I .input_async_reset = "none";
defparam \outbcd2[1]~I .input_power_up = "low";
defparam \outbcd2[1]~I .input_register_mode = "none";
defparam \outbcd2[1]~I .input_sync_reset = "none";
defparam \outbcd2[1]~I .oe_async_reset = "none";
defparam \outbcd2[1]~I .oe_power_up = "low";
defparam \outbcd2[1]~I .oe_register_mode = "none";
defparam \outbcd2[1]~I .oe_sync_reset = "none";
defparam \outbcd2[1]~I .operation_mode = "output";
defparam \outbcd2[1]~I .output_async_reset = "none";
defparam \outbcd2[1]~I .output_power_up = "low";
defparam \outbcd2[1]~I .output_register_mode = "none";
defparam \outbcd2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[2]~I (
	.datain(\d7seg2|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[2]));
// synopsys translate_off
defparam \outbcd2[2]~I .input_async_reset = "none";
defparam \outbcd2[2]~I .input_power_up = "low";
defparam \outbcd2[2]~I .input_register_mode = "none";
defparam \outbcd2[2]~I .input_sync_reset = "none";
defparam \outbcd2[2]~I .oe_async_reset = "none";
defparam \outbcd2[2]~I .oe_power_up = "low";
defparam \outbcd2[2]~I .oe_register_mode = "none";
defparam \outbcd2[2]~I .oe_sync_reset = "none";
defparam \outbcd2[2]~I .operation_mode = "output";
defparam \outbcd2[2]~I .output_async_reset = "none";
defparam \outbcd2[2]~I .output_power_up = "low";
defparam \outbcd2[2]~I .output_register_mode = "none";
defparam \outbcd2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[3]~I (
	.datain(\d7seg2|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[3]));
// synopsys translate_off
defparam \outbcd2[3]~I .input_async_reset = "none";
defparam \outbcd2[3]~I .input_power_up = "low";
defparam \outbcd2[3]~I .input_register_mode = "none";
defparam \outbcd2[3]~I .input_sync_reset = "none";
defparam \outbcd2[3]~I .oe_async_reset = "none";
defparam \outbcd2[3]~I .oe_power_up = "low";
defparam \outbcd2[3]~I .oe_register_mode = "none";
defparam \outbcd2[3]~I .oe_sync_reset = "none";
defparam \outbcd2[3]~I .operation_mode = "output";
defparam \outbcd2[3]~I .output_async_reset = "none";
defparam \outbcd2[3]~I .output_power_up = "low";
defparam \outbcd2[3]~I .output_register_mode = "none";
defparam \outbcd2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[4]~I (
	.datain(\d7seg2|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[4]));
// synopsys translate_off
defparam \outbcd2[4]~I .input_async_reset = "none";
defparam \outbcd2[4]~I .input_power_up = "low";
defparam \outbcd2[4]~I .input_register_mode = "none";
defparam \outbcd2[4]~I .input_sync_reset = "none";
defparam \outbcd2[4]~I .oe_async_reset = "none";
defparam \outbcd2[4]~I .oe_power_up = "low";
defparam \outbcd2[4]~I .oe_register_mode = "none";
defparam \outbcd2[4]~I .oe_sync_reset = "none";
defparam \outbcd2[4]~I .operation_mode = "output";
defparam \outbcd2[4]~I .output_async_reset = "none";
defparam \outbcd2[4]~I .output_power_up = "low";
defparam \outbcd2[4]~I .output_register_mode = "none";
defparam \outbcd2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[5]~I (
	.datain(\d7seg2|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[5]));
// synopsys translate_off
defparam \outbcd2[5]~I .input_async_reset = "none";
defparam \outbcd2[5]~I .input_power_up = "low";
defparam \outbcd2[5]~I .input_register_mode = "none";
defparam \outbcd2[5]~I .input_sync_reset = "none";
defparam \outbcd2[5]~I .oe_async_reset = "none";
defparam \outbcd2[5]~I .oe_power_up = "low";
defparam \outbcd2[5]~I .oe_register_mode = "none";
defparam \outbcd2[5]~I .oe_sync_reset = "none";
defparam \outbcd2[5]~I .operation_mode = "output";
defparam \outbcd2[5]~I .output_async_reset = "none";
defparam \outbcd2[5]~I .output_power_up = "low";
defparam \outbcd2[5]~I .output_register_mode = "none";
defparam \outbcd2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outbcd2[6]~I (
	.datain(\d7seg2|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outbcd2[6]));
// synopsys translate_off
defparam \outbcd2[6]~I .input_async_reset = "none";
defparam \outbcd2[6]~I .input_power_up = "low";
defparam \outbcd2[6]~I .input_register_mode = "none";
defparam \outbcd2[6]~I .input_sync_reset = "none";
defparam \outbcd2[6]~I .oe_async_reset = "none";
defparam \outbcd2[6]~I .oe_power_up = "low";
defparam \outbcd2[6]~I .oe_register_mode = "none";
defparam \outbcd2[6]~I .oe_sync_reset = "none";
defparam \outbcd2[6]~I .operation_mode = "output";
defparam \outbcd2[6]~I .output_async_reset = "none";
defparam \outbcd2[6]~I .output_power_up = "low";
defparam \outbcd2[6]~I .output_register_mode = "none";
defparam \outbcd2[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
