

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Wed Apr 20 16:15:28 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.58|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |  131|  131|         6|          2|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    956|   2149|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    108|
|Register         |        -|      -|    395|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1351|   2289|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      3|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |c_2_fu_188_p2                  |     +    |      0|   17|    9|           1|           4|
    |indvar_flatten_next_fu_120_p2  |     +    |      0|   26|   12|           7|           1|
    |r_2_fu_126_p2                  |     +    |      0|   17|    9|           1|           4|
    |sum_fu_177_p2                  |     +    |      0|   23|   11|           6|           6|
    |p_demorgan_fu_262_p2           |    and   |      0|    0|  128|         128|         128|
    |tmp_24_fu_312_p2               |    and   |      0|    0|  128|         128|         128|
    |tmp_25_fu_318_p2               |    and   |      0|    0|  128|         128|         128|
    |exitcond5_fu_132_p2            |   icmp   |      0|    0|    2|           4|           5|
    |exitcond_flatten_fu_114_p2     |   icmp   |      0|    0|    4|           7|           8|
    |tmp_3_fu_206_p2                |   icmp   |      0|    0|    4|           7|           7|
    |tmp_22_fu_256_p2               |   lshr   |      0|  291|  423|           2|         128|
    |ap_block_state1                |    or    |      0|    0|    2|           1|           1|
    |buf_r_d0                       |    or    |      0|    0|  128|         128|         128|
    |tmp_8_fu_200_p2                |    or    |      0|    0|    7|           7|           4|
    |c_mid2_fu_138_p3               |  select  |      0|    0|    4|           1|           1|
    |r_cast4_mid2_v_fu_146_p3       |  select  |      0|    0|    4|           1|           4|
    |tmp_11_fu_220_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_12_fu_228_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_13_fu_276_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_20_fu_301_p3               |  select  |      0|    0|  128|           1|         128|
    |tmp_18_fu_286_p2               |    shl   |      0|  291|  423|         128|         128|
    |tmp_21_fu_250_p2               |    shl   |      0|  291|  423|           2|         128|
    |ap_enable_pp0                  |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|    0|    2|           1|           2|
    |tmp_10_fu_271_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_14_fu_236_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_23_fu_307_p2               |    xor   |      0|    0|  128|         128|           2|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                          |          |      0|  956| 2149|         837|        1113|
    +-------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |c_phi_fu_106_p4              |   9|          2|    4|          8|
    |c_reg_102                    |   9|          2|    4|          8|
    |indvar_flatten_phi_fu_83_p4  |   9|          2|    7|         14|
    |indvar_flatten_reg_79        |   9|          2|    7|         14|
    |r_phi_fu_94_p4               |   9|          2|    4|          8|
    |r_reg_90                     |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 108|         23|   34|         71|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    4|   0|    4|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_buf_addr_reg_355  |    3|   0|    3|          0|
    |buf_addr_reg_355                   |    3|   0|    3|          0|
    |c_2_reg_370                        |    4|   0|    4|          0|
    |c_mid2_reg_339                     |    4|   0|    4|          0|
    |c_reg_102                          |    4|   0|    4|          0|
    |exitcond_flatten_reg_330           |    1|   0|    1|          0|
    |indvar_flatten_next_reg_334        |    7|   0|    7|          0|
    |indvar_flatten_reg_79              |    7|   0|    7|          0|
    |input_load_reg_375                 |   16|   0|   16|          0|
    |p_demorgan_reg_392                 |  128|   0|  128|          0|
    |r_cast4_mid2_v_reg_345             |    4|   0|    4|          0|
    |r_reg_90                           |    4|   0|    4|          0|
    |tmp_18_reg_398                     |  128|   0|  128|          0|
    |tmp_2_reg_360                      |    3|   0|    3|          0|
    |tmp_3_reg_380                      |    1|   0|    1|          0|
    |tmp_5_reg_386                      |    3|   0|    8|          5|
    |tmp_reg_350                        |    3|   0|    3|          0|
    |exitcond_flatten_reg_330           |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  395|  32|  337|          5|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_r_address0    | out |    3|  ap_memory |     buf_r    |     array    |
|buf_r_ce0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_we0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_d0          | out |  128|  ap_memory |     buf_r    |     array    |
|buf_r_q0          |  in |  128|  ap_memory |     buf_r    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (3)  [1/1] 1.59ns  loc: dct.c:59
:0  br label %1


 <State 2>: 2.91ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r (6)  [1/1] 0.00ns  loc: dct.c:59
:1  %r = phi i4 [ 0, %0 ], [ %r_cast4_mid2_v, %.reset ]

ST_2: c (7)  [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %.reset ]

ST_2: exitcond_flatten (8)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 2.32ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_15 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset


 <State 3>: 5.17ns
ST_3: r_2 (12)  [1/1] 2.35ns  loc: dct.c:59
.reset:0  %r_2 = add i4 1, %r

ST_3: exitcond5 (15)  [1/1] 3.10ns  loc: dct.c:61
.reset:3  %exitcond5 = icmp eq i4 %c, -8

ST_3: c_mid2 (16)  [1/1] 2.07ns  loc: dct.c:61
.reset:4  %c_mid2 = select i1 %exitcond5, i4 0, i4 %c

ST_3: r_cast4_mid2_v (17)  [1/1] 2.07ns  loc: dct.c:59
.reset:5  %r_cast4_mid2_v = select i1 %exitcond5, i4 %r_2, i4 %r

ST_3: r_cast4_mid2 (18)  [1/1] 0.00ns  loc: dct.c:59
.reset:6  %r_cast4_mid2 = zext i4 %r_cast4_mid2_v to i32

ST_3: tmp (19)  [1/1] 0.00ns  loc: dct.c:59
.reset:7  %tmp = trunc i4 %r_cast4_mid2_v to i3

ST_3: buf_addr (29)  [1/1] 0.00ns  loc: dct.c:62
.reset:17  %buf_addr = getelementptr [8 x i128]* %buf_r, i32 0, i32 %r_cast4_mid2

ST_3: tmp_2 (31)  [1/1] 0.00ns  loc: dct.c:61
.reset:19  %tmp_2 = trunc i4 %c_mid2 to i3


 <State 4>: 5.57ns
ST_4: tmp_mid2 (20)  [1/1] 0.00ns  loc: dct.c:62
.reset:8  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_4: c_cast2 (21)  [1/1] 0.00ns  loc: dct.c:61
.reset:9  %c_cast2 = zext i4 %c_mid2 to i6

ST_4: sum (25)  [1/1] 2.31ns  loc: dct.c:61
.reset:13  %sum = add i6 %c_cast2, %tmp_mid2

ST_4: sum_cast (26)  [1/1] 0.00ns  loc: dct.c:61
.reset:14  %sum_cast = zext i6 %sum to i32

ST_4: input_addr (27)  [1/1] 0.00ns  loc: dct.c:62
.reset:15  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_cast

ST_4: input_load (28)  [2/2] 3.25ns  loc: dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_4: c_2 (58)  [1/1] 2.35ns  loc: dct.c:61
.reset:46  %c_2 = add i4 1, %c_mid2


 <State 5>: 6.06ns
ST_5: input_load (28)  [1/2] 3.25ns  loc: dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_5: tmp_7 (32)  [1/1] 0.00ns  loc: dct.c:62
.reset:20  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_2, i4 0)

ST_5: tmp_8 (33)  [1/1] 0.00ns  loc: dct.c:62
.reset:21  %tmp_8 = or i7 %tmp_7, 15

ST_5: tmp_3 (34)  [1/1] 2.91ns  loc: dct.c:62
.reset:22  %tmp_3 = icmp ugt i7 %tmp_7, %tmp_8

ST_5: tmp_5 (35)  [1/1] 0.00ns  loc: dct.c:62
.reset:23  %tmp_5 = zext i7 %tmp_7 to i8

ST_5: tmp_6 (36)  [1/1] 0.00ns  loc: dct.c:62
.reset:24  %tmp_6 = zext i7 %tmp_8 to i8

ST_5: tmp_11 (39)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:27  %tmp_11 = select i1 %tmp_3, i8 %tmp_5, i8 %tmp_6

ST_5: tmp_12 (40)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:28  %tmp_12 = select i1 %tmp_3, i8 %tmp_6, i8 %tmp_5

ST_5: tmp_14 (42)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:30  %tmp_14 = xor i8 %tmp_11, 127

ST_5: tmp_16 (44)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:32  %tmp_16 = zext i8 %tmp_12 to i128

ST_5: tmp_17 (45)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:33  %tmp_17 = zext i8 %tmp_14 to i128

ST_5: tmp_21 (49)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:37  %tmp_21 = shl i128 -1, %tmp_16

ST_5: tmp_22 (50)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node p_demorgan)
.reset:38  %tmp_22 = lshr i128 -1, %tmp_17

ST_5: p_demorgan (51)  [1/1] 3.15ns  loc: dct.c:62 (out node of the LUT)
.reset:39  %p_demorgan = and i128 %tmp_21, %tmp_22


 <State 6>: 3.99ns
ST_6: buf_load (30)  [2/2] 3.25ns  loc: dct.c:62
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_6: tmp_9 (37)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_18)
.reset:25  %tmp_9 = zext i16 %input_load to i128

ST_6: tmp_10 (38)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_18)
.reset:26  %tmp_10 = xor i8 %tmp_5, 127

ST_6: tmp_13 (41)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_18)
.reset:29  %tmp_13 = select i1 %tmp_3, i8 %tmp_10, i8 %tmp_5

ST_6: tmp_15 (43)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_18)
.reset:31  %tmp_15 = zext i8 %tmp_13 to i128

ST_6: tmp_18 (46)  [1/1] 3.99ns  loc: dct.c:62 (out node of the LUT)
.reset:34  %tmp_18 = shl i128 %tmp_9, %tmp_15


 <State 7>: 8.58ns
ST_7: StgValue_51 (13)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_7: empty (14)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_7: StgValue_53 (22)  [1/1] 0.00ns  loc: dct.c:62
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_7: tmp_4 (23)  [1/1] 0.00ns  loc: dct.c:62
.reset:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_7: StgValue_55 (24)  [1/1] 0.00ns  loc: dct.c:63
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: buf_load (30)  [1/2] 3.25ns  loc: dct.c:62
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_7: tmp_19 (47)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_26)
.reset:35  %tmp_19 = call i128 @llvm.part.select.i128(i128 %tmp_18, i32 127, i32 0)

ST_7: tmp_20 (48)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_26)
.reset:36  %tmp_20 = select i1 %tmp_3, i128 %tmp_19, i128 %tmp_18

ST_7: tmp_23 (52)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_26)
.reset:40  %tmp_23 = xor i128 %p_demorgan, -1

ST_7: tmp_24 (53)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_26)
.reset:41  %tmp_24 = and i128 %buf_load, %tmp_23

ST_7: tmp_25 (54)  [1/1] 0.00ns  loc: dct.c:62 (grouped into LUT with out node tmp_26)
.reset:42  %tmp_25 = and i128 %tmp_20, %p_demorgan

ST_7: tmp_26 (55)  [1/1] 2.07ns  loc: dct.c:62 (out node of the LUT)
.reset:43  %tmp_26 = or i128 %tmp_24, %tmp_25

ST_7: StgValue_63 (56)  [1/1] 3.25ns  loc: dct.c:62
.reset:44  store i128 %tmp_26, i128* %buf_addr, align 8

ST_7: empty_10 (57)  [1/1] 0.00ns  loc: dct.c:62
.reset:45  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)

ST_7: StgValue_65 (59)  [1/1] 0.00ns
.reset:47  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_66 (61)  [1/1] 0.00ns  loc: dct.c:64
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (br               ) [ 011111110]
indvar_flatten      (phi              ) [ 001000000]
r                   (phi              ) [ 001100000]
c                   (phi              ) [ 001100000]
exitcond_flatten    (icmp             ) [ 001111110]
indvar_flatten_next (add              ) [ 011111110]
StgValue_15         (br               ) [ 000000000]
r_2                 (add              ) [ 000000000]
exitcond5           (icmp             ) [ 000000000]
c_mid2              (select           ) [ 001010000]
r_cast4_mid2_v      (select           ) [ 011111110]
r_cast4_mid2        (zext             ) [ 000000000]
tmp                 (trunc            ) [ 001010000]
buf_addr            (getelementptr    ) [ 001111110]
tmp_2               (trunc            ) [ 001111000]
tmp_mid2            (bitconcatenate   ) [ 000000000]
c_cast2             (zext             ) [ 000000000]
sum                 (add              ) [ 000000000]
sum_cast            (zext             ) [ 000000000]
input_addr          (getelementptr    ) [ 000101000]
c_2                 (add              ) [ 011101110]
input_load          (load             ) [ 001000100]
tmp_7               (bitconcatenate   ) [ 000000000]
tmp_8               (or               ) [ 000000000]
tmp_3               (icmp             ) [ 001100110]
tmp_5               (zext             ) [ 001000100]
tmp_6               (zext             ) [ 000000000]
tmp_11              (select           ) [ 000000000]
tmp_12              (select           ) [ 000000000]
tmp_14              (xor              ) [ 000000000]
tmp_16              (zext             ) [ 000000000]
tmp_17              (zext             ) [ 000000000]
tmp_21              (shl              ) [ 000000000]
tmp_22              (lshr             ) [ 000000000]
p_demorgan          (and              ) [ 001100110]
tmp_9               (zext             ) [ 000000000]
tmp_10              (xor              ) [ 000000000]
tmp_13              (select           ) [ 000000000]
tmp_15              (zext             ) [ 000000000]
tmp_18              (shl              ) [ 000100010]
StgValue_51         (specloopname     ) [ 000000000]
empty               (speclooptripcount) [ 000000000]
StgValue_53         (specloopname     ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000000000]
StgValue_55         (specpipeline     ) [ 000000000]
buf_load            (load             ) [ 000000000]
tmp_19              (partselect       ) [ 000000000]
tmp_20              (select           ) [ 000000000]
tmp_23              (xor              ) [ 000000000]
tmp_24              (and              ) [ 000000000]
tmp_25              (and              ) [ 000000000]
tmp_26              (or               ) [ 000000000]
StgValue_63         (store            ) [ 000000000]
empty_10            (specregionend    ) [ 000000000]
StgValue_65         (br               ) [ 011111110]
StgValue_66         (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="buf_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="input_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="3"/>
<pin id="77" dir="0" index="1" bw="128" slack="0"/>
<pin id="78" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/6 StgValue_63/7 "/>
</bind>
</comp>

<comp id="79" class="1005" name="indvar_flatten_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="r_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="c_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="4" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_next_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="1"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="c_mid2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="1"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_cast4_mid2_v_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="1"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_cast4_mid2_v/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_cast4_mid2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast4_mid2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_mid2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="1"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_cast2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sum_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sum_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="c_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="1"/>
<pin id="191" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_7_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="2"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_11_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_12_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_14_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_16_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_17_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_21_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_22_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_demorgan_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="0"/>
<pin id="265" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_10_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_13_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="1"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_15_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_18_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_19_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="128" slack="0"/>
<pin id="294" dir="0" index="1" bw="128" slack="1"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_20_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="2"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="0" index="2" bw="128" slack="1"/>
<pin id="305" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_23_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="2"/>
<pin id="309" dir="0" index="1" bw="128" slack="0"/>
<pin id="310" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_24_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_25_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="128" slack="0"/>
<pin id="320" dir="0" index="1" bw="128" slack="2"/>
<pin id="321" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_26_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="330" class="1005" name="exitcond_flatten_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="334" class="1005" name="indvar_flatten_next_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="339" class="1005" name="c_mid2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="r_cast4_mid2_v_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_cast4_mid2_v "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="355" class="1005" name="buf_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="3"/>
<pin id="357" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="2"/>
<pin id="362" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="input_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="c_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="input_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_5_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_demorgan_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="2"/>
<pin id="394" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_demorgan "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_18_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="128" slack="1"/>
<pin id="400" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="83" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="83" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="90" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="102" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="102" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="90" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="138" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="167" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="193" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="193" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="206" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="212" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="206" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="216" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="212" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="220" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="228" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="246" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="268" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="292" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="75" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="301" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="312" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="333"><net_src comp="114" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="120" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="342"><net_src comp="138" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="348"><net_src comp="146" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="353"><net_src comp="159" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="358"><net_src comp="56" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="363"><net_src comp="163" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="368"><net_src comp="63" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="373"><net_src comp="188" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="378"><net_src comp="70" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="383"><net_src comp="206" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="389"><net_src comp="212" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="395"><net_src comp="262" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="401"><net_src comp="286" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="301" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: buf_r | {7 }
 - Input state : 
	Port: read_data : input_r | {4 5 }
	Port: read_data : buf_r | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
	State 3
		c_mid2 : 1
		r_cast4_mid2_v : 1
		r_cast4_mid2 : 2
		tmp : 2
		buf_addr : 3
		tmp_2 : 2
	State 4
		sum : 1
		sum_cast : 2
		input_addr : 3
		input_load : 4
	State 5
		tmp_8 : 1
		tmp_3 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_11 : 2
		tmp_12 : 2
		tmp_14 : 3
		tmp_16 : 3
		tmp_17 : 3
		tmp_21 : 4
		tmp_22 : 4
		p_demorgan : 5
	State 6
		tmp_15 : 1
		tmp_18 : 2
	State 7
		tmp_20 : 1
		tmp_25 : 2
		tmp_26 : 2
		StgValue_63 : 2
		empty_10 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      p_demorgan_fu_262     |    0    |   128   |
|    and   |        tmp_24_fu_312       |    0    |   128   |
|          |        tmp_25_fu_318       |    0    |   128   |
|----------|----------------------------|---------|---------|
|          |        c_mid2_fu_138       |    0    |    4    |
|          |    r_cast4_mid2_v_fu_146   |    0    |    4    |
|  select  |        tmp_11_fu_220       |    0    |    8    |
|          |        tmp_12_fu_228       |    0    |    8    |
|          |        tmp_13_fu_276       |    0    |    8    |
|          |        tmp_20_fu_301       |    0    |   128   |
|----------|----------------------------|---------|---------|
|          |        tmp_14_fu_236       |    0    |    8    |
|    xor   |        tmp_10_fu_271       |    0    |    8    |
|          |        tmp_23_fu_307       |    0    |   128   |
|----------|----------------------------|---------|---------|
|    or    |        tmp_8_fu_200        |    0    |    0    |
|          |        tmp_26_fu_323       |    0    |   128   |
|----------|----------------------------|---------|---------|
|    shl   |        tmp_21_fu_250       |    24   |    17   |
|          |        tmp_18_fu_286       |    51   |    35   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_120 |    26   |    12   |
|    add   |         r_2_fu_126         |    17   |    9    |
|          |         sum_fu_177         |    23   |    11   |
|          |         c_2_fu_188         |    17   |    9    |
|----------|----------------------------|---------|---------|
|   lshr   |        tmp_22_fu_256       |    27   |    19   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_114  |    0    |    4    |
|   icmp   |      exitcond5_fu_132      |    0    |    2    |
|          |        tmp_3_fu_206        |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |     r_cast4_mid2_fu_154    |    0    |    0    |
|          |       c_cast2_fu_174       |    0    |    0    |
|          |       sum_cast_fu_183      |    0    |    0    |
|          |        tmp_5_fu_212        |    0    |    0    |
|   zext   |        tmp_6_fu_216        |    0    |    0    |
|          |        tmp_16_fu_242       |    0    |    0    |
|          |        tmp_17_fu_246       |    0    |    0    |
|          |        tmp_9_fu_268        |    0    |    0    |
|          |        tmp_15_fu_282       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_159         |    0    |    0    |
|          |        tmp_2_fu_163        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_167      |    0    |    0    |
|          |        tmp_7_fu_193        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_19_fu_292       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   185   |   938   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      buf_addr_reg_355     |    3   |
|        c_2_reg_370        |    4   |
|       c_mid2_reg_339      |    4   |
|         c_reg_102         |    4   |
|  exitcond_flatten_reg_330 |    1   |
|indvar_flatten_next_reg_334|    7   |
|   indvar_flatten_reg_79   |    7   |
|     input_addr_reg_365    |    6   |
|     input_load_reg_375    |   16   |
|     p_demorgan_reg_392    |   128  |
|   r_cast4_mid2_v_reg_345  |    4   |
|          r_reg_90         |    4   |
|       tmp_18_reg_398      |   128  |
|       tmp_2_reg_360       |    3   |
|       tmp_3_reg_380       |    1   |
|       tmp_5_reg_386       |    8   |
|        tmp_reg_350        |    3   |
+---------------------------+--------+
|           Total           |   331  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   6  |   12   ||    9    |
|     r_reg_90     |  p0  |   2  |   4  |    8   ||    9    |
|     c_reg_102    |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   185  |   938  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   331  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   516  |   965  |
+-----------+--------+--------+--------+
