{
  "module_name": "cx25821-reg.h",
  "hash_id": "deec001082c4b5482d1c2b578ef18f6c7bd724a0b2e2fe1ff2bc31601d838bff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx25821/cx25821-reg.h",
  "human_readable_source": " \n \n\n#ifndef __CX25821_REGISTERS__\n#define __CX25821_REGISTERS__\n\n \n#define RISC_CNT_INC\t 0x00010000\n#define RISC_CNT_RESET\t 0x00030000\n#define RISC_IRQ1\t\t 0x01000000\n#define RISC_IRQ2\t\t 0x02000000\n#define RISC_EOL\t\t 0x04000000\n#define RISC_SOL\t\t 0x08000000\n#define RISC_WRITE\t\t 0x10000000\n#define RISC_SKIP\t\t 0x20000000\n#define RISC_JUMP\t\t 0x70000000\n#define RISC_SYNC\t\t 0x80000000\n#define RISC_RESYNC\t\t 0x80008000\n#define RISC_READ\t\t 0x90000000\n#define RISC_WRITERM\t 0xB0000000\n#define RISC_WRITECM\t 0xC0000000\n#define RISC_WRITECR\t 0xD0000000\n#define RISC_WRITEC\t\t 0x50000000\n#define RISC_READC\t\t 0xA0000000\n\n#define RISC_SYNC_ODD\t\t 0x00000000\n#define RISC_SYNC_EVEN\t\t 0x00000200\n#define RISC_SYNC_ODD_VBI\t 0x00000006\n#define RISC_SYNC_EVEN_VBI\t 0x00000207\n#define RISC_NOOP\t\t\t 0xF0000000\n\n \n#define  TX_SRAM                   0x000000\t \n\n \n#define  RX_RAM                    0x010000\t \n\n \n#define  DEV_CNTRL2                0x040000\t \n#define  FLD_RUN_RISC              0x00000020\n\n \n#define  PCI_INT_MSK               0x040010\t \n#define  PCI_INT_STAT              0x040014\t \n#define  PCI_INT_MSTAT             0x040018\t \n#define  FLD_HAMMERHEAD_INT        (1 << 27)\n#define  FLD_UART_INT              (1 << 26)\n#define  FLD_IRQN_INT              (1 << 25)\n#define  FLD_TM_INT                (1 << 28)\n#define  FLD_I2C_3_RACK            (1 << 27)\n#define  FLD_I2C_3_INT             (1 << 26)\n#define  FLD_I2C_2_RACK            (1 << 25)\n#define  FLD_I2C_2_INT             (1 << 24)\n#define  FLD_I2C_1_RACK            (1 << 23)\n#define  FLD_I2C_1_INT             (1 << 22)\n\n#define  FLD_APB_DMA_BERR_INT      (1 << 21)\n#define  FLD_AL_WR_BERR_INT        (1 << 20)\n#define  FLD_AL_RD_BERR_INT        (1 << 19)\n#define  FLD_RISC_WR_BERR_INT      (1 << 18)\n#define  FLD_RISC_RD_BERR_INT      (1 << 17)\n\n#define  FLD_VID_I_INT             (1 << 8)\n#define  FLD_VID_H_INT             (1 << 7)\n#define  FLD_VID_G_INT             (1 << 6)\n#define  FLD_VID_F_INT             (1 << 5)\n#define  FLD_VID_E_INT             (1 << 4)\n#define  FLD_VID_D_INT             (1 << 3)\n#define  FLD_VID_C_INT             (1 << 2)\n#define  FLD_VID_B_INT             (1 << 1)\n#define  FLD_VID_A_INT             (1 << 0)\n\n \n#define  VID_A_INT_MSK             0x040020\t \n#define  VID_A_INT_STAT            0x040024\t \n#define  VID_A_INT_MSTAT           0x040028\t \n#define  VID_A_INT_SSTAT           0x04002C\t \n\n \n#define  VID_B_INT_MSK             0x040030\t \n#define  VID_B_INT_STAT            0x040034\t \n#define  VID_B_INT_MSTAT           0x040038\t \n#define  VID_B_INT_SSTAT           0x04003C\t \n\n \n#define  VID_C_INT_MSK             0x040040\t \n#define  VID_C_INT_STAT            0x040044\t \n#define  VID_C_INT_MSTAT           0x040048\t \n#define  VID_C_INT_SSTAT           0x04004C\t \n\n \n#define  VID_D_INT_MSK             0x040050\t \n#define  VID_D_INT_STAT            0x040054\t \n#define  VID_D_INT_MSTAT           0x040058\t \n#define  VID_D_INT_SSTAT           0x04005C\t \n\n \n#define  VID_E_INT_MSK             0x040060\t \n#define  VID_E_INT_STAT            0x040064\t \n#define  VID_E_INT_MSTAT           0x040068\t \n#define  VID_E_INT_SSTAT           0x04006C\t \n\n \n#define  VID_F_INT_MSK             0x040070\t \n#define  VID_F_INT_STAT            0x040074\t \n#define  VID_F_INT_MSTAT           0x040078\t \n#define  VID_F_INT_SSTAT           0x04007C\t \n\n \n#define  VID_G_INT_MSK             0x040080\t \n#define  VID_G_INT_STAT            0x040084\t \n#define  VID_G_INT_MSTAT           0x040088\t \n#define  VID_G_INT_SSTAT           0x04008C\t \n\n \n#define  VID_H_INT_MSK             0x040090\t \n#define  VID_H_INT_STAT            0x040094\t \n#define  VID_H_INT_MSTAT           0x040098\t \n#define  VID_H_INT_SSTAT           0x04009C\t \n\n \n#define  VID_I_INT_MSK             0x0400A0\t \n#define  VID_I_INT_STAT            0x0400A4\t \n#define  VID_I_INT_MSTAT           0x0400A8\t \n#define  VID_I_INT_SSTAT           0x0400AC\t \n\n \n#define  VID_J_INT_MSK             0x0400B0\t \n#define  VID_J_INT_STAT            0x0400B4\t \n#define  VID_J_INT_MSTAT           0x0400B8\t \n#define  VID_J_INT_SSTAT           0x0400BC\t \n\n#define  FLD_VID_SRC_OPC_ERR       0x00020000\n#define  FLD_VID_DST_OPC_ERR       0x00010000\n#define  FLD_VID_SRC_SYNC          0x00002000\n#define  FLD_VID_DST_SYNC          0x00001000\n#define  FLD_VID_SRC_UF            0x00000200\n#define  FLD_VID_DST_OF            0x00000100\n#define  FLD_VID_SRC_RISC2         0x00000020\n#define  FLD_VID_DST_RISC2         0x00000010\n#define  FLD_VID_SRC_RISC1         0x00000002\n#define  FLD_VID_DST_RISC1         0x00000001\n#define  FLD_VID_SRC_ERRORS\t\t(FLD_VID_SRC_OPC_ERR | FLD_VID_SRC_SYNC | FLD_VID_SRC_UF)\n#define  FLD_VID_DST_ERRORS\t\t(FLD_VID_DST_OPC_ERR | FLD_VID_DST_SYNC | FLD_VID_DST_OF)\n\n \n#define  AUD_A_INT_MSK             0x0400C0\t \n#define  AUD_A_INT_STAT            0x0400C4\t \n#define  AUD_A_INT_MSTAT           0x0400C8\t \n#define  AUD_A_INT_SSTAT           0x0400CC\t \n\n \n#define  AUD_B_INT_MSK             0x0400D0\t \n#define  AUD_B_INT_STAT            0x0400D4\t \n#define  AUD_B_INT_MSTAT           0x0400D8\t \n#define  AUD_B_INT_SSTAT           0x0400DC\t \n\n \n#define  AUD_C_INT_MSK             0x0400E0\t \n#define  AUD_C_INT_STAT            0x0400E4\t \n#define  AUD_C_INT_MSTAT           0x0400E8\t \n#define  AUD_C_INT_SSTAT           0x0400EC\t \n\n \n#define  AUD_D_INT_MSK             0x0400F0\t \n#define  AUD_D_INT_STAT            0x0400F4\t \n#define  AUD_D_INT_MSTAT           0x0400F8\t \n#define  AUD_D_INT_SSTAT           0x0400FC\t \n\n \n#define  AUD_E_INT_MSK             0x040100\t \n#define  AUD_E_INT_STAT            0x040104\t \n#define  AUD_E_INT_MSTAT           0x040108\t \n#define  AUD_E_INT_SSTAT           0x04010C\t \n\n#define  FLD_AUD_SRC_OPC_ERR       0x00020000\n#define  FLD_AUD_DST_OPC_ERR       0x00010000\n#define  FLD_AUD_SRC_SYNC          0x00002000\n#define  FLD_AUD_DST_SYNC          0x00001000\n#define  FLD_AUD_SRC_OF            0x00000200\n#define  FLD_AUD_DST_OF            0x00000100\n#define  FLD_AUD_SRC_RISCI2        0x00000020\n#define  FLD_AUD_DST_RISCI2        0x00000010\n#define  FLD_AUD_SRC_RISCI1        0x00000002\n#define  FLD_AUD_DST_RISCI1        0x00000001\n\n \n#define  MBIF_A_INT_MSK             0x040110\t \n#define  MBIF_A_INT_STAT            0x040114\t \n#define  MBIF_A_INT_MSTAT           0x040118\t \n#define  MBIF_A_INT_SSTAT           0x04011C\t \n\n \n#define  MBIF_B_INT_MSK             0x040120\t \n#define  MBIF_B_INT_STAT            0x040124\t \n#define  MBIF_B_INT_MSTAT           0x040128\t \n#define  MBIF_B_INT_SSTAT           0x04012C\t \n\n#define  FLD_MBIF_DST_OPC_ERR       0x00010000\n#define  FLD_MBIF_DST_SYNC          0x00001000\n#define  FLD_MBIF_DST_OF            0x00000100\n#define  FLD_MBIF_DST_RISCI2        0x00000010\n#define  FLD_MBIF_DST_RISCI1        0x00000001\n\n \n#define  AUD_EXT_INT_MSK           0x040060\t \n#define  AUD_EXT_INT_STAT          0x040064\t \n#define  AUD_EXT_INT_MSTAT         0x040068\t \n#define  AUD_EXT_INT_SSTAT         0x04006C\t \n#define  FLD_AUD_EXT_OPC_ERR       0x00010000\n#define  FLD_AUD_EXT_SYNC          0x00001000\n#define  FLD_AUD_EXT_OF            0x00000100\n#define  FLD_AUD_EXT_RISCI2        0x00000010\n#define  FLD_AUD_EXT_RISCI1        0x00000001\n\n \n#define  GPIO_LO                   0x110010\t \n#define  GPIO_HI                   0x110014\t \n\n#define  GPIO_LO_OE                0x110018\t \n#define  GPIO_HI_OE                0x11001C\t \n\n#define  GPIO_LO_INT_MSK           0x11003C\t \n#define  GPIO_LO_INT_STAT          0x110044\t \n#define  GPIO_LO_INT_MSTAT         0x11004C\t \n#define  GPIO_LO_ISM_SNS           0x110054\t \n#define  GPIO_LO_ISM_POL           0x11005C\t \n\n#define  GPIO_HI_INT_MSK           0x110040\t \n#define  GPIO_HI_INT_STAT          0x110048\t \n#define  GPIO_HI_INT_MSTAT         0x110050\t \n#define  GPIO_HI_ISM_SNS           0x110058\t \n#define  GPIO_HI_ISM_POL           0x110060\t \n\n#define  FLD_GPIO43_INT            (1 << 11)\n#define  FLD_GPIO42_INT            (1 << 10)\n#define  FLD_GPIO41_INT            (1 << 9)\n#define  FLD_GPIO40_INT            (1 << 8)\n\n#define  FLD_GPIO9_INT             (1 << 9)\n#define  FLD_GPIO8_INT             (1 << 8)\n#define  FLD_GPIO7_INT             (1 << 7)\n#define  FLD_GPIO6_INT             (1 << 6)\n#define  FLD_GPIO5_INT             (1 << 5)\n#define  FLD_GPIO4_INT             (1 << 4)\n#define  FLD_GPIO3_INT             (1 << 3)\n#define  FLD_GPIO2_INT             (1 << 2)\n#define  FLD_GPIO1_INT             (1 << 1)\n#define  FLD_GPIO0_INT             (1 << 0)\n\n \n#define  TC_REQ                    0x040090\t \n\n \n#define  TC_REQ_SET                0x040094\t \n\n \n \n \n\n \n \n#define  RDR_CFG0                  0x050000\n#define  RDR_VENDOR_DEVICE_ID_CFG  0x050000\n\n \n#define  RDR_CFG1                  0x050004\n\n \n#define  RDR_CFG2                  0x050008\n\n \n#define  RDR_CFG3                  0x05000C\n\n \n#define  RDR_CFG4                  0x050010\n\n \n#define  RDR_CFG5                  0x050014\n\n \n#define  RDR_CFG6                  0x050018\n\n \n#define  RDR_CFG7                  0x05001C\n\n \n#define  RDR_CFG8                  0x050020\n\n \n#define  RDR_CFG9                  0x050024\n\n \n#define  RDR_CFGA                  0x050028\n\n \n#define  RDR_CFGB                  0x05002C\n#define  RDR_SUSSYSTEM_ID_CFG      0x05002C\n\n \n#define  RDR_CFGC                  0x050030\n\n \n#define  RDR_CFGD                  0x050034\n\n \n#define  RDR_CFGE                  0x050038\n\n \n#define  RDR_CFGF                  0x05003C\n\n \n \n \n#define  RDR_PECAP                 0x050040\n\n \n#define  RDR_PEDEVCAP              0x050044\n\n \n#define  RDR_PEDEVSC               0x050048\n\n \n#define  RDR_PELINKCAP             0x05004C\n\n \n#define  RDR_PELINKSC              0x050050\n\n \n#define  RDR_PMICAP                0x050080\n\n \n#define  RDR_PMCSR                 0x050084\n\n \n#define  RDR_VPDCAP                0x050090\n\n \n#define  RDR_VPDDATA               0x050094\n\n \n#define  RDR_MSICAP                0x0500A0\n\n \n#define  RDR_MSIARL                0x0500A4\n\n \n#define  RDR_MSIARU                0x0500A8\n\n \n#define  RDR_MSIDATA               0x0500AC\n\n \n \n \n#define  RDR_AERXCAP               0x050100\n\n \n#define  RDR_AERUESTA              0x050104\n\n \n#define  RDR_AERUEMSK              0x050108\n\n \n#define  RDR_AERUESEV              0x05010C\n\n \n#define  RDR_AERCESTA              0x050110\n\n \n#define  RDR_AERCEMSK              0x050114\n\n \n#define  RDR_AERCC                 0x050118\n\n \n#define  RDR_AERHL0                0x05011C\n\n \n#define  RDR_AERHL1                0x050120\n\n \n#define  RDR_AERHL2                0x050124\n\n \n#define  RDR_AERHL3                0x050128\n\n \n#define  RDR_VCXCAP                0x050200\n\n \n#define  RDR_VCCAP1                0x050204\n\n \n#define  RDR_VCCAP2                0x050208\n\n \n#define  RDR_VCSC                  0x05020C\n\n \n#define  RDR_VCR0_CAP              0x050210\n\n \n#define  RDR_VCR0_CTRL             0x050214\n\n \n#define  RDR_VCR0_STAT             0x050218\n\n \n#define  RDR_VCR1_CAP              0x05021C\n\n \n#define  RDR_VCR1_CTRL             0x050220\n\n \n#define  RDR_VCR1_STAT             0x050224\n\n \n#define  RDR_VCR2_CAP              0x050228\n\n \n#define  RDR_VCR2_CTRL             0x05022C\n\n \n#define  RDR_VCR2_STAT             0x050230\n\n \n#define  RDR_VCR3_CAP              0x050234\n\n \n#define  RDR_VCR3_CTRL             0x050238\n\n \n#define  RDR_VCR3_STAT             0x05023C\n\n \n#define  RDR_VCARB0                0x050240\n\n \n#define  RDR_VCARB1                0x050244\n\n \n#define  RDR_VCARB2                0x050248\n\n \n#define  RDR_VCARB3                0x05024C\n\n \n#define  RDR_VCARB4                0x050250\n\n \n#define  RDR_VCARB5                0x050254\n\n \n#define  RDR_VCARB6                0x050258\n\n \n#define  RDR_VCARB7                0x05025C\n\n \n#define  RDR_RDRSTAT0              0x050300\n\n \n#define  RDR_RDRSTAT1              0x050304\n\n \n#define  RDR_RDRCTL0               0x050308\n\n \n#define  RDR_RDRCTL1               0x05030C\n\n \n \n \n#define  RDR_TLSTAT0               0x050310\n\n \n#define  RDR_TLSTAT1               0x050314\n\n \n#define  RDR_TLCTL0                0x050318\n#define  FLD_CFG_UR_CPL_MODE       0x00000040\n#define  FLD_CFG_CORR_ERR_QUITE    0x00000020\n#define  FLD_CFG_RCB_CK_EN         0x00000010\n#define  FLD_CFG_BNDRY_CK_EN       0x00000008\n#define  FLD_CFG_BYTE_EN_CK_EN     0x00000004\n#define  FLD_CFG_RELAX_ORDER_MSK   0x00000002\n#define  FLD_CFG_TAG_ORDER_EN      0x00000001\n\n \n#define  RDR_TLCTL1                0x05031C\n\n \n#define  RDR_REQRCAL               0x050320\n\n \n#define  RDR_REQRCAU               0x050324\n\n \n#define  RDR_REQEPA                0x050328\n\n \n#define  RDR_REQCTRL               0x05032C\n\n \n#define  RDR_REQSTAT               0x050330\n\n \n#define  RDR_TL_TEST               0x050334\n\n \n#define  RDR_VCR01_CTL             0x050348\n\n \n#define  RDR_VCR23_CTL             0x05034C\n\n \n#define  RDR_RX_VCR0_FC            0x050350\n\n \n#define  RDR_RX_VCR1_FC            0x050354\n\n \n#define  RDR_RX_VCR2_FC            0x050358\n\n \n#define  RDR_RX_VCR3_FC            0x05035C\n\n \n \n \n#define  RDR_DLLSTAT               0x050360\n\n \n#define  RDR_DLLCTRL               0x050364\n\n \n#define  RDR_REPLAYTO              0x050368\n\n \n#define  RDR_ACKLATTO              0x05036C\n\n \n \n \n#define  RDR_MACSTAT0              0x050380\n\n \n#define  RDR_MACSTAT1              0x050384\n\n \n#define  RDR_MACCTRL0              0x050388\n\n \n#define  RDR_MACCTRL1              0x05038C\n\n \n#define  RDR_MACCTRL2              0x050390\n\n \n#define  RDR_MAC_LB_DATA           0x050394\n\n \n#define  RDR_L0S_EXIT_LAT          0x050398\n\n \n \n \n#define  DMA1_PTR1                 0x100000\t \n\n \n#define  DMA2_PTR1                 0x100004\t \n\n \n#define  DMA3_PTR1                 0x100008\t \n\n \n#define  DMA4_PTR1                 0x10000C\t \n\n \n#define  DMA5_PTR1                 0x100010\t \n\n \n#define  DMA6_PTR1                 0x100014\t \n\n \n#define  DMA7_PTR1                 0x100018\t \n\n \n#define  DMA8_PTR1                 0x10001C\t \n\n \n#define  DMA9_PTR1                 0x100020\t \n\n \n#define  DMA10_PTR1                0x100024\t \n\n \n#define  DMA11_PTR1                0x100028\t \n\n \n#define  DMA12_PTR1                0x10002C\t \n\n \n#define  DMA13_PTR1                0x100030\t \n\n \n#define  DMA14_PTR1                0x100034\t \n\n \n#define  DMA15_PTR1                0x100038\t \n\n \n#define  DMA16_PTR1                0x10003C\t \n\n \n#define  DMA17_PTR1                0x100040\t \n\n \n#define  DMA18_PTR1                0x100044\t \n\n \n#define  DMA19_PTR1                0x100048\t \n\n \n#define  DMA20_PTR1                0x10004C\t \n\n \n#define  DMA21_PTR1                0x100050\t \n\n \n#define  DMA22_PTR1                0x100054\t \n\n \n#define  DMA23_PTR1                0x100058\t \n\n \n#define  DMA24_PTR1                0x10005C\t \n\n \n#define  DMA25_PTR1                0x100060\t \n\n \n#define  DMA26_PTR1                0x100064\t \n\n \n#define  DMA1_PTR2                 0x100080\t \n\n \n#define  DMA2_PTR2                 0x100084\t \n\n \n#define  DMA3_PTR2                 0x100088\t \n\n \n#define  DMA4_PTR2                 0x10008C\t \n\n \n#define  DMA5_PTR2                 0x100090\t \n\n \n#define  DMA6_PTR2                 0x100094\t \n\n \n#define  DMA7_PTR2                 0x100098\t \n\n \n#define  DMA8_PTR2                 0x10009C\t \n\n \n#define  DMA9_PTR2                 0x1000A0\t \n\n \n#define  DMA10_PTR2                0x1000A4\t \n\n \n#define  DMA11_PTR2                0x1000A8\t \n\n \n#define  DMA12_PTR2                0x1000AC\t \n\n \n#define  DMA13_PTR2                0x1000B0\t \n\n \n#define  DMA14_PTR2                0x1000B4\t \n\n \n#define  DMA15_PTR2                0x1000B8\t \n\n \n#define  DMA16_PTR2                0x1000BC\t \n\n \n#define  DMA17_PTR2                0x1000C0\t \n\n \n#define  DMA18_PTR2                0x1000C4\t \n\n \n#define  DMA19_PTR2                0x1000C8\t \n\n \n#define  DMA20_PTR2                0x1000CC\t \n\n \n#define  DMA21_PTR2                0x1000D0\t \n\n \n#define  DMA22_PTR2                0x1000D4\t \n\n \n#define  DMA23_PTR2                0x1000D8\t \n\n \n#define  DMA24_PTR2                0x1000DC\t \n\n \n#define  DMA25_PTR2                0x1000E0\t \n\n \n#define  DMA26_PTR2                0x1000E4\t \n\n \n#define  DMA1_CNT1                 0x100100\t \n\n \n#define  DMA2_CNT1                 0x100104\t \n\n \n#define  DMA3_CNT1                 0x100108\t \n\n \n#define  DMA4_CNT1                 0x10010C\t \n\n \n#define  DMA5_CNT1                 0x100110\t \n\n \n#define  DMA6_CNT1                 0x100114\t \n\n \n#define  DMA7_CNT1                 0x100118\t \n\n \n#define  DMA8_CNT1                 0x10011C\t \n\n \n#define  DMA9_CNT1                 0x100120\t \n\n \n#define  DMA10_CNT1                0x100124\t \n\n \n#define  DMA11_CNT1                0x100128\t \n\n \n#define  DMA12_CNT1                0x10012C\t \n\n \n#define  DMA13_CNT1                0x100130\t \n\n \n#define  DMA14_CNT1                0x100134\t \n\n \n#define  DMA15_CNT1                0x100138\t \n\n \n#define  DMA16_CNT1                0x10013C\t \n\n \n#define  DMA17_CNT1                0x100140\t \n\n \n#define  DMA18_CNT1                0x100144\t \n\n \n#define  DMA19_CNT1                0x100148\t \n\n \n#define  DMA20_CNT1                0x10014C\t \n\n \n#define  DMA21_CNT1                0x100150\t \n\n \n#define  DMA22_CNT1                0x100154\t \n\n \n#define  DMA23_CNT1                0x100158\t \n\n \n#define  DMA24_CNT1                0x10015C\t \n\n \n#define  DMA25_CNT1                0x100160\t \n\n \n#define  DMA26_CNT1                0x100164\t \n\n \n#define  DMA1_CNT2                 0x100180\t \n\n \n#define  DMA2_CNT2                 0x100184\t \n\n \n#define  DMA3_CNT2                 0x100188\t \n\n \n#define  DMA4_CNT2                 0x10018C\t \n\n \n#define  DMA5_CNT2                 0x100190\t \n\n \n#define  DMA6_CNT2                 0x100194\t \n\n \n#define  DMA7_CNT2                 0x100198\t \n\n \n#define  DMA8_CNT2                 0x10019C\t \n\n \n#define  DMA9_CNT2                 0x1001A0\t \n\n \n#define  DMA10_CNT2                0x1001A4\t \n\n \n#define  DMA11_CNT2                0x1001A8\t \n\n \n#define  DMA12_CNT2                0x1001AC\t \n\n \n#define  DMA13_CNT2                0x1001B0\t \n\n \n#define  DMA14_CNT2                0x1001B4\t \n\n \n#define  DMA15_CNT2                0x1001B8\t \n\n \n#define  DMA16_CNT2                0x1001BC\t \n\n \n#define  DMA17_CNT2                0x1001C0\t \n\n \n#define  DMA18_CNT2                0x1001C4\t \n\n \n#define  DMA19_CNT2                0x1001C8\t \n\n \n#define  DMA20_CNT2                0x1001CC\t \n\n \n#define  DMA21_CNT2                0x1001D0\t \n\n \n#define  DMA22_CNT2                0x1001D4\t \n\n \n#define  DMA23_CNT2                0x1001D8\t \n\n \n#define  DMA24_CNT2                0x1001DC\t \n\n \n#define  DMA25_CNT2                0x1001E0\t \n\n \n#define  DMA26_CNT2                0x1001E4\t \n\n \n  \n \n#define  TM_CNT_LDW                0x110000\t \n\n \n#define  TM_CNT_UW                 0x110004\t \n\n \n#define  TM_LMT_LDW                0x110008\t \n\n \n#define  TM_LMT_UW                 0x11000C\t \n\n \n#define  GP0_IO                    0x110010\t \n#define  FLD_GP_OE                 0x00FF0000\t \n#define  FLD_GP_IN                 0x0000FF00\t \n#define  FLD_GP_OUT                0x000000FF\t \n\n \n#define  GPIO_ISM                  0x110014\t \n#define  FLD_GP_ISM_SNS            0x00000070\n#define  FLD_GP_ISM_POL            0x00000007\n\n \n#define  SOFT_RESET                0x11001C\t \n#define  FLD_PECOS_SOFT_RESET      0x00000001\n\n \n#define  MC416_RWD                 0x110020\t \n#define  MC416_OEN                 0x110024\t \n#define  MC416_CTL                 0x110028\n\n \n#define  ALT_PIN_OUT_SEL           0x11002C\t \n\n#define  FLD_ALT_GPIO_OUT_SEL      0xF0000000\n \n \n \n \n \n \n \n \n \n\n#define  FLD_AUX_PLL_CLK_ALT_SEL   0x0F000000\n \n \n \n \n \n \n \n \n\n#define  FLD_IR_TX_ALT_SEL         0x00F00000\n \n \n \n \n \n \n \n \n\n#define  FLD_IR_RX_ALT_SEL         0x000F0000\n \n \n \n \n \n \n \n \n\n#define  FLD_GPIO10_ALT_SEL        0x0000F000\n \n \n \n \n \n \n \n \n\n#define  FLD_GPIO2_ALT_SEL         0x00000F00\n \n \n \n \n \n \n \n \n\n#define  FLD_GPIO1_ALT_SEL         0x000000F0\n \n \n \n \n \n \n \n \n\n#define  FLD_GPIO0_ALT_SEL         0x0000000F\n \n \n \n \n \n \n \n \n\n#define  ALT_PIN_IN_SEL            0x110030\t \n\n#define  FLD_GPIO10_ALT_IN_SEL     0x0000F000\n \n \n \n \n \n \n \n \n\n#define  FLD_GPIO2_ALT_IN_SEL      0x00000F00\n \n \n \n \n \n\n#define  FLD_GPIO1_ALT_IN_SEL      0x000000F0\n \n \n \n \n \n\n#define  FLD_GPIO0_ALT_IN_SEL      0x0000000F\n \n \n \n \n \n\n \n#define  TEST_BUS_CTL1             0x110040\t \n\n \n#define  TEST_BUS_CTL2             0x110044\t \n\n \n#define  CLK_DELAY                 0x110048\t \n#define  FLD_MOE_CLK_DIS           0x80000000\t \n\n \n#define  PAD_CTRL                  0x110068\t \n\n \n#define  MBIST_CTRL                0x110050\t \n\n \n#define  MBIST_STAT                0x110054\t \n\n \n \n \n#define  PLL_A_INT_FRAC            0x110088\n#define  PLL_A_POST_STAT_BIST      0x11008C\n#define  PLL_B_INT_FRAC            0x110090\n#define  PLL_B_POST_STAT_BIST      0x110094\n#define  PLL_C_INT_FRAC            0x110098\n#define  PLL_C_POST_STAT_BIST      0x11009C\n#define  PLL_D_INT_FRAC            0x1100A0\n#define  PLL_D_POST_STAT_BIST      0x1100A4\n\n#define  CLK_RST                   0x11002C\n#define  FLD_VID_I_CLK_NOE         0x00001000\n#define  FLD_VID_J_CLK_NOE         0x00002000\n#define  FLD_USE_ALT_PLL_REF       0x00004000\n\n#define  VID_CH_MODE_SEL           0x110078\n#define  VID_CH_CLK_SEL            0x11007C\n\n \n#define  VBI_A_DMA                 0x130008\t \n\n \n#define  VID_A_VIP_CTL             0x130080\t \n#define  FLD_VIP_MODE              0x00000001\n\n \n#define  VID_A_PIXEL_FRMT          0x130084\t \n#define  FLD_VID_A_GAMMA_DIS       0x00000008\n#define  FLD_VID_A_FORMAT          0x00000007\n#define  FLD_VID_A_GAMMA_FACTOR    0x00000010\n\n \n#define  VID_A_VBI_CTL             0x130088\t \n#define  FLD_VID_A_VIP_EXT         0x00000003\n\n \n#define  VID_B_DMA                 0x130100\t \n\n \n#define  VBI_B_DMA                 0x130108\t \n\n \n#define  VID_B_SRC_SEL             0x130144\t \n#define  FLD_VID_B_SRC_SEL         0x00000000\n\n \n#define  VID_B_LNGTH               0x130150\t \n#define  FLD_VID_B_LN_LNGTH        0x00000FFF\n\n \n#define  VID_B_VIP_CTL             0x130180\t \n\n \n#define  VID_B_PIXEL_FRMT          0x130184\t \n#define  FLD_VID_B_GAMMA_DIS       0x00000008\n#define  FLD_VID_B_FORMAT          0x00000007\n#define  FLD_VID_B_GAMMA_FACTOR    0x00000010\n\n \n#define  VID_C_DMA                 0x130200\t \n\n \n#define  VID_C_LNGTH               0x130250\t \n#define  FLD_VID_C_LN_LNGTH        0x00000FFF\n\n \n \n \n\n#define  VID_DST_A_GPCNT           0x130020\t \n#define  VID_DST_B_GPCNT           0x130120\t \n#define  VID_DST_C_GPCNT           0x130220\t \n#define  VID_DST_D_GPCNT           0x130320\t \n#define  VID_DST_E_GPCNT           0x130420\t \n#define  VID_DST_F_GPCNT           0x130520\t \n#define  VID_DST_G_GPCNT           0x130620\t \n#define  VID_DST_H_GPCNT           0x130720\t \n\n \n\n#define  VID_DST_A_GPCNT_CTL       0x130030\t \n#define  VID_DST_B_GPCNT_CTL       0x130130\t \n#define  VID_DST_C_GPCNT_CTL       0x130230\t \n#define  VID_DST_D_GPCNT_CTL       0x130330\t \n#define  VID_DST_E_GPCNT_CTL       0x130430\t \n#define  VID_DST_F_GPCNT_CTL       0x130530\t \n#define  VID_DST_G_GPCNT_CTL       0x130630\t \n#define  VID_DST_H_GPCNT_CTL       0x130730\t \n\n \n\n#define  VID_DST_A_DMA_CTL         0x130040\t \n#define  VID_DST_B_DMA_CTL         0x130140\t \n#define  VID_DST_C_DMA_CTL         0x130240\t \n#define  VID_DST_D_DMA_CTL         0x130340\t \n#define  VID_DST_E_DMA_CTL         0x130440\t \n#define  VID_DST_F_DMA_CTL         0x130540\t \n#define  VID_DST_G_DMA_CTL         0x130640\t \n#define  VID_DST_H_DMA_CTL         0x130740\t \n\n#define  FLD_VID_RISC_EN           0x00000010\n#define  FLD_VID_FIFO_EN           0x00000001\n\n \n\n#define  VID_DST_A_VIP_CTL         0x130080\t \n#define  VID_DST_B_VIP_CTL         0x130180\t \n#define  VID_DST_C_VIP_CTL         0x130280\t \n#define  VID_DST_D_VIP_CTL         0x130380\t \n#define  VID_DST_E_VIP_CTL         0x130480\t \n#define  VID_DST_F_VIP_CTL         0x130580\t \n#define  VID_DST_G_VIP_CTL         0x130680\t \n#define  VID_DST_H_VIP_CTL         0x130780\t \n\n \n\n#define  VID_DST_A_PIX_FRMT        0x130084\t \n#define  VID_DST_B_PIX_FRMT        0x130184\t \n#define  VID_DST_C_PIX_FRMT        0x130284\t \n#define  VID_DST_D_PIX_FRMT        0x130384\t \n#define  VID_DST_E_PIX_FRMT        0x130484\t \n#define  VID_DST_F_PIX_FRMT        0x130584\t \n#define  VID_DST_G_PIX_FRMT        0x130684\t \n#define  VID_DST_H_PIX_FRMT        0x130784\t \n\n \n \n \n\n#define  VID_SRC_A_GPCNT_CTL       0x130804\t \n#define  VID_SRC_B_GPCNT_CTL       0x130904\t \n#define  VID_SRC_C_GPCNT_CTL       0x130A04\t \n#define  VID_SRC_D_GPCNT_CTL       0x130B04\t \n#define  VID_SRC_E_GPCNT_CTL       0x130C04\t \n#define  VID_SRC_F_GPCNT_CTL       0x130D04\t \n#define  VID_SRC_I_GPCNT_CTL       0x130E04\t \n#define  VID_SRC_J_GPCNT_CTL       0x130F04\t \n\n \n\n#define  VID_SRC_A_GPCNT           0x130808\t \n#define  VID_SRC_B_GPCNT           0x130908\t \n#define  VID_SRC_C_GPCNT           0x130A08\t \n#define  VID_SRC_D_GPCNT           0x130B08\t \n#define  VID_SRC_E_GPCNT           0x130C08\t \n#define  VID_SRC_F_GPCNT           0x130D08\t \n#define  VID_SRC_I_GPCNT           0x130E08\t \n#define  VID_SRC_J_GPCNT           0x130F08\t \n\n \n\n#define  VID_SRC_A_DMA_CTL         0x13080C\t \n#define  VID_SRC_B_DMA_CTL         0x13090C\t \n#define  VID_SRC_C_DMA_CTL         0x130A0C\t \n#define  VID_SRC_D_DMA_CTL         0x130B0C\t \n#define  VID_SRC_E_DMA_CTL         0x130C0C\t \n#define  VID_SRC_F_DMA_CTL         0x130D0C\t \n#define  VID_SRC_I_DMA_CTL         0x130E0C\t \n#define  VID_SRC_J_DMA_CTL         0x130F0C\t \n\n#define  FLD_APB_RISC_EN           0x00000010\n#define  FLD_APB_FIFO_EN           0x00000001\n\n \n\n#define  VID_SRC_A_FMT_CTL         0x130810\t \n#define  VID_SRC_B_FMT_CTL         0x130910\t \n#define  VID_SRC_C_FMT_CTL         0x130A10\t \n#define  VID_SRC_D_FMT_CTL         0x130B10\t \n#define  VID_SRC_E_FMT_CTL         0x130C10\t \n#define  VID_SRC_F_FMT_CTL         0x130D10\t \n#define  VID_SRC_I_FMT_CTL         0x130E10\t \n#define  VID_SRC_J_FMT_CTL         0x130F10\t \n\n \n\n#define  VID_SRC_A_ACTIVE_CTL1     0x130814\t \n#define  VID_SRC_B_ACTIVE_CTL1     0x130914\t \n#define  VID_SRC_C_ACTIVE_CTL1     0x130A14\t \n#define  VID_SRC_D_ACTIVE_CTL1     0x130B14\t \n#define  VID_SRC_E_ACTIVE_CTL1     0x130C14\t \n#define  VID_SRC_F_ACTIVE_CTL1     0x130D14\t \n#define  VID_SRC_I_ACTIVE_CTL1     0x130E14\t \n#define  VID_SRC_J_ACTIVE_CTL1     0x130F14\t \n\n \n\n#define  VID_SRC_A_ACTIVE_CTL2     0x130818\t \n#define  VID_SRC_B_ACTIVE_CTL2     0x130918\t \n#define  VID_SRC_C_ACTIVE_CTL2     0x130A18\t \n#define  VID_SRC_D_ACTIVE_CTL2     0x130B18\t \n#define  VID_SRC_E_ACTIVE_CTL2     0x130C18\t \n#define  VID_SRC_F_ACTIVE_CTL2     0x130D18\t \n#define  VID_SRC_I_ACTIVE_CTL2     0x130E18\t \n#define  VID_SRC_J_ACTIVE_CTL2     0x130F18\t \n\n \n\n#define  VID_SRC_A_CDT_SZ          0x13081C\t \n#define  VID_SRC_B_CDT_SZ          0x13091C\t \n#define  VID_SRC_C_CDT_SZ          0x130A1C\t \n#define  VID_SRC_D_CDT_SZ          0x130B1C\t \n#define  VID_SRC_E_CDT_SZ          0x130C1C\t \n#define  VID_SRC_F_CDT_SZ          0x130D1C\t \n#define  VID_SRC_I_CDT_SZ          0x130E1C\t \n#define  VID_SRC_J_CDT_SZ          0x130F1C\t \n\n \n \n \n#define  AUD_DST_A_DMA             0x140000\t \n#define  AUD_SRC_A_DMA             0x140008\t \n\n#define  AUD_A_GPCNT               0x140010\t \n#define  FLD_AUD_A_GP_CNT          0x0000FFFF\n\n#define  AUD_A_GPCNT_CTL           0x140014\t \n\n#define  AUD_A_LNGTH               0x140018\t \n\n#define  AUD_A_CFG                 0x14001C\t \n\n \n#define  AUD_DST_B_DMA             0x140100\t \n#define  AUD_SRC_B_DMA             0x140108\t \n\n#define  AUD_B_GPCNT               0x140110\t \n#define  FLD_AUD_B_GP_CNT          0x0000FFFF\n\n#define  AUD_B_GPCNT_CTL           0x140114\t \n\n#define  AUD_B_LNGTH               0x140118\t \n\n#define  AUD_B_CFG                 0x14011C\t \n\n \n#define  AUD_DST_C_DMA             0x140200\t \n#define  AUD_SRC_C_DMA             0x140208\t \n\n#define  AUD_C_GPCNT               0x140210\t \n#define  FLD_AUD_C_GP_CNT          0x0000FFFF\n\n#define  AUD_C_GPCNT_CTL           0x140214\t \n\n#define  AUD_C_LNGTH               0x140218\t \n\n#define  AUD_C_CFG                 0x14021C\t \n\n \n#define  AUD_DST_D_DMA             0x140300\t \n#define  AUD_SRC_D_DMA             0x140308\t \n\n#define  AUD_D_GPCNT               0x140310\t \n#define  FLD_AUD_D_GP_CNT          0x0000FFFF\n\n#define  AUD_D_GPCNT_CTL           0x140314\t \n\n#define  AUD_D_LNGTH               0x140318\t \n\n#define  AUD_D_CFG                 0x14031C\t \n\n \n#define  AUD_SRC_E_DMA             0x140400\t \n\n#define  AUD_E_GPCNT               0x140410\t \n#define  FLD_AUD_E_GP_CNT          0x0000FFFF\n\n#define  AUD_E_GPCNT_CTL           0x140414\t \n\n#define  AUD_E_CFG                 0x14041C\t \n\n \n\n#define  FLD_AUD_DST_LN_LNGTH      0x00000FFF\n\n#define  FLD_AUD_DST_PK_MODE       0x00004000\n\n#define  FLD_AUD_CLK_ENABLE        0x00000200\n\n#define  FLD_AUD_MASTER_MODE       0x00000002\n\n#define  FLD_AUD_SONY_MODE         0x00000001\n\n#define  FLD_AUD_CLK_SELECT_PLL_D  0x00001800\n\n#define  FLD_AUD_DST_ENABLE        0x00020000\n\n#define  FLD_AUD_SRC_ENABLE        0x00010000\n\n \n#define  AUD_INT_DMA_CTL           0x140500\t \n\n#define  FLD_AUD_SRC_E_RISC_EN     0x00008000\n#define  FLD_AUD_SRC_C_RISC_EN     0x00004000\n#define  FLD_AUD_SRC_B_RISC_EN     0x00002000\n#define  FLD_AUD_SRC_A_RISC_EN     0x00001000\n\n#define  FLD_AUD_DST_D_RISC_EN     0x00000800\n#define  FLD_AUD_DST_C_RISC_EN     0x00000400\n#define  FLD_AUD_DST_B_RISC_EN     0x00000200\n#define  FLD_AUD_DST_A_RISC_EN     0x00000100\n\n#define  FLD_AUD_SRC_E_FIFO_EN     0x00000080\n#define  FLD_AUD_SRC_C_FIFO_EN     0x00000040\n#define  FLD_AUD_SRC_B_FIFO_EN     0x00000020\n#define  FLD_AUD_SRC_A_FIFO_EN     0x00000010\n\n#define  FLD_AUD_DST_D_FIFO_EN     0x00000008\n#define  FLD_AUD_DST_C_FIFO_EN     0x00000004\n#define  FLD_AUD_DST_B_FIFO_EN     0x00000002\n#define  FLD_AUD_DST_A_FIFO_EN     0x00000001\n\n \n \n \n \n \n \n \n#define  MB_IF_A_DMA               0x150000\t \n#define  MB_IF_A_GPCN              0x150008\t \n#define  MB_IF_A_GPCN_CTRL         0x15000C\n#define  MB_IF_A_DMA_CTRL          0x150010\n#define  MB_IF_A_LENGTH            0x150014\n#define  MB_IF_A_HDMA_XFER_SZ      0x150018\n#define  MB_IF_A_HCMD              0x15001C\n#define  MB_IF_A_HCONFIG           0x150020\n#define  MB_IF_A_DATA_STRUCT_0     0x150024\n#define  MB_IF_A_DATA_STRUCT_1     0x150028\n#define  MB_IF_A_DATA_STRUCT_2     0x15002C\n#define  MB_IF_A_DATA_STRUCT_3     0x150030\n#define  MB_IF_A_DATA_STRUCT_4     0x150034\n#define  MB_IF_A_DATA_STRUCT_5     0x150038\n#define  MB_IF_A_DATA_STRUCT_6     0x15003C\n#define  MB_IF_A_DATA_STRUCT_7     0x150040\n#define  MB_IF_A_DATA_STRUCT_8     0x150044\n#define  MB_IF_A_DATA_STRUCT_9     0x150048\n#define  MB_IF_A_DATA_STRUCT_A     0x15004C\n#define  MB_IF_A_DATA_STRUCT_B     0x150050\n#define  MB_IF_A_DATA_STRUCT_C     0x150054\n#define  MB_IF_A_DATA_STRUCT_D     0x150058\n#define  MB_IF_A_DATA_STRUCT_E     0x15005C\n#define  MB_IF_A_DATA_STRUCT_F     0x150060\n \n \n \n#define  MB_IF_B_DMA               0x160000\t \n#define  MB_IF_B_GPCN              0x160008\t \n#define  MB_IF_B_GPCN_CTRL         0x16000C\n#define  MB_IF_B_DMA_CTRL          0x160010\n#define  MB_IF_B_LENGTH            0x160014\n#define  MB_IF_B_HDMA_XFER_SZ      0x160018\n#define  MB_IF_B_HCMD              0x16001C\n#define  MB_IF_B_HCONFIG           0x160020\n#define  MB_IF_B_DATA_STRUCT_0     0x160024\n#define  MB_IF_B_DATA_STRUCT_1     0x160028\n#define  MB_IF_B_DATA_STRUCT_2     0x16002C\n#define  MB_IF_B_DATA_STRUCT_3     0x160030\n#define  MB_IF_B_DATA_STRUCT_4     0x160034\n#define  MB_IF_B_DATA_STRUCT_5     0x160038\n#define  MB_IF_B_DATA_STRUCT_6     0x16003C\n#define  MB_IF_B_DATA_STRUCT_7     0x160040\n#define  MB_IF_B_DATA_STRUCT_8     0x160044\n#define  MB_IF_B_DATA_STRUCT_9     0x160048\n#define  MB_IF_B_DATA_STRUCT_A     0x16004C\n#define  MB_IF_B_DATA_STRUCT_B     0x160050\n#define  MB_IF_B_DATA_STRUCT_C     0x160054\n#define  MB_IF_B_DATA_STRUCT_D     0x160058\n#define  MB_IF_B_DATA_STRUCT_E     0x16005C\n#define  MB_IF_B_DATA_STRUCT_F     0x160060\n\n \n#define  FLD_MB_IF_RISC_EN         0x00000010\n#define  FLD_MB_IF_FIFO_EN         0x00000001\n\n \n#define  FLD_MB_IF_LN_LNGTH        0x00000FFF\n\n \n#define  FLD_MB_HCMD_H_GO          0x80000000\n#define  FLD_MB_HCMD_H_BUSY        0x40000000\n#define  FLD_MB_HCMD_H_DMA_HOLD    0x10000000\n#define  FLD_MB_HCMD_H_DMA_BUSY    0x08000000\n#define  FLD_MB_HCMD_H_DMA_TYPE    0x04000000\n#define  FLD_MB_HCMD_H_DMA_XACT    0x02000000\n#define  FLD_MB_HCMD_H_RW_N        0x01000000\n#define  FLD_MB_HCMD_H_ADDR        0x00FF0000\n#define  FLD_MB_HCMD_H_DATA        0x0000FFFF\n\n \n \n \n#define  I2C1_ADDR                 0x180000\t \n#define  FLD_I2C_DADDR             0xfe000000\t \n\t\t\t\t\t\t  \n \n#define  FLD_I2C_SADDR             0x00FFFFFF\t \n\n \n#define  I2C1_WDATA                0x180004\t \n#define  FLD_I2C_WDATA             0xFFFFFFFF\t \n\n \n#define  I2C1_CTRL                 0x180008\t \n#define  FLD_I2C_PERIOD            0xFF000000\t \n#define  FLD_I2C_SCL_IN            0x00200000\t \n#define  FLD_I2C_SDA_IN            0x00100000\t \n\t\t\t\t\t\t  \n#define  FLD_I2C_SCL_OUT           0x00020000\t \n#define  FLD_I2C_SDA_OUT           0x00010000\t \n\t\t\t\t\t\t  \n#define  FLD_I2C_DATA_LEN          0x00007000\t \n#define  FLD_I2C_SADDR_INC         0x00000800\t \n\t\t\t\t\t\t  \n#define  FLD_I2C_SADDR_LEN         0x00000300\t \n\t\t\t\t\t\t  \n#define  FLD_I2C_SOFT              0x00000020\t \n#define  FLD_I2C_NOSTOP            0x00000010\t \n#define  FLD_I2C_EXTEND            0x00000008\t \n#define  FLD_I2C_SYNC              0x00000004\t \n#define  FLD_I2C_READ_SA           0x00000002\t \n#define  FLD_I2C_READ_WRN          0x00000001\t \n\n \n#define  I2C1_RDATA                0x18000C\t \n#define  FLD_I2C_RDATA             0xFFFFFFFF\t \n\n \n#define  I2C1_STAT                 0x180010\t \n#define  FLD_I2C_XFER_IN_PROG      0x00000002\t \n#define  FLD_I2C_RACK              0x00000001\t \n\n \n \n \n#define  I2C2_ADDR                 0x190000\t \n\n \n#define  I2C2_WDATA                0x190004\t \n\n \n#define  I2C2_CTRL                 0x190008\t \n\n \n#define  I2C2_RDATA                0x19000C\t \n\n \n#define  I2C2_STAT                 0x190010\t \n\n \n \n \n#define  I2C3_ADDR                 0x1A0000\t \n\n \n#define  I2C3_WDATA                0x1A0004\t \n\n \n#define  I2C3_CTRL                 0x1A0008\t \n\n \n#define  I2C3_RDATA                0x1A000C\t \n\n \n#define  I2C3_STAT                 0x1A0010\t \n\n \n \n \n#define  UART_CTL                  0x1B0000\t \n#define  FLD_LOOP_BACK_EN          (1 << 7)\t \n#define  FLD_RX_TRG_SZ             (3 << 2)\t \n#define  FLD_RX_EN                 (1 << 1)\t \n#define  FLD_TX_EN                 (1 << 0)\t \n\n \n#define  UART_BRD                  0x1B0004\t \n#define  FLD_BRD                   0x0000FFFF\t \n\n \n#define  UART_DBUF                 0x1B0008\t \n#define  FLD_DB                    0xFFFFFFFF\t \n\n \n#define  UART_ISR                  0x1B000C\t \n#define  FLD_RXD_TIMEOUT_EN        (1 << 7)\t \n#define  FLD_FRM_ERR_EN            (1 << 6)\t \n#define  FLD_RXD_RDY_EN            (1 << 5)\t \n#define  FLD_TXD_EMPTY_EN          (1 << 4)\t \n#define  FLD_RXD_OVERFLOW          (1 << 3)\t \n#define  FLD_FRM_ERR               (1 << 2)\t \n#define  FLD_RXD_RDY               (1 << 1)\t \n#define  FLD_TXD_EMPTY             (1 << 0)\t \n\n \n#define  UART_CNT                  0x1B0010\t \n#define  FLD_TXD_CNT               (0x1F << 8)\t \n#define  FLD_RXD_CNT               (0x1F << 0)\t \n\n \n \n#define  MD_CH0_GRID_BLOCK_YCNT    0x170014\n#define  MD_CH1_GRID_BLOCK_YCNT    0x170094\n#define  MD_CH2_GRID_BLOCK_YCNT    0x170114\n#define  MD_CH3_GRID_BLOCK_YCNT    0x170194\n#define  MD_CH4_GRID_BLOCK_YCNT    0x170214\n#define  MD_CH5_GRID_BLOCK_YCNT    0x170294\n#define  MD_CH6_GRID_BLOCK_YCNT    0x170314\n#define  MD_CH7_GRID_BLOCK_YCNT    0x170394\n\n#define PIXEL_FRMT_422    4\n#define PIXEL_FRMT_411    5\n#define PIXEL_FRMT_Y8     6\n\n#define PIXEL_ENGINE_VIP1 0\n#define PIXEL_ENGINE_VIP2 1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}