

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Mon Sep  4 23:52:32 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   101761|   101761|  1.018 ms|  1.018 ms|  101761|  101761|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      772|      772|   7.720 us|   7.720 us|   772|   772|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371    |Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2    |      146|      146|   1.460 us|   1.460 us|   146|   146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379                    |Self_attention_Pipeline_VITIS_LOOP_65_1                    |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_gemm_systolic_array_attn_fu_384                                   |gemm_systolic_array_attn                                   |     2422|     2422|  24.220 us|  24.220 us|  2422|  2422|       no|
        |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |      152|      152|   1.520 us|   1.520 us|   152|   152|       no|
        |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408                   |Self_attention_Pipeline_l_update_i4_l_j3                   |      164|      164|   1.640 us|   1.640 us|   164|   164|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421  |Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2  |      770|      770|   7.700 us|   7.700 us|   770|   770|       no|
        |grp_Self_attention_Pipeline_l_j2_fu_429                               |Self_attention_Pipeline_l_j2                               |       63|       63|   0.630 us|   0.630 us|    63|    63|       no|
        |grp_gemm_systolic_array_cont_fu_443                                   |gemm_systolic_array_cont                                   |     2776|     2776|  27.760 us|  27.760 us|  2776|  2776|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      772|      772|   7.720 us|   7.720 us|   772|   772|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   101760|   101760|      8480|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  183|   42770|  51792|    -|
|Memory           |       32|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|   1712|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|  183|   42890|  53580|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   83|      40|    100|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421  |Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2  |        0|   0|     34|    162|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371    |Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2    |        0|   0|     27|    157|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379                    |Self_attention_Pipeline_VITIS_LOOP_65_1                    |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_l_j2_fu_429                               |Self_attention_Pipeline_l_j2                               |        0|   7|    940|   1333|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |        0|   0|    205|    259|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |        0|   0|    209|    393|    0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |        0|   0|    447|    337|    0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408                   |Self_attention_Pipeline_l_update_i4_l_j3                   |        0|   0|    507|    337|    0|
    |grp_gemm_systolic_array_attn_fu_384                                   |gemm_systolic_array_attn                                   |        0|  88|  20193|  24461|    0|
    |grp_gemm_systolic_array_cont_fu_443                                   |gemm_systolic_array_cont                                   |        0|  88|  20202|  24304|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0| 183|  42770|  51792|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |Q_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |K_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_1_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_2_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |V_h_3_U       |Self_attention_Q_h_RAM_AUTO_1R1W         |        1|   0|   0|    0|   192|   32|     1|         6144|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |v84_U         |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_1_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_2_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v84_3_U       |Self_attention_v84_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v85_U         |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_1_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_2_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v85_3_U       |Self_attention_v85_RAM_AUTO_1R1W         |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v86_U         |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_1_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_2_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    |v86_3_U       |Self_attention_v86_RAM_AUTO_1R1W         |        2|   0|   0|    0|   192|   32|     1|         6144|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       32|  32|   6|    0|  3372|  800|    25|       107904|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_506_p2                                   |         +|   0|  0|  13|           4|           1|
    |add_ln68_fu_527_p2                                    |         +|   0|  0|  13|           4|           1|
    |sub_ln71_fu_577_p2                                    |         -|   0|  0|  14|           6|           6|
    |icmp_ln126_fu_500_p2                                  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln68_fu_521_p2                                   |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state12_on_subcall_done                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_384_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_443_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  70|          28|          22|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_1_address0       |  14|          3|    8|         24|
    |K_h_1_ce0            |  14|          3|    1|          3|
    |K_h_1_we0            |   9|          2|    1|          2|
    |K_h_2_address0       |  14|          3|    8|         24|
    |K_h_2_ce0            |  14|          3|    1|          3|
    |K_h_2_we0            |   9|          2|    1|          2|
    |K_h_3_address0       |  14|          3|    8|         24|
    |K_h_3_ce0            |  14|          3|    1|          3|
    |K_h_3_we0            |   9|          2|    1|          2|
    |K_h_address0         |  14|          3|    8|         24|
    |K_h_ce0              |  14|          3|    1|          3|
    |K_h_we0              |   9|          2|    1|          2|
    |Q_h_1_address0       |  14|          3|    8|         24|
    |Q_h_1_ce0            |  14|          3|    1|          3|
    |Q_h_1_we0            |   9|          2|    1|          2|
    |Q_h_2_address0       |  14|          3|    8|         24|
    |Q_h_2_ce0            |  14|          3|    1|          3|
    |Q_h_2_we0            |   9|          2|    1|          2|
    |Q_h_3_address0       |  14|          3|    8|         24|
    |Q_h_3_ce0            |  14|          3|    1|          3|
    |Q_h_3_we0            |   9|          2|    1|          2|
    |Q_h_address0         |  14|          3|    8|         24|
    |Q_h_ce0              |  14|          3|    1|          3|
    |Q_h_we0              |   9|          2|    1|          2|
    |V_h_1_address0       |  14|          3|    8|         24|
    |V_h_1_ce0            |  14|          3|    1|          3|
    |V_h_1_we0            |   9|          2|    1|          2|
    |V_h_2_address0       |  14|          3|    8|         24|
    |V_h_2_ce0            |  14|          3|    1|          3|
    |V_h_2_we0            |   9|          2|    1|          2|
    |V_h_3_address0       |  14|          3|    8|         24|
    |V_h_3_ce0            |  14|          3|    1|          3|
    |V_h_3_we0            |   9|          2|    1|          2|
    |V_h_address0         |  14|          3|    8|         24|
    |V_h_ce0              |  14|          3|    1|          3|
    |V_h_we0              |   9|          2|    1|          2|
    |ap_NS_fsm            |  81|         17|    1|         17|
    |grp_fu_633_ce        |   9|          2|    1|          2|
    |grp_fu_637_ce        |   9|          2|    1|          2|
    |grp_fu_641_ce        |   9|          2|    1|          2|
    |h_fu_154             |   9|          2|    4|          8|
    |i3_reg_270           |   9|          2|    4|          8|
    |inp_sumRow_address0  |  25|          5|    4|         20|
    |inp_sumRow_ce0       |  25|          5|    1|          5|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |v84_1_address0       |  31|          6|    6|         36|
    |v84_1_address1       |  20|          4|    6|         24|
    |v84_1_ce0            |  31|          6|    1|          6|
    |v84_1_ce1            |  20|          4|    1|          4|
    |v84_1_d0             |  25|          5|   32|        160|
    |v84_1_we0            |  25|          5|    1|          5|
    |v84_2_address0       |  31|          6|    6|         36|
    |v84_2_address1       |  20|          4|    6|         24|
    |v84_2_ce0            |  31|          6|    1|          6|
    |v84_2_ce1            |  20|          4|    1|          4|
    |v84_2_d0             |  25|          5|   32|        160|
    |v84_2_we0            |  25|          5|    1|          5|
    |v84_3_address0       |  31|          6|    6|         36|
    |v84_3_address1       |  20|          4|    6|         24|
    |v84_3_ce0            |  31|          6|    1|          6|
    |v84_3_ce1            |  20|          4|    1|          4|
    |v84_3_d0             |  25|          5|   32|        160|
    |v84_3_we0            |  25|          5|    1|          5|
    |v84_address0         |  31|          6|    6|         36|
    |v84_address1         |  20|          4|    6|         24|
    |v84_ce0              |  31|          6|    1|          6|
    |v84_ce1              |  20|          4|    1|          4|
    |v84_d0               |  25|          5|   32|        160|
    |v84_we0              |  25|          5|    1|          5|
    |v85_1_address0       |  14|          3|    6|         18|
    |v85_1_ce0            |  14|          3|    1|          3|
    |v85_1_we0            |   9|          2|    1|          2|
    |v85_2_address0       |  14|          3|    6|         18|
    |v85_2_ce0            |  14|          3|    1|          3|
    |v85_2_we0            |   9|          2|    1|          2|
    |v85_3_address0       |  14|          3|    6|         18|
    |v85_3_ce0            |  14|          3|    1|          3|
    |v85_3_we0            |   9|          2|    1|          2|
    |v85_address0         |  14|          3|    6|         18|
    |v85_ce0              |  14|          3|    1|          3|
    |v85_we0              |   9|          2|    1|          2|
    |v86_1_address0       |  20|          4|    8|         32|
    |v86_1_ce0            |  20|          4|    1|          4|
    |v86_1_ce1            |   9|          2|    1|          2|
    |v86_1_d0             |  14|          3|   32|         96|
    |v86_1_we0            |  14|          3|    1|          3|
    |v86_2_address0       |  20|          4|    8|         32|
    |v86_2_ce0            |  20|          4|    1|          4|
    |v86_2_ce1            |   9|          2|    1|          2|
    |v86_2_d0             |  14|          3|   32|         96|
    |v86_2_we0            |  14|          3|    1|          3|
    |v86_3_address0       |  20|          4|    8|         32|
    |v86_3_ce0            |  20|          4|    1|          4|
    |v86_3_ce1            |   9|          2|    1|          2|
    |v86_3_d0             |  14|          3|   32|         96|
    |v86_3_we0            |  14|          3|    1|          3|
    |v86_address0         |  20|          4|    8|         32|
    |v86_ce0              |  20|          4|    1|          4|
    |v86_ce1              |   9|          2|    1|          2|
    |v86_d0               |  14|          3|   32|         96|
    |v86_we0              |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1712|        355|  562|       2091|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln126_reg_594                                                                  |   4|   0|    4|          0|
    |add_ln68_reg_608                                                                   |   4|   0|    4|          0|
    |ap_CS_fsm                                                                          |  16|   0|   16|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_384_ap_ready                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_443_ap_ready                           |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j2_fu_429_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282_ap_start_reg            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408_ap_start_reg                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_attn_fu_384_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_cont_fu_443_ap_start_reg                                   |   1|   0|    1|          0|
    |h_fu_154                                                                           |   4|   0|    4|          0|
    |i3_reg_270                                                                         |   4|   0|    4|          0|
    |inp_sumRow_load_reg_618                                                            |  32|   0|   32|          0|
    |sub_ln71_reg_628                                                                   |   4|   0|    6|          2|
    |tmp_reg_599                                                                        |   4|   0|   10|          6|
    |trunc_ln68_reg_623                                                                 |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  88|   0|   96|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1390_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1394_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1398_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v71_0_address0        |  out|   10|   ap_memory|           v71_0|         array|
|v71_0_ce0             |  out|    1|   ap_memory|           v71_0|         array|
|v71_0_q0              |   in|   32|   ap_memory|           v71_0|         array|
|v71_1_address0        |  out|   10|   ap_memory|           v71_1|         array|
|v71_1_ce0             |  out|    1|   ap_memory|           v71_1|         array|
|v71_1_q0              |   in|   32|   ap_memory|           v71_1|         array|
|v71_2_address0        |  out|   10|   ap_memory|           v71_2|         array|
|v71_2_ce0             |  out|    1|   ap_memory|           v71_2|         array|
|v71_2_q0              |   in|   32|   ap_memory|           v71_2|         array|
|v71_3_address0        |  out|   10|   ap_memory|           v71_3|         array|
|v71_3_ce0             |  out|    1|   ap_memory|           v71_3|         array|
|v71_3_q0              |   in|   32|   ap_memory|           v71_3|         array|
|v71_4_address0        |  out|   10|   ap_memory|           v71_4|         array|
|v71_4_ce0             |  out|    1|   ap_memory|           v71_4|         array|
|v71_4_q0              |   in|   32|   ap_memory|           v71_4|         array|
|v71_5_address0        |  out|   10|   ap_memory|           v71_5|         array|
|v71_5_ce0             |  out|    1|   ap_memory|           v71_5|         array|
|v71_5_q0              |   in|   32|   ap_memory|           v71_5|         array|
|v71_6_address0        |  out|   10|   ap_memory|           v71_6|         array|
|v71_6_ce0             |  out|    1|   ap_memory|           v71_6|         array|
|v71_6_q0              |   in|   32|   ap_memory|           v71_6|         array|
|v71_7_address0        |  out|   10|   ap_memory|           v71_7|         array|
|v71_7_ce0             |  out|    1|   ap_memory|           v71_7|         array|
|v71_7_q0              |   in|   32|   ap_memory|           v71_7|         array|
|v71_8_address0        |  out|   10|   ap_memory|           v71_8|         array|
|v71_8_ce0             |  out|    1|   ap_memory|           v71_8|         array|
|v71_8_q0              |   in|   32|   ap_memory|           v71_8|         array|
|v71_9_address0        |  out|   10|   ap_memory|           v71_9|         array|
|v71_9_ce0             |  out|    1|   ap_memory|           v71_9|         array|
|v71_9_q0              |   in|   32|   ap_memory|           v71_9|         array|
|v71_10_address0       |  out|   10|   ap_memory|          v71_10|         array|
|v71_10_ce0            |  out|    1|   ap_memory|          v71_10|         array|
|v71_10_q0             |   in|   32|   ap_memory|          v71_10|         array|
|v71_11_address0       |  out|   10|   ap_memory|          v71_11|         array|
|v71_11_ce0            |  out|    1|   ap_memory|          v71_11|         array|
|v71_11_q0             |   in|   32|   ap_memory|          v71_11|         array|
|v72_0_address0        |  out|   10|   ap_memory|           v72_0|         array|
|v72_0_ce0             |  out|    1|   ap_memory|           v72_0|         array|
|v72_0_q0              |   in|   32|   ap_memory|           v72_0|         array|
|v72_1_address0        |  out|   10|   ap_memory|           v72_1|         array|
|v72_1_ce0             |  out|    1|   ap_memory|           v72_1|         array|
|v72_1_q0              |   in|   32|   ap_memory|           v72_1|         array|
|v72_2_address0        |  out|   10|   ap_memory|           v72_2|         array|
|v72_2_ce0             |  out|    1|   ap_memory|           v72_2|         array|
|v72_2_q0              |   in|   32|   ap_memory|           v72_2|         array|
|v72_3_address0        |  out|   10|   ap_memory|           v72_3|         array|
|v72_3_ce0             |  out|    1|   ap_memory|           v72_3|         array|
|v72_3_q0              |   in|   32|   ap_memory|           v72_3|         array|
|v72_4_address0        |  out|   10|   ap_memory|           v72_4|         array|
|v72_4_ce0             |  out|    1|   ap_memory|           v72_4|         array|
|v72_4_q0              |   in|   32|   ap_memory|           v72_4|         array|
|v72_5_address0        |  out|   10|   ap_memory|           v72_5|         array|
|v72_5_ce0             |  out|    1|   ap_memory|           v72_5|         array|
|v72_5_q0              |   in|   32|   ap_memory|           v72_5|         array|
|v72_6_address0        |  out|   10|   ap_memory|           v72_6|         array|
|v72_6_ce0             |  out|    1|   ap_memory|           v72_6|         array|
|v72_6_q0              |   in|   32|   ap_memory|           v72_6|         array|
|v72_7_address0        |  out|   10|   ap_memory|           v72_7|         array|
|v72_7_ce0             |  out|    1|   ap_memory|           v72_7|         array|
|v72_7_q0              |   in|   32|   ap_memory|           v72_7|         array|
|v72_8_address0        |  out|   10|   ap_memory|           v72_8|         array|
|v72_8_ce0             |  out|    1|   ap_memory|           v72_8|         array|
|v72_8_q0              |   in|   32|   ap_memory|           v72_8|         array|
|v72_9_address0        |  out|   10|   ap_memory|           v72_9|         array|
|v72_9_ce0             |  out|    1|   ap_memory|           v72_9|         array|
|v72_9_q0              |   in|   32|   ap_memory|           v72_9|         array|
|v72_10_address0       |  out|   10|   ap_memory|          v72_10|         array|
|v72_10_ce0            |  out|    1|   ap_memory|          v72_10|         array|
|v72_10_q0             |   in|   32|   ap_memory|          v72_10|         array|
|v72_11_address0       |  out|   10|   ap_memory|          v72_11|         array|
|v72_11_ce0            |  out|    1|   ap_memory|          v72_11|         array|
|v72_11_q0             |   in|   32|   ap_memory|          v72_11|         array|
|v73_0_address0        |  out|   10|   ap_memory|           v73_0|         array|
|v73_0_ce0             |  out|    1|   ap_memory|           v73_0|         array|
|v73_0_q0              |   in|   32|   ap_memory|           v73_0|         array|
|v73_1_address0        |  out|   10|   ap_memory|           v73_1|         array|
|v73_1_ce0             |  out|    1|   ap_memory|           v73_1|         array|
|v73_1_q0              |   in|   32|   ap_memory|           v73_1|         array|
|v73_2_address0        |  out|   10|   ap_memory|           v73_2|         array|
|v73_2_ce0             |  out|    1|   ap_memory|           v73_2|         array|
|v73_2_q0              |   in|   32|   ap_memory|           v73_2|         array|
|v73_3_address0        |  out|   10|   ap_memory|           v73_3|         array|
|v73_3_ce0             |  out|    1|   ap_memory|           v73_3|         array|
|v73_3_q0              |   in|   32|   ap_memory|           v73_3|         array|
|v73_4_address0        |  out|   10|   ap_memory|           v73_4|         array|
|v73_4_ce0             |  out|    1|   ap_memory|           v73_4|         array|
|v73_4_q0              |   in|   32|   ap_memory|           v73_4|         array|
|v73_5_address0        |  out|   10|   ap_memory|           v73_5|         array|
|v73_5_ce0             |  out|    1|   ap_memory|           v73_5|         array|
|v73_5_q0              |   in|   32|   ap_memory|           v73_5|         array|
|v73_6_address0        |  out|   10|   ap_memory|           v73_6|         array|
|v73_6_ce0             |  out|    1|   ap_memory|           v73_6|         array|
|v73_6_q0              |   in|   32|   ap_memory|           v73_6|         array|
|v73_7_address0        |  out|   10|   ap_memory|           v73_7|         array|
|v73_7_ce0             |  out|    1|   ap_memory|           v73_7|         array|
|v73_7_q0              |   in|   32|   ap_memory|           v73_7|         array|
|v73_8_address0        |  out|   10|   ap_memory|           v73_8|         array|
|v73_8_ce0             |  out|    1|   ap_memory|           v73_8|         array|
|v73_8_q0              |   in|   32|   ap_memory|           v73_8|         array|
|v73_9_address0        |  out|   10|   ap_memory|           v73_9|         array|
|v73_9_ce0             |  out|    1|   ap_memory|           v73_9|         array|
|v73_9_q0              |   in|   32|   ap_memory|           v73_9|         array|
|v73_10_address0       |  out|   10|   ap_memory|          v73_10|         array|
|v73_10_ce0            |  out|    1|   ap_memory|          v73_10|         array|
|v73_10_q0             |   in|   32|   ap_memory|          v73_10|         array|
|v73_11_address0       |  out|   10|   ap_memory|          v73_11|         array|
|v73_11_ce0            |  out|    1|   ap_memory|          v73_11|         array|
|v73_11_q0             |   in|   32|   ap_memory|          v73_11|         array|
|v74_0_address0        |  out|   10|   ap_memory|           v74_0|         array|
|v74_0_ce0             |  out|    1|   ap_memory|           v74_0|         array|
|v74_0_we0             |  out|    1|   ap_memory|           v74_0|         array|
|v74_0_d0              |  out|   32|   ap_memory|           v74_0|         array|
|v74_1_address0        |  out|   10|   ap_memory|           v74_1|         array|
|v74_1_ce0             |  out|    1|   ap_memory|           v74_1|         array|
|v74_1_we0             |  out|    1|   ap_memory|           v74_1|         array|
|v74_1_d0              |  out|   32|   ap_memory|           v74_1|         array|
|v74_2_address0        |  out|   10|   ap_memory|           v74_2|         array|
|v74_2_ce0             |  out|    1|   ap_memory|           v74_2|         array|
|v74_2_we0             |  out|    1|   ap_memory|           v74_2|         array|
|v74_2_d0              |  out|   32|   ap_memory|           v74_2|         array|
|v74_3_address0        |  out|   10|   ap_memory|           v74_3|         array|
|v74_3_ce0             |  out|    1|   ap_memory|           v74_3|         array|
|v74_3_we0             |  out|    1|   ap_memory|           v74_3|         array|
|v74_3_d0              |  out|   32|   ap_memory|           v74_3|         array|
|v74_4_address0        |  out|   10|   ap_memory|           v74_4|         array|
|v74_4_ce0             |  out|    1|   ap_memory|           v74_4|         array|
|v74_4_we0             |  out|    1|   ap_memory|           v74_4|         array|
|v74_4_d0              |  out|   32|   ap_memory|           v74_4|         array|
|v74_5_address0        |  out|   10|   ap_memory|           v74_5|         array|
|v74_5_ce0             |  out|    1|   ap_memory|           v74_5|         array|
|v74_5_we0             |  out|    1|   ap_memory|           v74_5|         array|
|v74_5_d0              |  out|   32|   ap_memory|           v74_5|         array|
|v74_6_address0        |  out|   10|   ap_memory|           v74_6|         array|
|v74_6_ce0             |  out|    1|   ap_memory|           v74_6|         array|
|v74_6_we0             |  out|    1|   ap_memory|           v74_6|         array|
|v74_6_d0              |  out|   32|   ap_memory|           v74_6|         array|
|v74_7_address0        |  out|   10|   ap_memory|           v74_7|         array|
|v74_7_ce0             |  out|    1|   ap_memory|           v74_7|         array|
|v74_7_we0             |  out|    1|   ap_memory|           v74_7|         array|
|v74_7_d0              |  out|   32|   ap_memory|           v74_7|         array|
|v74_8_address0        |  out|   10|   ap_memory|           v74_8|         array|
|v74_8_ce0             |  out|    1|   ap_memory|           v74_8|         array|
|v74_8_we0             |  out|    1|   ap_memory|           v74_8|         array|
|v74_8_d0              |  out|   32|   ap_memory|           v74_8|         array|
|v74_9_address0        |  out|   10|   ap_memory|           v74_9|         array|
|v74_9_ce0             |  out|    1|   ap_memory|           v74_9|         array|
|v74_9_we0             |  out|    1|   ap_memory|           v74_9|         array|
|v74_9_d0              |  out|   32|   ap_memory|           v74_9|         array|
|v74_10_address0       |  out|   10|   ap_memory|          v74_10|         array|
|v74_10_ce0            |  out|    1|   ap_memory|          v74_10|         array|
|v74_10_we0            |  out|    1|   ap_memory|          v74_10|         array|
|v74_10_d0             |  out|   32|   ap_memory|          v74_10|         array|
|v74_11_address0       |  out|   10|   ap_memory|          v74_11|         array|
|v74_11_ce0            |  out|    1|   ap_memory|          v74_11|         array|
|v74_11_we0            |  out|    1|   ap_memory|          v74_11|         array|
|v74_11_d0             |  out|   32|   ap_memory|          v74_11|         array|
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:64]   --->   Operation 18 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%Q_h = alloca i64 1" [bert_layer.cpp:127]   --->   Operation 19 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%Q_h_1 = alloca i64 1" [bert_layer.cpp:127]   --->   Operation 20 'alloca' 'Q_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%Q_h_2 = alloca i64 1" [bert_layer.cpp:127]   --->   Operation 21 'alloca' 'Q_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%Q_h_3 = alloca i64 1" [bert_layer.cpp:127]   --->   Operation 22 'alloca' 'Q_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%K_h = alloca i64 1" [bert_layer.cpp:128]   --->   Operation 23 'alloca' 'K_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%K_h_1 = alloca i64 1" [bert_layer.cpp:128]   --->   Operation 24 'alloca' 'K_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%K_h_2 = alloca i64 1" [bert_layer.cpp:128]   --->   Operation 25 'alloca' 'K_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%K_h_3 = alloca i64 1" [bert_layer.cpp:128]   --->   Operation 26 'alloca' 'K_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%V_h = alloca i64 1" [bert_layer.cpp:129]   --->   Operation 27 'alloca' 'V_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%V_h_1 = alloca i64 1" [bert_layer.cpp:129]   --->   Operation 28 'alloca' 'V_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%V_h_2 = alloca i64 1" [bert_layer.cpp:129]   --->   Operation 29 'alloca' 'V_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%V_h_3 = alloca i64 1" [bert_layer.cpp:129]   --->   Operation 30 'alloca' 'V_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%v84 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 31 'alloca' 'v84' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%v84_1 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 32 'alloca' 'v84_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%v84_2 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 33 'alloca' 'v84_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%v84_3 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 34 'alloca' 'v84_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%v85 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 35 'alloca' 'v85' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%v85_1 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 36 'alloca' 'v85_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%v85_2 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 37 'alloca' 'v85_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%v85_3 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 38 'alloca' 'v85_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%v86 = alloca i64 1" [bert_layer.cpp:145]   --->   Operation 39 'alloca' 'v86' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%v86_1 = alloca i64 1" [bert_layer.cpp:145]   --->   Operation 40 'alloca' 'v86_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%v86_2 = alloca i64 1" [bert_layer.cpp:145]   --->   Operation 41 'alloca' 'v86_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%v86_3 = alloca i64 1" [bert_layer.cpp:145]   --->   Operation 42 'alloca' 'v86_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln126 = store i4 0, i4 %h" [bert_layer.cpp:126]   --->   Operation 43 'store' 'store_ln126' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln126 = br void %l_mh_separate_i_s" [bert_layer.cpp:126]   --->   Operation 44 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:126]   --->   Operation 45 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln126 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:126]   --->   Operation 46 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln126 = add i4 %h_1, i4 1" [bert_layer.cpp:126]   --->   Operation 48 'add' 'add_ln126' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %l_mh_separate_i_s.split, void %for.end71" [bert_layer.cpp:126]   --->   Operation 49 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:126]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln126 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %v73_0, i32 %v73_1, i32 %v73_2, i32 %v73_3, i32 %v73_4, i32 %v73_5, i32 %v73_6, i32 %v73_7, i32 %v73_8, i32 %v73_9, i32 %v73_10, i32 %v73_11, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i10 %tmp, i32 %v71_0, i32 %v71_1, i32 %v71_2, i32 %v71_3, i32 %v71_4, i32 %v71_5, i32 %v71_6, i32 %v71_7, i32 %v71_8, i32 %v71_9, i32 %v71_10, i32 %v71_11, i32 %v72_0, i32 %v72_1, i32 %v72_2, i32 %v72_3, i32 %v72_4, i32 %v72_5, i32 %v72_6, i32 %v72_7, i32 %v72_8, i32 %v72_9, i32 %v72_10, i32 %v72_11" [bert_layer.cpp:126]   --->   Operation 51 'call' 'call_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3"   --->   Operation 52 'call' 'call_ln0' <Predicate = (!icmp_ln126)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_65_1, i32 %inp_sumRow"   --->   Operation 53 'call' 'call_ln0' <Predicate = (!icmp_ln126)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [bert_layer.cpp:155]   --->   Operation 54 'ret' 'ret_ln155' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln126 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %v73_0, i32 %v73_1, i32 %v73_2, i32 %v73_3, i32 %v73_4, i32 %v73_5, i32 %v73_6, i32 %v73_7, i32 %v73_8, i32 %v73_9, i32 %v73_10, i32 %v73_11, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i10 %tmp, i32 %v71_0, i32 %v71_1, i32 %v71_2, i32 %v71_3, i32 %v71_4, i32 %v71_5, i32 %v71_6, i32 %v71_7, i32 %v71_8, i32 %v71_9, i32 %v71_10, i32 %v71_11, i32 %v72_0, i32 %v72_1, i32 %v72_2, i32 %v72_3, i32 %v72_4, i32 %v72_5, i32 %v72_6, i32 %v72_7, i32 %v72_8, i32 %v72_9, i32 %v72_10, i32 %v72_11" [bert_layer.cpp:126]   --->   Operation 55 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_65_1, i32 %inp_sumRow"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln44 = call void @gemm_systolic_array_attn, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3" [bert_layer.cpp:44]   --->   Operation 58 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln44 = call void @gemm_systolic_array_attn, i32 %Q_h, i32 %Q_h_1, i32 %Q_h_2, i32 %Q_h_3, i32 %K_h, i32 %K_h_1, i32 %K_h_2, i32 %K_h_3, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3" [bert_layer.cpp:44]   --->   Operation 59 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [bert_layer.cpp:127]   --->   Operation 61 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln68 = br void %l_j2.i" [bert_layer.cpp:68]   --->   Operation 63 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i3 = phi i4 %add_ln68, void %l_j2.i.split, i4 0, void %l_mh_separate_i_s.split" [bert_layer.cpp:68]   --->   Operation 64 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln68 = icmp_eq  i4 %i3, i4 12" [bert_layer.cpp:68]   --->   Operation 65 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_2213 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 66 'speclooptripcount' 'empty_2213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln68 = add i4 %i3, i4 1" [bert_layer.cpp:68]   --->   Operation 67 'add' 'add_ln68' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %l_j2.i.split, void %for.inc49.i.preheader" [bert_layer.cpp:68]   --->   Operation 68 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %i3" [bert_layer.cpp:68]   --->   Operation 69 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln68" [bert_layer.cpp:68]   --->   Operation 70 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:75]   --->   Operation 71 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln68)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3"   --->   Operation 72 'call' 'call_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3"   --->   Operation 73 'call' 'call_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln126 = store i4 %add_ln126, i4 %h" [bert_layer.cpp:126]   --->   Operation 74 'store' 'store_ln126' <Predicate = (icmp_ln68)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 75 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:75]   --->   Operation 75 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i4 %i3" [bert_layer.cpp:68]   --->   Operation 76 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i3, i32 2, i32 3" [bert_layer.cpp:68]   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0" [bert_layer.cpp:71]   --->   Operation 78 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0" [bert_layer.cpp:71]   --->   Operation 79 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %tmp_32" [bert_layer.cpp:71]   --->   Operation 80 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.82ns)   --->   "%sub_ln71 = sub i6 %tmp_31, i6 %zext_ln71" [bert_layer.cpp:71]   --->   Operation 81 'sub' 'sub_ln71' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [2/2] (5.07ns)   --->   "%call_ln75 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln71, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i2 %trunc_ln68" [bert_layer.cpp:75]   --->   Operation 82 'call' 'call_ln75' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [bert_layer.cpp:68]   --->   Operation 83 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln75 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln71, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i2 %trunc_ln68" [bert_layer.cpp:75]   --->   Operation 84 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln68 = br void %l_j2.i" [bert_layer.cpp:68]   --->   Operation 85 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v84, i32 %v84_1, i32 %v84_2, i32 %v84_3, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln108 = call void @gemm_systolic_array_cont, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3" [bert_layer.cpp:108]   --->   Operation 88 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln108 = call void @gemm_systolic_array_cont, i32 %v85, i32 %v85_1, i32 %v85_2, i32 %v85_3, i32 %V_h, i32 %V_h_1, i32 %V_h_2, i32 %V_h_3, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3" [bert_layer.cpp:108]   --->   Operation 89 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln126 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i10 %tmp, i32 %v74_0, i32 %v74_1, i32 %v74_2, i32 %v74_3, i32 %v74_4, i32 %v74_5, i32 %v74_6, i32 %v74_7, i32 %v74_8, i32 %v74_9, i32 %v74_10, i32 %v74_11" [bert_layer.cpp:126]   --->   Operation 90 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln126 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v86, i32 %v86_1, i32 %v86_2, i32 %v86_3, i10 %tmp, i32 %v74_0, i32 %v74_1, i32 %v74_2, i32 %v74_3, i32 %v74_4, i32 %v74_5, i32 %v74_6, i32 %v74_7, i32 %v74_8, i32 %v74_9, i32 %v74_10, i32 %v74_11" [bert_layer.cpp:126]   --->   Operation 91 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln126 = br void %l_mh_separate_i_s" [bert_layer.cpp:126]   --->   Operation 92 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v71_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v71_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v72_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v73_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v74_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v74_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 01111111111111111]
inp_sumRow         (alloca           ) [ 00111111111111111]
Q_h                (alloca           ) [ 00111111111111111]
Q_h_1              (alloca           ) [ 00111111111111111]
Q_h_2              (alloca           ) [ 00111111111111111]
Q_h_3              (alloca           ) [ 00111111111111111]
K_h                (alloca           ) [ 00111111111111111]
K_h_1              (alloca           ) [ 00111111111111111]
K_h_2              (alloca           ) [ 00111111111111111]
K_h_3              (alloca           ) [ 00111111111111111]
V_h                (alloca           ) [ 00111111111111111]
V_h_1              (alloca           ) [ 00111111111111111]
V_h_2              (alloca           ) [ 00111111111111111]
V_h_3              (alloca           ) [ 00111111111111111]
v84                (alloca           ) [ 00111111111111111]
v84_1              (alloca           ) [ 00111111111111111]
v84_2              (alloca           ) [ 00111111111111111]
v84_3              (alloca           ) [ 00111111111111111]
v85                (alloca           ) [ 00111111111111111]
v85_1              (alloca           ) [ 00111111111111111]
v85_2              (alloca           ) [ 00111111111111111]
v85_3              (alloca           ) [ 00111111111111111]
v86                (alloca           ) [ 00111111111111111]
v86_1              (alloca           ) [ 00111111111111111]
v86_2              (alloca           ) [ 00111111111111111]
v86_3              (alloca           ) [ 00111111111111111]
store_ln126        (store            ) [ 00000000000000000]
br_ln126           (br               ) [ 00000000000000000]
h_1                (load             ) [ 00000000000000000]
icmp_ln126         (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
add_ln126          (add              ) [ 00011111111100000]
br_ln126           (br               ) [ 00000000000000000]
tmp                (bitconcatenate   ) [ 00011111111111111]
ret_ln155          (ret              ) [ 00000000000000000]
call_ln126         (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln44          (call             ) [ 00000000000000000]
specloopname_ln127 (specloopname     ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
br_ln68            (br               ) [ 00111111111111111]
i3                 (phi              ) [ 00000000111100000]
icmp_ln68          (icmp             ) [ 00111111111111111]
empty_2213         (speclooptripcount) [ 00000000000000000]
add_ln68           (add              ) [ 00111111111111111]
br_ln68            (br               ) [ 00000000000000000]
zext_ln68          (zext             ) [ 00000000000000000]
inp_sumRow_addr    (getelementptr    ) [ 00000000010000000]
store_ln126        (store            ) [ 00000000000000000]
inp_sumRow_load    (load             ) [ 00000000001100000]
trunc_ln68         (trunc            ) [ 00000000000100000]
tmp_s              (partselect       ) [ 00000000000000000]
tmp_31             (bitconcatenate   ) [ 00000000000000000]
tmp_32             (bitconcatenate   ) [ 00000000000000000]
zext_ln71          (zext             ) [ 00000000000000000]
sub_ln71           (sub              ) [ 00000000000100000]
specloopname_ln68  (specloopname     ) [ 00000000000000000]
call_ln75          (call             ) [ 00000000000000000]
br_ln68            (br               ) [ 00111111111111111]
call_ln0           (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln108         (call             ) [ 00000000000000000]
call_ln126         (call             ) [ 00000000000000000]
br_ln126           (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v71_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v71_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v71_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v71_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v71_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v71_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v71_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v71_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v71_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v71_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v71_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v71_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v71_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v72_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v72_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v72_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v72_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v72_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v72_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v72_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v72_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v72_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v72_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v72_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v72_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v72_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v73_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v73_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v73_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v73_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v73_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v73_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v73_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v73_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v73_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v73_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v73_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v73_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v73_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v74_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v74_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="v74_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="v74_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="v74_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="v74_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="v74_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="v74_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="v74_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="v74_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="v74_10">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="v74_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v74_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_65_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_attn"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_norm_i2_l_j1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i4_l_j3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_cont"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="h_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="inp_sumRow_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Q_h_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Q_h_1_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Q_h_2_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="Q_h_3_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="K_h_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="K_h_1_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="K_h_2_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="K_h_3_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="V_h_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="V_h_1_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="V_h_2_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="V_h_3_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="v84_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v84/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="v84_1_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v84_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="v84_2_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v84_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="v84_3_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v84_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="v85_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v85/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="v85_1_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v85_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="v85_2_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v85_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="v85_3_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v85_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="v86_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v86/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="v86_1_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v86_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="v86_2_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v86_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="v86_3_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v86_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="inp_sumRow_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i3_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i3_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="32" slack="0"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="0"/>
<pin id="289" dir="0" index="6" bw="32" slack="0"/>
<pin id="290" dir="0" index="7" bw="32" slack="0"/>
<pin id="291" dir="0" index="8" bw="32" slack="0"/>
<pin id="292" dir="0" index="9" bw="32" slack="0"/>
<pin id="293" dir="0" index="10" bw="32" slack="0"/>
<pin id="294" dir="0" index="11" bw="32" slack="0"/>
<pin id="295" dir="0" index="12" bw="32" slack="0"/>
<pin id="296" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="25" bw="10" slack="0"/>
<pin id="309" dir="0" index="26" bw="32" slack="0"/>
<pin id="310" dir="0" index="27" bw="32" slack="0"/>
<pin id="311" dir="0" index="28" bw="32" slack="0"/>
<pin id="312" dir="0" index="29" bw="32" slack="0"/>
<pin id="313" dir="0" index="30" bw="32" slack="0"/>
<pin id="314" dir="0" index="31" bw="32" slack="0"/>
<pin id="315" dir="0" index="32" bw="32" slack="0"/>
<pin id="316" dir="0" index="33" bw="32" slack="0"/>
<pin id="317" dir="0" index="34" bw="32" slack="0"/>
<pin id="318" dir="0" index="35" bw="32" slack="0"/>
<pin id="319" dir="0" index="36" bw="32" slack="0"/>
<pin id="320" dir="0" index="37" bw="32" slack="0"/>
<pin id="321" dir="0" index="38" bw="32" slack="0"/>
<pin id="322" dir="0" index="39" bw="32" slack="0"/>
<pin id="323" dir="0" index="40" bw="32" slack="0"/>
<pin id="324" dir="0" index="41" bw="32" slack="0"/>
<pin id="325" dir="0" index="42" bw="32" slack="0"/>
<pin id="326" dir="0" index="43" bw="32" slack="0"/>
<pin id="327" dir="0" index="44" bw="32" slack="0"/>
<pin id="328" dir="0" index="45" bw="32" slack="0"/>
<pin id="329" dir="0" index="46" bw="32" slack="0"/>
<pin id="330" dir="0" index="47" bw="32" slack="0"/>
<pin id="331" dir="0" index="48" bw="32" slack="0"/>
<pin id="332" dir="0" index="49" bw="32" slack="0"/>
<pin id="333" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="377" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_gemm_systolic_array_attn_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="406" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_Self_attention_Pipeline_l_j2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="3" bw="4" slack="2"/>
<pin id="434" dir="0" index="4" bw="6" slack="0"/>
<pin id="435" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="9" bw="2" slack="0"/>
<pin id="440" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_gemm_systolic_array_cont_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="457" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/13 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="5" bw="10" slack="10"/>
<pin id="466" dir="0" index="6" bw="32" slack="0"/>
<pin id="467" dir="0" index="7" bw="32" slack="0"/>
<pin id="468" dir="0" index="8" bw="32" slack="0"/>
<pin id="469" dir="0" index="9" bw="32" slack="0"/>
<pin id="470" dir="0" index="10" bw="32" slack="0"/>
<pin id="471" dir="0" index="11" bw="32" slack="0"/>
<pin id="472" dir="0" index="12" bw="32" slack="0"/>
<pin id="473" dir="0" index="13" bw="32" slack="0"/>
<pin id="474" dir="0" index="14" bw="32" slack="0"/>
<pin id="475" dir="0" index="15" bw="32" slack="0"/>
<pin id="476" dir="0" index="16" bw="32" slack="0"/>
<pin id="477" dir="0" index="17" bw="32" slack="0"/>
<pin id="478" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/15 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln126_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="h_1_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln126_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln126_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln68_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln68_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln68_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln126_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="6"/>
<pin id="540" dir="0" index="1" bw="4" slack="7"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln68_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="2"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_s_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="2"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="3" slack="0"/>
<pin id="552" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_31_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_32_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln71_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln71_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="4" slack="0"/>
<pin id="580" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln71/10 "/>
</bind>
</comp>

<comp id="584" class="1005" name="h_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln126_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="6"/>
<pin id="596" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="1"/>
<pin id="601" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln68_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="613" class="1005" name="inp_sumRow_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="inp_sumRow_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="trunc_ln68_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="1"/>
<pin id="625" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sub_ln71_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln71 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="636" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v37/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="640" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v48/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="644" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v53/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="96" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="98" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="98" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="98" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="98" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="98" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="98" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="128" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="100" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="334"><net_src comp="114" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="282" pin=8"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="282" pin=9"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="282" pin=10"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="282" pin=11"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="282" pin=12"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="282" pin=26"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="282" pin=27"/></net>

<net id="349"><net_src comp="4" pin="0"/><net_sink comp="282" pin=28"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="282" pin=29"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="282" pin=30"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="282" pin=31"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="282" pin=32"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="282" pin=33"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="282" pin=34"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="282" pin=35"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="282" pin=36"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="282" pin=37"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="282" pin=38"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="282" pin=39"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="282" pin=40"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="282" pin=41"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="282" pin=42"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="282" pin=43"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="282" pin=44"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="282" pin=45"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="282" pin=46"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="282" pin=47"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="282" pin=48"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="282" pin=49"/></net>

<net id="378"><net_src comp="116" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="118" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="399"><net_src comp="120" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="407"><net_src comp="122" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="420"><net_src comp="130" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="428"><net_src comp="132" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="441"><net_src comp="146" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="442"><net_src comp="270" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="458"><net_src comp="150" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="479"><net_src comp="152" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="459" pin=6"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="459" pin=7"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="459" pin=8"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="459" pin=9"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="459" pin=10"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="459" pin=11"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="459" pin=12"/></net>

<net id="487"><net_src comp="86" pin="0"/><net_sink comp="459" pin=13"/></net>

<net id="488"><net_src comp="88" pin="0"/><net_sink comp="459" pin=14"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="459" pin=15"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="459" pin=16"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="459" pin=17"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="108" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="110" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="497" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="112" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="282" pin=25"/></net>

<net id="525"><net_src comp="274" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="102" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="274" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="108" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="274" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="545"><net_src comp="270" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="429" pin=9"/></net>

<net id="553"><net_src comp="134" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="270" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="136" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="138" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="140" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="547" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="100" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="142" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="547" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="144" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="557" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="429" pin=4"/></net>

<net id="587"><net_src comp="154" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="597"><net_src comp="506" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="602"><net_src comp="512" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="282" pin=25"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="459" pin=5"/></net>

<net id="611"><net_src comp="527" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="616"><net_src comp="258" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="621"><net_src comp="264" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="626"><net_src comp="542" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="429" pin=9"/></net>

<net id="631"><net_src comp="577" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="429" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v74_0 | {15 16 }
	Port: v74_1 | {15 16 }
	Port: v74_2 | {15 16 }
	Port: v74_3 | {15 16 }
	Port: v74_4 | {15 16 }
	Port: v74_5 | {15 16 }
	Port: v74_6 | {15 16 }
	Port: v74_7 | {15 16 }
	Port: v74_8 | {15 16 }
	Port: v74_9 | {15 16 }
	Port: v74_10 | {15 16 }
	Port: v74_11 | {15 16 }
 - Input state : 
	Port: Self_attention : v71_0 | {2 3 }
	Port: Self_attention : v71_1 | {2 3 }
	Port: Self_attention : v71_2 | {2 3 }
	Port: Self_attention : v71_3 | {2 3 }
	Port: Self_attention : v71_4 | {2 3 }
	Port: Self_attention : v71_5 | {2 3 }
	Port: Self_attention : v71_6 | {2 3 }
	Port: Self_attention : v71_7 | {2 3 }
	Port: Self_attention : v71_8 | {2 3 }
	Port: Self_attention : v71_9 | {2 3 }
	Port: Self_attention : v71_10 | {2 3 }
	Port: Self_attention : v71_11 | {2 3 }
	Port: Self_attention : v72_0 | {2 3 }
	Port: Self_attention : v72_1 | {2 3 }
	Port: Self_attention : v72_2 | {2 3 }
	Port: Self_attention : v72_3 | {2 3 }
	Port: Self_attention : v72_4 | {2 3 }
	Port: Self_attention : v72_5 | {2 3 }
	Port: Self_attention : v72_6 | {2 3 }
	Port: Self_attention : v72_7 | {2 3 }
	Port: Self_attention : v72_8 | {2 3 }
	Port: Self_attention : v72_9 | {2 3 }
	Port: Self_attention : v72_10 | {2 3 }
	Port: Self_attention : v72_11 | {2 3 }
	Port: Self_attention : v73_0 | {2 3 }
	Port: Self_attention : v73_1 | {2 3 }
	Port: Self_attention : v73_2 | {2 3 }
	Port: Self_attention : v73_3 | {2 3 }
	Port: Self_attention : v73_4 | {2 3 }
	Port: Self_attention : v73_5 | {2 3 }
	Port: Self_attention : v73_6 | {2 3 }
	Port: Self_attention : v73_7 | {2 3 }
	Port: Self_attention : v73_8 | {2 3 }
	Port: Self_attention : v73_9 | {2 3 }
	Port: Self_attention : v73_10 | {2 3 }
	Port: Self_attention : v73_11 | {2 3 }
  - Chain level:
	State 1
		store_ln126 : 1
	State 2
		icmp_ln126 : 1
		add_ln126 : 1
		br_ln126 : 2
		tmp : 1
		call_ln126 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
		zext_ln68 : 1
		inp_sumRow_addr : 2
		inp_sumRow_load : 3
	State 9
	State 10
		tmp_31 : 1
		tmp_32 : 1
		zext_ln71 : 2
		sub_ln71 : 3
		call_ln75 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282      |    0    |  57.168 |   506   |   619   |
|          |  grp_Self_attention_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_371  |    0    |    0    |    24   |    83   |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_65_1_fu_379          |    0    |    0    |    4    |    22   |
|          |                  grp_gemm_systolic_array_attn_fu_384                 |    88   | 117.512 |  13880  |  14463  |
|   call   |           grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_400          |    3    |  6.352  |   256   |   460   |
|          |          grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_408         |    0    |   7.94  |   177   |   148   |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_421 |    0    |    0    |    31   |    87   |
|          |                grp_Self_attention_Pipeline_l_j2_fu_429               |    9    |   7.94  |   718   |   1418  |
|          |                  grp_gemm_systolic_array_cont_fu_443                 |    88   | 115.924 |  13831  |  14310  |
|          |        grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_459       |    0    |  6.352  |   111   |   156   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                              grp_fu_637                              |    2    |    0    |   205   |   390   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                              grp_fu_633                              |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln126_fu_506                           |    0    |    0    |    0    |    13   |
|          |                            add_ln68_fu_527                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln126_fu_500                          |    0    |    0    |    0    |    9    |
|          |                           icmp_ln68_fu_521                           |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                            sub_ln71_fu_577                           |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_fu_512                              |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_31_fu_557                            |    0    |    0    |    0    |    0    |
|          |                             tmp_32_fu_565                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           zext_ln68_fu_533                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln71_fu_573                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                           trunc_ln68_fu_542                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             tmp_s_fu_547                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                              grp_fu_641                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |   193   | 319.188 |  29886  |  32535  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|    K_h   |    1   |    0   |    0   |    0   |
|   K_h_1  |    1   |    0   |    0   |    0   |
|   K_h_2  |    1   |    0   |    0   |    0   |
|   K_h_3  |    1   |    0   |    0   |    0   |
|    Q_h   |    1   |    0   |    0   |    0   |
|   Q_h_1  |    1   |    0   |    0   |    0   |
|   Q_h_2  |    1   |    0   |    0   |    0   |
|   Q_h_3  |    1   |    0   |    0   |    0   |
|    V_h   |    1   |    0   |    0   |    0   |
|   V_h_1  |    1   |    0   |    0   |    0   |
|   V_h_2  |    1   |    0   |    0   |    0   |
|   V_h_3  |    1   |    0   |    0   |    0   |
|inp_sumRow|    0   |   32   |    6   |    0   |
|    v84   |    2   |    0   |    0   |    0   |
|   v84_1  |    2   |    0   |    0   |    0   |
|   v84_2  |    2   |    0   |    0   |    0   |
|   v84_3  |    2   |    0   |    0   |    0   |
|    v85   |    1   |    0   |    0   |    0   |
|   v85_1  |    1   |    0   |    0   |    0   |
|   v85_2  |    1   |    0   |    0   |    0   |
|   v85_3  |    1   |    0   |    0   |    0   |
|    v86   |    2   |    0   |    0   |    0   |
|   v86_1  |    2   |    0   |    0   |    0   |
|   v86_2  |    2   |    0   |    0   |    0   |
|   v86_3  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   32   |   32   |    6   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln126_reg_594   |    4   |
|    add_ln68_reg_608   |    4   |
|       h_reg_584       |    4   |
|       i3_reg_270      |    4   |
|inp_sumRow_addr_reg_613|    4   |
|inp_sumRow_load_reg_618|   32   |
|    sub_ln71_reg_628   |    6   |
|      tmp_reg_599      |   10   |
|   trunc_ln68_reg_623  |    2   |
+-----------------------+--------+
|         Total         |   70   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_264                     |  p0  |   2  |   4  |    8   ||    9    |
|                         i3_reg_270                         |  p0  |   2  |   4  |    8   ||    9    |
| grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_282 |  p25 |   2  |  10  |   20   ||    9    |
|           grp_Self_attention_Pipeline_l_j2_fu_429          |  p4  |   2  |   6  |   12   ||    9    |
|           grp_Self_attention_Pipeline_l_j2_fu_429          |  p9  |   2  |   2  |    4   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   52   ||   7.94  ||    45   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   193  |   319  |  29886 |  32535 |    -   |
|   Memory  |   32   |    -   |    -   |   32   |    6   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   70   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   193  |   327  |  29988 |  32586 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
