set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {and_gate.vo and_gate_v.sdo}}
	{{"Fast Model"} {and_gate_fast.vo and_gate_v_fast.sdo}}
}
