{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 17:30:31 2011 " "Info: Processing started: Thu Mar 03 17:30:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de3_dsp_design_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file de3_dsp_design_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE3_dsp_design_top " "Info: Found entity 1: DE3_dsp_design_top" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE3_dsp_design_top " "Info: Elaborating entity \"DE3_dsp_design_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LED\[7..0\] " "Warning: Not all bits in bus \"LED\[7..0\]\" are used" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 904 656 832 920 "LED\[1\]" "" } { 920 656 832 936 "LED\[2\]" "" } { 632 640 816 648 "LED\[7\]" "" } { 680 640 816 696 "LED\[6\]" "" } { 248 640 816 264 "LED\[0\]" "" } { 1320 656 832 1336 "LED\[3\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.v 1 1 " "Warning: Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE3_dsp_design_top.bdf" "inst" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Info: Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Info: Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5000 " "Info: Parameter \"clk2_phase_shift\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Info: Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 7500 " "Info: Parameter \"clk3_phase_shift\" = \"7500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Info: Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Info: Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Info: Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Info: Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Info: Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Info: Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info: Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Info: Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Info: Parameter \"width_clock\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_ams2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_ams2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_ams2 " "Info: Found entity 1: altpll_ams2" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_ams2 altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated " "Info: Elaborating entity \"altpll_ams2\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "iov_a3v3_b1v8_c2v5_d3v3.v 3 3 " "Warning: Using design file iov_a3v3_b1v8_c2v5_d3v3.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IOV_A3V3_B1V8_C2V5_D3V3 " "Info: Found entity 1: IOV_A3V3_B1V8_C2V5_D3V3" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 POWER_CONFIG_IF " "Info: Found entity 2: POWER_CONFIG_IF" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 WIRE4_INTERFACE " "Info: Found entity 3: WIRE4_INTERFACE" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 543 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOV_A3V3_B1V8_C2V5_D3V3 IOV_A3V3_B1V8_C2V5_D3V3:inst2 " "Info: Elaborating entity \"IOV_A3V3_B1V8_C2V5_D3V3\" for hierarchy \"IOV_A3V3_B1V8_C2V5_D3V3:inst2\"" {  } { { "DE3_dsp_design_top.bdf" "inst2" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1408 288 496 1568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POWER_CONFIG_IF IOV_A3V3_B1V8_C2V5_D3V3:inst2\|POWER_CONFIG_IF:m00 " "Info: Elaborating entity \"POWER_CONFIG_IF\" for hierarchy \"IOV_A3V3_B1V8_C2V5_D3V3:inst2\|POWER_CONFIG_IF:m00\"" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "m00" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIRE4_INTERFACE IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01 " "Info: Elaborating entity \"WIRE4_INTERFACE\" for hierarchy \"IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\"" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "m01" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.v 1 1 " "Warning: Using design file lpm_counter0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst23 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst23\"" {  } { { "DE3_dsp_design_top.bdf" "inst23" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 536 328 472 600 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "lpm_counter_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/lpm_counter0.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mnh " "Info: Found entity 1: cntr_mnh" {  } { { "db/cntr_mnh.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_mnh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mnh lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated " "Info: Elaborating entity \"cntr_mnh\" for hierarchy \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "onebigtap.v 1 1 " "Warning: Using design file onebigtap.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OneBigTap " "Info: Found entity 1: OneBigTap" {  } { { "onebigtap.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/onebigtap.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBigTap OneBigTap:inst1 " "Info: Elaborating entity \"OneBigTap\" for hierarchy \"OneBigTap:inst1\"" {  } { { "DE3_dsp_design_top.bdf" "inst1" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1104 1088 1328 1296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap OneBigTap:inst1\|sld_signaltap:sld_signaltap_component " "Info: Elaborating entity \"sld_signaltap\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\"" {  } { { "onebigtap.v" "sld_signaltap_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/onebigtap.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OneBigTap:inst1\|sld_signaltap:sld_signaltap_component " "Info: Elaborated megafunction instantiation \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\"" {  } { { "onebigtap.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/onebigtap.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OneBigTap:inst1\|sld_signaltap:sld_signaltap_component " "Info: Instantiated megafunction \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_advanced_trigger_entity basic,1, " "Info: Parameter \"sld_advanced_trigger_entity\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bits 66 " "Info: Parameter \"sld_data_bits\" = \"66\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bit_cntr_bits 8 " "Info: Parameter \"sld_data_bit_cntr_bits\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_enable_advanced_trigger 0 " "Info: Parameter \"sld_enable_advanced_trigger\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mem_address_bits 0 " "Info: Parameter \"sld_mem_address_bits\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_bits 32 " "Info: Parameter \"sld_node_crc_bits\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_hiword 17301 " "Info: Parameter \"sld_node_crc_hiword\" = \"17301\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_loword 3828 " "Info: Parameter \"sld_node_crc_loword\" = \"3828\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_info 1076736 " "Info: Parameter \"sld_node_info\" = \"1076736\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ram_block_type Auto " "Info: Parameter \"sld_ram_block_type\" = \"Auto\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sample_depth 0 " "Info: Parameter \"sld_sample_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_bits 1 " "Info: Parameter \"sld_trigger_bits\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_in_enabled 0 " "Info: Parameter \"sld_trigger_in_enabled\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level 1 " "Info: Parameter \"sld_trigger_level\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level_pipeline 1 " "Info: Parameter \"sld_trigger_level_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onebigtap.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/onebigtap.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap_impl OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body " "Info: Elaborating entity \"sld_signaltap_impl\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\"" {  } { { "sld_signaltap.vhd" "sld_signaltap_body" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_control OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control " "Info: Elaborating entity \"sld_ela_control\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\"" {  } { { "sld_signaltap.vhd" "ela_control" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "sld_ela_control.vhd" "trigger_config_deserialize" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd" 473 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_basic_multi_level_trigger OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm " "Info: Elaborating entity \"sld_ela_basic_multi_level_trigger\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\"" {  } { { "sld_ela_control.vhd" "\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd" 522 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize\"" {  } { { "sld_ela_control.vhd" "trigger_condition_deserialize" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd" 1176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mbpmg OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match " "Info: Elaborating entity \"sld_mbpmg\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\"" {  } { { "sld_ela_control.vhd" "\\trigger_modules_gen:0:trigger_match" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd" 1227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_sbpmg OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 " "Info: Elaborating entity \"sld_sbpmg\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\"" {  } { { "sld_mbpmg.vhd" "\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_trigger_flow_mgr OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity " "Info: Elaborating entity \"sld_ela_trigger_flow_mgr\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\"" {  } { { "sld_ela_control.vhd" "\\builtin:ela_trigger_flow_mgr_entity" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "sld_ela_trigger_flow_mgr.vhd" "trigger_config_deserialize" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_buffer_manager OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst " "Info: Elaborating entity \"sld_buffer_manager\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\"" {  } { { "sld_signaltap.vhd" "sld_buffer_manager_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize\"" {  } { { "sld_signaltap.vhd" "segment_offset_config_deserialize" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1330 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\"" {  } { { "sld_signaltap.vhd" "crc_rom_sr" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1588 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:status_register " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"OneBigTap:inst1\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:status_register\"" {  } { { "sld_signaltap.vhd" "status_register" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1609 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sine_1.v 1 1 " "Warning: Using design file sine_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sine_1 " "Info: Found entity 1: sine_1" {  } { { "sine_1.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_1 sine_1:inst35 " "Info: Elaborating entity \"sine_1\" for hierarchy \"sine_1:inst35\"" {  } { { "DE3_dsp_design_top.bdf" "inst35" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 944 2048 2296 1054 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sine_1:inst35\|altsource_probe:altsource_probe_component " "Info: Elaborating entity \"altsource_probe\" for hierarchy \"sine_1:inst35\|altsource_probe:altsource_probe_component\"" {  } { { "sine_1.v" "altsource_probe_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_1.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_1:inst35\|altsource_probe:altsource_probe_component " "Info: Elaborated megafunction instantiation \"sine_1:inst35\|altsource_probe:altsource_probe_component\"" {  } { { "sine_1.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_1.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_1:inst35\|altsource_probe:altsource_probe_component " "Info: Instantiated megafunction \"sine_1:inst35\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Info: Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id sin1 " "Info: Parameter \"instance_id\" = \"sin1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 13 " "Info: Parameter \"probe_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Info: Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Info: Parameter \"source_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sine_1.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_1.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Info: Elaborating entity \"altsource_probe_body\" for hierarchy \"sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Info: Elaborating entity \"altsource_probe_impl\" for hierarchy \"sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"sine_1:inst35\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sine_10.v 1 1 " "Warning: Using design file sine_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sine_10 " "Info: Found entity 1: sine_10" {  } { { "sine_10.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_10.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_10 sine_10:inst36 " "Info: Elaborating entity \"sine_10\" for hierarchy \"sine_10:inst36\"" {  } { { "DE3_dsp_design_top.bdf" "inst36" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1088 2048 2296 1198 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sine_10:inst36\|altsource_probe:altsource_probe_component " "Info: Elaborating entity \"altsource_probe\" for hierarchy \"sine_10:inst36\|altsource_probe:altsource_probe_component\"" {  } { { "sine_10.v" "altsource_probe_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_10.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_10:inst36\|altsource_probe:altsource_probe_component " "Info: Elaborated megafunction instantiation \"sine_10:inst36\|altsource_probe:altsource_probe_component\"" {  } { { "sine_10.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_10.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_10:inst36\|altsource_probe:altsource_probe_component " "Info: Instantiated megafunction \"sine_10:inst36\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Info: Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id si10 " "Info: Parameter \"instance_id\" = \"si10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 13 " "Info: Parameter \"probe_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Info: Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Info: Parameter \"source_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sine_10.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_10.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Info: Elaborating entity \"altsource_probe_body\" for hierarchy \"sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Info: Elaborating entity \"altsource_probe_impl\" for hierarchy \"sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"sine_10:inst36\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "p_sine.v 1 1 " "Warning: Using design file p_sine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Info: Found entity 1: p_sine" {  } { { "p_sine.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/p_sine.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_sine p_sine:inst37 " "Info: Elaborating entity \"p_sine\" for hierarchy \"p_sine:inst37\"" {  } { { "DE3_dsp_design_top.bdf" "inst37" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1232 2048 2296 1342 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe p_sine:inst37\|altsource_probe:altsource_probe_component " "Info: Elaborating entity \"altsource_probe\" for hierarchy \"p_sine:inst37\|altsource_probe:altsource_probe_component\"" {  } { { "p_sine.v" "altsource_probe_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/p_sine.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "p_sine:inst37\|altsource_probe:altsource_probe_component " "Info: Elaborated megafunction instantiation \"p_sine:inst37\|altsource_probe:altsource_probe_component\"" {  } { { "p_sine.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/p_sine.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_sine:inst37\|altsource_probe:altsource_probe_component " "Info: Instantiated megafunction \"p_sine:inst37\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Info: Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id sine " "Info: Parameter \"instance_id\" = \"sine\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Info: Parameter \"probe_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Info: Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Info: Parameter \"source_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "p_sine.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/p_sine.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body p_sine:inst37\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Info: Elaborating entity \"altsource_probe_body\" for hierarchy \"p_sine:inst37\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl p_sine:inst37\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Info: Elaborating entity \"altsource_probe_impl\" for hierarchy \"p_sine:inst37\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "a2d_data.v 1 1 " "Warning: Using design file a2d_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data " "Info: Found entity 1: a2d_data" {  } { { "a2d_data.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/a2d_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data a2d_data:inst38 " "Info: Elaborating entity \"a2d_data\" for hierarchy \"a2d_data:inst38\"" {  } { { "DE3_dsp_design_top.bdf" "inst38" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1376 2048 2296 1486 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data:inst38\|altsource_probe:altsource_probe_component " "Info: Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data:inst38\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data.v" "altsource_probe_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/a2d_data.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data:inst38\|altsource_probe:altsource_probe_component " "Info: Elaborated megafunction instantiation \"a2d_data:inst38\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/a2d_data.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data:inst38\|altsource_probe:altsource_probe_component " "Info: Instantiated megafunction \"a2d_data:inst38\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Info: Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2dd " "Info: Parameter \"instance_id\" = \"a2dd\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Info: Parameter \"probe_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Info: Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Info: Parameter \"source_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "a2d_data.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/a2d_data.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data:inst38\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Info: Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data:inst38\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data:inst38\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Info: Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data:inst38\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fir_out.v 1 1 " "Warning: Using design file fir_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fir_out " "Info: Found entity 1: fir_out" {  } { { "fir_out.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/fir_out.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_out fir_out:inst39 " "Info: Elaborating entity \"fir_out\" for hierarchy \"fir_out:inst39\"" {  } { { "DE3_dsp_design_top.bdf" "inst39" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1520 2048 2296 1630 "inst39" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe fir_out:inst39\|altsource_probe:altsource_probe_component " "Info: Elaborating entity \"altsource_probe\" for hierarchy \"fir_out:inst39\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "altsource_probe_component" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/fir_out.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_out:inst39\|altsource_probe:altsource_probe_component " "Info: Elaborated megafunction instantiation \"fir_out:inst39\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/fir_out.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_out:inst39\|altsource_probe:altsource_probe_component " "Info: Instantiated megafunction \"fir_out:inst39\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Info: Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id fir0 " "Info: Parameter \"instance_id\" = \"fir0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Info: Parameter \"probe_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Info: Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Info: Parameter \"source_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_out.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/fir_out.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body fir_out:inst39\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Info: Elaborating entity \"altsource_probe_body\" for hierarchy \"fir_out:inst39\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl fir_out:inst39\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Info: Elaborating entity \"altsource_probe_impl\" for hierarchy \"fir_out:inst39\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADA_OE GND " "Warning (13410): Pin \"ADA_OE\" is stuck at GND" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 992 656 832 1008 "ADA_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Warning (13410): Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1008 656 832 1024 "ADA_SPI_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADB_OE VCC " "Warning (13410): Pin \"ADB_OE\" is stuck at VCC" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1024 656 832 1040 "ADB_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated\|counter_reg_bit\[29\] " "Info: Register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated\|counter_reg_bit\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated\|counter_reg_bit\[28\] " "Info: Register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_mnh:auto_generated\|counter_reg_bit\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Info: Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "702 " "Info: Implemented 702 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Info: Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 17:30:40 2011 " "Info: Processing ended: Thu Mar 03 17:30:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 17:30:41 2011 " "Info: Processing started: Thu Mar 03 17:30:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE3_dsp_design_top EP4SGX230KF40C2 " "Info: Selected device EP4SGX230KF40C2 for design \"DE3_dsp_design_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Info: Device EP4SGX180KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Info: Device EP4SGX290KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Info: Device EP4SGX360KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Info: Device EP4SGX530KH40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Info: Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 40 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pclk1n " "Info: Pin pclk1n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { pclk1n } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 200 640 816 216 "pclk1n" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pclk1n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pclk0p " "Info: Pin pclk0p not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { pclk0p } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 104 640 816 120 "pclk0p" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pclk0p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pclk0n " "Info: Pin pclk0n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { pclk0n } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 136 640 816 152 "pclk0n" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pclk0n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pclk1p " "Info: Pin pclk1p not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { pclk1p } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 168 640 816 184 "pclk1p" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pclk1p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JVC_CLK " "Info: Pin JVC_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JVC_CLK } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1480 528 704 1496 "JVC_CLK" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JVC_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JVC_CS " "Info: Pin JVC_CS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JVC_CS } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1496 528 704 1512 "JVC_CS" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JVC_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JVC_DATAOUT " "Info: Pin JVC_DATAOUT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JVC_DATAOUT } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1512 528 704 1528 "JVC_DATAOUT" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JVC_DATAOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ANALOG_CSL " "Info: Pin ANALOG_CSL not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ANALOG_CSL } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 944 656 832 960 "ANALOG_CSL" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ANALOG_CSL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ANALOG_SDA " "Info: Pin ANALOG_SDA not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ANALOG_SDA } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 960 656 832 976 "ANALOG_SDA" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ANALOG_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JVC_DATAIN " "Info: Pin JVC_DATAIN not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JVC_DATAIN } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1480 88 256 1496 "JVC_DATAIN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JVC_DATAIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 Left/Right PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[2\] 2 1 180 5000 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[3\] 2 1 270 7500 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[3\] port" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_CLKIN_FED_BY_GCLK" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 OSC_50_BANK2 " "Critical Warning: Input pin \"OSC_50_BANK2\" feeds inclk port of PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" by global clock - I/O timing will be affected" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK2" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -152 -8 160 -136 "OSC_50_BANK2" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { OSC_50_BANK2 } } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0} { 0 { 0 ""} 0 551 3016 4149 0}  }  } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } } { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|clk[0] } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE3_dsp_design_top.sdc " "Info: Reading SDC File: 'DE3_dsp_design_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "OSC1_50 port " "Warning: OSC1_50 could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add " "Warning: Ignored assignment: create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add" { { "Warning" "WSTA_EMPTY_COLLECTION" "<targets> " "Warning: Argument <targets> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[7\] port " "Warning: db\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[6\] port " "Warning: db\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[5\] port " "Warning: db\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[4\] port " "Warning: db\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[3\] port " "Warning: db\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[2\] port " "Warning: db\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[1\] port " "Warning: db\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[0\] port " "Warning: db\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[13\] port " "Warning: da\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[12\] port " "Warning: da\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[11\] port " "Warning: da\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[10\] port " "Warning: da\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[9\] port " "Warning: da\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[8\] port " "Warning: da\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[7\] port " "Warning: da\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[6\] port " "Warning: da\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[5\] port " "Warning: da\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[4\] port " "Warning: da\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[3\] port " "Warning: da\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[2\] port " "Warning: da\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[1\] port " "Warning: da\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[0\] port " "Warning: da\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[13\] port " "Warning: db\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[12\] port " "Warning: db\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[11\] port " "Warning: db\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[10\] port " "Warning: db\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[9\] port " "Warning: db\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[8\] port " "Warning: db\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[0\] port " "Warning: Button\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[1\] port " "Warning: Button\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[0\] port " "Warning: LEDB\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[1\] port " "Warning: LEDB\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[2\] port " "Warning: LEDB\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[3\] port " "Warning: LEDB\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[4\] port " "Warning: LEDB\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[5\] port " "Warning: LEDB\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[6\] port " "Warning: LEDB\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[7\] port " "Warning: LEDB\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\] " "Warning: Ignored assignment: set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_au* cell " "Warning: altera_au* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_cells \{altera_au*\}\] " "Warning: Ignored assignment: set_false_path -to \[get_cells \{altera_au*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_auto* cell " "Warning: altera_auto* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info: Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      ada_dco " "Info:   10.000      ada_dco" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_L3) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_L3) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLLL3E1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLLL3E1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_L3) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK2~input (placed in PIN AC35 (CLK3n)) " "Info: Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -152 -8 160 -136 "OSC_50_BANK2" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1919 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p)) " "Info: Automatically promoted node ADA_DCO~input (placed in PIN W6 (CLK11p, DIFFIO_RX_R23p, DIFFOUT_R45p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1176 -16 152 1192 "ADA_DCO" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADA_DCO~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1924 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK3~input (placed in PIN AV22 (CLK5p, DIFFOUT_B47p)) " "Info: Automatically promoted node OSC_50_BANK3~input (placed in PIN AV22 (CLK5p, DIFFOUT_B47p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1432 88 256 1448 "OSC_50_BANK3" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_BANK3~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1922 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 820 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\]  " "Info: Automatically promoted node IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\]~0 " "Info: Destination node IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\]~0" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 83 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_A3V3_B1V8_C2V5_D3V3:inst2|clkcnt[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1180 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 83 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_A3V3_B1V8_C2V5_D3V3:inst2|clkcnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\]  " "Info: Automatically promoted node IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|Add0~13 " "Info: Destination node IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|Add0~13" {  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 629 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|Add0~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1126 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JVC_CLK~output " "Info: Destination node JVC_CLK~output" {  } { { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 1480 528 704 1496 "JVC_CLK" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JVC_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 1902 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iov_a3v3_b1v8_c2v5_d3v3.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v" 628 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|clkcnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O input buffer " "Extra Info: Packed 14 registers into blocks of type I/O input buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 1 7 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 1 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 9 44 " "Info: I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use 2.5V 4 38 " "Info: I/O bank number 1C does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2C does not use 2.5V 3 39 " "Info: I/O bank number 2C does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2A does not use undetermined 0 48 " "Info: I/O bank number 2A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 40 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 24 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 1 31 " "Info: I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use undetermined 0 32 " "Info: I/O bank number 4C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B does not use undetermined 0 24 " "Info: I/O bank number 4B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 40 " "Info: I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "Info: I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5C does not use undetermined 2 40 " "Info: I/O bank number 5C does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use undetermined 1 41 " "Info: I/O bank number 6C does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use 2.5V 18 30 " "Info: I/O bank number 6A does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 40 " "Info: I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 24 " "Info: I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 0 32 " "Info: I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 32 " "Info: I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 24 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 40 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL11 does not use undetermined 0 0 " "Info: I/O bank number QL11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "Info: I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "Info: I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL10 does not use undetermined 0 0 " "Info: I/O bank number QL10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR10 does not use undetermined 0 0 " "Info: I/O bank number QR10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR0 does not use undetermined 0 0 " "Info: I/O bank number QR0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR1 does not use undetermined 0 0 " "Info: I/O bank number QR1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR2 does not use undetermined 0 0 " "Info: I/O bank number QR2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR11 does not use undetermined 0 0 " "Info: I/O bank number QR11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 0 " "Warning: PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl " "Info: Input port INCLK\[0\] of node \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -152 -8 160 -136 "OSC_50_BANK2" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 clk\[3\] pclk1n~output " "Warning: PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"pclk1n~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 200 640 816 216 "pclk1n" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1 clk\[3\] pclk1p~output " "Warning: PLL \"altpll0:inst\|altpll:altpll_component\|altpll_ams2:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"pclk1p~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_ams2.tdf" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll0.v" "" { Text "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v" 104 0 0 } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { -208 240 496 -8 "inst" "" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 168 640 816 184 "pclk1p" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_DCO " "Warning: Ignored I/O standard assignment to node \"ADB_DCO\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_DCO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[0\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[10\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[11\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[12\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[13\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[1\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[2\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[3\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[4\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[5\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[6\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[7\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[8\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_D\[9\] " "Warning: Ignored I/O standard assignment to node \"ADB_D\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_OR " "Warning: Ignored I/O standard assignment to node \"ADB_OR\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_OR" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ADB_SPI_CS " "Warning: Ignored I/O standard assignment to node \"ADB_SPI_CS\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_SPI_CS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AD_SCLK " "Warning: Ignored I/O standard assignment to node \"AD_SCLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AD_SDIO " "Warning: Ignored I/O standard assignment to node \"AD_SDIO\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_BCLK " "Warning: Ignored I/O standard assignment to node \"AIC_BCLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_DIN " "Warning: Ignored I/O standard assignment to node \"AIC_DIN\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_DOUT " "Warning: Ignored I/O standard assignment to node \"AIC_DOUT\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_LRCIN " "Warning: Ignored I/O standard assignment to node \"AIC_LRCIN\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_LRCOUT " "Warning: Ignored I/O standard assignment to node \"AIC_LRCOUT\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_SPI_CS " "Warning: Ignored I/O standard assignment to node \"AIC_SPI_CS\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_SPI_CS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AIC_XCLK " "Warning: Ignored I/O standard assignment to node \"AIC_XCLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_XCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "BUTTON\[0\] " "Warning: Ignored I/O standard assignment to node \"BUTTON\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "BUTTON\[1\] " "Warning: Ignored I/O standard assignment to node \"BUTTON\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "BUTTON\[2\] " "Warning: Ignored I/O standard assignment to node \"BUTTON\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "BUTTON\[3\] " "Warning: Ignored I/O standard assignment to node \"BUTTON\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKIN1 " "Warning: Ignored I/O standard assignment to node \"CLKIN1\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"CLKOUT0\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_ADC_FO " "Warning: Ignored I/O standard assignment to node \"CSENSE_ADC_FO\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_ADC_FO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_CS_n\[0\] " "Warning: Ignored I/O standard assignment to node \"CSENSE_CS_n\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_CS_n\[1\] " "Warning: Ignored I/O standard assignment to node \"CSENSE_CS_n\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_SCK " "Warning: Ignored I/O standard assignment to node \"CSENSE_SCK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_SDI " "Warning: Ignored I/O standard assignment to node \"CSENSE_SDI\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CSENSE_SDO " "Warning: Ignored I/O standard assignment to node \"CSENSE_SDO\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[0\] " "Warning: Ignored I/O standard assignment to node \"DA\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[10\] " "Warning: Ignored I/O standard assignment to node \"DA\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[11\] " "Warning: Ignored I/O standard assignment to node \"DA\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[12\] " "Warning: Ignored I/O standard assignment to node \"DA\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[13\] " "Warning: Ignored I/O standard assignment to node \"DA\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[1\] " "Warning: Ignored I/O standard assignment to node \"DA\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[2\] " "Warning: Ignored I/O standard assignment to node \"DA\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[3\] " "Warning: Ignored I/O standard assignment to node \"DA\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[4\] " "Warning: Ignored I/O standard assignment to node \"DA\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[5\] " "Warning: Ignored I/O standard assignment to node \"DA\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[6\] " "Warning: Ignored I/O standard assignment to node \"DA\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[7\] " "Warning: Ignored I/O standard assignment to node \"DA\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[8\] " "Warning: Ignored I/O standard assignment to node \"DA\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DA\[9\] " "Warning: Ignored I/O standard assignment to node \"DA\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[0\] " "Warning: Ignored I/O standard assignment to node \"DB\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[10\] " "Warning: Ignored I/O standard assignment to node \"DB\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[11\] " "Warning: Ignored I/O standard assignment to node \"DB\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[12\] " "Warning: Ignored I/O standard assignment to node \"DB\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[13\] " "Warning: Ignored I/O standard assignment to node \"DB\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[1\] " "Warning: Ignored I/O standard assignment to node \"DB\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[2\] " "Warning: Ignored I/O standard assignment to node \"DB\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[3\] " "Warning: Ignored I/O standard assignment to node \"DB\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[4\] " "Warning: Ignored I/O standard assignment to node \"DB\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[5\] " "Warning: Ignored I/O standard assignment to node \"DB\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[6\] " "Warning: Ignored I/O standard assignment to node \"DB\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[7\] " "Warning: Ignored I/O standard assignment to node \"DB\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[8\] " "Warning: Ignored I/O standard assignment to node \"DB\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DB\[9\] " "Warning: Ignored I/O standard assignment to node \"DB\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_SCL " "Warning: Ignored I/O standard assignment to node \"EEP_SCL\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_SCL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_SDA " "Warning: Ignored I/O standard assignment to node \"EEP_SDA\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_SDA" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_INT_n\[0\] " "Warning: Ignored I/O standard assignment to node \"ETH_INT_n\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_INT_n\[1\] " "Warning: Ignored I/O standard assignment to node \"ETH_INT_n\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_INT_n\[2\] " "Warning: Ignored I/O standard assignment to node \"ETH_INT_n\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_INT_n\[3\] " "Warning: Ignored I/O standard assignment to node \"ETH_INT_n\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDC\[0\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDC\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDC\[1\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDC\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDC\[2\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDC\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDC\[3\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDC\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDIO\[0\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDIO\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDIO\[1\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDIO\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDIO\[2\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDIO\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_MDIO\[3\] " "Warning: Ignored I/O standard assignment to node \"ETH_MDIO\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_RST_n " "Warning: Ignored I/O standard assignment to node \"ETH_RST_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RST_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_RX_p\[0\] " "Warning: Ignored I/O standard assignment to node \"ETH_RX_p\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_RX_p\[1\] " "Warning: Ignored I/O standard assignment to node \"ETH_RX_p\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_RX_p\[2\] " "Warning: Ignored I/O standard assignment to node \"ETH_RX_p\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_RX_p\[3\] " "Warning: Ignored I/O standard assignment to node \"ETH_RX_p\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_TX_p\[0\] " "Warning: Ignored I/O standard assignment to node \"ETH_TX_p\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_TX_p\[1\] " "Warning: Ignored I/O standard assignment to node \"ETH_TX_p\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_TX_p\[2\] " "Warning: Ignored I/O standard assignment to node \"ETH_TX_p\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ETH_TX_p\[3\] " "Warning: Ignored I/O standard assignment to node \"ETH_TX_p\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO " "Warning: Ignored I/O standard assignment to node \"EXT_IO\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FPGA_CLK_A_N " "Warning: Ignored I/O standard assignment to node \"FPGA_CLK_A_N\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FPGA_CLK_A_P " "Warning: Ignored I/O standard assignment to node \"FPGA_CLK_A_P\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FPGA_CLK_B_N " "Warning: Ignored I/O standard assignment to node \"FPGA_CLK_B_N\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FPGA_CLK_B_P " "Warning: Ignored I/O standard assignment to node \"FPGA_CLK_B_P\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[10\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[11\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[12\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[13\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[14\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[14\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[15\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[15\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[16\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[16\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[17\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[17\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[18\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[18\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[19\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[19\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[1\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[20\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[20\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[2\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[3\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[4\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[5\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[6\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[7\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[8\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_A\[9\] " "Warning: Ignored I/O standard assignment to node \"FSM_A\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[0\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[10\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[11\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[12\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[13\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[14\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[14\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[15\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[15\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[1\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[2\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[3\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[4\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[5\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[6\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[7\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[8\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FSM_D\[9\] " "Warning: Ignored I/O standard assignment to node \"FSM_D\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GCLKIN " "Warning: Ignored I/O standard assignment to node \"GCLKIN\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GCLKIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GCLKOUT_FPGA " "Warning: Ignored I/O standard assignment to node \"GCLKOUT_FPGA\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GCLKOUT_FPGA" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_SCL " "Warning: Ignored I/O standard assignment to node \"HSMC_SCL\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_SDA " "Warning: Ignored I/O standard assignment to node \"HSMC_SDA\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "J1_152 " "Warning: Ignored I/O standard assignment to node \"J1_152\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LED\[4\] " "Warning: Ignored I/O standard assignment to node \"LED\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LED\[5\] " "Warning: Ignored I/O standard assignment to node \"LED\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"MAX_I2C_SCLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"MAX_I2C_SDAT\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_BANK4 " "Warning: Ignored I/O standard assignment to node \"OSC_50_BANK4\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK4" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_BANK5 " "Warning: Ignored I/O standard assignment to node \"OSC_50_BANK5\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK5" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_BANK6 " "Warning: Ignored I/O standard assignment to node \"OSC_50_BANK6\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK6" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_BANK7 " "Warning: Ignored I/O standard assignment to node \"OSC_50_BANK7\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK7" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[14\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[15\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[16\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[16\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[17\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[17\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_A\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_A\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_n " "Warning: Ignored I/O standard assignment to node \"OTG_CS_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DC_DACK " "Warning: Ignored I/O standard assignment to node \"OTG_DC_DACK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_DACK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DC_DREQ " "Warning: Ignored I/O standard assignment to node \"OTG_DC_DREQ\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_DREQ" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DC_IRQ " "Warning: Ignored I/O standard assignment to node \"OTG_DC_IRQ\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_IRQ" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[10\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[11\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[12\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[13\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[14\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[15\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[16\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[16\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[17\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[17\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[18\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[18\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[19\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[19\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[20\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[20\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[21\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[21\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[22\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[22\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[23\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[23\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[24\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[24\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[25\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[25\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[26\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[26\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[27\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[27\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[28\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[28\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[29\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[29\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[30\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[30\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[31\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[31\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[8\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_D\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_D\[9\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_HC_DACK " "Warning: Ignored I/O standard assignment to node \"OTG_HC_DACK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_DACK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_HC_DREQ " "Warning: Ignored I/O standard assignment to node \"OTG_HC_DREQ\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_DREQ" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_HC_IRQ " "Warning: Ignored I/O standard assignment to node \"OTG_HC_IRQ\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_IRQ" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_OE_n " "Warning: Ignored I/O standard assignment to node \"OTG_OE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RESET_n " "Warning: Ignored I/O standard assignment to node \"OTG_RESET_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RESET_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WE_n " "Warning: Ignored I/O standard assignment to node \"OTG_WE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PLL_CLKIN_p " "Warning: Ignored I/O standard assignment to node \"PLL_CLKIN_p\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning: Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning: Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_n " "Warning: Ignored I/O standard assignment to node \"SD_WP_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_DP " "Warning: Ignored I/O standard assignment to node \"SEG0_DP\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_DP" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[0\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[1\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[2\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[3\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[4\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[5\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG0_D\[6\] " "Warning: Ignored I/O standard assignment to node \"SEG0_D\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_DP " "Warning: Ignored I/O standard assignment to node \"SEG1_DP\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_DP" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[0\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[1\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[2\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[3\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[4\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[5\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SEG1_D\[6\] " "Warning: Ignored I/O standard assignment to node \"SEG1_D\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SLIDE_SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SLIDE_SW\[0\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SLIDE_SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SLIDE_SW\[1\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SLIDE_SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SLIDE_SW\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SLIDE_SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SLIDE_SW\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_ADV " "Warning: Ignored I/O standard assignment to node \"SSRAM_ADV\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_BWA_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_BWA_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWA_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_BWB_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_BWB_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWB_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_CE_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_CE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_CKE_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_CKE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CKE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_CLK " "Warning: Ignored I/O standard assignment to node \"SSRAM_CLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_OE_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_OE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SSRAM_WE_n " "Warning: Ignored I/O standard assignment to node \"SSRAM_WE_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TEMP_INT_n " "Warning: Ignored I/O standard assignment to node \"TEMP_INT_n\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_INT_n" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TEMP_SMCLK " "Warning: Ignored I/O standard assignment to node \"TEMP_SMCLK\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_SMCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TEMP_SMDAT " "Warning: Ignored I/O standard assignment to node \"TEMP_SMDAT\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_SMDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning: Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning: Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "XT_IN_N " "Warning: Ignored I/O standard assignment to node \"XT_IN_N\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "XT_IN_P " "Warning: Ignored I/O standard assignment to node \"XT_IN_P\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_P" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_run_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_run_pad\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_run_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rup_pad\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_DCO " "Warning: Node \"ADB_DCO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_DCO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[0\] " "Warning: Node \"ADB_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[10\] " "Warning: Node \"ADB_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[11\] " "Warning: Node \"ADB_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[12\] " "Warning: Node \"ADB_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[13\] " "Warning: Node \"ADB_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[1\] " "Warning: Node \"ADB_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[2\] " "Warning: Node \"ADB_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[3\] " "Warning: Node \"ADB_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[4\] " "Warning: Node \"ADB_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[5\] " "Warning: Node \"ADB_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[6\] " "Warning: Node \"ADB_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[7\] " "Warning: Node \"ADB_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[8\] " "Warning: Node \"ADB_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_D\[9\] " "Warning: Node \"ADB_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_OR " "Warning: Node \"ADB_OR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_OR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADB_SPI_CS " "Warning: Node \"ADB_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADB_SPI_CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_SCLK " "Warning: Node \"AD_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_SDIO " "Warning: Node \"AD_SDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_BCLK " "Warning: Node \"AIC_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DIN " "Warning: Node \"AIC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DOUT " "Warning: Node \"AIC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCIN " "Warning: Node \"AIC_LRCIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCOUT " "Warning: Node \"AIC_LRCOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_SPI_CS " "Warning: Node \"AIC_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_SPI_CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_XCLK " "Warning: Node \"AIC_XCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_XCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[0\] " "Warning: Node \"BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[1\] " "Warning: Node \"BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[2\] " "Warning: Node \"BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[3\] " "Warning: Node \"BUTTON\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN1 " "Warning: Node \"CLKIN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT0 " "Warning: Node \"CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_ADC_FO " "Warning: Node \"CSENSE_ADC_FO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_ADC_FO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_CS_n\[0\] " "Warning: Node \"CSENSE_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_CS_n\[1\] " "Warning: Node \"CSENSE_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SCK " "Warning: Node \"CSENSE_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SDI " "Warning: Node \"CSENSE_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SDO " "Warning: Node \"CSENSE_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[0\] " "Warning: Node \"DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[10\] " "Warning: Node \"DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[11\] " "Warning: Node \"DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[12\] " "Warning: Node \"DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[13\] " "Warning: Node \"DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[1\] " "Warning: Node \"DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[2\] " "Warning: Node \"DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[3\] " "Warning: Node \"DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[4\] " "Warning: Node \"DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[5\] " "Warning: Node \"DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[6\] " "Warning: Node \"DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[7\] " "Warning: Node \"DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[8\] " "Warning: Node \"DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA\[9\] " "Warning: Node \"DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[0\] " "Warning: Node \"DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[10\] " "Warning: Node \"DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[11\] " "Warning: Node \"DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[12\] " "Warning: Node \"DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[13\] " "Warning: Node \"DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[1\] " "Warning: Node \"DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[2\] " "Warning: Node \"DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[3\] " "Warning: Node \"DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[4\] " "Warning: Node \"DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[5\] " "Warning: Node \"DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[6\] " "Warning: Node \"DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[7\] " "Warning: Node \"DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[8\] " "Warning: Node \"DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[9\] " "Warning: Node \"DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_SCL " "Warning: Node \"EEP_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_SDA " "Warning: Node \"EEP_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[0\] " "Warning: Node \"ETH_INT_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[1\] " "Warning: Node \"ETH_INT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[2\] " "Warning: Node \"ETH_INT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[3\] " "Warning: Node \"ETH_INT_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDC\[0\] " "Warning: Node \"ETH_MDC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDC\[1\] " "Warning: Node \"ETH_MDC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDC\[2\] " "Warning: Node \"ETH_MDC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDC\[3\] " "Warning: Node \"ETH_MDC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDC\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDIO\[0\] " "Warning: Node \"ETH_MDIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDIO\[1\] " "Warning: Node \"ETH_MDIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDIO\[2\] " "Warning: Node \"ETH_MDIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_MDIO\[3\] " "Warning: Node \"ETH_MDIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RST_n " "Warning: Node \"ETH_RST_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RST_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_p\[0\] " "Warning: Node \"ETH_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_p\[1\] " "Warning: Node \"ETH_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_p\[2\] " "Warning: Node \"ETH_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_p\[3\] " "Warning: Node \"ETH_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_p\[0\] " "Warning: Node \"ETH_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_p\[1\] " "Warning: Node \"ETH_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_p\[2\] " "Warning: Node \"ETH_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_p\[3\] " "Warning: Node \"ETH_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO " "Warning: Node \"EXT_IO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_A_N " "Warning: Node \"FPGA_CLK_A_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_A_P " "Warning: Node \"FPGA_CLK_A_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_B_N " "Warning: Node \"FPGA_CLK_B_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK_B_P " "Warning: Node \"FPGA_CLK_B_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[10\] " "Warning: Node \"FSM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[11\] " "Warning: Node \"FSM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[12\] " "Warning: Node \"FSM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[13\] " "Warning: Node \"FSM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[14\] " "Warning: Node \"FSM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[15\] " "Warning: Node \"FSM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[16\] " "Warning: Node \"FSM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[17\] " "Warning: Node \"FSM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[18\] " "Warning: Node \"FSM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[19\] " "Warning: Node \"FSM_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[1\] " "Warning: Node \"FSM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[20\] " "Warning: Node \"FSM_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[2\] " "Warning: Node \"FSM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[3\] " "Warning: Node \"FSM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[4\] " "Warning: Node \"FSM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[5\] " "Warning: Node \"FSM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[6\] " "Warning: Node \"FSM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[7\] " "Warning: Node \"FSM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[8\] " "Warning: Node \"FSM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[9\] " "Warning: Node \"FSM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[0\] " "Warning: Node \"FSM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[10\] " "Warning: Node \"FSM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[11\] " "Warning: Node \"FSM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[12\] " "Warning: Node \"FSM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[13\] " "Warning: Node \"FSM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[14\] " "Warning: Node \"FSM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[15\] " "Warning: Node \"FSM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[1\] " "Warning: Node \"FSM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[2\] " "Warning: Node \"FSM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[3\] " "Warning: Node \"FSM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[4\] " "Warning: Node \"FSM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[5\] " "Warning: Node \"FSM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[6\] " "Warning: Node \"FSM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[7\] " "Warning: Node \"FSM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[8\] " "Warning: Node \"FSM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[9\] " "Warning: Node \"FSM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLKIN " "Warning: Node \"GCLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GCLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLKOUT_FPGA " "Warning: Node \"GCLKOUT_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GCLKOUT_FPGA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Warning: Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Warning: Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J1_152 " "Warning: Node \"J1_152\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Warning: Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Warning: Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_I2C_SCLK " "Warning: Node \"MAX_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_I2C_SDAT " "Warning: Node \"MAX_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_BANK4 " "Warning: Node \"OSC_50_BANK4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_BANK5 " "Warning: Node \"OSC_50_BANK5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_BANK6 " "Warning: Node \"OSC_50_BANK6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_BANK7 " "Warning: Node \"OSC_50_BANK7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_BANK7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[10\] " "Warning: Node \"OTG_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[11\] " "Warning: Node \"OTG_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[12\] " "Warning: Node \"OTG_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[13\] " "Warning: Node \"OTG_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[14\] " "Warning: Node \"OTG_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[15\] " "Warning: Node \"OTG_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[16\] " "Warning: Node \"OTG_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[17\] " "Warning: Node \"OTG_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[1\] " "Warning: Node \"OTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[2\] " "Warning: Node \"OTG_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[3\] " "Warning: Node \"OTG_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[4\] " "Warning: Node \"OTG_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[5\] " "Warning: Node \"OTG_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[6\] " "Warning: Node \"OTG_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[7\] " "Warning: Node \"OTG_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[8\] " "Warning: Node \"OTG_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_A\[9\] " "Warning: Node \"OTG_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_n " "Warning: Node \"OTG_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DC_DACK " "Warning: Node \"OTG_DC_DACK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_DACK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DC_DREQ " "Warning: Node \"OTG_DC_DREQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_DREQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DC_IRQ " "Warning: Node \"OTG_DC_IRQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DC_IRQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Warning: Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Warning: Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Warning: Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Warning: Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Warning: Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Warning: Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Warning: Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[16\] " "Warning: Node \"OTG_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[17\] " "Warning: Node \"OTG_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[18\] " "Warning: Node \"OTG_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[19\] " "Warning: Node \"OTG_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Warning: Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[20\] " "Warning: Node \"OTG_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[21\] " "Warning: Node \"OTG_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[22\] " "Warning: Node \"OTG_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[23\] " "Warning: Node \"OTG_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[24\] " "Warning: Node \"OTG_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[25\] " "Warning: Node \"OTG_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[26\] " "Warning: Node \"OTG_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[27\] " "Warning: Node \"OTG_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[28\] " "Warning: Node \"OTG_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[29\] " "Warning: Node \"OTG_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Warning: Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[30\] " "Warning: Node \"OTG_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[31\] " "Warning: Node \"OTG_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Warning: Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Warning: Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Warning: Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Warning: Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Warning: Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Warning: Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Warning: Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_HC_DACK " "Warning: Node \"OTG_HC_DACK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_DACK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_HC_DREQ " "Warning: Node \"OTG_HC_DREQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_DREQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_HC_IRQ " "Warning: Node \"OTG_HC_IRQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_HC_IRQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_n " "Warning: Node \"OTG_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RESET_n " "Warning: Node \"OTG_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RESET_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_n " "Warning: Node \"OTG_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLL_CLKIN_p " "Warning: Node \"PLL_CLKIN_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_n " "Warning: Node \"SD_WP_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_DP " "Warning: Node \"SEG0_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_DP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[0\] " "Warning: Node \"SEG0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[1\] " "Warning: Node \"SEG0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[2\] " "Warning: Node \"SEG0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[3\] " "Warning: Node \"SEG0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[4\] " "Warning: Node \"SEG0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[5\] " "Warning: Node \"SEG0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[6\] " "Warning: Node \"SEG0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_DP " "Warning: Node \"SEG1_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_DP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[0\] " "Warning: Node \"SEG1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[1\] " "Warning: Node \"SEG1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[2\] " "Warning: Node \"SEG1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[3\] " "Warning: Node \"SEG1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[4\] " "Warning: Node \"SEG1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[5\] " "Warning: Node \"SEG1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[6\] " "Warning: Node \"SEG1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SLIDE_SW\[0\] " "Warning: Node \"SLIDE_SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SLIDE_SW\[1\] " "Warning: Node \"SLIDE_SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SLIDE_SW\[2\] " "Warning: Node \"SLIDE_SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SLIDE_SW\[3\] " "Warning: Node \"SLIDE_SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLIDE_SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV " "Warning: Node \"SSRAM_ADV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWA_n " "Warning: Node \"SSRAM_BWA_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWA_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWB_n " "Warning: Node \"SSRAM_BWB_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWB_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CE_n " "Warning: Node \"SSRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CKE_n " "Warning: Node \"SSRAM_CKE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CKE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Warning: Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_n " "Warning: Node \"SSRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_n " "Warning: Node \"SSRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_INT_n " "Warning: Node \"TEMP_INT_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_INT_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_SMCLK " "Warning: Node \"TEMP_SMCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_SMCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_SMDAT " "Warning: Node \"TEMP_SMDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_SMDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_N " "Warning: Node \"XT_IN_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_P " "Warning: Node \"XT_IN_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_P" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X72_Y60 X83_Y71 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X72_Y60 to location X83_Y71" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "2 " "Warning: Following 2 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.0-V PCI-X AB13 " "Info: Pin SW\[0\] uses I/O standard 3.0-V PCI-X at AB13" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 944 -16 152 960 "SW\[0\]" "" } { 960 -16 152 976 "SW\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.0-V PCI-X AB12 " "Info: Pin SW\[1\] uses I/O standard 3.0-V PCI-X at AB12" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE3_dsp_design_top.bdf" "" { Schematic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf" { { 944 -16 152 960 "SW\[0\]" "" } { 960 -16 152 976 "SW\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.fit.smsg " "Info: Generated suppressed messages file C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 744 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 744 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Info: Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 17:31:43 2011 " "Info: Processing ended: Thu Mar 03 17:31:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Info: Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Info: Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 17:31:44 2011 " "Info: Processing started: Thu Mar 03 17:31:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 17:31:44 2011 " "Info: Processing started: Thu Mar 03 17:31:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE3_dsp_design_top -c DE3_dsp_design_top " "Info: Command: quartus_sta DE3_dsp_design_top -c DE3_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE3_dsp_design_top.sdc " "Info: Reading SDC File: 'DE3_dsp_design_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "OSC1_50 port " "Warning: OSC1_50 could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add " "Warning: Ignored assignment: create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add" { { "Warning" "WSTA_EMPTY_COLLECTION" "<targets> " "Warning: Argument <targets> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[7\] port " "Warning: db\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[6\] port " "Warning: db\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[5\] port " "Warning: db\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[4\] port " "Warning: db\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[3\] port " "Warning: db\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[2\] port " "Warning: db\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[1\] port " "Warning: db\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[0\] port " "Warning: db\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[13\] port " "Warning: da\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[12\] port " "Warning: da\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[11\] port " "Warning: da\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[10\] port " "Warning: da\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[9\] port " "Warning: da\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[8\] port " "Warning: da\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[7\] port " "Warning: da\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[6\] port " "Warning: da\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[5\] port " "Warning: da\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[4\] port " "Warning: da\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[3\] port " "Warning: da\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[2\] port " "Warning: da\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[1\] port " "Warning: da\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[0\] port " "Warning: da\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[13\] port " "Warning: db\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[12\] port " "Warning: db\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[11\] port " "Warning: db\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[10\] port " "Warning: db\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[9\] port " "Warning: db\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[8\] port " "Warning: db\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[0\] port " "Warning: Button\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[1\] port " "Warning: Button\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[0\] port " "Warning: LEDB\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[1\] port " "Warning: LEDB\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[2\] port " "Warning: LEDB\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[3\] port " "Warning: LEDB\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[4\] port " "Warning: LEDB\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[5\] port " "Warning: LEDB\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[6\] port " "Warning: LEDB\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[7\] port " "Warning: LEDB\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\] " "Warning: Ignored assignment: set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_au* cell " "Warning: altera_au* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_cells \{altera_au*\}\] " "Warning: Ignored assignment: set_false_path -to \[get_cells \{altera_au*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_auto* cell " "Warning: altera_auto* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.815 " "Info: Worst-case setup slack is 4.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.815         0.000 ada_dco  " "Info:     4.815         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.313         0.000 altera_reserved_tck  " "Info:    46.313         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Info: Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538         0.000 altera_reserved_tck  " "Info:     0.538         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710         0.000 ada_dco  " "Info:     4.710         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.215 " "Info: Worst-case recovery slack is 48.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.215         0.000 altera_reserved_tck  " "Info:    48.215         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.076 " "Info: Worst-case removal slack is 1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076         0.000 altera_reserved_tck  " "Info:     1.076         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.914 " "Info: Worst-case minimum pulse width slack is 4.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.914         0.000 ada_dco  " "Info:     4.914         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319         0.000 altera_reserved_tck  " "Info:    49.319         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.915 " "Info: Worst-case setup slack is 4.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.915         0.000 ada_dco  " "Info:     4.915         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.455         0.000 altera_reserved_tck  " "Info:    46.455         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.530 " "Info: Worst-case hold slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 altera_reserved_tck  " "Info:     0.530         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687         0.000 ada_dco  " "Info:     4.687         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.267 " "Info: Worst-case recovery slack is 48.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.267         0.000 altera_reserved_tck  " "Info:    48.267         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Info: Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017         0.000 altera_reserved_tck  " "Info:     1.017         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.916 " "Info: Worst-case minimum pulse width slack is 4.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.916         0.000 ada_dco  " "Info:     4.916         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.340         0.000 altera_reserved_tck  " "Info:    49.340         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.656 " "Info: Worst-case setup slack is 4.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.656         0.000 ada_dco  " "Info:     4.656         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.860         0.000 altera_reserved_tck  " "Info:    47.860         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Info: Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 altera_reserved_tck  " "Info:     0.299         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.765         0.000 ada_dco  " "Info:     4.765         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.997 " "Info: Worst-case recovery slack is 48.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.997         0.000 altera_reserved_tck  " "Info:    48.997         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Info: Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658         0.000 altera_reserved_tck  " "Info:     0.658         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.692 " "Info: Worst-case minimum pulse width slack is 4.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.692         0.000 ada_dco  " "Info:     4.692         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.515         0.000 altera_reserved_tck  " "Info:    49.515         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 252 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Info: Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 17:31:54 2011 " "Info: Processing ended: Thu Mar 03 17:31:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Info: Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 17:32:09 2011 " "Info: Processing ended: Thu Mar 03 17:32:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1011 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1011 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
