# FPGA-with-VHDL
This contains some design examples to familiarize with the VHDL language.

Examples:
1. Comparator
2.  D Flipflop with Asynchronous Reset
3. Generic Multiplexer with N-bit width
4. A Basic ROM implementation using 1Dx1D constant
5. Parity Bit Generation and Detection
6. ALU
7. Priority Encoder
8. Generic Encoder
9. Vector_shifter
10. Binary to Gray coder
11. Generic Decoder
12. Hex to Seven Segment
13. Leading Zeroes
14. Frequency Divider
15. Timer
16. Binary Counter using Finite State Machine and Universal Binary Counter
17. Rising Edge Detection circuit using both Mealy and Moore-based approaches
18. Shift Registers
19. Modulus M Counter
20. FIFO Buffer
21. Square Wave Generator
22. Pulse Width Modulation
23. UART Receiver subsystem
24. PS2 Port Keypad and Mouse Interfaces
25. External SRAM Interface Controller
26. VGA Controller
27. Clock Divider - 50 Mhz clock input. 1 Hz clock output
28. Clock Divider - 50 Mhz clock input. 1 Hz clock output. Count 1Hz on a seven-segment display.
29. Real Time Clock using Seven Segment Displays
30. String Detector
31. Traffic Light Controller
32. Adder Subtractor
