{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594437630054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594437630069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 23:20:29 2020 " "Processing started: Fri Jul 10 23:20:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594437630069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437630069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off remote -c remote_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off remote -c remote_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437630069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594437631344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594437631344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remote_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file remote_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 remote_top " "Found entity 1: remote_top" {  } { { "remote_top.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651243 ""} { "Info" "ISGN_ENTITY_NAME" "2 remote_test " "Found entity 2: remote_test" {  } { { "remote_top.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437651243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_38k.sv 2 2 " "Found 2 design units, including 2 entities, in source file clk_38k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_38k " "Found entity 1: clk_38k" {  } { { "clk_38k.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651252 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_testbench " "Found entity 2: clk_testbench" {  } { { "clk_38k.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437651252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samsung_command.sv 2 2 " "Found 2 design units, including 2 entities, in source file samsung_command.sv" { { "Info" "ISGN_ENTITY_NAME" "1 samsung_command " "Found entity 1: samsung_command" {  } { { "samsung_command.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_command.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651261 ""} { "Info" "ISGN_ENTITY_NAME" "2 command_testbench " "Found entity 2: command_testbench" {  } { { "samsung_command.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_command.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437651261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_drive.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir_drive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir_drive " "Found entity 1: ir_drive" {  } { { "ir_drive.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/ir_drive.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651274 ""} { "Info" "ISGN_ENTITY_NAME" "2 ir_test " "Found entity 2: ir_test" {  } { { "ir_drive.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/ir_drive.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437651274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEADUP leadup samsung_protocol.sv(9) " "Verilog HDL Declaration information at samsung_protocol.sv(9): object \"LEADUP\" differs only in case from object \"leadup\" in the same scope" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594437651284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEADDOWN leaddown samsung_protocol.sv(10) " "Verilog HDL Declaration information at samsung_protocol.sv(10): object \"LEADDOWN\" differs only in case from object \"leaddown\" in the same scope" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594437651285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAUP dataup samsung_protocol.sv(11) " "Verilog HDL Declaration information at samsung_protocol.sv(11): object \"DATAUP\" differs only in case from object \"dataup\" in the same scope" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594437651285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samsung_protocol.sv 2 2 " "Found 2 design units, including 2 entities, in source file samsung_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 samsung_protocol " "Found entity 1: samsung_protocol" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651287 ""} { "Info" "ISGN_ENTITY_NAME" "2 prot_test " "Found entity 2: prot_test" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594437651287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437651287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "remote_top " "Elaborating entity \"remote_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594437651357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_38k clk_38k:divider " "Elaborating entity \"clk_38k\" for hierarchy \"clk_38k:divider\"" {  } { { "remote_top.sv" "divider" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594437651362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_38k.sv(25) " "Verilog HDL assignment warning at clk_38k.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "clk_38k.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594437651364 "|clk_38k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_38k.sv(38) " "Verilog HDL assignment warning at clk_38k.sv(38): truncated value with size 32 to match size of target (12)" {  } { { "clk_38k.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594437651364 "|clk_38k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "samsung_command samsung_command:key_to_cmd " "Elaborating entity \"samsung_command\" for hierarchy \"samsung_command:key_to_cmd\"" {  } { { "remote_top.sv" "key_to_cmd" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594437651367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 samsung_command.sv(54) " "Verilog HDL assignment warning at samsung_command.sv(54): truncated value with size 32 to match size of target (23)" {  } { { "samsung_command.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_command.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594437651369 "|remote_top|samsung_command:key_to_cmd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "samsung_protocol samsung_protocol:prot " "Elaborating entity \"samsung_protocol\" for hierarchy \"samsung_protocol:prot\"" {  } { { "remote_top.sv" "prot" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594437651373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 samsung_protocol.sv(118) " "Verilog HDL assignment warning at samsung_protocol.sv(118): truncated value with size 32 to match size of target (6)" {  } { { "samsung_protocol.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594437651378 "|samsung_protocol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_drive ir_drive:ir_drv " "Elaborating entity \"ir_drive\" for hierarchy \"ir_drive:ir_drv\"" {  } { { "remote_top.sv" "ir_drv" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594437651382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594437652786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594437653263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fumin/Documents/FPGA_proj/remote/output_files/remote_top.map.smsg " "Generated suppressed messages file C:/Users/fumin/Documents/FPGA_proj/remote/output_files/remote_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437653336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594437653604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594437653604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "remote_top.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594437653757 "|remote_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "remote_top.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594437653757 "|remote_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "remote_top.sv" "" { Text "C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594437653757 "|remote_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594437653757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594437653760 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594437653760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594437653760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594437653760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594437653903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 23:20:53 2020 " "Processing ended: Fri Jul 10 23:20:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594437653903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594437653903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594437653903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594437653903 ""}
