
*** Running vivado
    with args -log Reference_frame.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Reference_frame.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Reference_frame.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 321.828 ; gain = 87.242
INFO: [Synth 8-638] synthesizing module 'Reference_frame' [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/synth/Reference_frame.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Reference_frame' (9#1) [c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/synth/Reference_frame.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 579.891 ; gain = 345.305
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 579.891 ; gain = 345.305
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 648.547 ; gain = 1.504
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 648.547 ; gain = 413.961
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 648.547 ; gain = 413.961
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 648.547 ; gain = 413.961
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 648.547 ; gain = 413.961
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 648.547 ; gain = 413.961
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 698.121 ; gain = 463.535
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 698.195 ; gain = 463.609
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 707.727 ; gain = 473.141
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 720.566 ; gain = 485.980
