Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 29 20:05:39 2025
| Host         : LENOVO8309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file displayControl_timing_summary_routed.rpt -pb displayControl_timing_summary_routed.pb -rpx displayControl_timing_summary_routed.rpx -warn_on_violation
| Design       : displayControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: divisor/frecu_reg/L7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divisor/resetint_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.367        0.000                      0                   32        0.264        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.367        0.000                      0                   32        0.264        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 2.148ns (81.440%)  route 0.490ns (18.560%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.720 r  divisor/u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    divisor/u1/dataout_reg[28]_i_1_n_6
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 2.127ns (81.291%)  route 0.490ns (18.709%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.699 r  divisor/u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.699    divisor/u1/dataout_reg[28]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 2.053ns (80.747%)  route 0.490ns (19.253%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.625 r  divisor/u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.625    divisor/u1/dataout_reg[28]_i_1_n_5
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.037ns (80.625%)  route 0.490ns (19.375%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.386 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.609 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.609    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 2.034ns (80.602%)  route 0.490ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.606 r  divisor/u1/dataout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.606    divisor/u1/dataout_reg[24]_i_1_n_6
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 2.013ns (80.439%)  route 0.490ns (19.561%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  divisor/u1/dataout_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.585    divisor/u1/dataout_reg[24]_i_1_n_4
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[27]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.939ns (79.843%)  route 0.490ns (20.157%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.511 r  divisor/u1/dataout_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.511    divisor/u1/dataout_reg[24]_i_1_n_5
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.495 r  divisor/u1/dataout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.495    divisor/u1/dataout_reg[24]_i_1_n_7
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.492 r  divisor/u1/dataout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.492    divisor/u1/dataout_reg[20]_i_1_n_6
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    divisor/u1/cuenta[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.471 r  divisor/u1/dataout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.471    divisor/u1/dataout_reg[20]_i_1_n_4
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.062    15.087    divisor/u1/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  divisor/u1/dataout_reg[11]/Q
                         net (fo=3, routed)           0.120     1.705    divisor/u1/cuenta[11]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  divisor/u1/dataout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    divisor/u1/dataout_reg[8]_i_1_n_4
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.105     1.549    divisor/u1/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divisor/u1/dataout_reg[31]/Q
                         net (fo=4, routed)           0.120     1.706    divisor/u1/cuenta[31]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divisor/u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divisor/u1/dataout_reg[28]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    divisor/u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  divisor/u1/dataout_reg[7]/Q
                         net (fo=5, routed)           0.120     1.704    divisor/u1/cuenta[7]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  divisor/u1/dataout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    divisor/u1/dataout_reg[4]_i_1_n_4
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    divisor/u1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  divisor/u1/dataout_reg[4]/Q
                         net (fo=2, routed)           0.115     1.699    divisor/u1/cuenta[4]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  divisor/u1/dataout_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    divisor/u1/dataout_reg[4]_i_1_n_7
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    divisor/u1/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  divisor/u1/dataout_reg[3]/Q
                         net (fo=2, routed)           0.123     1.707    divisor/u1/cuenta[3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  divisor/u1/dataout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    divisor/u1/dataout_reg[0]_i_1_n_4
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.105     1.548    divisor/u1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divisor/u1/dataout_reg[28]/Q
                         net (fo=4, routed)           0.117     1.703    divisor/u1/cuenta[28]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  divisor/u1/dataout_reg[2]/Q
                         net (fo=2, routed)           0.122     1.706    divisor/u1/cuenta[2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  divisor/u1/dataout_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    divisor/u1/dataout_reg[0]_i_1_n_5
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.105     1.548    divisor/u1/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divisor/u1/dataout_reg[30]/Q
                         net (fo=4, routed)           0.122     1.708    divisor/u1/cuenta[30]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  divisor/u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    divisor/u1/dataout_reg[28]_i_1_n_5
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    divisor/u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.443    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  divisor/u1/dataout_reg[6]/Q
                         net (fo=4, routed)           0.122     1.706    divisor/u1/cuenta[6]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  divisor/u1/dataout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    divisor/u1/dataout_reg[4]_i_1_n_5
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[6]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    divisor/u1/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  divisor/u1/dataout_reg[10]/Q
                         net (fo=3, routed)           0.122     1.707    divisor/u1/cuenta[10]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  divisor/u1/dataout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    divisor/u1/dataout_reg[8]_i_1_n_5
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.105     1.549    divisor/u1/dataout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   divisor/u1/dataout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   divisor/u1/dataout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   divisor/u1/dataout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   divisor/u1/dataout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   divisor/u1/dataout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   divisor/u1/dataout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   divisor/u1/dataout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   divisor/u1/dataout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   divisor/u1/dataout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   divisor/u1/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   divisor/u1/dataout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   divisor/u1/dataout_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   divisor/u1/dataout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 5.459ns (45.149%)  route 6.632ns (54.851%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     6.141    transbcd[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     6.293 r  sevengseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.358    sevengseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    12.092 r  sevengseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.092    sevengseg[6]
    U7                                                                r  sevengseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 5.463ns (46.655%)  route 6.246ns (53.345%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.819     6.142    transbcd[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     6.294 r  sevengseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678     7.972    sevengseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    11.709 r  sevengseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.709    sevengseg[2]
    U8                                                                r  sevengseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 5.444ns (46.620%)  route 6.234ns (53.380%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     6.141    transbcd[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.293 r  sevengseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.960    sevengseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    11.678 r  sevengseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.678    sevengseg[0]
    W7                                                                r  sevengseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.498ns  (logic 5.218ns (45.377%)  route 6.281ns (54.623%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     6.141    transbcd[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.265 r  sevengseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.978    sevengseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.498 r  sevengseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.498    sevengseg[4]
    U5                                                                r  sevengseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.481ns  (logic 5.202ns (45.312%)  route 6.278ns (54.688%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     6.141    transbcd[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.265 r  sevengseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.711     7.976    sevengseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.481 r  sevengseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.481    sevengseg[5]
    V5                                                                r  sevengseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 5.227ns (45.611%)  route 6.233ns (54.389%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.819     6.142    transbcd[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.266 r  sevengseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.931    sevengseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.460 r  sevengseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.460    sevengseg[1]
    W6                                                                r  sevengseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1[2]
                            (input port)
  Destination:            sevengseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 5.233ns (46.210%)  route 6.092ns (53.790%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bcd1[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  bcd1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.749     5.199    bcd1_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.323 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     6.140    transbcd[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.264 r  sevengseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.789    sevengseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.325 r  sevengseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.325    sevengseg[3]
    V8                                                                r  sevengseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.320ns (62.957%)  route 2.542ns (37.043%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[1]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  que7_reg[1]/Q
                         net (fo=8, routed)           0.878     1.334    que7_reg_n_0_[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.486 r  control7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.150    control7seg_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.862 r  control7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.862    control7seg[3]
    W4                                                                r  control7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.103ns (60.448%)  route 2.685ns (39.552%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[1]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  que7_reg[1]/Q
                         net (fo=8, routed)           0.878     1.334    que7_reg_n_0_[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.458 r  control7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.265    control7seg_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.788 r  control7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.788    control7seg[2]
    V4                                                                r  control7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 4.311ns (64.018%)  route 2.423ns (35.982%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[1]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  que7_reg[1]/Q
                         net (fo=8, routed)           0.706     1.162    que7_reg_n_0_[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     1.312 r  control7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.029    control7seg_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.734 r  control7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.734    control7seg[0]
    U2                                                                r  control7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.317%)  route 0.154ns (54.683%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.154     0.282    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.317%)  route 0.154ns (54.683%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.154     0.282    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.317%)  route 0.154ns (54.683%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.154     0.282    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.317%)  route 0.154ns (54.683%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.154     0.282    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.847%)  route 0.229ns (64.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.229     0.357    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.847%)  route 0.229ns (64.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.229     0.357    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.847%)  route 0.229ns (64.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.229     0.357    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.847%)  route 0.229ns (64.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.229     0.357    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.128ns (34.272%)  route 0.245ns (65.728%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.245     0.373    cuenta4/segundos4
    SLICE_X64Y24         FDCE                                         f  cuenta4/dataout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.128ns (34.272%)  route 0.245ns (65.728%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  segundos4_reg/Q
                         net (fo=32, routed)          0.245     0.373    cuenta4/segundos4
    SLICE_X64Y24         FDCE                                         f  cuenta4/dataout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.113ns  (logic 1.178ns (28.642%)  route 2.935ns (71.358%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.563     5.084    divisor/u1/clock
    SLICE_X35Y41         FDCE                                         r  divisor/u1/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  divisor/u1/dataout_reg[14]/Q
                         net (fo=4, routed)           0.874     6.414    divisor/u1/cuenta[14]
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.146     6.560 r  divisor/u1/frecu_reg_i_18/O
                         net (fo=1, routed)           0.956     7.516    divisor/u1/frecu_reg_i_18_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.328     7.844 r  divisor/u1/frecu_reg_i_11/O
                         net (fo=2, routed)           0.438     8.282    divisor/u1/frecu_reg_i_11_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  divisor/u1/frecu_reg_i_3/O
                         net (fo=2, routed)           0.667     9.073    divisor/frecu_reg/PRE
    SLICE_X32Y43         LUT3 (Prop_lut3_I0_O)        0.124     9.197 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     9.197    divisor/frecu_reg/D0
    SLICE_X32Y43         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 0.828ns (20.866%)  route 3.140ns (79.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.563     5.084    divisor/u1/clock
    SLICE_X35Y41         FDCE                                         r  divisor/u1/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  divisor/u1/dataout_reg[14]/Q
                         net (fo=4, routed)           0.874     6.414    divisor/u1/cuenta[14]
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  divisor/u1/frecu_reg_i_15/O
                         net (fo=2, routed)           0.822     7.361    divisor/u1/frecu_reg_i_15_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.485 f  divisor/u1/resetint_reg_i_2/O
                         net (fo=1, routed)           0.822     8.307    divisor/u1/resetint_reg_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.431 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.622     9.053    divisor/u1_n_2
    SLICE_X33Y43         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 0.828ns (22.044%)  route 2.928ns (77.956%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561     5.082    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  divisor/u1/dataout_reg[2]/Q
                         net (fo=2, routed)           0.672     6.210    divisor/u1/cuenta[2]
    SLICE_X34Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.334 f  divisor/u1/frecu_reg_i_12/O
                         net (fo=1, routed)           0.813     7.147    divisor/u1/frecu_reg_i_12_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.271 f  divisor/u1/frecu_reg_i_4/O
                         net (fo=1, routed)           0.950     8.221    divisor/u1/frecu_reg_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.494     8.838    divisor/eqOp
    SLICE_X33Y43         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.186ns (32.030%)  route 0.395ns (67.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divisor/u1/dataout_reg[25]/Q
                         net (fo=6, routed)           0.164     1.750    divisor/u1/cuenta[25]
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.795 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.231     2.026    divisor/u1_n_2
    SLICE_X33Y43         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.276ns (40.416%)  route 0.407ns (59.584%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X35Y42         FDCE                                         r  divisor/u1/dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  divisor/u1/dataout_reg[18]/Q
                         net (fo=3, routed)           0.077     1.662    divisor/u1/cuenta[18]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.707 r  divisor/u1/frecu_reg_i_11/O
                         net (fo=2, routed)           0.151     1.858    divisor/u1/frecu_reg_i_11_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.903 f  divisor/u1/frecu_reg_i_2/O
                         net (fo=2, routed)           0.179     2.082    divisor/frecu_reg/CLR
    SLICE_X32Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.127 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.127    divisor/frecu_reg/D0
    SLICE_X32Y43         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.231ns (33.228%)  route 0.464ns (66.772%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divisor/u1/dataout_reg[27]/Q
                         net (fo=4, routed)           0.112     1.698    divisor/u1/cuenta[27]
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.743 f  divisor/u1/frecu_reg_i_6/O
                         net (fo=3, routed)           0.184     1.928    divisor/u1/frecu_reg_i_6_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.168     2.140    divisor/eqOp
    SLICE_X33Y43         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.441ns (26.669%)  route 3.963ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.963     5.404    divisor/u1/AR[0]
    SLICE_X35Y45         FDCE                                         f  divisor/u1/dataout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.441ns (26.669%)  route 3.963ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.963     5.404    divisor/u1/AR[0]
    SLICE_X35Y45         FDCE                                         f  divisor/u1/dataout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.441ns (26.669%)  route 3.963ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.963     5.404    divisor/u1/AR[0]
    SLICE_X35Y45         FDCE                                         f  divisor/u1/dataout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.441ns (26.669%)  route 3.963ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.963     5.404    divisor/u1/AR[0]
    SLICE_X35Y45         FDCE                                         f  divisor/u1/dataout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y45         FDCE                                         r  divisor/u1/dataout_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.388%)  route 3.821ns (72.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.821     5.263    divisor/u1/AR[0]
    SLICE_X35Y44         FDCE                                         f  divisor/u1/dataout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.388%)  route 3.821ns (72.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.821     5.263    divisor/u1/AR[0]
    SLICE_X35Y44         FDCE                                         f  divisor/u1/dataout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.388%)  route 3.821ns (72.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.821     5.263    divisor/u1/AR[0]
    SLICE_X35Y44         FDCE                                         f  divisor/u1/dataout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.441ns (27.388%)  route 3.821ns (72.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.821     5.263    divisor/u1/AR[0]
    SLICE_X35Y44         FDCE                                         f  divisor/u1/dataout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y44         FDCE                                         r  divisor/u1/dataout_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.441ns (28.201%)  route 3.670ns (71.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.670     5.111    divisor/u1/AR[0]
    SLICE_X35Y43         FDCE                                         f  divisor/u1/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.441ns (28.201%)  route 3.670ns (71.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          3.670     5.111    divisor/u1/AR[0]
    SLICE_X35Y43         FDCE                                         f  divisor/u1/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X35Y43         FDCE                                         r  divisor/u1/dataout_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.210ns (14.123%)  route 1.274ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.274     1.484    divisor/u1/AR[0]
    SLICE_X35Y38         FDCE                                         f  divisor/u1/dataout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.210ns (14.123%)  route 1.274ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.274     1.484    divisor/u1/AR[0]
    SLICE_X35Y38         FDCE                                         f  divisor/u1/dataout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.210ns (14.123%)  route 1.274ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.274     1.484    divisor/u1/AR[0]
    SLICE_X35Y38         FDCE                                         f  divisor/u1/dataout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.210ns (14.123%)  route 1.274ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.274     1.484    divisor/u1/AR[0]
    SLICE_X35Y38         FDCE                                         f  divisor/u1/dataout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y38         FDCE                                         r  divisor/u1/dataout_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.546%)  route 1.337ns (86.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.337     1.547    divisor/u1/AR[0]
    SLICE_X35Y39         FDCE                                         f  divisor/u1/dataout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.546%)  route 1.337ns (86.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.337     1.547    divisor/u1/AR[0]
    SLICE_X35Y39         FDCE                                         f  divisor/u1/dataout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.546%)  route 1.337ns (86.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.337     1.547    divisor/u1/AR[0]
    SLICE_X35Y39         FDCE                                         f  divisor/u1/dataout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.546%)  route 1.337ns (86.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.337     1.547    divisor/u1/AR[0]
    SLICE_X35Y39         FDCE                                         f  divisor/u1/dataout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.956    divisor/u1/clock
    SLICE_X35Y39         FDCE                                         r  divisor/u1/dataout_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.210ns (12.933%)  route 1.411ns (87.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.411     1.620    divisor/u1/AR[0]
    SLICE_X35Y40         FDCE                                         f  divisor/u1/dataout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.210ns (12.933%)  route 1.411ns (87.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.411     1.620    divisor/u1/AR[0]
    SLICE_X35Y40         FDCE                                         f  divisor/u1/dataout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X35Y40         FDCE                                         r  divisor/u1/dataout_reg[11]/C





