#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 17 23:29:34 2019
# Process ID: 15148
# Current directory: C:/Users/usuario/DSED_LAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2932 C:\Users\usuario\DSED_LAB\DSED_LAB.xpr
# Log file: C:/Users/usuario/DSED_LAB/vivado.log
# Journal file: C:/Users/usuario/DSED_LAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/usuario/DSED_LAB/DSED_LAB.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Carlos/Vivado-Workspace/DSED_LAB' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 763.180 ; gain = 4.637
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/controlador.vhd C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/package_dsed.vhd C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/audio_interface.vhd C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/en_4_cycles.vhd C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/pwm.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sim_1/new/en_4_cycles_tb.vhd C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sim_1/new/FSMD_microphone_tb2.vhd}
update_compile_order -fileset sim_1
set_property top en_4_cycles_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'en_4_cycles_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/DSED_LAB/DSED_LAB.sim/sim_1/behav'
"xvhdl -m64 --relax -prj en_4_cycles_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/DSED_LAB/DSED_LAB.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/DSED_LAB/DSED_LAB.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a9b082810ecd4554a74c2f800bd0f577 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot en_4_cycles_tb_behav xil_defaultlib.en_4_cycles_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles_tb
Built simulation snapshot en_4_cycles_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/usuario/DSED_LAB/DSED_LAB.sim/sim_1/behav/xsim.dir/en_4_cycles_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 23:52:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 812.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/DSED_LAB/DSED_LAB.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "en_4_cycles_tb_behav -key {Behavioral:sim_1:Functional:en_4_cycles_tb} -tclbatch {en_4_cycles_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source en_4_cycles_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 819.805 ; gain = 7.250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'en_4_cycles_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 819.805 ; gain = 7.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 819.805 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 00:38:44 2019...
