Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/pkg_global.vhd" into library work
Parsing package <pkg_global>.
Parsing package body <pkg_global>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/lzc_shifter.vhd" into library work
Parsing entity <lzc_shifter>.
Parsing architecture <sim> of entity <lzc_shifter>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/denorm_unit.vhd" into library work
Parsing entity <denorm_unit>.
Parsing architecture <sim> of entity <denorm_unit>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/type_detect.vhd" into library work
Parsing entity <type_detect>.
Parsing architecture <SIM> of entity <type_detect>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/transform_unit.vhd" into library work
Parsing entity <transform_unit>.
Parsing architecture <SIM> of entity <transform_unit>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/pkg_component.vhd" into library work
Parsing package <pkg_component>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd" into library work
Parsing entity <IntAdder_66_f400_uid4>.
Parsing architecture <arch> of entity <intadder_66_f400_uid4>.
Parsing entity <FPAdder_11_52_uid2_RightShifter>.
Parsing architecture <arch> of entity <fpadder_11_52_uid2_rightshifter>.
Parsing entity <IntAdder_56_f400_uid14>.
Parsing architecture <arch> of entity <intadder_56_f400_uid14>.
Parsing entity <LZCShifter_57_to_57_counting_64_uid21>.
Parsing architecture <arch> of entity <lzcshifter_57_to_57_counting_64_uid21>.
Parsing entity <IntAdder_66_f400_uid24>.
Parsing architecture <arch> of entity <intadder_66_f400_uid24>.
Parsing entity <float_adder>.
Parsing architecture <arch> of entity <float_adder>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <SIM> of entity <fifo>.
Parsing entity <valid_buffer>.
Parsing architecture <SIM> of entity <valid_buffer>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_stall.vhd" into library work
Parsing entity <data_stall>.
Parsing architecture <sim> of entity <data_stall>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_extend.vhd" into library work
Parsing entity <data_extend>.
Parsing architecture <SIM> of entity <data_extend>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_downsize.vhd" into library work
Parsing entity <data_downsize>.
Parsing architecture <SIM> of entity <data_downsize>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <SIM> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <SIM>) from library <work>.

Elaborating entity <data_stall> (architecture <sim>) from library <work>.

Elaborating entity <type_detect> (architecture <SIM>) from library <work>.

Elaborating entity <transform_unit> (architecture <SIM>) from library <work>.

Elaborating entity <denorm_unit> (architecture <sim>) from library <work>.

Elaborating entity <lzc_shifter> (architecture <sim>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/lzc_shifter.vhd" Line 171: Assignment to temp_data2 ignored, since the identifier is never used

Elaborating entity <data_extend> (architecture <SIM>) from library <work>.

Elaborating entity <fifo> (architecture <SIM>) from library <work>.

Elaborating entity <valid_buffer> (architecture <SIM>) from library <work>.

Elaborating entity <float_adder> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_66_f400_uid4> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd" Line 50: Assignment to sum_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd" Line 51: Assignment to c_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd" Line 55: Assignment to c_l1_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd" Line 555: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <FPAdder_11_52_uid2_RightShifter> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_56_f400_uid14> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_57_to_57_counting_64_uid21> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_66_f400_uid24> (architecture <arch>) from library <work>.

Elaborating entity <data_downsize> (architecture <SIM>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_downsize.vhd" Line 95: Assignment to s_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_downsize.vhd" Line 97: Assignment to exp_zero ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/top_level.vhd".
    Summary:
	no macro.
Unit <top_level> synthesized.

Synthesizing Unit <data_stall>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_stall.vhd".
    Found 3-bit register for signal <stall_data>.
    Found 64-bit register for signal <d_temp1>.
    Found 64-bit register for signal <d_temp2>.
    Found 64-bit register for signal <data_out1>.
    Found 64-bit register for signal <data_out2>.
    Found 64-bit register for signal <data_out3>.
    Found 64-bit register for signal <data_out4>.
    Found finite state machine <FSM_0> for signal <stall_data>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 384 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_stall> synthesized.

Synthesizing Unit <type_detect>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/type_detect.vhd".
    Found 2-bit register for signal <data_type>.
    Found 64-bit register for signal <temp_data>.
    Found 64-bit register for signal <temp_d1>.
    Found finite state machine <FSM_1> for signal <data_type>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <type_detect> synthesized.

Synthesizing Unit <transform_unit>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/transform_unit.vhd".
INFO:Xst:3210 - "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/transform_unit.vhd" line 122: Output port <s_axis_input_tready> of the instance <i_denorm> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <data_transform>.
    Found 1-bit register for signal <m_axis_output_wait_out>.
    Found 64-bit register for signal <norm_data>.
    Found 1-bit register for signal <denorm_valid>.
    Found 2-bit register for signal <denorm_flag>.
    Found 64-bit register for signal <denorm_data>.
    Found 64-bit register for signal <data_out>.
    Found 64-bit register for signal <data_d2>.
    Found finite state machine <FSM_2> for signal <data_transform>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transform_unit> synthesized.

Synthesizing Unit <denorm_unit>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/denorm_unit.vhd".
WARNING:Xst:647 - Input <s_axis_input_tdata<52:52>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <denorm_data>.
    Found 2-bit register for signal <flag_int>.
    Found 1-bit register for signal <valid_d1>.
    Found 1-bit register for signal <s_data>.
    Found 11-bit register for signal <exp_data>.
    Found 53-bit register for signal <man_data>.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <denorm_unit> synthesized.

Synthesizing Unit <lzc_shifter>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/lzc_shifter.vhd".
WARNING:Xst:647 - Input <flag_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <shift_data>.
    Found 1-bit register for signal <s_data>.
    Found 11-bit register for signal <exp_data2>.
    Found 53-bit register for signal <level6>.
    Found 53-bit register for signal <reg5_d1>.
    Found 53-bit register for signal <reg4_d1>.
    Found 53-bit register for signal <reg3_d1>.
    Found 53-bit register for signal <reg2_d1>.
    Found 53-bit register for signal <reg1_d1>.
    Found 64-bit register for signal <temp_d2>.
INFO:Xst:1799 - State a_32 is never reached in FSM <shift_data>.
INFO:Xst:1799 - State b_32 is never reached in FSM <shift_data>.
INFO:Xst:1799 - State c_32 is never reached in FSM <shift_data>.
INFO:Xst:1799 - State d_32 is never reached in FSM <shift_data>.
INFO:Xst:1799 - State e_32 is never reached in FSM <shift_data>.
INFO:Xst:1799 - State f_32 is never reached in FSM <shift_data>.
    Found finite state machine <FSM_3> for signal <shift_data>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <exp_out2> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 394 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lzc_shifter> synthesized.

Synthesizing Unit <data_extend>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_extend.vhd".
    Found 2-bit register for signal <ext_data>.
    Found 64-bit register for signal <data_in>.
    Found 66-bit register for signal <temp_data>.
    Found 66-bit register for signal <temp_d1>.
    Found finite state machine <FSM_4> for signal <ext_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 196 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_extend> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/fifo.vhd".
WARNING:Xst:647 - Input <aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo> synthesized.

Synthesizing Unit <valid_buffer>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/fifo.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <valid_buffer> synthesized.

Synthesizing Unit <float_adder>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
    Found 12-bit register for signal <eYmeX_d1>.
    Found 66-bit register for signal <newX_d1>.
    Found 66-bit register for signal <newX_d2>.
    Found 52-bit register for signal <newX_d3<51:0>>.
    Found 52-bit register for signal <newY_d1<51:0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 11-bit register for signal <expX_d3>.
    Found 11-bit register for signal <expX_d4>.
    Found 11-bit register for signal <expX_d5>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 1-bit register for signal <EffSub_d6>.
    Found 1-bit register for signal <EffSub_d7>.
    Found 1-bit register for signal <EffSub_d8>.
    Found 1-bit register for signal <EffSub_d9>.
    Found 1-bit register for signal <EffSub_d10>.
    Found 1-bit register for signal <EffSub_d11>.
    Found 1-bit register for signal <EffSub_d12>.
    Found 1-bit register for signal <EffSub_d13>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 2-bit register for signal <excRt_d5>.
    Found 2-bit register for signal <excRt_d6>.
    Found 2-bit register for signal <excRt_d7>.
    Found 2-bit register for signal <excRt_d8>.
    Found 2-bit register for signal <excRt_d9>.
    Found 2-bit register for signal <excRt_d10>.
    Found 2-bit register for signal <excRt_d11>.
    Found 2-bit register for signal <excRt_d12>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 1-bit register for signal <signR_d5>.
    Found 1-bit register for signal <signR_d6>.
    Found 1-bit register for signal <signR_d7>.
    Found 1-bit register for signal <signR_d8>.
    Found 1-bit register for signal <signR_d9>.
    Found 1-bit register for signal <signR_d10>.
    Found 1-bit register for signal <signR_d11>.
    Found 1-bit register for signal <signR_d12>.
    Found 6-bit register for signal <shiftVal_d1>.
    Found 108-bit register for signal <shiftedFracY_d1>.
    Found 1-bit register for signal <sticky_d1>.
    Found 1-bit register for signal <sticky_d2>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 13-bit register for signal <extendedExpInc_d3>.
    Found 13-bit register for signal <extendedExpInc_d4>.
    Found 13-bit register for signal <extendedExpInc_d5>.
    Found 13-bit register for signal <extendedExpInc_d6>.
    Found 6-bit register for signal <nZerosNew_d1>.
    Found 53-bit register for signal <shiftedFrac_d1<55:3>>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 1-bit register for signal <eqdiffsign_d2>.
    Found 1-bit register for signal <stk_d1>.
    Found 1-bit register for signal <rnd_d1>.
    Found 1-bit register for signal <grd_d1>.
    Found 1-bit register for signal <lsb_d1>.
    Found 66-bit register for signal <X_d1>.
    Found 66-bit register for signal <Y_d1>.
    Found 12-bit register for signal <eXmeY_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 594.
    Found 12-bit subtractor for signal <eXmeY> created at line 399.
    Found 12-bit subtractor for signal <eYmeX> created at line 400.
    Found 13-bit subtractor for signal <updatedExp> created at line 433.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 12-bit comparator greater for signal <shiftedOut_INV_135_o> created at line 566
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 764 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <float_adder> synthesized.

Synthesizing Unit <IntAdder_66_f400_uid4>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 42-bit register for signal <sum_l0_idx0_d1>.
    Found 1-bit register for signal <c_l0_idx0_d1>.
    Found 25-bit register for signal <s_sum_l0_idx1_d1>.
    Found 43-bit adder for signal <n0033> created at line 46.
    Found 43-bit adder for signal <s_sum_l0_idx0> created at line 46.
    Found 25-bit adder for signal <s_sum_l0_idx1> created at line 47.
    Found 25-bit adder for signal <s_sum_l1_idx1> created at line 53.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
Unit <IntAdder_66_f400_uid4> synthesized.

Synthesizing Unit <FPAdder_11_52_uid2_RightShifter>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 68-bit register for signal <level4_d1>.
    Found 2-bit register for signal <ps_d1<5:4>>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <FPAdder_11_52_uid2_RightShifter> synthesized.

Synthesizing Unit <IntAdder_56_f400_uid14>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 42-bit register for signal <y1_d1>.
    Found 3-bit register for signal <x2_d1>.
    Found 3-bit register for signal <x2_d2>.
    Found 3-bit register for signal <y2_d1>.
    Found 3-bit register for signal <y2_d2>.
    Found 12-bit register for signal <sum0_d1>.
    Found 11-bit register for signal <sum0_d2<10:0>>.
    Found 43-bit register for signal <sum1_d1>.
    Found 42-bit register for signal <x1_d1>.
    Found 12-bit adder for signal <n0060> created at line 169.
    Found 12-bit adder for signal <sum0> created at line 169.
    Found 43-bit adder for signal <n0066> created at line 171.
    Found 43-bit adder for signal <sum1> created at line 171.
    Found 4-bit adder for signal <n0072> created at line 173.
    Found 4-bit adder for signal <sum2> created at line 173.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 162 D-type flip-flop(s).
Unit <IntAdder_56_f400_uid14> synthesized.

Synthesizing Unit <LZCShifter_57_to_57_counting_64_uid21>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count5_d1>.
    Found 1-bit register for signal <count5_d2>.
    Found 1-bit register for signal <count5_d3>.
    Found 1-bit register for signal <count5_d4>.
    Found 1-bit register for signal <count5_d5>.
    Found 1-bit register for signal <count4_d1>.
    Found 1-bit register for signal <count4_d2>.
    Found 1-bit register for signal <count4_d3>.
    Found 1-bit register for signal <count4_d4>.
    Found 57-bit register for signal <level4_d1>.
    Found 1-bit register for signal <count3_d1>.
    Found 1-bit register for signal <count3_d2>.
    Found 1-bit register for signal <count3_d3>.
    Found 57-bit register for signal <level3_d1>.
    Found 1-bit register for signal <count2_d1>.
    Found 1-bit register for signal <count2_d2>.
    Found 57-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count1_d1>.
    Found 57-bit register for signal <level1_d1>.
    Found 57-bit register for signal <level6_d1>.
    Summary:
	inferred 300 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <LZCShifter_57_to_57_counting_64_uid21> synthesized.

Synthesizing Unit <IntAdder_66_f400_uid24>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <x2_d1>.
    Found 6-bit register for signal <x2_d2>.
    Found 19-bit register for signal <sum0_d1>.
    Found 18-bit register for signal <sum0_d2<17:0>>.
    Found 43-bit register for signal <sum1_d1>.
    Found 42-bit register for signal <x1_d1>.
    Found 19-bit adder for signal <sum0> created at line 302.
    Found 43-bit adder for signal <sum1> created at line 303.
    Found 7-bit adder for signal <sum2> created at line 331.
    WARNING:Xst:2404 -  FFs/Latches <y1_d1<41:0>> (without init value) have a constant value of 0 in block <IntAdder_66_f400_uid24>.
    WARNING:Xst:2404 -  FFs/Latches <y2_d1<5:0>> (without init value) have a constant value of 0 in block <IntAdder_66_f400_uid24>.
    WARNING:Xst:2404 -  FFs/Latches <y2_d2<5:0>> (without init value) have a constant value of 0 in block <IntAdder_66_f400_uid24>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
Unit <IntAdder_66_f400_uid24> synthesized.

Synthesizing Unit <data_downsize>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/add/64 bit versions/version_1/src/version1_add64_syn/data_downsize.vhd".
    Found 2-bit register for signal <down_data>.
    Found 66-bit register for signal <data_in>.
    Found 64-bit register for signal <temp_data>.
    Found 64-bit register for signal <temp_d1>.
    Found finite state machine <FSM_5> for signal <down_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 194 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_downsize> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 64x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 19
 11-bit subtractor                                     : 2
 12-bit adder                                          : 2
 12-bit subtractor                                     : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 19-bit adder                                          : 1
 25-bit adder                                          : 2
 4-bit adder                                           : 2
 43-bit adder                                          : 5
 7-bit adder                                           : 1
# Registers                                            : 187
 1-bit register                                        : 75
 108-bit register                                      : 1
 11-bit register                                       : 10
 12-bit register                                       : 3
 13-bit register                                       : 6
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 18
 25-bit register                                       : 1
 3-bit register                                        : 4
 42-bit register                                       : 3
 43-bit register                                       : 3
 52-bit register                                       : 2
 53-bit register                                       : 15
 57-bit register                                       : 5
 6-bit register                                        : 5
 64-bit register                                       : 24
 66-bit register                                       : 9
 68-bit register                                       : 1
# Comparators                                          : 1
 12-bit comparator greater                             : 1
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 7
 11-bit 2-to-1 multiplexer                             : 1
 116-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 52-bit 2-to-1 multiplexer                             : 6
 53-bit 2-to-1 multiplexer                             : 11
 54-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 5
 66-bit 2-to-1 multiplexer                             : 2
 68-bit 2-to-1 multiplexer                             : 4
 84-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 56-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_3> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <grd_d1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_4> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <lsb_d1> 
INFO:Xst:2261 - The FF/Latch <newX_d1_52> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <newX_d1_53> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <newX_d1_54> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <newX_d1_55> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <newX_d1_60> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <newX_d1_56> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <newX_d1_61> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <newX_d1_57> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <newX_d1_62> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <newX_d1_58> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <newX_d1_63> in Unit <i_add_64> is equivalent to the following 2 FFs/Latches, which will be removed : <signX_d1> <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <newX_d1_59> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <newX_d1_64> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <newX_d1_65> in Unit <i_add_64> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_3> 
WARNING:Xst:1710 - FF/Latch <level6_52> (without init value) has a constant value of 0 in block <i_lzc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man_data_52> (without init value) has a constant value of 0 in block <i_denorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <denorm_flag_1> (without init value) has a constant value of 1 in block <i_transform>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <level6_52> (without init value) has a constant value of 0 in block <i_lzc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man_data_52> (without init value) has a constant value of 0 in block <i_denorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <denorm_flag_1> (without init value) has a constant value of 1 in block <i_trans2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x2_d1_1> (without init value) has a constant value of 1 in block <fracAdder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x2_d1_2> (without init value) has a constant value of 0 in block <fracAdder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x2_d2_1> (without init value) has a constant value of 1 in block <fracAdder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x2_d2_2> (without init value) has a constant value of 0 in block <fracAdder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <denorm_data_52> of sequential type is unconnected in block <i_transform>.
WARNING:Xst:2677 - Node <denorm_data_52> of sequential type is unconnected in block <i_trans2>.
WARNING:Xst:2677 - Node <c_l0_idx0_d1_0> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_0> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_1> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_2> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_3> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_4> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_5> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_6> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_7> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_8> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_9> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_10> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_11> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_12> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_13> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_14> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_15> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_16> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_17> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_18> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_19> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_20> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_21> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_22> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_23> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_24> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_25> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_26> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_27> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_28> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_29> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_30> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_31> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_32> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_33> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_34> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_35> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_36> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_37> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_38> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_39> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum_l0_idx0_d1_40> of sequential type is unconnected in block <cmpAdder>.
WARNING:Xst:2677 - Node <sum0_d1_0> of sequential type is unconnected in block <roundingAdder>.
WARNING:Xst:2677 - Node <sum0_d2_0> of sequential type is unconnected in block <roundingAdder>.
WARNING:Xst:2677 - Node <newX_d2_52> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_53> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_54> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_55> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_56> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_57> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_58> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_59> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_60> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_61> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_62> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_63> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_64> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2677 - Node <newX_d2_65> of sequential type is unconnected in block <i_add_64>.
WARNING:Xst:2404 -  FFs/Latches <man_data<52:52>> (without init value) have a constant value of 0 in block <denorm_unit>.

Synthesizing (advanced) Unit <float_adder>.
INFO:Xst:3231 - The small RAM <Mram_excRt2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(RoundedExpFrac<65:64>,excRt_d12)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
Unit <float_adder> synthesized (advanced).
WARNING:Xst:2677 - Node <newX_d1_52> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_53> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_54> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_55> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_56> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_57> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_58> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_59> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_60> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_61> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_62> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_63> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_64> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_65> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_52> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_53> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_54> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_55> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_56> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_57> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_58> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_59> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_60> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_61> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_62> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_63> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_64> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_65> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <s_sum_l0_idx1_d1_24> of sequential type is unconnected in block <IntAdder_66_f400_uid4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 64x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 15
 11-bit subtractor                                     : 2
 12-bit adder carry in                                 : 1
 12-bit subtractor                                     : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder carry in                                  : 1
 43-bit adder                                          : 1
 43-bit adder carry in                                 : 2
 6-bit adder                                           : 1
# Registers                                            : 4153
 Flip-Flops                                            : 4153
# Comparators                                          : 1
 12-bit comparator greater                             : 1
# Multiplexers                                         : 455
 1-bit 2-to-1 multiplexer                              : 415
 11-bit 2-to-1 multiplexer                             : 1
 116-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 52-bit 2-to-1 multiplexer                             : 4
 53-bit 2-to-1 multiplexer                             : 11
 54-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 3
 68-bit 2-to-1 multiplexer                             : 4
 84-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 56-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_3> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <grd_d1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_4> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <lsb_d1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
WARNING:Xst:1710 - FF/Latch <level6_52> (without init value) has a constant value of 0 in block <lzc_shifter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x2_d1_1> (without init value) has a constant value of 1 in block <IntAdder_56_f400_uid14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x2_d1_2> (without init value) has a constant value of 0 in block <IntAdder_56_f400_uid14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x2_d2_1> (without init value) has a constant value of 1 in block <IntAdder_56_f400_uid14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x2_d2_2> (without init value) has a constant value of 0 in block <IntAdder_56_f400_uid14>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_datastall/FSM_0> on signal <stall_data[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 pro_a  | 001
 pro_b  | 010
 both   | 011
 noforw | 100
 forw   | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_detect_1/FSM_1> on signal <data_type[1:2]> with user encoding.
Optimizing FSM <i_detect_2/FSM_1> on signal <data_type[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 noforw | 01
 forw   | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_transform/FSM_2> on signal <data_transform[1:3]> with user encoding.
Optimizing FSM <i_trans2/FSM_2> on signal <data_transform[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 000
 norm  | 001
 subn  | 010
 sb_1  | 011
 forw  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_transform/i_denorm/i_lzc/FSM_3> on signal <shift_data[1:4]> with user encoding.
Optimizing FSM <i_trans2/i_denorm/i_lzc/FSM_3> on signal <shift_data[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0000
 a_32  | unreached
 a_64  | 0010
 b_32  | unreached
 b_64  | 0100
 c_32  | unreached
 c_64  | 0110
 d_32  | unreached
 d_64  | 1000
 e_32  | unreached
 e_64  | 1010
 f_32  | unreached
 f_64  | 1100
 g_64  | 1101
 forw  | 1110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_extend_1/FSM_4> on signal <ext_data[1:2]> with user encoding.
Optimizing FSM <i_extend_2/FSM_4> on signal <ext_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 extn   | 01
 noforw | 10
 forw   | 11
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_downsize/FSM_5> on signal <down_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 down   | 01
 noforw | 10
 forw   | 11
--------------------
WARNING:Xst:1710 - FF/Latch <extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d3_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d4_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d5_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d6_12> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <IntAdder_66_f400_uid4> ...

Optimizing unit <data_stall> ...

Optimizing unit <type_detect> ...

Optimizing unit <transform_unit> ...

Optimizing unit <denorm_unit> ...

Optimizing unit <lzc_shifter> ...

Optimizing unit <data_extend> ...

Optimizing unit <fifo> ...

Optimizing unit <float_adder> ...

Optimizing unit <FPAdder_11_52_uid2_RightShifter> ...

Optimizing unit <IntAdder_56_f400_uid14> ...

Optimizing unit <LZCShifter_57_to_57_counting_64_uid21> ...

Optimizing unit <IntAdder_66_f400_uid24> ...

Optimizing unit <data_downsize> ...
WARNING:Xst:1710 - FF/Latch <i_trans2/denorm_flag_1> (without init value) has a constant value of 1 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_transform/denorm_flag_1> (without init value) has a constant value of 1 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_trans2/denorm_data_52> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_transform/denorm_data_52> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_transform/i_denorm/flag_int_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_transform/i_denorm/flag_int_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_trans2/i_denorm/flag_int_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_trans2/i_denorm/flag_int_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_40> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_39> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_38> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_37> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_36> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_35> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_34> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_33> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_32> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_31> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_30> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_29> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_28> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_27> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_26> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_25> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_24> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_23> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_22> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_21> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_20> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_19> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_18> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_17> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_16> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_15> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_14> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_13> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_12> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_11> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_10> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_9> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_8> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_7> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/sum_l0_idx0_d1_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/cmpAdder/c_l0_idx0_d1_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/roundingAdder/sum0_d2_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <i_add_64/roundingAdder/sum0_d1_0> of sequential type is unconnected in block <top_level>.
INFO:Xst:2261 - The FF/Latch <i_add_64/eXmeY_d1_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <i_add_64/eYmeX_d1_0> 
INFO:Xst:2261 - The FF/Latch <i_add_64/EffSub_d4> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <i_add_64/fracAdder/y2_d1_2> 
INFO:Xst:2261 - The FF/Latch <i_add_64/EffSub_d5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <i_add_64/fracAdder/y2_d2_2> 
INFO:Xst:2261 - The FF/Latch <i_transform/i_denorm/exp_data_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <i_transform/i_denorm/valid_d1> 
INFO:Xst:2261 - The FF/Latch <i_trans2/i_denorm/exp_data_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <i_trans2/i_denorm/valid_d1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top_level> :
	Found 13-bit shift register for signal <i_fifo/G1[14].buffer_right.i_buffer/output>.
	Found 11-bit shift register for signal <i_add_64/excRt_d12_1>.
	Found 11-bit shift register for signal <i_add_64/excRt_d12_0>.
	Found 8-bit shift register for signal <i_add_64/EffSub_d13>.
	Found 11-bit shift register for signal <i_add_64/signR_d12>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_11>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_10>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_9>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_8>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_7>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_6>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_5>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_4>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_3>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_2>.
	Found 5-bit shift register for signal <i_add_64/extendedExpInc_d6_1>.
	Found 6-bit shift register for signal <i_add_64/extendedExpInc_d6_0>.
	Found 5-bit shift register for signal <i_add_64/nZerosNew_d1_5>.
	Found 5-bit shift register for signal <i_add_64/nZerosNew_d1_4>.
	Found 4-bit shift register for signal <i_add_64/nZerosNew_d1_3>.
	Found 2-bit shift register for signal <i_add_64/nZerosNew_d1_2>.
	Found 2-bit shift register for signal <i_add_64/EffSub_d5>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_10>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_9>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_8>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_7>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_6>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_5>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_4>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_3>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_2>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_1>.
	Found 4-bit shift register for signal <i_add_64/expX_d5_0>.
	Found 2-bit shift register for signal <i_add_64/EffSub_d3>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_8>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_7>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_6>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_5>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_4>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_3>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_2>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_1>.
	Found 2-bit shift register for signal <i_add_64/newX_d3_0>.
	Found 4-bit shift register for signal <i_add_64/fracAdder/x2_d2_0>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_41>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_40>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_39>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_38>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_37>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_36>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_35>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_34>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_33>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_32>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_31>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_30>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_29>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_28>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_27>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_26>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_25>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_24>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_23>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_22>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_21>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_20>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_19>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_18>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_17>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_16>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_15>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_14>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_13>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_12>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_11>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_10>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_9>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_8>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_7>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_6>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_5>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_4>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_3>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_2>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_1>.
	Found 3-bit shift register for signal <i_add_64/fracAdder/x1_d1_0>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_24>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_23>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_22>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_21>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_20>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_19>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_18>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_17>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_16>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_15>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_14>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_13>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_12>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_11>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_10>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_9>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_8>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_7>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_6>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_5>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_4>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_3>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_2>.
	Found 3-bit shift register for signal <i_add_64/LZC_component/level6_d1_1>.
	Found 2-bit shift register for signal <i_add_64/LZC_component/level6_d1_0>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_17>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_16>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_15>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_14>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_13>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_12>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_11>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_10>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_9>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_8>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_7>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_6>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_5>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_4>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_3>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_2>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/sum0_d2_1>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_5>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_4>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_3>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_2>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_1>.
	Found 2-bit shift register for signal <i_add_64/roundingAdder/x2_d2_0>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3672
 Flip-Flops                                            : 3672
# Shift Registers                                      : 134
 11-bit shift register                                 : 3
 13-bit shift register                                 : 1
 2-bit shift register                                  : 49
 3-bit shift register                                  : 53
 4-bit shift register                                  : 13
 5-bit shift register                                  : 13
 6-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3018
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 81
#      LUT2                        : 318
#      LUT3                        : 1166
#      LUT4                        : 422
#      LUT5                        : 132
#      LUT6                        : 417
#      MUXCY                       : 265
#      VCC                         : 1
#      XORCY                       : 195
# FlipFlops/Latches                : 3789
#      FD                          : 993
#      FDC                         : 29
#      FDE                         : 2641
#      FDRE                        : 126
# Shift Registers                  : 134
#      SRLC16E                     : 134
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 199
#      IBUF                        : 132
#      OBUF                        : 67

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3789  out of  301440     1%  
 Number of Slice LUTs:                 2690  out of  150720     1%  
    Number used as Logic:              2556  out of  150720     1%  
    Number used as Memory:              134  out of  58400     0%  
       Number used as SRL:              134

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4187
   Number with an unused Flip Flop:     398  out of   4187     9%  
   Number with an unused LUT:          1497  out of   4187    35%  
   Number of fully used LUT-FF pairs:  2292  out of   4187    54%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                         200
 Number of bonded IOBs:                 200  out of    600    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aclk                               | BUFGP                  | 3923  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.397ns (Maximum Frequency: 294.417MHz)
   Minimum input arrival time before clock: 1.841ns
   Maximum output required time after clock: 1.607ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.397ns (frequency: 294.417MHz)
  Total number of paths / destination ports: 57771 / 6569
-------------------------------------------------------------------------
Delay:               3.397ns (Levels of Logic = 3)
  Source:            i_detect_2/temp_data_51 (FF)
  Destination:       i_trans2/norm_data_63 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: i_detect_2/temp_data_51 to i_trans2/norm_data_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.784  i_detect_2/temp_data_51 (i_detect_2/temp_data_51)
     LUT6:I0->O            1   0.068   0.775  i_detect_2/exp_zero_man_zero_AND_5_o8 (i_detect_2/exp_zero_man_zero_AND_5_o7)
     LUT6:I1->O            4   0.068   0.437  i_detect_2/exp_zero_man_zero_AND_5_o9 (i_detect_2/exp_zero_man_zero_AND_5_o8)
     LUT5:I4->O           64   0.068   0.559  i_trans2/_n0123_inv1_cepot (i_trans2/_n0123_inv1_cepot)
     FDE:CE                    0.263          i_trans2/norm_data_0
    ----------------------------------------
    Total                      3.397ns (0.842ns logic, 2.555ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 3522 / 3071
-------------------------------------------------------------------------
Offset:              1.841ns (Levels of Logic = 2)
  Source:            aresetn (PAD)
  Destination:       i_datastall/data_out3_63 (FF)
  Destination Clock: aclk rising

  Data Path: aresetn to i_datastall/data_out3_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   0.003   0.934  aresetn_IBUF (aresetn_IBUF)
     LUT6:I0->O          128   0.068   0.573  i_datastall/_n0146_inv1 (i_datastall/_n0146_inv)
     FDE:CE                    0.263          i_datastall/data_out1_0
    ----------------------------------------
    Total                      1.841ns (0.334ns logic, 1.507ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 72 / 67
-------------------------------------------------------------------------
Offset:              1.607ns (Levels of Logic = 2)
  Source:            i_datastall/stall_data_FSM_FFd2 (FF)
  Destination:       s_axis_input_tready1 (PAD)
  Source Clock:      aclk rising

  Data Path: i_datastall/stall_data_FSM_FFd2 to s_axis_input_tready1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            135   0.375   0.756  i_datastall/stall_data_FSM_FFd2 (i_datastall/stall_data_FSM_FFd2)
     LUT3:I0->O            2   0.068   0.405  i_datastall/stall_data_FSM_FFd3-In11 (s_axis_input_tready1_OBUF)
     OBUF:I->O                 0.003          s_axis_input_tready1_OBUF (s_axis_input_tready1)
    ----------------------------------------
    Total                      1.607ns (0.446ns logic, 1.161ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    3.397|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.77 secs
 
--> 


Total memory usage is 451416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  181 (   0 filtered)
Number of infos    :   37 (   0 filtered)

