// Seed: 1703818598
module module_0 (
    module_0,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  assign id_3 = id_2;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input uwire id_4,
    output tri id_5,
    input wand id_6,
    output uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    output wire id_14,
    input tri1 id_15,
    input supply1 id_16,
    input wire id_17,
    input wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wand id_21,
    input supply1 id_22,
    output supply0 id_23
);
  logic id_25 = 1;
  assign id_14 = 1 == 1 ? id_16 : -1 ? id_4 : -1;
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26
  );
endmodule
